Command: ./simv +dump -l sim.log
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Jan  7 20:15 2020
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.__hello: - Hello from altera_clock_source.
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.__hello: -   $Revision: #1 $
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.__hello: -   $Date: 2017/08/13 $
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm.__hello: -   CLOCK_RATE = 100000000 Hz
                   0: INFO: ------------------------------------------------------------
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.__hello: - Hello from altera_reset_source
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.__hello: -   $Revision: #1 $
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.__hello: -   $Date: 2017/08/13 $
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
                   0: INFO: ------------------------------------------------------------
                   0: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.reset_assert: Reset asserted
INFO:         altpcie_reset_delay_sync::---------------------------------------------------------------------------------------------
INFO:         altpcie_reset_delay_sync:: NODENAME is por_sync_altpcie_reset_delay_sync
INFO:         altpcie_reset_delay_sync:: SDC is -name SDC_STATEMENT "set_false_path -from [get_fanins -async *por_sync_altpcie_reset_delay_sync*rs_meta[*]] -to [get_keepers *por_sync_altpcie_reset_delay_sync*rs_meta[*]]" 
INFO:         altpcie_sc_bitsync::---------------------------------------------------------------------------------------------
INFO:         altpcie_sc_bitsync:: NODENAME is pld_clk_in_use_altpcie_sc_bitsync
INFO:         altpcie_sc_bitsync:: SDC is -name SDC_STATEMENT "set_multicycle_path -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3" ;-name SDC_STATEMENT "set_false_path -hold -to [get_keepers *pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]" 
INFO:         altpcie_sc_bitsync::---------------------------------------------------------------------------------------------
INFO:         altpcie_sc_bitsync:: NODENAME is reset_status_altpcie_sc_bitsync
INFO:         altpcie_sc_bitsync:: SDC is -name SDC_STATEMENT "set_multicycle_path -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]] 3" ;-name SDC_STATEMENT "set_false_path -hold -to [get_keepers *reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]]" 

================================================
Module twentynm_hssi_gen3_x8_pcie_hip
================================================
acknack_base = 0000
acknack_set = false
advance_error_reporting = disable
app_interface_width = avst_256bit
arb_upfc_30us_counter = 00000000
arb_upfc_30us_en = enable
aspm_config_management = true
aspm_patch_disable = enable_both
ast_width_rx = rx_256
ast_width_tx = tx_256
atomic_malformed = false
atomic_op_completer_32bit = false
atomic_op_completer_64bit = false
atomic_op_routing = false
auto_msg_drop_enable = false
avmm_cvp_inter_sel_csr_ctrl = disable
avmm_dprio_broadcast_en_csr_ctrl = disable
avmm_force_inter_sel_csr_ctrl = disable
avmm_power_iso_en_csr_ctrl = disable
bar0_size_mask = fffffe0
bar0_type = bar0_64bit_prefetch_mem
bar1_size_mask = fffffff
bar1_type = bar1_64_all_one
bar2_size_mask = 0000000
bar2_type = bar2_disable
bar3_size_mask = 0000000
bar3_type =    bar3_disable
bar4_size_mask = ffff800
bar4_type = bar4_64bit_prefetch_mem
bar5_size_mask = fffffff
bar5_type = bar5_64_all_one
base_counter_sel = count_clk_62p5
bist_memory_settings_bin = 000000000002000000000ffffe3fb800
bridge_port_ssid_support = false
bridge_port_vga_enable = false
bypass_cdc = false
bypass_clk_switch =  true
bypass_tl = false
capab_rate_rxcfg_en = disable
cas_completer_128bit = false
cdc_clk_relation = plesiochronous
cdc_dummy_insert_limit = b
cfg_parchk_ena = disable
cfgbp_req_recov_disable = false
class_code = 000000
clock_pwr_management = false
completion_timeout = none_compl_timeout
core_clk_divider = div_2
core_clk_freq_mhz = core_clk_250mhz
core_clk_out_sel = core_clk_out_div_1
core_clk_sel = pld_clk
core_clk_source = pll_fixed_clk
cseb_bar_match_checking = enable
cseb_config_bypass = disable
cseb_cpl_status_during_cvp = config_retry_status
cseb_cpl_tag_checking =  enable
cseb_disable_auto_crs = false
cseb_extend_pci = false
cseb_extend_pcie = false
cseb_min_error_checking = false
cseb_route_to_avl_rx_st = cseb
cseb_temp_busy_crs = completer_abort_tmp_busy
cvp_clk_reset = false
cvp_data_compressed = false
cvp_data_encrypted = false
cvp_enable = cvp_dis
cvp_mode_reset = false
cvp_rate_sel = full_rate
d0_pme = false
d1_pme = false
d1_support = false
d2_pme = false
d2_support = false
d3_cold_pme = false
d3_hot_pme = false
data_pack_rx = disable
deemphasis_enable = false
deskew_comma =       com_deskw
device_id = e001
device_number = 00
device_specific_init = false
dft_clock_obsrv_en = disable
dft_clock_obsrv_sel = dft_pclk
diffclock_nfts_count = 80
dis_cplovf = disable
dis_paritychk = disable
disable_link_x2_support = false
disable_snoop_packet = false
dl_tx_check_parity_edb = disable
dll_active_report_support = false
early_dl_up = false
eco_fb332688_dis = false
ecrc_check_capable = false
ecrc_gen_capable = false
egress_block_err_report_ena = false
ei_delay_powerdown_count = 0a
eie_before_nfts_count = 4
electromech_interlock = false
en_ieiupdatefc = false
en_lane_errchk = false
en_phystatus_dly = false
ena_ido_cpl = false
ena_ido_req = false
enable_adapter_half_rate_mode = false
enable_ch01_pclk_out = pclk_ch0
enable_ch0_pclk_out = pclk_central
enable_completion_timeout_disable = true
enable_directed_spd_chng = false
enable_function_msix_support = false
enable_l0s_aspm = false
enable_l1_aspm = false
enable_rx_buffer_checking = false
enable_rx_reordering = true
enable_slot_register = false
endpoint_l0_latency = 0
endpoint_l1_latency = 0
eql_rq_int_en_number = 00
errmgt_fcpe_patch_dis = enable
errmgt_fep_patch_dis = enable
expansion_base_address_register_bin = 00000000000000000000000000000000
extend_tag_field = false
extended_format_field = true
extended_tag_reset = false
fc_init_timer = 400
flow_control_timeout_count = c8
flow_control_update_count = 1e
flr_capability = false
force_dis_to_det = false
force_gen1_dis = false
force_tx_coeff_preset_lpbk = false
frame_err_patch_dis = enable
func_mode = enable
g3_bypass_equlz = false
g3_coeff_done_tmout = enable
g3_deskew_char = default_sdsos
g3_dis_be_frm_err = false
g3_dn_rx_hint_eqlz_0 = 0
g3_dn_rx_hint_eqlz_1 = 0
g3_dn_rx_hint_eqlz_2 = 0
g3_dn_rx_hint_eqlz_3 = 0
g3_dn_rx_hint_eqlz_4 = 0
g3_dn_rx_hint_eqlz_5 = 0
g3_dn_rx_hint_eqlz_6 = 0
g3_dn_rx_hint_eqlz_7 = 0
g3_dn_tx_preset_eqlz_0 = 0
g3_dn_tx_preset_eqlz_1 = 0
g3_dn_tx_preset_eqlz_2 = 0
g3_dn_tx_preset_eqlz_3 = 0
g3_dn_tx_preset_eqlz_4 = 0
g3_dn_tx_preset_eqlz_5 = 0
g3_dn_tx_preset_eqlz_6 = 0
g3_dn_tx_preset_eqlz_7 = 0
g3_force_ber_max = false
g3_force_ber_min = true
g3_lnk_trn_rx_ts = false
g3_ltssm_eq_dbg = false
g3_ltssm_rec_dbg = true
g3_pause_ltssm_rec_en = disable
g3_quiesce_guarant = false
g3_redo_equlz_dis = false
g3_redo_equlz_en = false
g3_up_rx_hint_eqlz_0 = 0
g3_up_rx_hint_eqlz_1 = 0
g3_up_rx_hint_eqlz_2 = 0
g3_up_rx_hint_eqlz_3 = 0
g3_up_rx_hint_eqlz_4 = 0
g3_up_rx_hint_eqlz_5 = 0
g3_up_rx_hint_eqlz_6 = 0
g3_up_rx_hint_eqlz_7 = 0
g3_up_tx_preset_eqlz_0 = 0
g3_up_tx_preset_eqlz_1 = 0
g3_up_tx_preset_eqlz_2 = 0
g3_up_tx_preset_eqlz_3 = 0
g3_up_tx_preset_eqlz_4 = 0
g3_up_tx_preset_eqlz_5 = 0
g3_up_tx_preset_eqlz_6 = 0
g3_up_tx_preset_eqlz_7 = 0
gen123_lane_rate_mode = gen1_gen2_gen3
gen2_diffclock_nfts_count = ff
gen2_pma_pll_usage = not_applicaple
gen2_sameclock_nfts_count = ff
gen3_coeff_1 = 00009
gen3_coeff_10 = 00000
gen3_coeff_10_ber_meas = 00
gen3_coeff_10_nxtber_less = 0
gen3_coeff_10_nxtber_more = 0
gen3_coeff_10_preset_hint = 0
gen3_coeff_10_reqber = 00
gen3_coeff_10_sel = preset_10
gen3_coeff_11 = 00000
gen3_coeff_11_ber_meas = 00
gen3_coeff_11_nxtber_less = 0
gen3_coeff_11_nxtber_more = 0
gen3_coeff_11_preset_hint = 0
gen3_coeff_11_reqber = 00
gen3_coeff_11_sel = preset_11
gen3_coeff_12 = 00000
gen3_coeff_12_ber_meas = 00
gen3_coeff_12_nxtber_less = 0
gen3_coeff_12_nxtber_more = 0
gen3_coeff_12_preset_hint = 0
gen3_coeff_12_reqber = 00
gen3_coeff_12_sel = preset_12
gen3_coeff_13 = 00000
gen3_coeff_13_ber_meas = 00
gen3_coeff_13_nxtber_less = 0
gen3_coeff_13_nxtber_more = 0
gen3_coeff_13_preset_hint = 0
gen3_coeff_13_reqber = 00
gen3_coeff_13_sel = preset_13
gen3_coeff_14 = 00000
gen3_coeff_14_ber_meas = 00
gen3_coeff_14_nxtber_less = 0
gen3_coeff_14_nxtber_more = 0
gen3_coeff_14_preset_hint = 0
gen3_coeff_14_reqber = 00
gen3_coeff_14_sel = preset_14
gen3_coeff_15 = 00000
gen3_coeff_15_ber_meas = 00
gen3_coeff_15_nxtber_less = 0
gen3_coeff_15_nxtber_more = 0
gen3_coeff_15_preset_hint = 0
gen3_coeff_15_reqber = 00
gen3_coeff_15_sel = preset_15
gen3_coeff_16 = 00000
gen3_coeff_16_ber_meas = 00
gen3_coeff_16_nxtber_less = 0
gen3_coeff_16_nxtber_more = 0
gen3_coeff_16_preset_hint = 0
gen3_coeff_16_reqber = 00
gen3_coeff_16_sel = preset_16
gen3_coeff_17 = 30000
gen3_coeff_17_ber_meas = 00
gen3_coeff_17_nxtber_less = 0
gen3_coeff_17_nxtber_more = 0
gen3_coeff_17_preset_hint = 0
gen3_coeff_17_reqber = 00
gen3_coeff_17_sel = preset_17
gen3_coeff_18 = 30001
gen3_coeff_18_ber_meas = 00
gen3_coeff_18_nxtber_less = 0
gen3_coeff_18_nxtber_more = 0
gen3_coeff_18_preset_hint = 0
gen3_coeff_18_reqber = 00
gen3_coeff_18_sel = preset_18
gen3_coeff_19 = 30001
gen3_coeff_19_ber_meas = 00
gen3_coeff_19_nxtber_less = 0
gen3_coeff_19_nxtber_more = 0
gen3_coeff_19_preset_hint = 0
gen3_coeff_19_reqber = 00
gen3_coeff_19_sel = preset_19
gen3_coeff_1_ber_meas = 04
gen3_coeff_1_nxtber_less = 1
gen3_coeff_1_nxtber_more = 1
gen3_coeff_1_preset_hint = 0
gen3_coeff_1_reqber = 00
gen3_coeff_1_sel = preset_1
gen3_coeff_2 = 00009
gen3_coeff_20 = 30001
gen3_coeff_20_ber_meas = 00
gen3_coeff_20_nxtber_less = 0
gen3_coeff_20_nxtber_more = 0
gen3_coeff_20_preset_hint = 0
gen3_coeff_20_reqber = 00
gen3_coeff_20_sel = preset_20
gen3_coeff_21 = 30001
gen3_coeff_21_ber_meas = 00
gen3_coeff_21_nxtber_less = 0
gen3_coeff_21_nxtber_more = 0
gen3_coeff_21_preset_hint = 0
gen3_coeff_21_reqber = 00
gen3_coeff_21_sel = preset_21
gen3_coeff_22 = 30001
gen3_coeff_22_ber_meas = 00
gen3_coeff_22_nxtber_less = 7
gen3_coeff_22_nxtber_more = 0
gen3_coeff_22_preset_hint = 0
gen3_coeff_22_reqber = 00
gen3_coeff_22_sel = preset_22
gen3_coeff_23 = 30001
gen3_coeff_23_ber_meas = 00
gen3_coeff_23_nxtber_less = 0
gen3_coeff_23_nxtber_more = 0
gen3_coeff_23_preset_hint = 0
gen3_coeff_23_reqber = 00
gen3_coeff_23_sel = preset_23
gen3_coeff_24 = 30001
gen3_coeff_24_ber_meas = 00
gen3_coeff_24_nxtber_less = 0
gen3_coeff_24_nxtber_more = 0
gen3_coeff_24_preset_hint = 7
gen3_coeff_24_reqber = 00
gen3_coeff_24_sel = preset_24
gen3_coeff_2_ber_meas = 04
gen3_coeff_2_nxtber_less = 2
gen3_coeff_2_nxtber_more = 2
gen3_coeff_2_preset_hint = 7
gen3_coeff_2_reqber = 00
gen3_coeff_2_sel = preset_2
gen3_coeff_3 = 00009
gen3_coeff_3_ber_meas = 04
gen3_coeff_3_nxtber_less = 4
gen3_coeff_3_nxtber_more = 4
gen3_coeff_3_preset_hint = 7
gen3_coeff_3_reqber = 1f
gen3_coeff_3_sel = preset_3
gen3_coeff_4 = 00008
gen3_coeff_4_ber_meas = 04
gen3_coeff_4_nxtber_less = 4
gen3_coeff_4_nxtber_more = 4
gen3_coeff_4_preset_hint = 7
gen3_coeff_4_reqber = 1f
gen3_coeff_4_sel = preset_4
gen3_coeff_5 = 00000
gen3_coeff_5_ber_meas = 00
gen3_coeff_5_nxtber_less = 0
gen3_coeff_5_nxtber_more = 0
gen3_coeff_5_preset_hint = 7
gen3_coeff_5_reqber = 00
gen3_coeff_5_sel = preset_5
gen3_coeff_6 = 00000
gen3_coeff_6_ber_meas = 00
gen3_coeff_6_nxtber_less = 0
gen3_coeff_6_nxtber_more = 0
gen3_coeff_6_preset_hint = 0
gen3_coeff_6_reqber = 00
gen3_coeff_6_sel = preset_6
gen3_coeff_7 = 00000
gen3_coeff_7_ber_meas = 00
gen3_coeff_7_nxtber_less = 0
gen3_coeff_7_nxtber_more = 0
gen3_coeff_7_preset_hint = 0
gen3_coeff_7_reqber = 00
gen3_coeff_7_sel = preset_7
gen3_coeff_8 = 00000
gen3_coeff_8_ber_meas = 00
gen3_coeff_8_nxtber_less = 0
gen3_coeff_8_nxtber_more = 0
gen3_coeff_8_preset_hint = 0
gen3_coeff_8_reqber = 00
gen3_coeff_8_sel = preset_8
gen3_coeff_9 = 00000
gen3_coeff_9_ber_meas = 00
gen3_coeff_9_nxtber_less = 0
gen3_coeff_9_nxtber_more = 0
gen3_coeff_9_preset_hint = 0
gen3_coeff_9_reqber = 00
gen3_coeff_9_sel = preset_9
gen3_coeff_delay_count = 7d
gen3_coeff_errchk = enable
gen3_dcbal_en = true
gen3_diffclock_nfts_count = 80
gen3_force_local_coeff = false
gen3_full_swing = 3c
gen3_half_swing = false
gen3_low_freq = 14
gen3_paritychk = enable
gen3_pl_framing_err_dis = enable
gen3_preset_coeff_1 = 0fb40
gen3_preset_coeff_10 = 00c8a
gen3_preset_coeff_11 = 14a00
gen3_preset_coeff_2 = 0ac80
gen3_preset_coeff_3 = 0cc00
gen3_preset_coeff_4 = 08d00
gen3_preset_coeff_5 = 00f00
gen3_preset_coeff_6 = 00d86
gen3_preset_coeff_7 = 00d08
gen3_preset_coeff_8 = 0ca86
gen3_preset_coeff_9 = 08b08
gen3_reset_eieos_cnt_bit = false
gen3_rxfreqlock_counter = 00000
gen3_sameclock_nfts_count = 80
gen3_scrdscr_bypass = false
gen3_skip_ph2_ph3 = false
hard_reset_bypass = false
hard_rst_sig_chnl_en = enable_hrc_sig_x8
hard_rst_tx_pll_rst_chnl_en = enable_hrc_txpll_rst_ch34
hip_ac_pwr_clk_freq_in_hz = 0ee6b280
hip_ac_pwr_uw_per_mhz = 0000033c
hip_base_address = 000
hip_clock_dis = enable_hip_clk
hip_hard_reset = enable
hip_pcs_sig_chnl_en = enable_hip_pcs_sig_x8
hot_plug_support = 00
hrc_chnl_txpll_master_cgb_rst_select = ch3_master_cgb_sel
hrdrstctrl_en = hrdrstctrl_en
iei_enable_settings = gen3_infei_infsd_gen2_infsd_gen1_infsd_sd
indicator = 0
intel_id_access = false
interrupt_pin = inta
io_window_addr_width = none
jtag_id_bin = 00000000000000000000000000000000
ko_compl_data = 305
ko_compl_header = c3
l01_entry_latency = 1f
l0_exit_latency_diffclock = 6
l0_exit_latency_sameclock = 6
l0s_adj_rply_timer_dis = enable
l1_exit_latency_diffclock = 0
l1_exit_latency_sameclock = 0
l2_async_logic = disable
lane_mask = ln_mask_x8
lane_rate = gen3
link_width = x8
lmi_hold_off_cfg_timer_en = disable
low_priority_vc = single_vc_low_pr
ltr_mechanism = false
ltssm_1ms_timeout = disable
ltssm_freqlocked_check = disable
malformed_tlp_truncate_en = disable
max_link_width = x8_link_width
max_payload_size = payload_256
maximum_current = 0
millisecond_cycle_count = 00190
msi_64bit_addressing_capable = true
msi_masking_capable = false
msi_multi_message_capable = count_4
msi_support = true
msix_pba_bir = 0
msix_pba_offset = 00000000
msix_table_bir = 0
msix_table_offset = 00000000
msix_table_size = 000
national_inst_thru_enhance = false
no_command_completed = false
no_soft_reset = false
not_use_k_gbl_bits = not_used_k_gbl
operating_voltage = standard
pcie_base_spec = pcie_3p0
pcie_mode = ep_native
pcie_spec_1p0_compliance = spec_1p1
pcie_spec_version = v3
pclk_out_sel = pclk
pld_in_use_reg = false
pm_latency_patch_dis = enable
pm_txdl_patch_dis = enable
pme_clock = false
port_link_number = 01
port_type = native_ep
powerdown_mode = powerup
prefetchable_mem_window_addr_width = prefetch_0
r2c_mask_easy = false
r2c_mask_enable = false
rec_frqlk_mon_en = disable
register_pipe_signals = true
retry_buffer_last_active_address = 3ff
retry_buffer_memory_settings_bin = 0000000000000000000000030001944c
retry_ecc_corr_mask_dis = enable
revision_id = 00
role_based_error_reporting = true
rp_bug_fix_pri_sec_stat_reg = 7f
rpltim_base = 0010
rpltim_set = true
rstctl_ltssm_dis =  true
rstctrl_1ms_count_fref_clk = 186a0
rstctrl_1us_count_fref_clk = 00064
rstctrl_altpe3_crst_n_inv = false
rstctrl_altpe3_rst_n_inv = false
rstctrl_altpe3_srst_n_inv = false
rstctrl_chnl_cal_done_select =     not_active_chnl_cal_done
rstctrl_debug_en = false
rstctrl_force_inactive_rst = false
rstctrl_fref_clk_select = ch0_sel
rstctrl_hard_block_enable = hard_rst_ctl
rstctrl_hip_ep = hip_ep
rstctrl_mask_tx_pll_lock_select = ch3_sel_mask_tx_pll_lock
rstctrl_perst_enable = level
rstctrl_perstn_select = perstn_pin
rstctrl_pld_clr = true
rstctrl_pll_cal_done_select = not_active_pll_cal_done
rstctrl_rx_pcs_rst_n_inv = false
rstctrl_rx_pcs_rst_n_select = ch01234567_out_rx_pcs_rst
rstctrl_rx_pll_freq_lock_select = not_active_rx_pll_f_lock
rstctrl_rx_pll_lock_select = ch01234567_sel_rx_pll_lock
rstctrl_rx_pma_rstb_inv = false
rstctrl_rx_pma_rstb_select = ch01234567_out_rx_pma_rstb
rstctrl_timer_a = 0a
rstctrl_timer_a_type = a_timer_fref_cycles
rstctrl_timer_b = 0a
rstctrl_timer_b_type = b_timer_fref_cycles
rstctrl_timer_c = 0a
rstctrl_timer_c_type = c_timer_fref_cycles
rstctrl_timer_d = 14
rstctrl_timer_d_type = d_timer_fref_cycles
rstctrl_timer_e = 01
rstctrl_timer_e_type = e_timer_fref_cycles
rstctrl_timer_f = 0a
rstctrl_timer_f_type = f_timer_fref_cycles
rstctrl_timer_g = 0a
rstctrl_timer_g_type = g_timer_fref_cycles
rstctrl_timer_h = 04
rstctrl_timer_h_type = h_timer_micro_secs
rstctrl_timer_i = 14
rstctrl_timer_i_type = i_timer_fref_cycles
rstctrl_timer_j = 14
rstctrl_timer_j_type = j_timer_fref_cycles
rstctrl_tx_lcff_pll_lock_select = ch34_sel_lcff_pll_lock
rstctrl_tx_lcff_pll_rstb_select = ch34_out_lcff_pll_rstb
rstctrl_tx_pcs_rst_n_inv = false
rstctrl_tx_pcs_rst_n_select = ch01234567_out_tx_pcs_rst
rstctrl_tx_pma_rstb_inv = false
rstctrl_tx_pma_syncp_inv = false
rstctrl_tx_pma_syncp_select = ch3_out_tx_pma_syncp
rx_ast_parity = disable
rx_buffer_credit_alloc = low
rx_buffer_fc_protect = 00044
rx_buffer_protect = 044
rx_cdc_almost_empty = 3
rx_cdc_almost_full = c
rx_cred_ctl_param = disable
rx_ei_l0s = disable
rx_l0s_count_idl = 00
rx_ptr0_nonposted_dpram_max = 7ff
rx_ptr0_nonposted_dpram_min = 7d8
rx_ptr0_posted_dpram_max = 7d7
rx_ptr0_posted_dpram_min = 000
rx_runt_patch_dis = enable
rx_sop_ctrl = rx_sop_boundary_256
rx_trunc_patch_dis = enable
rx_use_prst = true
rx_use_prst_ep = true
rxbuf_ecc_corr_mask_dis = enable
rxdl_bad_sop_eop_filter_dis = rxdlbug1_enable_both
rxdl_bad_tlp_patch_dis = rxdlbug2_enable_both
rxdl_lcrc_patch_dis = rxdlbug3_enable_both
sameclock_nfts_count = 80
sel_enable_pcs_rx_fifo_err = disable_sel
silicon_rev = 20nm5es
sim_mode =  enable
simple_ro_fifo_control_en = disable
single_rx_detect = detect_all_lanes
skp_os_gen3_count = 000
skp_os_schedule_count = 000
slot_number = 0000
slot_power_limit = 00
slot_power_scale = 0
slotclk_cfg = static_slotclkcfgon
ssid = 0000
ssvid = 0000
subsystem_device_id = 0000
subsystem_vendor_id = 0000
sup_mode = user_mode
surprise_down_error_support = false
tl_cfg_div = cfg_clk_div_7
tl_tx_check_parity_msg = disable
tph_completer = false
tx_ast_parity = disable
tx_cdc_almost_empty = 5
tx_cdc_almost_full = b
tx_sop_ctrl = boundary_256
tx_swing = 00
txdl_fair_arbiter_counter = 0
txdl_fair_arbiter_en = enable
txrate_adv = capability
uc_calibration_en = uc_calibration_dis
use_aer = false
use_crc_forwarding = false
user_id = 0000
vc0_clk_enable = true
vc0_rx_buffer_memory_settings_bin = 0000000000000000000000030001944c
vc0_rx_flow_ctrl_compl_data = 000
vc0_rx_flow_ctrl_compl_header = 00
vc0_rx_flow_ctrl_nonposted_data = 00
vc0_rx_flow_ctrl_nonposted_header = 10
vc0_rx_flow_ctrl_posted_data = 010
vc0_rx_flow_ctrl_posted_header = 10
vc1_clk_enable = false
vc_arbitration = single_vc_arb
vc_enable = single_vc
vendor_id = 1172
vsec_cap = 0
vsec_id = 1172
wrong_device_id = disable

INFO:         altpcie_monitor_a10_dlhip_sim::---------------------------------------------------------------------------------------------
INFO:         altpcie_monitor_a10_dlhip_sim::                                                               
INFO:         altpcie_monitor_a10_dlhip_sim:: Generating TLP log dump file    altpcie_monitor_a10_dlhip_tlp_file_log.log
INFO:         altpcie_monitor_a10_dlhip_sim::                                                               
INFO:         altpcie_monitor_a10_dlhip_sim::                                                               
INFO:         altpcie_monitor_a10_dlhip_sim::  `define ALTPCIE_MONITOR_A10_HIP_DL_SKIP bypass simulation TLP log dump 
INFO:         altpcie_monitor_a10_dlhip_sim::  `define ALTPCIE_MONITOR_A10_HIP_DLTL_PROMPT display TLP log dump in simulation message windows 
INFO:         altpcie_monitor_a10_dlhip_sim::---------------------------------------------------------------------------------------------
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst.dut.dut.altpcie_a10_hip_pipen1b.refclk_to_250mhz
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 250.0 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 2000.000000
Info: output_clock_low_period = 2000.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst.dut.dut.altpcie_a10_hip_pipen1b.pll_100mhz_to_500mhz
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 500.0 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 1000.000000
Info: output_clock_low_period = 1000.000000

================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = b
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 04
compin_sel = compin_slave_bot
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding = ctrl_slave_blw
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master = distdwn_master_dis
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master = distup_master_dis
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego =             dis_asn
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_below
ctrl_plane_bonding_distribution = not_master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_below
ctrl_plane_bonding_distribution = not_master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done =  true
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel = cp_cons_slave_blw
cp_dwn_mstr = false
cp_up_mstr = false
ctrl_plane_bonding = ctrl_slave_blw
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding = ctrl_slave_blw
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = a
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 06
compin_sel = compin_slave_bot
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding = ctrl_slave_blw
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master = distdwn_master_dis
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master = distup_master_dis
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego =             dis_asn
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_below
ctrl_plane_bonding_distribution = not_master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_below
ctrl_plane_bonding_distribution = not_master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done =  true
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel = cp_cons_slave_blw
cp_dwn_mstr = false
cp_up_mstr = false
ctrl_plane_bonding = ctrl_slave_blw
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding = ctrl_slave_blw
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = 9
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 08
compin_sel = compin_slave_bot
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding = ctrl_slave_blw
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master = distdwn_master_dis
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master = distup_master_dis
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego =             dis_asn
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_below
ctrl_plane_bonding_distribution = not_master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_below
ctrl_plane_bonding_distribution = not_master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done =  true
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel = cp_cons_slave_blw
cp_dwn_mstr = false
cp_up_mstr = false
ctrl_plane_bonding = ctrl_slave_blw
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx = ctrl_slave_blw_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx = ctrl_slave_blw_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding = ctrl_slave_blw
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = 0
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 0a
compin_sel =    compin_master
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding =    ctrl_master
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master =  distdwn_master_en
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master =  distup_master_en
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego = en_asn_g2_freq_scal
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption =      bundled_master
ctrl_plane_bonding_distribution =     master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption =      bundled_master
ctrl_plane_bonding_distribution =     master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done = false
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel =    cp_cons_master
cp_dwn_mstr =  true
cp_up_mstr =  true
ctrl_plane_bonding =    ctrl_master
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx =    ctrl_master_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx =    ctrl_master_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx =    ctrl_master_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx =    ctrl_master_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx =    ctrl_master_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx =    ctrl_master_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding =    ctrl_master
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = 1
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 08
compin_sel = compin_slave_top
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding = ctrl_slave_abv
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master = distdwn_master_dis
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master = distup_master_dis
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego =             dis_asn
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done =  true
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel = cp_cons_slave_abv
cp_dwn_mstr = false
cp_up_mstr = false
ctrl_plane_bonding = ctrl_slave_abv
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding = ctrl_slave_abv
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = 2
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 06
compin_sel = compin_slave_top
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding = ctrl_slave_abv
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master = distdwn_master_dis
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master = distup_master_dis
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego =             dis_asn
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done =  true
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel = cp_cons_slave_abv
cp_dwn_mstr = false
cp_up_mstr = false
ctrl_plane_bonding = ctrl_slave_abv
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding = ctrl_slave_abv
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = 3
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 04
compin_sel = compin_slave_top
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding = ctrl_slave_abv
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master = distdwn_master_dis
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master = distup_master_dis
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego =             dis_asn
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done =  true
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel = cp_cons_slave_abv
cp_dwn_mstr = false
cp_up_mstr = false
ctrl_plane_bonding = ctrl_slave_abv
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding = ctrl_slave_abv
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


================================================
Module twentynm_hssi_pma_cdr_refclk_select_mux
================================================
local_cdr_clkin_scratch0_src =   cdr_clkin_scratch0_src_refclk_iqclk
local_cdr_clkin_scratch1_src =   cdr_clkin_scratch1_src_refclk_iqclk
local_cdr_clkin_scratch2_src =   cdr_clkin_scratch2_src_refclk_iqclk
local_cdr_clkin_scratch3_src =   cdr_clkin_scratch3_src_refclk_iqclk
local_cdr_clkin_scratch4_src =   cdr_clkin_scratch4_src_refclk_iqclk
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
receiver_detect_src = iqclk_src
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_refclk_src =   refclk_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_channel_pll
================================================
analog_mode = user_custom
atb_select_control = atb_off
auto_reset_on = auto_reset_off
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bbpd_data_pattern_filter_select = bbpd_data_pat_off
bw_sel = medium
cal_vco_count_length = sel_8b_count
cdr_odi_select = sel_cdr
cdr_phaselock_mode = no_ignore_lock
cdr_powerdown_mode = power_up
cgb_div =           1
chgpmp_current_dn_pd = cp_current_pd_dn_setting4
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_pfd = cp_current_pfd_setting1
chgpmp_current_up_pd = cp_current_pd_up_setting4
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_pd_trim_double = normal_dn_trim_current
chgpmp_replicate = false
chgpmp_testmode = cp_test_disable
chgpmp_up_pd_trim_double = normal_up_trim_current
chgpmp_vccreg = vreg_fw0
clklow_mux_select = clklow_mux_cdr_fbclk
datarate = 5000000000 bps
diag_loopback_enable = false
disable_up_dn = true
enable_idle_rx_channel_support = false
f_max_cmu_out_freq_bin = 00000000000000000000000000000001
f_max_m_counter_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_ref = 0 hz
f_max_vco = 0 hz
f_min_gt_channel = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fref_clklow_div =           1
fref_mux_select = fref_mux_cdr_refclk
gpon_lck2ref_control = gpon_lck2ref_off
initial_settings = true
iqclk_mux_sel = power_down
is_cascaded_pll = false
lck2ref_delay_control = lck2ref_delay_2
lf_resistor_pd = lf_pd_setting3
lf_resistor_pfd = lf_pfd_setting3
lf_ripple_cap = lf_no_ripple
loop_filter_bias_select = lpflt_bias_7
loopback_mode = loopback_disabled
lpd_counter = 02
lpfd_counter = 01
ltd_ltr_micro_controller_select = ltd_ltr_pcs
m_counter =          50
n_counter_scratch =  1
n_counter_scratch = 01
optimal = false
output_clock_frequency = 2500000000 Hz
pcie_gen = pcie_gen3_100mhzref
pd_fastlock_mode = false
pd_l_counter =           2
pfd_l_counter =           1
pm_speed_grade = e2
pma_width =          10
position = position_unknown
power_mode = low_power
primary_use = cdr
prot_mode = pcie_gen3_rx
reference_clock_frequency = 100000000 hz
requires_gt_capable_channel = false
reverse_serial_loopback = no_loopback
set_cdr_input_freq_range = 00
set_cdr_v2i_enable = true
set_cdr_vco_reset = false
set_cdr_vco_speed = 02
set_cdr_vco_speed_fix = 75
set_cdr_vco_speed_pciegen3 = cdr_vco_max_speedbin_pciegen3
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
top_or_bottom = tb_unknown
tx_pll_prot_mode = txpll_unused
txpll_hclk_driver_enable = false
uc_cru_rstb = cdr_lf_reset_off
uc_ro_cal = uc_ro_cal_on
uc_ro_cal_status = uc_ro_cal_notdone
vco_freq = 5000000000 Hz
vco_overrange_voltage = vco_overrange_off
vco_underrange_voltage = vco_underange_off


================================================
Module twentynm_hssi_pma_rx_buf
================================================
act_isource_disable = isrc_en
bodybias_enable = bodybias_en
bodybias_select = bodybias_sel1
bypass_eqz_stages_234 = bypass_off
cdrclk_to_cgb = cdrclk_2cgb_dis
cgm_bias_disable = cgmbias_en
datarate = 5000000000 bps
diag_lp_en = dlp_off
eq_bw_sel = eq_bw_1
eq_dc_gain_trim = no_dc_gain
xrx_path_initial_settings = true
input_vcm_sel = high_vcm
iostandard = hssi_diffio
lfeq_enable = non_lfeq_mode
lfeq_zero_control = lfeq_setting_2
link_rx = sr
link_rx = sr
loopback_modes = lpbk_disable
offset_cal_pd = eqz1_en
offset_cancellation_coarse = coarse_setting_00
offset_cancellation_ctrl = volt_0mv
offset_cancellation_fine = fine_setting_00
offset_pd = oc_en
one_stage_enable = non_s1_mode
xrx_path_optimal = false
pdb_rx = normal_rx_on
pm_speed_grade = e2
pm_tx_rx_cvp_mode = cvp_off
pm_tx_rx_pcie_gen = non_pcie
pm_tx_rx_pcie_gen_bitwidth = pcie_gen3_32b
pm_tx_rx_testmux_select = setting0
power_mode_rx = low_power
power_mode_rx = low_power
power_rail_eht =           0
power_rail_er =           0
xrx_path_prot_mode = pcie_gen3_rx
qpi_enable = non_qpi_mode
refclk_en = disable
rx_atb_select = atb_disable
rx_refclk_divider = bypass_divider
rx_sel_bias_source = bias_vcmdrv
rx_vga_oc_en = vga_cal_off
silicon_rev = 20nm5
xrx_path_sup_mode = user_mode
term_sel = r_r1
term_tri_enable = disable_tri
vccela_supply_voltage = vccela_1p1v
vcm_current_add = vcm_current_default
vcm_sel = vcm_setting_10
vga_bandwidth_select = vga_bw_1
xrx_path_analog_mode = user_custom
xrx_path_datarate = 5000000000 bps
xrx_path_datawidth = 0a
xrx_path_gt_enabled = disable
xrx_path_initial_settings = true
xrx_path_jtag_hys = hys_increase_disable
xrx_path_jtag_lp = lp_off
xrx_path_optimal = false
xrx_path_pma_rx_divclk_hz_bin = 0000000000000000000000001dcd6500
xrx_path_prot_mode = pcie_gen3_rx
xrx_path_sup_mode = user_mode
xrx_path_uc_cal_enable = rx_cal_off
xrx_path_uc_cru_rstb = cdr_lf_reset_off
xrx_path_uc_pcie_sw = uc_pcie_gen1
xrx_path_uc_rx_rstb = rx_reset_on


================================================
Module twentynm_hssi_pma_rx_deser
================================================
bitslip_bypass = bs_bypass_yes
clkdiv_source = vco_bypass_normal
clkdivrx_user_mode = clkdivrx_user_disabled
datarate = 5000000000 bps
deser_factor =          10
deser_powerdown = deser_power_up
force_adaptation_outputs = normal_outputs
force_clkdiv_for_testing = normal_clkdiv
optimal = false
pcie_gen = pcie_gen3_100mhzref
pcie_gen_bitwidth = pcie_gen3_32b
prot_mode = pcie_gen3_rx
rst_n_adapt_odi = no_rst_adapt_odi
sdclk_enable = true
silicon_rev = 20nm5
sup_mode = user_mode
tdr_mode = select_bbpd_data


================================================
Module twentynm_hssi_pma_rx_dfe
================================================
atb_select = atb_disable
datarate = 5000000000 bps
dft_en = dft_enalbe
initial_settings = true
oc_sa_adp1 = 00
oc_sa_adp2 = 00
oc_sa_c270 = 00
oc_sa_c90 = 00
oc_sa_d0c0 = 00
oc_sa_d0c180 = 00
oc_sa_d1c0 = 00
oc_sa_d1c180 = 00
optimal = false
pdb = 6466655f656e61626c65
pdb_fixedtap = fixtap_dfe_enable
pdb_floattap = floattap_dfe_powerdown
pdb_fxtap4t7 = fxtap4t7_powerdown
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_fltapstep_dec = fltap_step_no_dec
sel_fltapstep_inc = fltap_step_no_inc
sel_fxtapstep_dec = fxtap_step_no_dec
sel_fxtapstep_inc = fxtap_step_no_inc
sel_oc_en = off_canc_disable
sel_probe_tstmx = probe_tstmx_none
silicon_rev = 20nm5
sup_mode = user_mode
uc_rx_dfe_cal = uc_rx_dfe_cal_off
uc_rx_dfe_cal_status = uc_rx_dfe_cal_notdone


================================================
Module twentynm_hssi_pma_rx_odi
================================================
clk_dcd_bypass = no_bypass
datarate = 5000000000 bps
enable_odi = power_down_eye
initial_settings = true
invert_dfe_vref = no_inversion
monitor_bw_sel = bw_1
oc_sa_c0 = 00
oc_sa_c180 = 00
optimal = false
phase_steps_64_vs_128 = phase_steps_64
phase_steps_sel = step40
power_mode = low_power
prot_mode = pcie_gen3_rx
sel_oc_en = off_canc_disable
silicon_rev = 20nm5
step_ctrl_sel = dprio_mode
sup_mode = user_mode
v_vert_sel = plus
v_vert_threshold_scaling = scale_3
vert_threshold = vert_0


================================================
Module twentynm_hssi_pma_rx_sd
================================================
link = sr
optimal = false
power_mode = low_power
prot_mode = pcie_gen3_rx
sd_output_off =          13
sd_output_on =           1
sd_pdb = sd_on
sd_threshold = sdlv_3
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_tx_buf
================================================
xtx_path_calibration_en = false
calibration_resistor_value = res_setting0
cdr_cp_calibration_en = cdr_cp_cal_disable
chgpmp_current_dn_trim = cp_current_trimming_dn_setting0
chgpmp_current_up_trim = cp_current_trimming_up_setting0
chgpmp_dn_trim_double = normal_dn_trim_current
chgpmp_up_trim_double = normal_up_trim_current
compensation_driver_en = disable
compensation_en = enable
cpen_ctrl = cp_l0
datarate = 5000000000 bps
dcd_clk_div_ctrl = dcd_ck_div128
dcd_detection_en = enable
dft_sel = dft_disabled
duty_cycle_correction_bandwidth = dcc_bw_12
duty_cycle_correction_bandwidth_dn = dcd_bw_dn_0
duty_cycle_correction_mode_ctrl = dcc_disable
duty_cycle_correction_reference1 = dcc_ref1_3
duty_cycle_correction_reference2 = dcc_ref2_3
duty_cycle_correction_reset_n = reset_n
duty_cycle_cp_comp_en = cp_comp_off
duty_cycle_detector_cp_cal = dcd_cp_cal_disable
duty_cycle_detector_sa_cal = dcd_sa_cal_disable
duty_cycle_input_polarity = dcc_input_pos
duty_cycle_setting = dcc_t32
duty_cycle_setting_aux = dcc2_t32
enable_idle_tx_channel_support = false
xtx_path_initial_settings = true
jtag_drv_sel = drv1
jtag_lp = lp_off
link_tx = sr
link_tx = sr
low_power_en = disable
lst = 6174625f64697361626c6564
mcgb_location_for_pcie = 4
xtx_path_optimal = false
pm_speed_grade = e2
power_mode = low_power
power_rail_eht =           0
power_rail_et =           0
pre_emp_sign_1st_post_tap = fir_post_1t_neg
pre_emp_sign_2nd_post_tap = fir_post_2t_neg
pre_emp_sign_pre_tap_1t = fir_pre_1t_neg
pre_emp_sign_pre_tap_2t = fir_pre_2t_neg
pre_emp_switching_ctrl_1st_post_tap = 00
pre_emp_switching_ctrl_2nd_post_tap = 0
pre_emp_switching_ctrl_pre_tap_1t = 00
pre_emp_switching_ctrl_pre_tap_2t = 0
xtx_path_prot_mode = pcie_gen3_tx
res_cal_local = non_local
rx_det = mode_0
rx_det_output_sel = rx_det_pcie_out
rx_det_pdb = rx_det_on
sense_amp_offset_cal_curr_n = sa_os_cal_in_0
sense_amp_offset_cal_curr_p = 00
ser_powerdown = normal_ser_on
silicon_rev = 20nm5
slew_rate_ctrl = slew_r7
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
term_code = rterm_code7
term_n_tune = rterm_n0
term_p_tune = rterm_p0
term_sel = r_r1
tri_driver = tri_driver_disable
tx_powerdown = normal_tx_on
uc_dcd_cal = uc_dcd_cal_off
uc_dcd_cal_status = uc_dcd_cal_notdone
uc_gen3 = gen3_off
uc_gen4 = gen4_off
uc_skew_cal = uc_skew_cal_off
uc_skew_cal_status = uc_skew_cal_notdone
uc_txvod_cal = uc_tx_vod_cal_off
uc_txvod_cal_cont = uc_tx_vod_cal_cont_off
uc_txvod_cal_status = uc_tx_vod_cal_notdone
uc_vcc_setting = vcc_setting0
user_fir_coeff_ctrl_sel = dynamic_ctl
vod_output_swing_ctrl = 00
vreg_output = vccdreg_nominal
xtx_path_analog_mode = user_custom
xtx_path_bonding_mode = x1_non_bonded
xtx_path_calibration_en = false
xtx_path_clock_divider_ratio = 1
xtx_path_datarate = 5000000000 bps
xtx_path_datawidth = 0a
xtx_path_gt_enabled = disable
xtx_path_initial_settings = true
xtx_path_optimal = false
xtx_path_pma_tx_divclk_hz_bin = 0000000000000000000000001dcd6500
xtx_path_prot_mode = pcie_gen3_tx
xtx_path_sup_mode = user_mode
xtx_path_swing_level = lv
xtx_path_tx_pll_clk_hz = 2500000000

================ INPUT =================
prot_mode           = pcie_gen3_tx
input_select_x1     = unused
input_select_xn     = sel_x6_dn
input_select_gen3   = unused
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
xn_clock_source_sel = sel_x6_bot
================ END ===================



================================================
Module twentynm_hssi_pma_tx_cgb
================================================
bitslip_enable = disable_bitslip
bonding_mode = x1_non_bonded
bonding_reset_enable = disallow_bonding_reset
cgb_power_down = normal_cgb
datarate = 5000000000 bps
dprio_cgb_vreg_boost = no_voltage_boost
initial_settings = true
input_select_gen3 = unused
input_select_x1 = unused
input_select_xn = sel_x6_dn
observe_cgb_clocks = observe_nothing
pcie_gen3_bitwidth = pciegen3_wide
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src =   unused
scratch1_x1_clock_src =    unused
scratch2_x1_clock_src =   unused
scratch3_x1_clock_src =    unused
select_done_master_or_slave = choose_master_pcie_sw_done
ser_mode = ten_bit
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass
local_xn_clock_source_sel =  sel_x6_bot


================================================
Module twentynm_hssi_pma_tx_ser
================================================
bonding_mode = x1_non_bonded
clk_divtx_deskew = deskew_delay8
control_clk_divtx = no_dft_control_clkdivtx
duty_cycle_correction_mode_ctrl = dcc_disable
initial_settings = true
prot_mode = pcie_gen3_tx
ser_clk_divtx_user_sel = divtx_user_off
ser_clk_mon = disable_clk_mon
ser_powerdown = normal_poweron_ser
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_pma_adaptation
================================================
adapt_dfe_control_sel = r_adapt_dfe_control_sel_0
adapt_dfe_sel = r_adapt_dfe_sel_0
adapt_mode = ctle
adapt_vga_sel = r_adapt_vga_sel_0
adapt_vref_sel = r_adapt_vref_sel_0
adp_1s_ctle_bypass = radp_1s_ctle_bypass_0
adp_4s_ctle_bypass = radp_4s_ctle_bypass_0
adp_adapt_control_sel = radp_adapt_control_sel_0
adp_adapt_rstn = radp_adapt_rstn_1
adp_adapt_start = radp_adapt_start_0
adp_bist_auxpath_en = radp_bist_auxpath_disable
adp_bist_count_rstn = radp_bist_count_rstn_0
adp_bist_datapath_en = radp_bist_datapath_disable
adp_bist_mode = radp_bist_mode_0
adp_bist_odi_dfe_sel = radp_bist_odi_dfe_sel_0
adp_bist_spec_en = radp_bist_spec_en_0
adp_control_mux_bypass = radp_control_mux_bypass_0
adp_ctle_acgain_4s = radp_ctle_acgain_4s_0
adp_ctle_adapt_bw = radp_ctle_adapt_bw_3
adp_ctle_adapt_cycle_window = radp_ctle_adapt_cycle_window_7
adp_ctle_adapt_oneshot = radp_ctle_adapt_oneshot_1
adp_ctle_en = radp_ctle_enable
adp_ctle_eqz_1s_sel = radp_ctle_eqz_1s_sel_0
adp_ctle_force_spec_sign = radp_ctle_force_spec_sign_0
adp_ctle_hold_en = radp_ctle_not_held
adp_ctle_load = radp_ctle_load_0
adp_ctle_load_value = radp_ctle_load_value_0
adp_ctle_scale = radp_ctle_scale_0
adp_ctle_scale_en = radp_ctle_scale_en_0
adp_ctle_spec_sign = radp_ctle_spec_sign_0
adp_ctle_sweep_direction = radp_ctle_sweep_direction_1
adp_ctle_threshold = radp_ctle_threshold_0
adp_ctle_threshold_en = radp_ctle_threshold_en_0
adp_ctle_vref_polarity = radp_ctle_vref_polarity_0
adp_ctle_window = radp_ctle_window_0
adp_dfe_bw = radp_dfe_bw_3
adp_dfe_clkout_div_sel = radp_dfe_clkout_div_sel_0
adp_dfe_cycle = radp_dfe_cycle_6
adp_dfe_fltap_bypass = radp_dfe_fltap_bypass_1
adp_dfe_fltap_en = radp_dfe_fltap_disable
adp_dfe_fltap_hold_en = radp_dfe_fltap_not_held
adp_dfe_fltap_load = radp_dfe_fltap_load_0
adp_dfe_fltap_position = radp_dfe_fltap_position_0
adp_dfe_force_spec_sign = radp_dfe_force_spec_sign_0
adp_dfe_fxtap1 = radp_dfe_fxtap1_0
adp_dfe_fxtap10 = radp_dfe_fxtap10_0
adp_dfe_fxtap10_sgn = radp_dfe_fxtap10_sgn_0
adp_dfe_fxtap11 = radp_dfe_fxtap11_0
adp_dfe_fxtap11_sgn = radp_dfe_fxtap11_sgn_0
adp_dfe_fxtap2 = radp_dfe_fxtap2_0
adp_dfe_fxtap2_sgn = radp_dfe_fxtap2_sgn_0
adp_dfe_fxtap3 = radp_dfe_fxtap3_0
adp_dfe_fxtap3_sgn = radp_dfe_fxtap3_sgn_0
adp_dfe_fxtap4 = radp_dfe_fxtap4_0
adp_dfe_fxtap4_sgn = radp_dfe_fxtap4_sgn_0
adp_dfe_fxtap5 = radp_dfe_fxtap5_0
adp_dfe_fxtap5_sgn = radp_dfe_fxtap5_sgn_0
adp_dfe_fxtap6 = radp_dfe_fxtap6_0
adp_dfe_fxtap6_sgn = radp_dfe_fxtap6_sgn_0
adp_dfe_fxtap7 = radp_dfe_fxtap7_0
adp_dfe_fxtap7_sgn = radp_dfe_fxtap7_sgn_0
adp_dfe_fxtap8 = radp_dfe_fxtap8_0
adp_dfe_fxtap8_sgn = radp_dfe_fxtap8_sgn_0
adp_dfe_fxtap9 = radp_dfe_fxtap9_0
adp_dfe_fxtap9_sgn = radp_dfe_fxtap9_sgn_0
adp_dfe_fxtap_bypass = radp_dfe_fxtap_bypass_1
adp_dfe_fxtap_en = radp_dfe_fxtap_disable
adp_dfe_fxtap_hold_en = radp_dfe_fxtap_hold
adp_dfe_fxtap_load = radp_dfe_fxtap_load_0
adp_dfe_mode = radp_dfe_mode_4
adp_dfe_spec_sign = radp_dfe_spec_sign_0
adp_dfe_vref_polarity = radp_dfe_vref_polarity_0
adp_force_freqlock = radp_force_freqlock_off
adp_frame_capture = radp_frame_capture_0
adp_frame_en = radp_frame_en_0
adp_frame_odi_sel = radp_frame_odi_sel_0
adp_frame_out_sel = radp_frame_out_sel_0
adp_lfeq_fb_sel = radp_lfeq_fb_sel_0
adp_mode = radp_mode_8
adp_odi_control_sel = radp_odi_control_sel_0
adp_onetime_dfe = radp_onetime_dfe_0
adp_spec_avg_window = radp_spec_avg_window_4
adp_spec_trans_filter = radp_spec_trans_filter_2
adp_status_sel = radp_status_sel_0
adp_vga_bypass = radp_vga_bypass_1
adp_vga_en = radp_vga_enable
adp_vga_load = radp_vga_load_0
adp_vga_polarity = radp_vga_polarity_0
adp_vga_sel = radp_vga_sel_0
adp_vga_sweep_direction = radp_vga_sweep_direction_1
adp_vga_threshold = radp_vga_threshold_4
adp_vref_bw = radp_vref_bw_1
adp_vref_bypass = radp_vref_bypass_0
adp_vref_cycle = radp_vref_cycle_6
adp_vref_dfe_spec_en = radp_vref_dfe_spec_en_0
adp_vref_en = radp_vref_enable
adp_vref_hold_en = radp_vref_not_held
adp_vref_load = radp_vref_load_0
adp_vref_polarity = radp_vref_polarity_0
adp_vref_sel = radp_vref_sel_21
adp_vref_vga_level = radp_vref_vga_level_13
datarate = 5000000000 bps
initial_settings = true
odi_count_threshold = rodi_count_threshold_0
odi_dfe_spec_en = rodi_dfe_spec_en_0
odi_en = rodi_en_0
odi_mode = rodi_mode_0
odi_rstn = rodi_rstn_0
odi_spec_sel = rodi_spec_sel_0
odi_start = rodi_start_0
odi_vref_sel = rodi_vref_sel_0
optimal = false
prot_mode = pcie_gen3_rx
rrx_pcie_eqz = rrx_pcie_eqz_0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_10g_rx_pcs
================================================
advanced_user_mode = disable
align_del = align_del_dis
ber_bit_err_total_cnt = bit_err_total_cnt_10g
ber_clken = ber_clk_dis
ber_xus_timer_window = 004c4a
bitslip_mode = bitslip_dis
blksync_bitslip_type = bitslip_comb
blksync_bitslip_wait_cnt = 1
blksync_bitslip_wait_type = bitslip_cnt
blksync_bypass = blksync_bypass_en
blksync_clken = blksync_clk_dis
blksync_enum_invalid_sh_cnt = enum_invalid_sh_cnt_10g
blksync_knum_sh_cnt_postlock = knum_sh_cnt_postlock_10g
blksync_knum_sh_cnt_prelock = knum_sh_cnt_prelock_10g
blksync_pipeln = blksync_pipeln_dis
clr_errblk_cnt_en = disable
control_del = control_del_none
crcchk_bypass = crcchk_bypass_en
crcchk_clken = crcchk_clk_dis
crcchk_inv = crcchk_inv_en
crcchk_pipeln = crcchk_pipeln_en
crcflag_pipeln = crcflag_pipeln_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
data_bit_reverse = data_bit_reverse_dis
dec64b66b_clken = dec64b66b_clk_dis
dec_64b66b_rxsm_bypass = dec_64b66b_rxsm_bypass_en
descrm_bypass = descrm_bypass_en
descrm_clken = descrm_clk_dis
descrm_mode = async
descrm_pipeln = enable
dft_clk_out_sel = rx_master_clk
dis_signal_ok = dis_signal_ok_en
dispchk_bypass = dispchk_bypass_en
empty_flag_type = empty_rd_side
fast_path = fast_path_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_read = fifo_double_read_dis
fifo_stop_rd = n_rd_empty
fifo_stop_wr = n_wr_full
force_align = force_align_dis
frmsync_bypass = frmsync_bypass_en
frmsync_clken = frmsync_clk_dis
frmsync_enum_scrm = enum_scrm_default
frmsync_enum_sync = enum_sync_default
frmsync_flag_type = location_only
frmsync_knum_sync = knum_sync_default
frmsync_mfrm_length = 0800
frmsync_pipeln = frmsync_pipeln_en
full_flag_type = full_wr_side
gb_rx_idwidth = width_64
gb_rx_odwidth = width_64
gbexp_clken = gbexp_clk_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
master_clk_sel = master_rx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
rand_clken = rand_clk_dis
rd_clk_sel = rd_rx_pld_clk
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_rx_pcs_rcfg_settings_qsxpgua.json
rx_fifo_write_ctrl = blklock_stops
rx_scrm_width = bit64
rx_sh_location = msb
rx_signal_ok_sel = synchronized_ver
rx_sm_bypass = rx_sm_bypass_en
rx_sm_hiber = rx_sm_hiber_en
rx_sm_pipeln = rx_sm_pipeln_en
rx_testbus_sel = rx_fifo_testbus1
rx_true_b2b = b2b
rxfifo_empty = empty_default
rxfifo_full = full_default
rxfifo_mode = phase_comp
rxfifo_pempty = 02
rxfifo_pfull = 17
silicon_rev = 20nm5
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_10g_tx_pcs
================================================
advanced_user_mode = disable
bitslip_en = bitslip_dis
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
comp_cnt = 02
compin_sel = compin_slave_top
crcgen_bypass = crcgen_bypass_en
crcgen_clken = crcgen_clk_dis
crcgen_err = crcgen_err_dis
crcgen_inv = crcgen_inv_en
ctrl_bit_reverse = ctrl_bit_reverse_dis
ctrl_plane_bonding = ctrl_slave_abv
data_bit_reverse = data_bit_reverse_dis
dft_clk_out_sel = tx_master_clk
dispgen_bypass = dispgen_bypass_en
dispgen_clken = dispgen_clk_dis
dispgen_err = dispgen_err_dis
dispgen_pipeln = dispgen_pipeln_dis
distdwn_bypass_pipeln = distdwn_bypass_pipeln_dis
distdwn_master = distdwn_master_dis
distup_bypass_pipeln = distup_bypass_pipeln_dis
distup_master = distup_master_dis
dv_bond =  dv_bond_en
empty_flag_type = empty_rd_side
enc64b66b_txsm_clken = enc64b66b_txsm_clk_dis
enc_64b66b_txsm_bypass = enc_64b66b_txsm_bypass_en
fastpath = fastpath_en
fec_clken = fec_clk_dis
fec_enable = fec_dis
fifo_double_write = fifo_double_write_dis
fifo_reg_fast = fifo_reg_fast_dis
fifo_stop_rd = rd_empty
fifo_stop_wr = n_wr_full
frmgen_burst = frmgen_burst_dis
frmgen_bypass = frmgen_bypass_en
frmgen_clken = frmgen_clk_dis
frmgen_mfrm_length = 0800
frmgen_pipeln = frmgen_pipeln_en
frmgen_pyld_ins = frmgen_pyld_ins_dis
frmgen_wordslip = frmgen_wordslip_dis
full_flag_type = full_wr_side
gb_pipeln_bypass = disable
gb_tx_idwidth = width_64
gb_tx_odwidth = width_64
gbred_clken = gbred_clk_dis
indv = indv_dis
low_latency_en = disable
master_clk_sel = master_tx_pma_clk
pempty_flag_type = pempty_rd_side
pfull_flag_type = pfull_wr_side
phcomp_rd_del = phcomp_rd_del2
pld_if_type = fifo
prot_mode = disable_mode
pseudo_random = all_0
pseudo_seed_a_bin = 000000000000000003ffffffffffffff
pseudo_seed_b_bin = 000000000000000003ffffffffffffff
random_disp = disable
rdfifo_clken = rdfifo_clk_dis
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_10g_tx_pcs_rcfg_settings_qsxpgua.json
scrm_bypass = scrm_bypass_en
scrm_clken = scrm_clk_dis
scrm_mode = async
scrm_pipeln = enable
sh_err = sh_err_dis
silicon_rev = 20nm5
sop_mark = sop_mark_dis
stretch_num_stages = zero_stage
sup_mode = user_mode
test_mode = test_off
tx_scrm_err = scrm_err_dis
tx_scrm_width = bit64
tx_sh_location = msb
tx_sm_bypass = tx_sm_bypass_en
tx_sm_pipeln = tx_sm_pipeln_en
tx_testbus_sel = tx_fifo_testbus1
txfifo_empty = empty_default
txfifo_full = full_default
txfifo_mode = phase_comp
txfifo_pempty = 2
txfifo_pfull = b
wr_clk_sel = wr_tx_pld_clk
wrfifo_clken = wrfifo_clk_dis


================================================
Module twentynm_hssi_8g_rx_pcs
================================================
auto_error_replacement = en_err_replace
auto_speed_nego =             dis_asn
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_deserializer = en_bds_by_4
cdr_ctrl_rxvalid_mask = en_rxvalid_mask
clkcmp_pattern_n = 2f17c
clkcmp_pattern_p = d0e83
clock_gate_bds_dec_asn = dis_bds_dec_asn_clk_gating
clock_gate_cdr_eidle = dis_cdr_eidle_clk_gating
clock_gate_dw_pc_wrclk = en_dw_pc_wrclk_gating
clock_gate_dw_rm_rd = en_dw_rm_rdclk_gating
clock_gate_dw_rm_wr = en_dw_rm_wrclk_gating
clock_gate_dw_wa = en_dw_wa_clk_gating
clock_gate_pc_rdclk = dis_pc_rdclk_gating
clock_gate_sw_pc_wrclk = dis_sw_pc_wrclk_gating
clock_gate_sw_rm_rd = dis_sw_rm_rdclk_gating
clock_gate_sw_rm_wr = dis_sw_rm_wrclk_gating
clock_gate_sw_wa = dis_sw_wa_clk_gating
clock_observation_in_pld_core = internal_sw_wa_clk
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
eidle_entry_eios = dis_eidle_eios
eidle_entry_iei = dis_eidle_iei
eidle_entry_sd = en_eidle_sd
eightb_tenb_decoder = en_8b10b_ibm
err_flags_sel = err_flags_wa
fixed_pat_det = dis_fixed_patdet
fixed_pat_num = 0
force_signal_detect = en_force_signal_detect
gen3_clk_en = enable_clk
gen3_rx_clk_sel = rcvd_clk
gen3_tx_clk_sel = tx_pma_clk
hip_mode = en_hip
ibm_invalid_code = dis_ibm_invalid_code
invalid_code_flag_only = dis_invalid_code_only
pad_or_edb_error_replace = replace_edb_dynamic
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
pipe_if_enable = en_pipe3_rx
pma_dw = ten_bit
polinv_8b10b_dec = en_polinv_8b10b_dec
prot_mode = pipe_g3
rate_match = pipe_rm
rate_match_del_thres = pipe_rm_del_thres
rate_match_empty_thres = pipe_rm_empty_thres
rate_match_full_thres = pipe_rm_full_thres
rate_match_ins_thres = pipe_rm_ins_thres
rate_match_start_thres = pipe_rm_start_thres
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_rx_pcs_rcfg_settings_qsxpgua.json
rx_clk2 = tx_pma_clock_clk2
rx_clk_free_running = en_rx_clk_free_run
rx_pcs_urst = en_rx_pcs_urst
rx_rcvd_clk = rcvd_clk_rcvd_clk
rx_rd_clk = rx_clk
rx_refclk = dis_refclk_sel
rx_wr_clk = txfifo_rd_clk
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
sync_sm_idle_eios = en_syncsm_idle
test_bus_sel = tx_testbus
tx_rx_parallel_loopback = dis_plpbk
wa_boundary_lock_ctrl = sync_sm
wa_clk_slip_spacing = 010
wa_det_latency_sync_status_beh = dont_care_assert_sync
wa_disp_err_flag = en_disp_err_flag
wa_kchar = dis_kchar
wa_pd = wa_pd_10
wa_pd_data_bin = 0000000000000000000000000000017c
wa_pd_polarity = dont_care_both_pol
wa_pld_controlled = dis_pld_ctrl
wa_renumber_data = 10
wa_rgnumber_data = 0f
wa_rknumber_data = 03
wa_rosnumber_data = 0
wa_rvnumber_data = 0000
wa_sync_sm_ctrl = pipe_sync_sm
wait_cnt = 000


================================================
Module twentynm_hssi_8g_tx_pcs
================================================
auto_speed_nego_gen2 =          dis_asn_g2
bit_reversal = dis_bit_reversal
bonding_dft_en = dft_dis
bonding_dft_val = dft_0
bypass_pipeline_reg = dis_bypass_pipeline
byte_serializer = en_bs_by_4
clock_gate_bs_enc = dis_bs_enc_clk_gating
clock_gate_dw_fifowr = en_dw_fifowr_clk_gating
clock_gate_fiford = dis_fiford_clk_gating
clock_gate_sw_fifowr = dis_sw_fifowr_clk_gating
clock_observation_in_pld_core = internal_refclk_b
ctrl_plane_bonding_compensation =  en_compensation
ctrl_plane_bonding_consumption = bundled_slave_above
ctrl_plane_bonding_distribution = not_master_chnl_distr
data_selection_8b10b_encoder_input = normal_data_path
dynamic_clk_switch = en_dyn_clk_switch
eightb_tenb_disp_ctrl = en_disp_ctrl
eightb_tenb_encoder = en_8b10b_ibm
force_echar = dis_force_echar
force_kchar = dis_force_kchar
gen3_tx_clk_sel = tx_pma_clk
gen3_tx_pipe_clk_sel = func_clk
hip_mode = en_hip
pcs_bypass = dis_pcs_bypass
phase_comp_rdptr = disable_rdptr
phase_compensation_fifo = register_fifo
phfifo_write_clk_sel = tx_clk
pma_dw = ten_bit
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_8g_tx_pcs_rcfg_settings_qsxpgua.json
refclk_b_clk_sel = tx_pma_clock
revloop_back_rm = en_rev_loopback_rx_rm
silicon_rev = 20nm5
sup_mode = user_mode
symbol_swap = dis_symbol_swap
tx_bitslip = dis_tx_bitslip
tx_compliance_controlled_disparity = en_txcompliance_pipe3p0
tx_fast_pld_reg = dis_tx_fast_pld_reg
txclk_freerun = en_freerun_tx
txpcs_urst = en_txpcs_urst


================================================
Module twentynm_hssi_common_pcs_pma_interface
================================================
asn_clk_enable = true
asn_enable = en_asn
block_sel = pcie_gen3
bypass_early_eios = false
bypass_pcie_switch = false
bypass_pma_ltr = false
bypass_pma_sw_done =  true
bypass_ppm_lock = false
bypass_send_syncp_fbkp = true
bypass_txdetectrx = false
cdr_control = en_cdr_ctrl
cid_enable = en_cid_mode
cp_cons_sel = cp_cons_slave_abv
cp_dwn_mstr = false
cp_up_mstr = false
ctrl_plane_bonding = ctrl_slave_abv
data_mask_count = 09c4
data_mask_count_multi = 1
dft_observation_clock_selection = dft_clk_obsrv_tx0
early_eios_counter = 32
force_freqdet = force_freqdet_dis
free_run_clk_enable = true
ignore_sigdet_g23 = false
pc_en_counter = 37
pc_rst_counter = 17
pcie_hip_mode = hip_enable
ph_fifo_reg_mode = phfifo_reg_mode_en
phfifo_flush_wait = 24
pipe_if_g3pcs = pipe_if_g3pcs
pma_done_counter = 2ab98
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
ppm_cnt_rst = ppm_cnt_rst_dis
ppm_deassert_early = deassert_early_en
ppm_det_buckets = ppm_300_bucket
ppm_gen1_2_cnt = cnt_32k
ppm_post_eidle_delay = cnt_200_cycles
ppmsel = ppmsel_300
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pcs_pma_interface_rcfg_settings_qsxpgua.json
rxvalid_mask = rxvalid_mask_en
sigdet_wait_counter = 9c4
sigdet_wait_counter_multi = 1
silicon_rev = 20nm5
sim_mode = disable
spd_chg_rst_wait_cnt_en = true
sup_mode = user_mode
testout_sel = asn_test
wait_clk_on_off_timer = 0
wait_pipe_synchronizing = 17
wait_send_syncp_fbkp = 0fa


================================================
Module twentynm_hssi_common_pld_pcs_interface
================================================
dft_clk_out_en = dft_clk_out_disable
dft_clk_out_sel = teng_rx_dft_clk
hrdrstctrl_en = hrst_en
pcs_testbus_block_sel = pma_if
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_common_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_rx_pcs
================================================
double_read_mode = double_read_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_fifo_tx_pcs
================================================
double_write_mode = double_write_dis
prot_mode = non_teng_mode
silicon_rev = 20nm5


================================================
Module twentynm_hssi_gen3_rx_pcs
================================================
block_sync = enable_block_sync
block_sync_sm = enable_blk_sync_sm
cdr_ctrl_force_unalgn = enable
lpbk_force = lpbk_frce_en
mode = gen3_func
rate_match_fifo = enable_rm_fifo_600ppm
rate_match_fifo_latency = regular_latency
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_gen3_rx_pcs_rcfg_settings_qsxpgua.json
reverse_lpbk = rev_lpbk_en
rx_b4gb_par_lpbk = b4gb_par_lpbk_dis
rx_force_balign = en_force_balign
rx_ins_del_one_skip = ins_del_one_skip_en
rx_num_fixed_pat = 8
rx_test_out_sel = rx_test_out0
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_gen3_tx_pcs
================================================
mode = gen3_func
reverse_lpbk = rev_lpbk_en
silicon_rev = 20nm5
sup_mode = user_mode
tx_bitslip = 00
tx_gbox_byp = enable_gbox


================================================
Module twentynm_hssi_krfec_rx_pcs
================================================
blksync_cor_en = detect
bypass_gb = bypass_dis
clr_ctrl = both_enabled
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
dv_start = with_blklock
err_mark_type = err_mark_10g
error_marking_en = err_mark_dis
low_latency_en = disable
lpbk_mode = lpbk_dis
parity_invalid_enum = 08
parity_valid_num = 4
pipeln_blksync = enable
pipeln_descrm = disable
pipeln_errcorrect = disable
pipeln_errtrap_ind = enable
pipeln_errtrap_lfsr = disable
pipeln_errtrap_loc = disable
pipeln_errtrap_pat = disable
pipeln_gearbox = enable
pipeln_syndrm = enable
pipeln_trans_dec = disable
prot_mode = disable_mode
receive_order = receive_lsb
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_krfec_rx_pcs_rcfg_settings_qsxpgua.json
rx_testbus_sel = overall
signal_ok_en = sig_ok_en
silicon_rev = 20nm5
sup_mode = user_mode


================================================
Module twentynm_hssi_krfec_tx_pcs
================================================
burst_err = burst_err_dis
burst_err_len = burst_err_len1
ctrl_bit_reverse = ctrl_bit_reverse_en
data_bit_reverse = data_bit_reverse_dis
enc_frame_query = enc_query_dis
low_latency_en = disable
pipeln_encoder = enable
pipeln_scrambler = enable
prot_mode = disable_mode
silicon_rev = 20nm5
sup_mode = user_mode
transcode_err = trans_err_dis
transmit_order = transmit_lsb
tx_testbus_sel = overall


================================================
Module twentynm_hssi_pipe_gen3
================================================
bypass_rx_detection_enable = false
bypass_rx_preset = 0
bypass_rx_preset_enable = false
bypass_tx_coefficent = 00000
bypass_tx_coefficent_enable = false
elecidle_delay_g3 = 6
ind_error_reporting = dis_ind_error_reporting
mode = pipe_g3
phy_status_delay_g12 = 5
phy_status_delay_g3 = 5
phystatus_rst_toggle_g12 = dis_phystatus_rst_toggle
phystatus_rst_toggle_g3 = dis_phystatus_rst_toggle_g3
rate_match_pad_insertion = dis_rm_fifo_pad_ins
silicon_rev = 20nm5
sup_mode = user_mode
test_out_sel = disable_test_out


================================================
Module twentynm_hssi_rx_pcs_pma_interface
================================================
block_sel = eight_g_pcs
channel_operation_mode = tx_rx_pair_enabled
clkslip_sel = pld
lpbk_en = disable
master_clk_sel = master_rx_pma_clk
pldif_datawidth_mode = pldif_data_10bit
pma_dw_rx = pcie_g3_dyn_dw_rx
pma_if_dft_en = dft_dis
pma_if_dft_val = dft_0
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_ver = prbs_off
prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pcs_pma_interface_rcfg_settings_qsxpgua.json
rx_dyn_polarity_inversion = rx_dyn_polinv_dis
rx_lpbk_en = lpbk_dis
rx_prbs_force_signal_ok = force_sig_ok
rx_prbs_mask = prbsmask128
rx_prbs_mode = teng_mode
rx_signalok_signaldet_sel = sel_sig_det
rx_static_polarity_inversion = rx_stat_polinv_dis
rx_uhsif_lpbk_en = uhsif_lpbk_dis
silicon_rev = 20nm5
sup_mode = user_mode

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_rx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_rx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_10g_fifo_mode_rx = fifo_rx
hd_10g_low_latency_en_rx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_rx = pma_64b_rx
hd_10g_prot_mode_rx = disabled_prot_mode_rx
hd_10g_shared_fifo_width_rx = single_rx
hd_10g_sup_mode = user_mode
hd_10g_test_bus_mode = rx
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_8g_fifo_mode_rx = reg_rx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_rx = pma_10b_rx
hd_8g_prot_mode_rx = pipe_g3_rx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_clklow_clk_hz = 05f5e100
hd_chnl_ctrl_plane_bonding_rx = ctrl_slave_abv_rx
hd_chnl_fref_clk_hz = 05f5e100
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_rx = disable
hd_chnl_lpbk_en = disable
hd_chnl_operating_voltage = standard
hd_chnl_pcs_ac_pwr_rules_en = disable
hd_chnl_pcs_pair_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_rx_pwr_scaling_clk = pma_rx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_rx = reg_rx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_rx_clk_hz = 00000000
hd_chnl_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_chnl_pma_rx_clk_hz = 1dcd6500
hd_chnl_prot_mode_rx = pcie_g3_capable_rx
hd_chnl_shared_fifo_width_rx = single_rx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_chnl_transparent_pcs_rx = disable
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_rx = non_teng_mode_rx
hd_fifo_shared_fifo_width_rx = single_rx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_rx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_rx = disabled_prot_mode_rx
hd_krfec_sup_mode = user_mode
hd_krfec_test_bus_mode = tx
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_rx = eightg_and_g3_reg_mode_hip_rx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_rx = pcie_g3_dyn_dw_rx
hd_pmaif_prot_mode_rx = eightg_g3_pcie_g3_hip_mode_rx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_rx_block_sel = eightg
pcs_rx_clk_out_sel = eightg_clk_out
pcs_rx_clk_sel = pcs_rx_clk
pcs_rx_hip_clk_en = hip_rx_enable
pcs_rx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_rx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_tx_pcs_pma_interface
================================================
bypass_pma_txelecidle = false
channel_operation_mode = tx_rx_pair_enabled
lpbk_en = disable
master_clk_sel = master_tx_pma_clk
pcie_sub_prot_mode_tx = pipe_g3
pldif_datawidth_mode = pldif_data_10bit
pma_dw_tx = pcie_g3_dyn_dw_tx
pma_if_dft_en = dft_dis
pmagate_en = pmagate_dis
prbs9_dwidth = prbs9_64b
prbs_clken = prbs_clk_dis
prbs_gen_pat = prbs_gen_dis
prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pcs_pma_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5
sq_wave_num = sq_wave_default
sqwgen_clken = sqwgen_clk_dis
sup_mode = user_mode
tx_dyn_polarity_inversion = tx_dyn_polinv_dis
tx_pma_data_sel = pcie_gen3
tx_static_polarity_inversion = tx_stat_polinv_dis
uhsif_cnt_step_filt_before_lock = uhsif_filt_stepsz_b4lock_2
uhsif_cnt_thresh_filt_after_lock_value = 0
uhsif_cnt_thresh_filt_before_lock = uhsif_filt_cntthr_b4lock_8
uhsif_dcn_test_update_period = uhsif_dcn_test_period_4
uhsif_dcn_testmode_enable = uhsif_dcn_test_mode_disable
uhsif_dead_zone_count_thresh = uhsif_dzt_cnt_thr_2
uhsif_dead_zone_detection_enable = uhsif_dzt_disable
uhsif_dead_zone_obser_window = uhsif_dzt_obr_win_16
uhsif_dead_zone_skip_size = uhsif_dzt_skipsz_4
uhsif_delay_cell_index_sel = uhsif_index_cram
uhsif_delay_cell_margin = uhsif_dcn_margin_2
uhsif_delay_cell_static_index_value = 00
uhsif_dft_dead_zone_control = uhsif_dft_dz_det_val_0
uhsif_dft_up_filt_control = uhsif_dft_up_val_0
uhsif_enable = uhsif_disable
uhsif_lock_det_segsz_after_lock = uhsif_lkd_segsz_aflock_512
uhsif_lock_det_segsz_before_lock = uhsif_lkd_segsz_b4lock_16
uhsif_lock_det_thresh_cnt_after_lock_value = 0
uhsif_lock_det_thresh_cnt_before_lock_value = 0
uhsif_lock_det_thresh_diff_after_lock_value = 0
uhsif_lock_det_thresh_diff_before_lock_value = 0

Note - If you are performing a post-fit simulation, you must add the 'altera_a10_xcvr_clock_module' to your top-level design. Please refer to the 'Arria 10 Transceiver PHY User Guide' for details.

================================================
Module twentynm_hssi_tx_pld_pcs_interface
================================================
hd_10g_advanced_user_mode_tx = disable
hd_10g_channel_operation_mode = tx_rx_pair_enabled
hd_10g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_10g_fifo_mode_tx = fifo_tx
hd_10g_low_latency_en_tx = disable
hd_10g_lpbk_en = disable
hd_10g_pma_dw_tx = pma_64b_tx
hd_10g_prot_mode_tx = disabled_prot_mode_tx
hd_10g_shared_fifo_width_tx = single_tx
hd_10g_sup_mode = user_mode
hd_8g_channel_operation_mode = tx_rx_pair_enabled
hd_8g_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_8g_fifo_mode_tx = reg_tx
hd_8g_hip_mode = enable
hd_8g_lpbk_en = disable
hd_8g_pma_dw_tx = pma_10b_tx
hd_8g_prot_mode_tx = pipe_g3_tx
hd_8g_sup_mode = user_mode
hd_chnl_channel_operation_mode = tx_rx_pair_enabled
hd_chnl_ctrl_plane_bonding_tx = ctrl_slave_abv_tx
hd_chnl_frequency_rules_en = enable
hd_chnl_func_mode = enable
hd_chnl_hclk_clk_hz = 00000000
hd_chnl_hip_en = enable
hd_chnl_hrdrstctl_en = enable
hd_chnl_low_latency_en_tx = disable
hd_chnl_lpbk_en = disable
hd_chnl_pcs_tx_ac_pwr_uw_per_mhz = 00000
hd_chnl_pcs_tx_pwr_scaling_clk = pma_tx_clk
hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_fifo_mode_tx = reg_tx
hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz = 00000000
hd_chnl_pld_tx_clk_hz = 00000000
hd_chnl_pld_uhsif_tx_clk_hz = 00000000
hd_chnl_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_chnl_pma_tx_clk_hz = 1dcd6500
hd_chnl_prot_mode_tx = pcie_g3_capable_tx
hd_chnl_shared_fifo_width_tx = single_tx
hd_chnl_speed_grade = e2
hd_chnl_sup_mode = user_mode
hd_fifo_channel_operation_mode = tx_rx_pair_enabled
hd_fifo_prot_mode_tx = non_teng_mode_tx
hd_fifo_shared_fifo_width_tx = single_tx
hd_fifo_sup_mode = user_mode
hd_g3_prot_mode = pipe_g3
hd_g3_sup_mode = user_mode
hd_krfec_channel_operation_mode = tx_rx_pair_enabled
hd_krfec_low_latency_en_tx = disable
hd_krfec_lpbk_en = disable
hd_krfec_prot_mode_tx = disabled_prot_mode_tx
hd_krfec_sup_mode = user_mode
hd_pldif_hrdrstctl_en = enable
hd_pldif_prot_mode_tx = eightg_and_g3_reg_mode_hip_tx
hd_pldif_sup_mode = user_mode
hd_pmaif_channel_operation_mode = tx_rx_pair_enabled
hd_pmaif_ctrl_plane_bonding = ctrl_slave_abv
hd_pmaif_lpbk_en = disable
hd_pmaif_pma_dw_tx = pcie_g3_dyn_dw_tx
hd_pmaif_prot_mode_tx = eightg_g3_pcie_g3_hip_mode_tx
hd_pmaif_sim_mode = disable
hd_pmaif_sup_mode = user_mode
pcs_tx_clk_out_sel = eightg_clk_out
pcs_tx_clk_source = eightg
pcs_tx_data_source = hip_enable
pcs_tx_delay1_clk_en = delay1_clk_disable
pcs_tx_delay1_clk_sel = pcs_tx_clk
pcs_tx_delay1_ctrl = delay1_path0
pcs_tx_delay1_data_sel = one_ff_delay
pcs_tx_delay2_clk_en = delay2_clk_disable
pcs_tx_delay2_ctrl = delay2_path0
pcs_tx_output_sel = teng_output
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_tx_pld_pcs_interface_rcfg_settings_qsxpgua.json
silicon_rev = 20nm5


================================================
Module twentynm_hssi_pipe_gen1_2
================================================
elec_idle_delay_val = 3
error_replace_pad = replace_edb
hip_mode = en_hip
ind_error_reporting = dis_ind_error_reporting
phystatus_delay_val = 0
phystatus_rst_toggle = dis_phystatus_rst_toggle
pipe_byte_de_serializer_en = dont_care_bds
prot_mode = pipe_g3
reconfig_settings = ./ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/synth/rcfg_timing_db/ep_g3x8_avmm256_DUT_hssi_pipe_gen1_2_rcfg_settings_qsxpgua.json
rpre_emph_a_val = 00
rpre_emph_b_val = 00
rpre_emph_c_val = 00
rpre_emph_d_val = 00
rpre_emph_e_val = 00
rvod_sel_a_val = 00
rvod_sel_b_val = 00
rvod_sel_c_val = 00
rvod_sel_d_val = 00
rvod_sel_e_val = 00
rx_pipe_enable = en_pipe3_rx
rxdetect_bypass = dis_rxdetect_bypass
silicon_rev = 20nm5
sup_mode = user_mode
tx_pipe_enable = en_pipe3_tx
txswing = dis_txswing


Warning: por to CB BFM is not connected, internal por is used.


Warning: por to CB BFM is not connected, internal por is used.


================================================
Module twentynm_cmu_fpll
================================================
analog_mode = user_custom
bandwidth_range_high_bin = 00000000000000000000000000000001
bandwidth_range_low_bin = 00000000000000000000000000000001
bonding = pll_bonding
bw_sel = high
cgb_div =           1
compensation_mode = direct
datarate = 5000000000 bps
duty_cycle_0 =          50
duty_cycle_1 =          50
duty_cycle_2 =          50
duty_cycle_3 =          50
enable_idle_fpll_support = idle_none
f_max_band_0_bin = 00000000000000000000000000000001
f_max_band_1_bin = 00000000000000000000000000000001
f_max_band_2_bin = 00000000000000000000000000000001
f_max_band_3_bin = 00000000000000000000000000000001
f_max_band_4_bin = 00000000000000000000000000000001
f_max_band_5_bin = 00000000000000000000000000000001
f_max_band_6_bin = 00000000000000000000000000000001
f_max_band_7_bin = 00000000000000000000000000000001
f_max_band_8_bin = 00000000000000000000000000000001
f_max_band_9_bin = 00000000000000000000000000000001
f_max_div_two_bypass_bin = 00000000000000000000000000000001
f_max_pfd_bin = 00000000000000000000000000000001
f_max_pfd_bonded_bin = 00000000000000000000000000000001
f_max_pfd_fractional_bin = 0000000000000000000000000000005f
f_max_pfd_integer_bin = 00000000000000000000000000000001
f_max_vco_bin = 00000000000000000000000000000001
f_max_vco_fractional_bin = 00000000000000000000000000000005
f_min_band_0_bin = 00000000000000000000000000000001
f_min_band_1_bin = 00000000000000000000000000000001
f_min_band_2_bin = 00000000000000000000000000000001
f_min_band_3_bin = 00000000000000000000000000000001
f_min_band_4_bin = 00000000000000000000000000000001
f_min_band_5_bin = 00000000000000000000000000000001
f_min_band_6_bin = 00000000000000000000000000000001
f_min_band_7_bin = 00000000000000000000000000000001
f_min_band_8_bin = 00000000000000000000000000000001
f_min_band_9_bin = 00000000000000000000000000000001
f_min_pfd_bin = 00000000000000000000000000000001
f_min_vco_bin = 00000000000000000000000000000001
f_out_c0_bin = 30313130303130313030303030303030
f_out_c0_hz = 0 hz
f_out_c1_bin = 30303030303030303030303030303030
f_out_c1_hz = 0 hz
f_out_c2_bin = 30303030303030303030303030303030
f_out_c2_hz = 0 hz
f_out_c3_bin = 30303030303030303030303030303030
f_out_c3_hz = 0 hz
feedback = normal
fpll_cal_test_sel = sel_cal_out_7_to_0
fpll_cas_out_enable = fpll_cas_out_disable
fpll_hclk_out_enable = fpll_hclk_out_enable
fpll_iqtxrxclk_out_enable = fpll_iqtxrxclk_out_disable
hssi_output_clock_frequency = 2500.0 MHz
initial_settings = true
input_tolerance = 00
is_cascaded_pll = false
is_otn = false
is_pa_core = false
is_sdi = false
l_counter = 02
m_counter = 32
m_counter_c0 = 001
m_counter_c1 = 001
m_counter_c2 = 001
m_counter_c3 = 001
max_fractional_percentage = 00
min_fractional_percentage = 00
n_counter = 01
out_freq_bin = 31313131313030313030303030303030
out_freq_hz = 0 hz
output_clock_frequency_0 = 500 MHz
output_clock_frequency_1 = 0 ps
output_clock_frequency_2 = 0 ps
output_clock_frequency_3 = 0 ps
output_tolerance = 00
pfd_freq_bin = 31313130303030313030303030303030
phase_shift_0 = 0 ps
phase_shift_1 = 0 ps
phase_shift_2 = 0 ps
phase_shift_3 = 0 ps
pll_atb = atb_selectdisable
pll_bw_mode = hi_bw
pll_c0_pllcout_enable = true
pll_c1_pllcout_enable = false
pll_c2_pllcout_enable = false
pll_c3_pllcout_enable = false
pll_c_counter_0 =           5
pll_c_counter_0_coarse_dly = 0 ps
pll_c_counter_0_fine_dly = 0 ps
pll_c_counter_0_in_src = m_cnt_in_src_ph_mux_clk
pll_c_counter_0_min_tco_enable = false
pll_c_counter_0_ph_mux_prst =           0
pll_c_counter_0_prst =           1
pll_c_counter_1 =           1
pll_c_counter_1_coarse_dly = 0 ps
pll_c_counter_1_fine_dly = 0 ps
pll_c_counter_1_in_src = m_cnt_in_src_test_clk
pll_c_counter_1_min_tco_enable = false
pll_c_counter_1_ph_mux_prst =           0
pll_c_counter_1_prst =           1
pll_c_counter_2 =           1
pll_c_counter_2_coarse_dly = 0 ps
pll_c_counter_2_fine_dly = 0 ps
pll_c_counter_2_in_src = m_cnt_in_src_test_clk
pll_c_counter_2_min_tco_enable = false
pll_c_counter_2_ph_mux_prst =           0
pll_c_counter_2_prst =           1
pll_c_counter_3 =           1
pll_c_counter_3_coarse_dly = 0 ps
pll_c_counter_3_fine_dly = 0 ps
pll_c_counter_3_in_src = m_cnt_in_src_test_clk
pll_c_counter_3_min_tco_enable = false
pll_c_counter_3_ph_mux_prst =           0
pll_c_counter_3_prst =           1
pll_cal_status = false
pll_calibration = true
pll_cmp_buf_dly = 0 ps
pll_cmu_rstn_value = true
pll_core_cali_ref_off = true
pll_core_cali_vco_off = true
pll_core_vccdreg_fb = vreg_fb0
pll_core_vccdreg_fw = vreg_fw0
pll_core_vreg0_atbsel = atb_disabled
pll_core_vreg1_atbsel = atb_disabled1
pll_cp_compensation = true
pll_cp_current_setting = cp_current_setting26
pll_cp_lf_3rd_pole_freq = lf_3rd_pole_setting0
pll_cp_lf_order = lf_2nd_order
pll_cp_testmode = cp_normal
pll_ctrl_override_setting = true
pll_ctrl_plniotri_override = false
pll_device_variant = device1
pll_dprio_base_addr =         256
pll_dprio_broadcast_en = false
pll_dprio_clk_vreg_boost = clk_fpll_vreg_no_voltage_boost
pll_dprio_cvp_inter_sel = false
pll_dprio_force_inter_sel = false
pll_dprio_fpll_vreg1_boost = fpll_vreg1_no_voltage_boost
pll_dprio_fpll_vreg_boost = fpll_vreg_no_voltage_boost
pll_dprio_power_iso_en = false
pll_dprio_status_select = dprio_normal_status
pll_dsm_ecn_bypass = false
pll_dsm_ecn_test_en = false
pll_dsm_fractional_division_bin = 00000000000000000000000000000001
pll_dsm_fractional_value_ready = pll_k_ready
pll_dsm_mode = dsm_mode_integer
pll_dsm_out_sel = pll_dsm_disable
pll_enable = true
pll_extra_csr =           0
pll_fbclk_mux_1 = pll_fbclk_mux_1_glb
pll_fbclk_mux_2 = pll_fbclk_mux_2_m_cnt
pll_iqclk_mux_sel = power_down
pll_l_counter =           2
pll_l_counter_bypass = false
pll_l_counter_enable = true
pll_lf_cbig = lf_cbig_setting4
pll_lf_resistance = lf_res_setting1
pll_lf_ripplecap = lf_no_ripple
pll_lock_fltr_cfg =          25
pll_lock_fltr_test = pll_lock_fltr_nrm
pll_lpf_rstn_value = lpf_normal
pll_m_counter =          50
pll_m_counter_coarse_dly = 0 ps
pll_m_counter_fine_dly = 0 ps
pll_m_counter_in_src = m_cnt_in_src_ph_mux_clk
pll_m_counter_min_tco_enable = false
pll_m_counter_ph_mux_prst =           0
pll_m_counter_prst =           1
pll_n_counter =           1
pll_n_counter_coarse_dly = 0 ps
pll_n_counter_fine_dly = 0 ps
pll_nreset_invert = false
pll_op_mode = false
pll_optimal = true
pll_powerdown_mode = false
pll_ppm_clk0_src = ppm_clk0_vss
pll_ppm_clk1_src = ppm_clk1_vss
pll_ref_buf_dly = 0 ps
pll_rstn_override = false
pll_self_reset = false
pll_sup_mode = user_mode
pll_tclk_mux_en = false
pll_tclk_sel = pll_tclk_m_src
pll_test_enable = false
pll_unlock_fltr_cfg =           2
pll_vccr_pd_en = true
pll_vco_freq_band_0 = pll_freq_band0
pll_vco_freq_band_0_dyn_high_bits = 0
pll_vco_freq_band_0_dyn_low_bits = 0
pll_vco_freq_band_0_fix = 01
pll_vco_freq_band_0_fix_high = pll_vco_freq_band_0_fix_high_0
pll_vco_freq_band_1 = pll_freq_band0_1
pll_vco_freq_band_1_dyn_high_bits = 0
pll_vco_freq_band_1_dyn_low_bits = 00
pll_vco_freq_band_1_fix = 01
pll_vco_freq_band_1_fix_high = pll_vco_freq_band_1_fix_high_0
pll_vco_ph0_en = true
pll_vco_ph0_value = pll_vco_ph0_vss
pll_vco_ph1_en = false
pll_vco_ph1_value = pll_vco_ph1_vss
pll_vco_ph2_en = false
pll_vco_ph2_value = pll_vco_ph2_vss
pll_vco_ph3_en = false
pll_vco_ph3_value = pll_vco_ph3_vss
pm_speed_grade = e2
pma_width =          64
power_mode = low_power
power_rail_et =           0
primary_use = tx
prot_mode = pcie_gen2_tx
reference_clock_frequency = 100.0 MHz
reference_clock_frequency_scratch = 100.0 MHz
set_fpll_input_freq_range = 00
side = side_unknown
silicon_rev = 20nm5
top_or_bottom = tb_unknown
vco_freq_bin = 31313130303130303030303030303030
vco_freq_hz = 10000000000
vco_frequency = 10000.0 MHz
xpm_cmu_fpll_core_cal_vco_count_length = sel_8b_count
xpm_cmu_fpll_core_fpll_refclk_source = normal_refclk
xpm_cmu_fpll_core_fpll_vco_div_by_2_sel = bypass_divide_by_2
xpm_cmu_fpll_core_pfd_delay_compensation = normal_delay
xpm_cmu_fpll_core_pfd_pulse_width = pulse_width_setting0
xpm_cmu_fpll_core_xpm_cpvco_fpll_xpm_chgpmplf_fpll_cp_current_boost = normal_setting


================================================
Module twentynm_cmu_fpll_refclk_select
================================================
mux0_inclk0_logical_to_physical_mapping = lvpecl
mux0_inclk1_logical_to_physical_mapping = power_down
mux0_inclk2_logical_to_physical_mapping = power_down
mux0_inclk3_logical_to_physical_mapping = power_down
mux0_inclk4_logical_to_physical_mapping = power_down
mux1_inclk0_logical_to_physical_mapping = lvpecl
mux1_inclk1_logical_to_physical_mapping = power_down
mux1_inclk2_logical_to_physical_mapping = power_down
mux1_inclk3_logical_to_physical_mapping = power_down
mux1_inclk4_logical_to_physical_mapping = power_down
pll_auto_clk_sw_en = false
pll_clk_loss_edge = pll_clk_loss_both_edges
pll_clk_loss_sw_en = false
pll_clk_sel_override = normal
pll_clk_sel_override_value = select_clk0
pll_clk_sw_dly =           0
local_pll_clkin_0_scratch0_src =             pll_clkin_0_scratch0_src_lvpecl
local_pll_clkin_0_scratch1_src =                pll_clkin_0_scratch1_src_vss
local_pll_clkin_0_scratch2_src =                pll_clkin_0_scratch2_src_vss
local_pll_clkin_0_scratch3_src =                pll_clkin_0_scratch3_src_vss
local_pll_clkin_0_scratch4_src =                pll_clkin_0_scratch4_src_vss
local_pll_clkin_0_src =             pll_clkin_0_src_lvpecl
local_pll_clkin_1_scratch0_src =             pll_clkin_1_scratch0_src_lvpecl
local_pll_clkin_1_scratch1_src =                pll_clkin_1_scratch1_src_vss
local_pll_clkin_1_scratch2_src =                pll_clkin_1_scratch2_src_vss
local_pll_clkin_1_scratch3_src =                pll_clkin_1_scratch3_src_vss
local_pll_clkin_1_scratch4_src =                pll_clkin_1_scratch4_src_vss
local_pll_clkin_1_src =            pll_clkin_1_src_ref_clk
pll_manu_clk_sw_en = false
pll_powerdown_mode = false
pll_sup_mode = user_mode
pll_sw_refclk_src = pll_sw_refclk_src_clk_0
refclk_select0 = lvpecl
refclk_select1 = ref_iqclk0
silicon_rev = 20nm5
local_xpm_iqref_mux0_iqclk_sel =  power_down
local_xpm_iqref_mux0_scratch0_src =  scratch0_power_down
local_xpm_iqref_mux0_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux0_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux0_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux0_scratch4_src =  scratch4_power_down
local_xpm_iqref_mux1_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux1_scratch0_src =  scratch0_power_down
local_xpm_iqref_mux1_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux1_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux1_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux1_scratch4_src =  scratch4_power_down


================================================
Module twentynm_hssi_pma_lc_refclk_select_mux
================================================
inclk0_logical_to_physical_mapping = ref_iqclk0
inclk1_logical_to_physical_mapping = power_down
inclk2_logical_to_physical_mapping = power_down
inclk3_logical_to_physical_mapping = power_down
inclk4_logical_to_physical_mapping = power_down
powerdown_mode = powerup
refclk_select = ref_iqclk0
silicon_rev = 20nm5
local_xmux_lc_scratch0_src =   scratch0_src_iqclk
local_xmux_lc_scratch1_src =   scratch1_src_iqclk
local_xmux_lc_scratch2_src =   scratch2_src_iqclk
local_xmux_lc_scratch3_src =   scratch3_src_iqclk
local_xmux_lc_scratch4_src =   scratch4_src_iqclk
local_xmux_refclk_src =   src_iqclk
local_xpm_iqref_mux_iqclk_sel =  ref_iqclk0
local_xpm_iqref_mux_scratch0_src =  scratch0_ref_iqclk0
local_xpm_iqref_mux_scratch1_src =  scratch1_power_down
local_xpm_iqref_mux_scratch2_src =  scratch2_power_down
local_xpm_iqref_mux_scratch3_src =  scratch3_power_down
local_xpm_iqref_mux_scratch4_src =  scratch4_power_down

================ INPUT =================
prot_mode        = pcie_gen3_tx
input_select     = fpll_top
================ OUTPUT ================
x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
================ END ===================



================================================
Module twentynm_hssi_pma_cgb_master
================================================
bonding_reset_enable = allow_bonding_reset
cgb_enable_iqtxrxclk = disable_iqtxrxclk
cgb_power_down = normal_cgb
datarate = 8000000000 bps
dft_iqtxrxclk_control = dft_iqtxrxclk_drv_low
initial_settings = true
input_select = fpll_top
input_select_gen3 = lcpll_top
master_cgb_clock_control0 = master_cgb_no_dft_control0
master_cgb_clock_control1 = master_cgb_no_dft_control1
master_cgb_clock_control2 = master_cgb_no_dft_control2
master_cgb_clock_control3 = master_cgb_no_dft_control3
master_cgb_clock_control4 = master_cgb_no_dft_control4
master_cgb_clock_control5 = master_cgb_no_dft_control5
mcgb_high_perf_datarate_limit_bin = 00000000000000000000000000000000
mcgb_high_perf_voltage = 000
mcgb_low_power_datarate_limit_bin = 00000000000000000000000000000000
mcgb_low_power_voltage = 000
mcgb_mid_power_datarate_limit_bin = 00000000000000000000000000000000
mcgb_mid_power_voltage = 000
observe_cgb_clocks = observe_nothing
optimal = true
pcie_gen3_bitwidth = pciegen3_wide
powerdown_mode = powerup
prot_mode = pcie_gen3_tx
scratch0_x1_clock_src = unused
scratch1_x1_clock_src = unused
scratch2_x1_clock_src = unused
scratch3_x1_clock_src = unused
ser_mode = thirty_two_bit
silicon_rev = 20nm5
sup_mode = user_mode
tx_ucontrol_en = disable
tx_ucontrol_pcie = gen1
tx_ucontrol_reset = disable
vccdreg_output = vccdreg_nominal
local_x1_clock_source_sel = fpll_top_g2_lcpll_top_g3
x1_div_m_sel = divbypass


================================================
Module twentynm_atx_pll
================================================
analog_mode = user_custom
bandwidth_range_high = 0 hz
bandwidth_range_low = 0 hz
bonding = cpri_bonding
bw_sel = high
cal_status = cal_done
calibration_mode = cal_off
cascadeclk_test = cascadetest_off
cgb_div =           1
clk_high_perf_voltage = 000
clk_low_power_voltage = 000
clk_mid_power_voltage = 000
cp_compensation_enable = true
cp_current_setting = cp_current_setting26
cp_lf_3rd_pole_freq = lf_3rd_pole_setting0
cp_lf_order = lf_3rd_order
cp_testmode = cp_normal
d2a_voltage = d2a_setting_4
datarate = 8000000000 bps
device_variant = device1
dprio_clk_vreg_boost_expected_voltage = 000
dprio_clk_vreg_boost_scratch = 0
dprio_clk_vreg_boost_step_size = 00
dprio_lc_vreg1_boost_expected_voltage = 000
dprio_lc_vreg1_boost_scratch = 0
dprio_lc_vreg_boost_expected_voltage = 000
dprio_lc_vreg_boost_scratch = 0
dprio_mcgb_vreg_boost_expected_voltage = 000
dprio_mcgb_vreg_boost_scratch = 0
dprio_mcgb_vreg_boost_step_size = 00
dprio_vreg1_boost_step_size = 00
dprio_vreg_boost_step_size = 00
dsm_ecn_bypass = false
dsm_ecn_test_en = false
dsm_fractional_division_bin = 00000000000000000000000000000001
dsm_fractional_value_ready = pll_k_ready
dsm_mode = dsm_mode_integer
dsm_out_sel = pll_dsm_disable
enable_hclk = hclk_disabled
enable_idle_atx_pll_support = idle_none
enable_lc_calibration = false
enable_lc_vreg_calibration = false
expected_lc_boost_voltage = 000
f_max_lcnt_fpll_cascading_bin = 00000000000000000000000000000001
f_max_pfd = 0 hz
f_max_pfd_fractional = 0 hz
f_max_ref = 0 hz
f_max_tank_0 = 0 hz
f_max_tank_1 = 0 hz
f_max_tank_2 = 0 hz
f_max_vco = 0 hz
f_max_vco_fractional = 0 hz
f_max_x1 = 0 hz
f_min_pfd = 0 hz
f_min_ref = 0 hz
f_min_tank_0 = 0 hz
f_min_tank_1 = 0 hz
f_min_tank_2 = 0 hz
f_min_vco = 0 hz
fb_select = direct_fb
fpll_refclk_selection = select_vco_output
hclk_divide =          50
initial_settings = true
iqclk_mux_sel = iqtxrxclk0
is_cascaded_pll = false
is_otn = false
is_sdi = false
l_counter_scratch =  1
l_counter_enable = true
l_counter_scratch = 01
lc_atb = atb_selectdisable
lc_mode = lccmu_normal
lc_to_fpll_l_counter = lcounter_setting0
lc_to_fpll_l_counter_scratch = 01
lf_cbig_size = lf_cbig_setting4
lf_resistance = lf_setting1
lf_ripplecap = lf_ripple_cap_0
m_counter =          40
max_fractional_percentage = 00
min_fractional_percentage = 00
n_counter_scratch = 1
output_clock_frequency = 4000000000 Hz
output_regulator_supply = vreg1v_setting0
overrange_voltage = over_setting0
pfd_delay_compensation = normal_delay
pfd_pulse_width = pulse_width_setting0
pm_speed_grade = e2
pma_width =          32
power_mode = low_power
power_rail_et =           0
powerdown_mode = powerup
primary_use = hssi_x1
prot_mode = pcie_gen3_tx
ref_clk_div =           1
reference_clock_frequency = 100000000 Hz
regulator_bypass = reg_enable
side = side_unknown
silicon_rev = 20nm5
sup_mode = user_mode
tank_band = lc_band3
tank_sel = lctank0
tank_voltage_coarse = vreg_setting_coarse0
tank_voltage_fine = vreg_setting5
top_or_bottom = tb_unknown
underrange_voltage = under_setting4
vccdreg_clk = vreg_clk0
vccdreg_fb = vreg_fb0
vccdreg_fw = vreg_fw0
vco_bypass_enable = false
vco_freq = 8000000000 Hz
xcpvco_xchgpmplf_cp_current_boost = normal_setting

INFO:         altpcie_reset_delay_sync::---------------------------------------------------------------------------------------------
INFO:         altpcie_reset_delay_sync:: NODENAME is app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl
INFO:         altpcie_reset_delay_sync:: SDC is -name SDC_STATEMENT "set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]]" 
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.refclk_to_250mhz
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 250.0 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 2000.000000
Info: output_clock_low_period = 2000.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.pll_100mhz_to_500mhz
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 500.0 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 1000.000000
Info: output_clock_low_period = 1000.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.refclk_to_250mhz
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 250.0 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 2000.000000
Info: output_clock_low_period = 2000.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.pll_100mhz_to_500mhz
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 500.0 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 1000.000000
Info: output_clock_low_period = 1000.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.sv_xcvr_tx_plls_inst.pll[0].pll.cmu_pll.tx_pll.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.sv_xcvr_tx_plls_inst.pll[1].pll.atx_pll.tx_pll.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[0].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[1].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[2].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[3].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[5].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[6].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[7].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 200 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 4000.000000 MHz
Info: phase_shift = 62 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 125.000000
Info: output_clock_low_period = 125.000000
Info: =================================================
Info:           Generic CDR Summary
Info: =================================================
TimeScale of generic_cdr is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 2500.000000 MHz
Info: phase_shift = 100 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 200.000000
Info: output_clock_low_period = 200.000000
Info: =================================================
Info:           Generic PLL Summary
Info: =================================================
TimeScale of generic_pll is 1 ps / 1 ps 
Info: hierarchical_name = ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.rx_pma.sv_rx_pma_inst.rx_pmas[8].rx_pma.rx_cdr.PROTECTED
Info: reference_clock_frequency = 100 MHz
Info: output_clock_frequency = 800 ps
Info: phase_shift = 0 ps
Info: duty_cycle = 50
Info: sim_additional_refclk_cycles_to_lock = 0
Info: output_clock_high_period = 400.000000
Info: output_clock_low_period = 400.000000
module stratixv_hssi_pma_rx_deser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_cdr_refclk_select_mux : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_cgb : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_ser : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_tx_buf : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen3 : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_tx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_8g_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_common_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_tx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pld_pcs_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_rx_pcs_pma_interface : simulation model silicon_rev = "reve"
module stratixv_hssi_gen3_rx_pcs : simulation model silicon_rev = "reve"
module stratixv_hssi_pipe_gen1_2 : simulation model silicon_rev = "reve"
module stratixv_hssi_pma_rx_buf : simulation model silicon_rev = "reve"
INFO:         altpcie_reset_delay_sync::---------------------------------------------------------------------------------------------
INFO:         altpcie_reset_delay_sync:: NODENAME is reset_status_altpcie_reset_delay_sync_altpcied_a10_hwtcl
INFO:         altpcie_reset_delay_sync:: SDC is -name SDC_STATEMENT "set_false_path -from [get_fanins -async *reset_status_altpcie_reset_delay_sync_altpcied_a10_hwtcl*rs_meta[*]] -to [get_keepers *reset_status_altpcie_reset_delay_sync_altpcied_a10_hwtcl*rs_meta[*]]" 
INFO:         altpcie_reset_delay_sync::---------------------------------------------------------------------------------------------
INFO:         altpcie_reset_delay_sync:: NODENAME is app_rstn_altpcie_reset_delay_sync_altpcied_a10_hwtcl
INFO:         altpcie_reset_delay_sync:: SDC is -name SDC_STATEMENT "set_false_path -from [get_fanins -async *app_rstn_altpcie_reset_delay_sync_altpcied_a10_hwtcl*rs_meta[*]] -to [get_keepers *app_rstn_altpcie_reset_delay_sync_altpcied_a10_hwtcl*rs_meta[*]]" 
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* WARNING: fsdbDumpon - The FSDB file has not been created.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file './PcieDma.fsdb'
*Verdi3* : Begin traversing the scope (ep_g3x8_avmm256_tb), layer (0).
*Verdi3* WARNING: Var 'shmem' will be ignored because its total element is larger than or equal to 2097152.
*Verdi3* : End of traversing.
INFO:         altpcie_a10_tbed_hwtcl::---------------------------------------------------------------------------------------------
INFO:         altpcie_a10_tbed_hwtcl:: Running serial simulation - include PCI Express transceiver model
INFO:         altpcie_a10_tbed_hwtcl::---------------------------------------------------------------------------------------------
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[0].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[1].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[2].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[3].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[5].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[6].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[7].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
Attribute Warning: ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.dut.altpcie_hip_256_pipen1b.g_xcvr.genblk1.sv_xcvr_pipe_native.inst_sv_xcvr_native.inst_sv_pma.tx_pma.sv_tx_pma_inst.tx_pma_insts[8].sv_tx_pma_ch_inst.tx_pma_ch.tx_cgb.PROTECTED x1_clock_source_sel uses the default value `UP_SEGMENTED
           495000000: INFO: ep_g3x8_avmm256_tb.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm.reset_deassert: Reset deasserted
INFO:             952 ns Completed initial configuration of Root Port.                                                       
INFO:            4205 ns  RP LTSSM State: DETECT.ACTIVE                                                                      
INFO:            5309 ns  RP LTSSM State: POLLING.ACTIVE                                                                     
INFO:           18173 ns  RP LTSSM State: DETECT.QUIET                                                                       
INFO:           18509 ns  RP LTSSM State: DETECT.ACTIVE                                                                      
INFO:           19549 ns  RP LTSSM State: POLLING.ACTIVE                                                                     
INFO:           23965 ns  EP LTSSM State: DETECT.ACTIVE                                                                      
INFO:           28765 ns  EP LTSSM State: DETECT.QUIET                                                                       
INFO:           32029 ns  EP LTSSM State: DETECT.ACTIVE                                                                      
INFO:           32413 ns  RP LTSSM State: DETECT.QUIET                                                                       
INFO:           35693 ns  RP LTSSM State: DETECT.ACTIVE                                                                      
INFO:           36765 ns  RP LTSSM State: POLLING.ACTIVE                                                                     
INFO:           36797 ns  EP LTSSM State: POLLING.ACTIVE                                                                     
INFO:           39901 ns  RP LTSSM State: POLLING.CONFIG                                                                     
INFO:           40317 ns  EP LTSSM State: POLLING.CONFIG                                                                     
INFO:           41597 ns  EP LTSSM State: CONFIG.LINKWIDTH.START                                                             
INFO:           41821 ns  RP LTSSM State: CONFIG.LINKWIDTH.START                                                             
INFO:           42397 ns  EP LTSSM State: CONFIG.LINKWIDTH.ACCEPT                                                            
INFO:           42941 ns  RP LTSSM State: CONFIG.LINKWIDTH.ACCEPT                                                            
INFO:           43261 ns  RP LTSSM State: CONFIG.LANENUM.WAIT                                                                
INFO:           43805 ns  EP LTSSM State: CONFIG.LANENUM.WAIT                                                                
INFO:           44125 ns  EP LTSSM State: CONFIG.LANENUM.ACCEPT                                                              
INFO:           44285 ns  RP LTSSM State: CONFIG.LANENUM.ACCEPT                                                              
INFO:           44605 ns  RP LTSSM State: CONFIG.COMPLETE                                                                    
INFO:           45149 ns  EP LTSSM State: CONFIG.COMPLETE                                                                    
INFO:           46429 ns  EP LTSSM State: CONFIG.IDLE                                                                        
INFO:           47389 ns  RP LTSSM State: CONFIG.IDLE                                                                        
INFO:           47581 ns  RP LTSSM State: L0                                                                                 
INFO:           47728 ns   RP PCI Express Link Status Register (1081):                                                       
INFO:           47728 ns     Negotiated Link Width: x8                                                                       
INFO:           47728 ns         Slot Clock Config: System Reference Clock Used                                              
INFO:           47805 ns  EP LTSSM State: L0                                                                                 
INFO:           48285 ns  RP LTSSM State: RECOVERY.RCVRLOCK                                                                  
INFO:           49085 ns  EP LTSSM State: RECOVERY.RCVRLOCK                                                                  
INFO:           50781 ns  RP LTSSM State: RECOVERY.RCVRCFG                                                                   
INFO:           50941 ns  EP LTSSM State: RECOVERY.RCVRCFG                                                                   
INFO:           53277 ns  EP LTSSM State: RECOVERY.SPEED                                                                     
INFO:           53437 ns  RP LTSSM State: RECOVERY.SPEED                                                                     
INFO:           55257 ns  EP LTSSM State: RECOVERY.RCVRLOCK                                                                  
INFO:           56405 ns  RP LTSSM State: RECOVERY.RCVRLOCK                                                                  
INFO:           56713 ns  RP LTSSM State: RECOVERY.RCVRCFG                                                                   
INFO:           57449 ns  EP LTSSM State: RECOVERY.RCVRCFG                                                                   
INFO:           57757 ns  EP LTSSM State: RECOVERY.IDLE                                                                      
INFO:           57945 ns  RP LTSSM State: RECOVERY.IDLE                                                                      
INFO:           57997 ns  RP LTSSM State: L0                                                                                 
INFO:           58149 ns  EP LTSSM State: L0                                                                                 
INFO:           59408 ns            New Link Speed: 8.0GT/s                                                                  
INFO:           59408 ns                                                                                                     
INFO:           59480 ns   RP PCI Express Link Control Register (0040):                                                      
INFO:           59480 ns       Common Clock Config: System Reference Clock Used                                              
INFO:           59480 ns                                                                                                     
INFO:           60536 ns                                                                                                     
INFO:           60536 ns   RP PCI Express Capabilities Register (0042):                                                      
INFO:           60536 ns        Capability Version: 2                                                                        
INFO:           60536 ns                 Port Type: Root Port                                                                
INFO:           60536 ns                                                                                                     
INFO:           60536 ns   RP PCI Express Device Capabilities Register (10008001):                                           
INFO:           60536 ns     Max Payload Supported: 256 Bytes                                                                
INFO:           60536 ns              Extended Tag: Not Supported                                                            
INFO:           60536 ns    Acceptable L0s Latency: Less Than 64 ns                                                          
INFO:           60536 ns    Acceptable L1  Latency: Less Than 1 us                                                           
INFO:           60536 ns          Attention Button: Not Present                                                              
INFO:           60536 ns       Attention Indicator: Not Present                                                              
INFO:           60536 ns           Power Indicator: Not Present                                                              
INFO:           60536 ns                                                                                                     
INFO:           60536 ns   RP PCI Express Link Capabilities Register (01606483):                                             
INFO:           60536 ns        Maximum Link Width: x8                                                                       
INFO:           60536 ns      Supported Link Speed: 8.0GT/s or 5.0GT/s or 2.5GT/s                                            
INFO:           60536 ns                 L0s Entry: Supported                                                                
INFO:           60536 ns                 L1  Entry: Not Supported                                                            
INFO:           60536 ns          L0s Exit Latency: 2 us to 4 us                                                             
INFO:           60536 ns          L1  Exit Latency: Less Than 1 us                                                           
INFO:           60536 ns               Port Number: 01                                                                       
INFO:           60536 ns   Surprise Dwn Err Report: Not Supported                                                            
INFO:           60536 ns    DLL Link Active Report: Not Supported                                                            
INFO:           60536 ns                                                                                                     
INFO:           60536 ns   RP PCI Express Device Capabilities 2 Register (0010001F):                                         
INFO:           60536 ns   Completion Timeout Rnge: ABCD (50us to 64s)                                                       
INFO:           60664 ns                                                                                                     
INFO:           60664 ns   RP PCI Express Device Control Register (5030):                                                    
INFO:           60664 ns   Error Reporting Enables: 0                                                                        
INFO:           60664 ns          Relaxed Ordering: Enabled                                                                  
INFO:           60664 ns               Max Payload: 256 Bytes                                                                
INFO:           60664 ns              Extended Tag: Disabled                                                                 
INFO:           60664 ns          Max Read Request: 4KBytes                                                                  
INFO:           60664 ns                                                                                                     
INFO:           60664 ns   RP PCI Express Device Status Register (0000):                                                     
INFO:           60664 ns                                                                                                     
INFO:           60736 ns   RP PCI Express Virtual Channel Capability:                                                        
INFO:           60736 ns          Virtual Channel: 1                                                                         
INFO:           60736 ns          Low Priority VC: 0                                                                         
INFO:           60736 ns                                                                                                     
INFO:           60992 ns                                                                                                     
INFO:           60992 ns Configuring Bus 000, Device 000, Function 00                                                        
INFO:           60992 ns   RP Read Only Configuration Registers:                                                             
INFO:           60992 ns                 Vendor ID: 1172                                                                     
INFO:           60992 ns                 Device ID: E001                                                                     
INFO:           60992 ns               Revision ID: 01                                                                       
INFO:           60992 ns                Class Code: FF0000                                                                   
INFO:           60992 ns             Interrupt Pin: INTA# used                                                               
INFO:           60992 ns                                                                                                     
INFO:           61680 ns   RP Base Address Registers:                                                                        
INFO:           61680 ns                                                                                                     
INFO:           61680 ns BAR Address Assignments:                                                                            
INFO:           61680 ns BAR    Size       Assigned Address  Type                                                            
INFO:           61680 ns ---    ----       ----------------                                                                  
INFO:           61680 ns BAR0   Disabled                                                                                     
INFO:           61680 ns BAR1   Disabled                                                                                     
INFO:           61680 ns ExpROM Disabled                                                                                     
INFO:           61680 ns                                                                                                     
INFO:           61680 ns    I/O Base and Limit Register: Disable                                                             
INFO:           61680 ns    Prefetchable Base and Limit Register: Disable                                                    
INFO:           61680 ns                                                                                                     
INFO:           61752 ns   PCI MSI Capability Register:                                                                      
INFO:           61752 ns    64-Bit Address Capable: Supported                                                                
INFO:           61752 ns        Messages Requested:  4                                                                       
INFO:           61752 ns                                                                                                     
INFO:           61896 ns    RP PCI Express Slot Capability Register (00040000):                                              
INFO:           61896 ns        Attention Button: Not Present                                                                
INFO:           61896 ns        Power Controller: Not Present                                                                
INFO:           61896 ns              MRL Sensor: Not Present                                                                
INFO:           61896 ns     Attention Indicator: Not Present                                                                
INFO:           61896 ns         Power Indicator: Not Present                                                                
INFO:           61896 ns       Hot-Plug Surprise: Not Supported                                                              
INFO:           61896 ns        Hot-Plug Capable: Not Supported                                                              
INFO:           61896 ns         Slot Power Limit Value: 0                                                                   
INFO:           61896 ns         Slot Power Limit Scale: 0                                                                   
INFO:           61896 ns           Physical Slot Number: 0                                                                   
INFO:           61896 ns                                                                                                     
INFO:           65568 ns Completed configuration of Endpoint BARs.                                                           
ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.apps.g_root_port.genblk1.drvr.main 1234
ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.apps.g_root_port.genblk1.drvr.main APPS_TYPE_HWTCL =           6
ep_g3x8_avmm256_tb.dut_pcie_tb.dut_pcie_tb.g_bfm.p_dut_ep.altpcietb_bfm_top_rp.g_bfm.genblk1.rp.inst.apps.g_root_port.genblk1.drvr.main abcd
INFO:           66616 ns Initializing RP Memory for DMA-RD ....                                                              
INFO:           66616 ns RP Memory Initialization Done!                                                                      
DMA Read Shmem Write : [NO.0] 0000000000000000000000000000000000000020
DMA Read Shmem Write : [NO.1] 0000008000000000000000800000000000040020
DMA Read Shmem Write : [NO.2] 0000010000000000000001000000000000080020
DMA Read Shmem Write : [NO.3] 00000180000000000000018000000000000c0020
INFO:           69438 ns DMA Read: Got Status                                                                                
INFO:           69438 ns Setup DMA-Write descriptor entries in host memory                                                   
INFO:           69438 ns Starting DMA Write....                                                                              
INFO:           71482 ns DMA Write: Got Status                                                                               
INFO:           71482 ns Passed: 0128 same bytes in BFM mem addr 0x00000000 and 0x00004000                                   
INFO:           71482 ns                                                                                                     
INFO:           71482 ns Shared Memory Data Display:                                                                         
INFO:           71482 ns Address  Data                                                                                       
INFO:           71482 ns -------  ----                                                                                       
INFO:           71482 ns 00000080 00000020 00000021 00000022 00000023                                                        
INFO:           71482 ns 00000090 00000024 00000025 00000026 00000027                                                        
INFO:           71482 ns 000000A0 00000028 00000029 0000002A 0000002B                                                        
INFO:           71482 ns 000000B0 0000002C 0000002D 0000002E 0000002F                                                        
INFO:           71482 ns 000000C0 00000030 00000031 00000032 00000033                                                        
INFO:           71482 ns 000000D0 00000034 00000035 00000036 00000037                                                        
INFO:           71482 ns 000000E0 00000038 00000039 0000003A 0000003B                                                        
INFO:           71482 ns 000000F0 0000003C 0000003D 0000003E 0000003F                                                        
INFO:           71482 ns                                                                                                     
INFO:           71482 ns Shared Memory Data Display:                                                                         
INFO:           71482 ns Address  Data                                                                                       
INFO:           71482 ns -------  ----                                                                                       
INFO:           71482 ns 00004080 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns 00004090 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns 000040A0 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns 000040B0 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns 000040C0 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns 000040D0 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns 000040E0 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns 000040F0 00000000 00000000 00000000 00000000                                                        
INFO:           71482 ns  A: 0x00000081: 00000020                                                                            
INFO:           71482 ns  B: 0x00004081: 00000000                                                                            
FATAL:          71482 ns Different memory content for 0128 bytes test                                                        
                                 FAILURE: Simulation stopped due to Fatal error!
FAILURE: Simulation stopped due to error!
$finish called from file "./../..//../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_log.v", line 118.
INFO:         altpcie_monitor_a10_dlhip_sim::---------------------------------------------------------------------------------------------
INFO:         altpcie_monitor_a10_dlhip_sim:: Generated TLP log dump file    altpcie_monitor_a10_dlhip_tlp_file_log.log
INFO:         altpcie_monitor_a10_dlhip_sim::---------------------------------------------------------------------------------------------
$finish at simulation time          71482610000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 71482610000 fs
CPU Time:     83.690 seconds;       Data structure size:  36.8Mb
Tue Jan  7 20:16:44 2020
