// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_2mm_kernel_2mm,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.002380,HLS_SYN_LAT=6646,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4314,HLS_SYN_LUT=5948,HLS_VERSION=2023_1_1}" *)

module kernel_2mm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alpha,
        beta,
        tmp_address0,
        tmp_ce0,
        tmp_we0,
        tmp_d0,
        tmp_q0,
        tmp_address1,
        tmp_ce1,
        tmp_q1,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        B_address0,
        B_ce0,
        B_q0,
        B_address1,
        B_ce1,
        B_q1,
        C_address0,
        C_ce0,
        C_q0,
        C_address1,
        C_ce1,
        C_q1,
        D_address0,
        D_ce0,
        D_we0,
        D_d0,
        D_q0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alpha;
input  [31:0] beta;
output  [8:0] tmp_address0;
output   tmp_ce0;
output   tmp_we0;
output  [31:0] tmp_d0;
input  [31:0] tmp_q0;
output  [8:0] tmp_address1;
output   tmp_ce1;
input  [31:0] tmp_q1;
output  [8:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [8:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [8:0] B_address0;
output   B_ce0;
input  [31:0] B_q0;
output  [8:0] B_address1;
output   B_ce1;
input  [31:0] B_q1;
output  [8:0] C_address0;
output   C_ce0;
input  [31:0] C_q0;
output  [8:0] C_address1;
output   C_ce1;
input  [31:0] C_q1;
output  [8:0] D_address0;
output   D_ce0;
output   D_we0;
output  [31:0] D_d0;
input  [31:0] D_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] tmp_address0;
reg tmp_ce0;
reg tmp_we0;
reg tmp_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_done;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_idle;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_ready;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_address0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_ce0;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_address1;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_ce1;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_address0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_ce0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_we0;
wire   [31:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_d0;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_address0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_ce0;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_address1;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_ce1;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_done;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_idle;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_ready;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_address0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_ce0;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_address1;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_ce1;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_address0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_ce0;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_address1;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_ce1;
wire   [8:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_address0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_ce0;
wire    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_we0;
wire   [31:0] grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_d0;
reg    grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start_reg = 1'b0;
#0 grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start_reg = 1'b0;
end

kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start),
    .ap_done(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_done),
    .ap_idle(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_idle),
    .ap_ready(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_ready),
    .A_address0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_address0),
    .A_ce0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_address1),
    .A_ce1(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_ce1),
    .A_q1(A_q1),
    .tmp_address0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_address0),
    .tmp_ce0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_ce0),
    .tmp_we0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_we0),
    .tmp_d0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_d0),
    .B_address0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_address0),
    .B_ce0(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_ce0),
    .B_q0(B_q0),
    .B_address1(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_address1),
    .B_ce1(grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_ce1),
    .B_q1(B_q1),
    .conv_i(alpha)
);

kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5 grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start),
    .ap_done(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_done),
    .ap_idle(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_idle),
    .ap_ready(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_ready),
    .tmp_address0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_address0),
    .tmp_ce0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_ce0),
    .tmp_q0(tmp_q0),
    .tmp_address1(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_address1),
    .tmp_ce1(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_ce1),
    .tmp_q1(tmp_q1),
    .C_address0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_address0),
    .C_ce0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_ce0),
    .C_q0(C_q0),
    .C_address1(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_address1),
    .C_ce1(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_ce1),
    .C_q1(C_q1),
    .D_address0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_address0),
    .D_ce0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_ce0),
    .D_we0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_we0),
    .D_d0(grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_d0),
    .D_q0(D_q0),
    .sext_ln34(beta)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_ready == 1'b1)) begin
            grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_ready == 1'b1)) begin
            grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_address0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_address0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_address0;
    end else begin
        tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_ce0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_ce0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_ce0;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_ce1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_ce1;
    end else begin
        tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_we0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_we0;
    end else begin
        tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_address0;

assign A_address1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_address1;

assign A_ce0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_ce0;

assign A_ce1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_A_ce1;

assign B_address0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_address0;

assign B_address1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_address1;

assign B_ce0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_ce0;

assign B_ce1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_B_ce1;

assign C_address0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_address0;

assign C_address1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_address1;

assign C_ce0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_ce0;

assign C_ce1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_C_ce1;

assign D_address0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_address0;

assign D_ce0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_ce0;

assign D_d0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_d0;

assign D_we0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_D_we0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_ap_start_reg;

assign grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_ap_start_reg;

assign tmp_address1 = grp_kernel_2mm_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_fu_62_tmp_address1;

assign tmp_d0 = grp_kernel_2mm_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_50_tmp_d0;

endmodule //kernel_2mm
