
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.
Flattening unmatched subcell hgu_clk_div in circuit hgu_clk_sample (1)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__dfbbp_1 in circuit hgu_clk_sample (1)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit hgu_clk_sample (1)(3 instances)
Flattening unmatched subcell hgu_delay in circuit hgu_clk_sample (1)(1 instance)
Flattening unmatched subcell hgu_delay_no_code in circuit hgu_clk_sample (1)(4 instances)
Flattening unmatched subcell hgu_sw_cap in circuit hgu_clk_sample (1)(32 instances)
Flattening unmatched subcell hgu_sw_cap_pmos in circuit hgu_clk_sample (1)(36 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_1 in circuit hgu_clk_sample (1)(8 instances)
Flattening unmatched subcell hgu_pfet_hvt_stack_in_delay in circuit hgu_clk_sample (1)(4 instances)
Flattening unmatched subcell hgu_nfet_hvt_stack_in_delay in circuit hgu_clk_sample (1)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_1 in circuit hgu_clk_sample (1)(1 instance)

Class hgu_clk_sample_flat (0):  Merged 60 parallel devices.
Class hgu_clk_sample (1):  Merged 44 parallel devices.
Subcircuit summary:
Circuit 1: hgu_clk_sample_flat             |Circuit 2: hgu_clk_sample                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (155->131)         |sky130_fd_pr__nfet_01v8 (147->131)         
sky130_fd_pr__pfet_01v8_hvt (73->69)       |sky130_fd_pr__pfet_01v8_hvt (69)           
sky130_fd_pr__pfet_01v8 (46->14)           |sky130_fd_pr__pfet_01v8 (42->14)           
Number of devices: 214                     |Number of devices: 214                     
Number of nets: 182                        |Number of nets: 182                        
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_clk_sample_flat             |Circuit 2: hgu_clk_sample                  
-------------------------------------------|-------------------------------------------
vdd                                        |VDD                                        
sample_delay_offset                        |sample_delay_offset                        
CAP_CTRL_CODE3[0]                          |CAP_CTRL_CODE3[0]                          
CAP_CTRL_CODE3[1]                          |CAP_CTRL_CODE3[1]                          
CAP_CTRL_CODE3[2]                          |CAP_CTRL_CODE3[2]                          
CAP_CTRL_CODE0[1]                          |CAP_CTRL_CODE0[1]                          
CAP_CTRL_CODE0[2]                          |CAP_CTRL_CODE0[2]                          
CAP_CTRL_CODE0[0]                          |CAP_CTRL_CODE0[0]                          
CAP_CTRL_CODE1[0]                          |CAP_CTRL_CODE1[0]                          
CAP_CTRL_CODE1[2]                          |CAP_CTRL_CODE1[2]                          
CAP_CTRL_CODE1[1]                          |CAP_CTRL_CODE1[1]                          
CAP_CTRL_CODE2[0]                          |CAP_CTRL_CODE2[0]                          
CAP_CTRL_CODE2[1]                          |CAP_CTRL_CODE2[1]                          
CAP_CTRL_CODE2[2]                          |CAP_CTRL_CODE2[2]                          
vss                                        |VSS                                        
clk                                        |CLK                                        
reset                                      |RESET                                      
set                                        |SET                                        
CAP_CTRL_CODE0[3]                          |CAP_CTRL_CODE0[3]                          
CAP_CTRL_CODE1[3]                          |CAP_CTRL_CODE1[3]                          
CAP_CTRL_CODE2[3]                          |CAP_CTRL_CODE2[3]                          
CAP_CTRL_CODE3[3]                          |CAP_CTRL_CODE3[3]                          
sample_clk_b                               |SAMPLE_CLK_b                               
sample_clk                                 |SAMPLE_CLK                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hgu_clk_sample_flat and hgu_clk_sample are equivalent.

Final result: Circuits match uniquely.
.
