
use crate::dev::*;
use crate::bus::*;
use crate::bus::prim::*;

/// Declare a constant handle to some memory device.
macro_rules! decl_mem_handle { 
    ($name:ident, $id:ident, $mask:expr) => {
        const $name : DeviceHandle = DeviceHandle {
            dev: Device::Mem(MemDevice::$id), mask: $mask
        };
    }
}

/// Declare a constant handle to some IO device.
macro_rules! decl_io_handle { 
    ($name:ident, $id:ident, $mask:expr) => {
        const $name : DeviceHandle = DeviceHandle {
            dev: Device::Io(IoDevice::$id), mask: $mask
        };
    }
}

// These are declarations of all the constant DeviceHandle structures whose 
// parameters (base address, size, etc.) will never change during runtime.

/*
 * MEM1 is 24MB (0x0180_0000), which is *not* a power of two, so it can't use
 * a plain `size - 1` AND-mask for offset calculation (0x017f_ffff has bit 23
 * clear, so masking with it silently aliases any address with bit 23 set
 * 8MB lower, e.g. 0x00906e00 & 0x017fffff == 0x00106e00). The real
 * 0000..=0x017f high-bits range check in decode_phys_addr() below already
 * bounds this correctly to the true 24MB, so widening this mask to the next
 * power of two (32MB - 1) just makes it a no-op for every valid MEM1
 * address, with no aliasing.
 */
decl_mem_handle!(MEM1_HANDLE, Mem1, 0x01ff_ffff);
decl_mem_handle!(MEM2_HANDLE, Mem2, 0x03ff_ffff);

decl_io_handle!(NAND_HANDLE, Nand,  0x0000_001f);
decl_io_handle!(AES_HANDLE, Aes,    0x0000_001f);
decl_io_handle!(SHA_HANDLE, Sha,    0x0000_001f);
decl_io_handle!(EHCI_HANDLE, Ehci,  0x0000_00ff);
decl_io_handle!(OHCI0_HANDLE, Ohci0,0x0000_01ff);
decl_io_handle!(OHCI1_HANDLE, Ohci1,0x0000_01ff);
decl_io_handle!(SDHC0_HANDLE, Sdhc0,0x0000_01ff);
decl_io_handle!(SDHC1_HANDLE, Sdhc1,0x0000_01ff);

decl_io_handle!(HLWD_HANDLE, Hlwd,  0x0000_07ff);
decl_io_handle!(AHB_HANDLE, Ahb,    0x0000_3fff);
decl_io_handle!(MI_HANDLE, Mi,      0x0000_01ff);
decl_io_handle!(DDR_HANDLE, Ddr,    0x0000_01ff);
decl_io_handle!(VI_HANDLE, Vi,      0x0000_00ff);
decl_io_handle!(PI_HANDLE, Pi,      0x0000_00ff);
decl_io_handle!(DSP_HANDLE, Dsp,    0x0000_01ff);
decl_io_handle!(DI_HANDLE, Di,      0x0000_03ff);
decl_io_handle!(SI_HANDLE, Si,      0x0000_00ff);
decl_io_handle!(EXI_HANDLE, Exi,    0x0000_03ff);
decl_io_handle!(AI_HANDLE, Ai,      0x0000_001f);


impl Bus {
    /// Decode a physical address into some handle for a particlar device.
    pub fn decode_phys_addr(&self, addr: u32) -> Option<DeviceHandle> {
        let hi_bits = (addr & 0xffff_0000) >> 16;
        match hi_bits {
            0x0d40 |
            0x0d41 |
            0xfff0 |
            0xfff1 |
            0xfffe |
            0xffff => self.resolve_sram(addr),

            0x0d01 | 0x0d81 => Some(NAND_HANDLE),
            0x0d02 | 0x0d82 => Some(AES_HANDLE),
            0x0d03 | 0x0d83 => Some(SHA_HANDLE),
            0x0d04 | 0x0d84 => Some(EHCI_HANDLE),
            0x0d05 | 0x0d85 => Some(OHCI0_HANDLE),
            0x0d06 | 0x0d86 => Some(OHCI1_HANDLE),
            0x0d07 | 0x0d87 => Some(SDHC0_HANDLE),
            0x0d08 | 0x0d88 => Some(SDHC1_HANDLE),

            0x0c00 | 0x0d00 |
            0x0d80 | 0x0d8b => self.resolve_hlwd(addr),

            0x0000..=0x017f => Some(MEM1_HANDLE),
            0x1000..=0x13ff => Some(MEM2_HANDLE),

            _ => None,
        }
    }
}

/// These are helper functions for decoding physical addresses.
impl Bus {
    /// Resolve a physical address associated with the Hollywood MMIO region.
    fn resolve_hlwd(&self, addr: u32) -> Option<DeviceHandle> {
        match addr {
            HLWD_REG_BASE..=HLWD_REG_TAIL |
            HLWD_BASE..=HLWD_TAIL   => Some(HLWD_HANDLE),
            VI_BASE..=VI_TAIL       => Some(VI_HANDLE),
            PI_BASE..=PI_TAIL       => Some(PI_HANDLE),
            DSP_BASE..=DSP_TAIL     => Some(DSP_HANDLE),
            DI_REG_BASE..=DI_REG_TAIL |
            DI_BASE..=DI_TAIL       => Some(DI_HANDLE),
            SI_REG_BASE..=SI_REG_TAIL |
            SI_BASE..=SI_TAIL       => Some(SI_HANDLE),
            EXI_REG_BASE..=EXI_REG_TAIL |
            EXI_BASE..=EXI_TAIL     => Some(EXI_HANDLE),
            AI_REG_BASE..=AI_REG_TAIL |
            AI_BASE..=AI_TAIL       => Some(AI_HANDLE),
            AHB_BASE..=AHB_TAIL     => Some(AHB_HANDLE),
            MI_BASE..=MI_TAIL |
            MEM_BASE..=MEM_TAIL     => Some(MI_HANDLE),
            DDR_BASE..=DDR_TAIL     => Some(DDR_HANDLE),
            _ => None,
        }
    }

    /// Resolve a physical address associated with SRAM or the mask ROM.
    fn resolve_sram(&self, addr: u32) -> Option<DeviceHandle> {
        match (!self.rom_disabled, self.mirror_enabled) {
            (true,  false) => resolve_rom_nomir(addr),
            (true,  true)  => resolve_rom_mir(addr),
            (false, true)  => resolve_norom_mir(addr),
            (false, false) => resolve_norom_nomir(addr),
        }
    }
}

fn resolve_rom_nomir(addr: u32) -> Option<DeviceHandle> {
    use MemDevice::*;
    match addr {
        0x0d40_0000..=0x0d40_ffff |
        0xfff0_0000..=0xfff0_ffff |
        0xfffe_0000..=0xfffe_ffff =>
            Some(DeviceHandle { dev: Device::Mem(Sram0), mask: 0x0000_ffff }),

        0x0d41_0000..=0x0d41_7fff |
        0xfff1_0000..=0xfff1_7fff =>
            Some(DeviceHandle { dev: Device::Mem(Sram1), mask: 0x0000_7fff }),

        0xffff_0000..=0xffff_1fff =>
            Some(DeviceHandle { dev: Device::Mem(MaskRom), mask: 0x0000_1fff }),
        _ => None,
    }
}

fn resolve_rom_mir(addr: u32) -> Option<DeviceHandle> {
    use MemDevice::*;
    match addr {
        0x0d40_0000..=0x0d41_ffff |
        0xfff0_0000..=0xfff1_ffff |
        0xfffe_0000..=0xfffe_ffff =>
            Some(DeviceHandle { dev: Device::Mem(MaskRom), mask: 0x0000_1fff }),
        0xffff_0000..=0xffff_ffff =>
            Some(DeviceHandle { dev: Device::Mem(Sram0), mask: 0x0000_ffff }),
        _ => None,
    }
}

fn resolve_norom_mir(addr: u32) -> Option<DeviceHandle> {
    use MemDevice::*;
    match addr {
        0x0d40_0000..=0x0d40_7fff |
        0xfff0_0000..=0xfff0_7fff |
        0xfffe_0000..=0xfffe_7fff =>
            Some(DeviceHandle { dev: Device::Mem(Sram1), mask: 0x0000_7fff }),

        0x0d41_0000..=0x0d41_ffff |
        0xfff1_0000..=0xfff1_ffff |
        0xffff_0000..=0xffff_ffff =>
            Some(DeviceHandle { dev: Device::Mem(Sram0), mask: 0x0000_ffff }),
        _ => None,
    }
}

fn resolve_norom_nomir(addr: u32) -> Option<DeviceHandle> {
    use MemDevice::*;
    match addr {

        0x0d40_0000..=0x0d40_ffff |
        0xfff0_0000..=0xfff0_ffff |
        0xfffe_0000..=0xfffe_ffff =>
            Some(DeviceHandle { dev: Device::Mem(Sram0), mask: 0x0000_ffff }),

        0x0d41_0000..=0x0d41_7fff |
        0xfff1_0000..=0xfff1_7fff |
        0xffff_0000..=0xffff_7fff =>
            Some(DeviceHandle { dev: Device::Mem(Sram1), mask: 0x0000_7fff }),

        _ => None,
    }
}
