<stg><name>aes256_encrypt_ecb_Pipeline_cpkey</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 15, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="4">
<![CDATA[
while.body.i:2 %empty = trunc i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
while.body.i:5 %add_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 2, i4 %i

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="7">
<![CDATA[
while.body.i:6 %zext_ln122_1 = zext i7 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:7 %ctx_addr_51 = getelementptr i8 %ctx, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="ctx_addr_51"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
while.body.i:8 %ctx_load_47 = load i7 %ctx_addr_51

]]></Node>
<StgValue><ssdm name="ctx_load_47"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
while.body.i:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
while.body.i:12 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
while.body.i:13 %and_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_24, i3 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="2">
<![CDATA[
while.body.i:14 %zext_ln122_2 = zext i2 %empty

]]></Node>
<StgValue><ssdm name="zext_ln122_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:15 %buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="buf_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="2">
<![CDATA[
while.body.i:16 %buf_0_load = load i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="buf_0_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:20 %buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 %zext_ln122_2

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="2">
<![CDATA[
while.body.i:21 %buf_1_load = load i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="4">
<![CDATA[
while.body.i:28 %zext_ln122_6 = zext i4 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln122_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body.i:29 %shl_ln122 = shl i16 255, i16 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="shl_ln122"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body.i:30 %xor_ln122_1 = xor i16 %shl_ln122, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln122_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
arrayidx4.i3.exit:2 %add_ln122_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 3, i4 %i

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="7">
<![CDATA[
arrayidx4.i3.exit:3 %zext_ln122_4 = zext i7 %add_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4.i3.exit:4 %ctx_addr_53 = getelementptr i8 %ctx, i64 0, i64 %zext_ln122_4

]]></Node>
<StgValue><ssdm name="ctx_addr_53"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="7">
<![CDATA[
arrayidx4.i3.exit:5 %ctx_load_48 = load i7 %ctx_addr_53

]]></Node>
<StgValue><ssdm name="ctx_load_48"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
while.body.i:1 %i_2_cast11 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_2_cast11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:4 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
while.body.i:8 %ctx_load_47 = load i7 %ctx_addr_51

]]></Node>
<StgValue><ssdm name="ctx_load_47"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:9 %ctx_addr_52 = getelementptr i8 %ctx, i64 0, i64 %i_2_cast11

]]></Node>
<StgValue><ssdm name="ctx_addr_52"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
while.body.i:10 %store_ln122 = store i8 %ctx_load_47, i7 %ctx_addr_52

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="2">
<![CDATA[
while.body.i:16 %buf_0_load = load i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="buf_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
while.body.i:17 %zext_ln122_3 = zext i4 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln122_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body.i:18 %lshr_ln122 = lshr i16 %buf_0_load, i16 %zext_ln122_3

]]></Node>
<StgValue><ssdm name="lshr_ln122"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="16">
<![CDATA[
while.body.i:19 %trunc_ln122 = trunc i16 %lshr_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="2">
<![CDATA[
while.body.i:21 %buf_1_load = load i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
while.body.i:22 %zext_ln122_5 = zext i4 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln122_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.body.i:23 %lshr_ln122_1 = lshr i16 %buf_1_load, i16 %zext_ln122_5

]]></Node>
<StgValue><ssdm name="lshr_ln122_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="16">
<![CDATA[
while.body.i:24 %trunc_ln122_1 = trunc i16 %lshr_ln122_1

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
while.body.i:25 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln122, i8 %trunc_ln122_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i:26 %xor_ln122 = xor i8 %ctx_load_47, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln122"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i:27 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:31 %br_ln122 = br i1 %tmp, void %arrayidx4.i3.case.0, void %arrayidx4.i3.case.1

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx4.i3.case.0:0 %and_ln122_1 = and i16 %buf_0_load, i16 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="8">
<![CDATA[
arrayidx4.i3.case.0:1 %zext_ln122_8 = zext i8 %xor_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx4.i3.case.0:2 %shl_ln122_2 = shl i16 %zext_ln122_8, i16 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="shl_ln122_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx4.i3.case.0:3 %or_ln122_1 = or i16 %and_ln122_1, i16 %shl_ln122_2

]]></Node>
<StgValue><ssdm name="or_ln122_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx4.i3.case.0:4 %store_ln122 = store i16 %or_ln122_1, i2 %buf_0_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.i3.case.0:5 %br_ln122 = br void %arrayidx4.i3.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx4.i3.case.1:0 %and_ln122 = and i16 %buf_1_load, i16 %xor_ln122_1

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="8">
<![CDATA[
arrayidx4.i3.case.1:1 %zext_ln122_7 = zext i8 %xor_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx4.i3.case.1:2 %shl_ln122_1 = shl i16 %zext_ln122_7, i16 %zext_ln122_6

]]></Node>
<StgValue><ssdm name="shl_ln122_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx4.i3.case.1:3 %or_ln122 = or i16 %and_ln122, i16 %shl_ln122_1

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx4.i3.case.1:4 %store_ln122 = store i16 %or_ln122, i2 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.i3.case.1:5 %br_ln122 = br void %arrayidx4.i3.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
arrayidx4.i3.exit:0 %add_ln122_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 1, i4 %i

]]></Node>
<StgValue><ssdm name="add_ln122_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
arrayidx4.i3.exit:1 %zext_ln122 = zext i7 %add_ln122_s

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="7">
<![CDATA[
arrayidx4.i3.exit:5 %ctx_load_48 = load i7 %ctx_addr_53

]]></Node>
<StgValue><ssdm name="ctx_load_48"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4.i3.exit:6 %ctx_addr_54 = getelementptr i8 %ctx, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="ctx_addr_54"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
arrayidx4.i3.exit:7 %store_ln122 = store i8 %ctx_load_48, i7 %ctx_addr_54

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx4.i3.exit:8 %add_ln122 = add i4 %i, i4 15

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx4.i3.exit:9 %icmp_ln122 = icmp_eq  i4 %i, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4.i3.exit:10 %br_ln122 = br i1 %icmp_ln122, void %arrayidx4.i3.exit.while.body.i_crit_edge, void %for.body15.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4.i3.exit.while.body.i_crit_edge:0 %store_ln122 = store i4 %add_ln122, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.i3.exit.while.body.i_crit_edge:1 %br_ln122 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
for.body15.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="ctx" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="ctx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="buf_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="buf_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="i_2" fromId="85" toId="5">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="6">
</dataflow>
<dataflow id="89" from="buf_1" to="specinterface_ln0" fromId="84" toId="6">
</dataflow>
<dataflow id="91" from="empty" to="specinterface_ln0" fromId="90" toId="6">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="95" toId="6">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="6">
</dataflow>
<dataflow id="99" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="95" toId="6">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="95" toId="6">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="95" toId="6">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="105" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="106" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="95" toId="6">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="95" toId="6">
</dataflow>
<dataflow id="109" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="6">
</dataflow>
<dataflow id="110" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="6">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="7">
</dataflow>
<dataflow id="112" from="buf_0" to="specinterface_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="114" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="115" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="117" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="7">
</dataflow>
<dataflow id="118" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="122" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="123" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="124" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="125" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="128" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="7">
</dataflow>
<dataflow id="129" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="7">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="87" toId="8">
</dataflow>
<dataflow id="131" from="ctx" to="specinterface_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="132" from="empty" to="specinterface_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="133" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="134" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="136" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="8">
</dataflow>
<dataflow id="137" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="141" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="142" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="143" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="144" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="145" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="95" toId="8">
</dataflow>
<dataflow id="147" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="8">
</dataflow>
<dataflow id="148" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="150" from="StgValue_149" to="store_ln0" fromId="149" toId="9">
</dataflow>
<dataflow id="151" from="i_2" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="152" from="i_2" to="i" fromId="5" toId="11">
</dataflow>
<dataflow id="153" from="i" to="empty" fromId="11" toId="12">
</dataflow>
<dataflow id="155" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="add_ln" fromId="154" toId="13">
</dataflow>
<dataflow id="157" from="StgValue_156" to="add_ln" fromId="156" toId="13">
</dataflow>
<dataflow id="158" from="i" to="add_ln" fromId="11" toId="13">
</dataflow>
<dataflow id="159" from="add_ln" to="zext_ln122_1" fromId="13" toId="14">
</dataflow>
<dataflow id="160" from="ctx" to="ctx_addr_51" fromId="82" toId="15">
</dataflow>
<dataflow id="162" from="StgValue_161" to="ctx_addr_51" fromId="161" toId="15">
</dataflow>
<dataflow id="163" from="zext_ln122_1" to="ctx_addr_51" fromId="14" toId="15">
</dataflow>
<dataflow id="164" from="ctx_addr_51" to="ctx_load_47" fromId="15" toId="16">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="165" toId="17">
</dataflow>
<dataflow id="167" from="i" to="tmp" fromId="11" toId="17">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp" fromId="168" toId="17">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp_24" fromId="165" toId="18">
</dataflow>
<dataflow id="171" from="i" to="tmp_24" fromId="11" toId="18">
</dataflow>
<dataflow id="173" from="StgValue_172" to="tmp_24" fromId="172" toId="18">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="and_ln1" fromId="174" toId="19">
</dataflow>
<dataflow id="176" from="tmp_24" to="and_ln1" fromId="18" toId="19">
</dataflow>
<dataflow id="178" from="StgValue_177" to="and_ln1" fromId="177" toId="19">
</dataflow>
<dataflow id="179" from="empty" to="zext_ln122_2" fromId="12" toId="20">
</dataflow>
<dataflow id="180" from="buf_0" to="buf_0_addr" fromId="83" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_161" to="buf_0_addr" fromId="161" toId="21">
</dataflow>
<dataflow id="182" from="zext_ln122_2" to="buf_0_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="183" from="buf_0_addr" to="buf_0_load" fromId="21" toId="22">
</dataflow>
<dataflow id="184" from="buf_1" to="buf_1_addr" fromId="84" toId="23">
</dataflow>
<dataflow id="185" from="StgValue_161" to="buf_1_addr" fromId="161" toId="23">
</dataflow>
<dataflow id="186" from="zext_ln122_2" to="buf_1_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="187" from="buf_1_addr" to="buf_1_load" fromId="23" toId="24">
</dataflow>
<dataflow id="188" from="and_ln1" to="zext_ln122_6" fromId="19" toId="25">
</dataflow>
<dataflow id="190" from="StgValue_189" to="shl_ln122" fromId="189" toId="26">
</dataflow>
<dataflow id="191" from="zext_ln122_6" to="shl_ln122" fromId="25" toId="26">
</dataflow>
<dataflow id="192" from="shl_ln122" to="xor_ln122_1" fromId="26" toId="27">
</dataflow>
<dataflow id="194" from="StgValue_193" to="xor_ln122_1" fromId="193" toId="27">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="add_ln122_1" fromId="154" toId="28">
</dataflow>
<dataflow id="197" from="StgValue_196" to="add_ln122_1" fromId="196" toId="28">
</dataflow>
<dataflow id="198" from="i" to="add_ln122_1" fromId="11" toId="28">
</dataflow>
<dataflow id="199" from="add_ln122_1" to="zext_ln122_4" fromId="28" toId="29">
</dataflow>
<dataflow id="200" from="ctx" to="ctx_addr_53" fromId="82" toId="30">
</dataflow>
<dataflow id="201" from="StgValue_161" to="ctx_addr_53" fromId="161" toId="30">
</dataflow>
<dataflow id="202" from="zext_ln122_4" to="ctx_addr_53" fromId="29" toId="30">
</dataflow>
<dataflow id="203" from="ctx_addr_53" to="ctx_load_48" fromId="30" toId="31">
</dataflow>
<dataflow id="204" from="i" to="i_2_cast11" fromId="11" toId="32">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="205" toId="33">
</dataflow>
<dataflow id="207" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="33">
</dataflow>
<dataflow id="208" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="33">
</dataflow>
<dataflow id="209" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="33">
</dataflow>
<dataflow id="210" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="33">
</dataflow>
<dataflow id="212" from="p_str" to="specpipeline_ln0" fromId="211" toId="33">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopName" to="specloopname_ln122" fromId="213" toId="34">
</dataflow>
<dataflow id="216" from="empty_5" to="specloopname_ln122" fromId="215" toId="34">
</dataflow>
<dataflow id="217" from="ctx_addr_51" to="ctx_load_47" fromId="15" toId="35">
</dataflow>
<dataflow id="218" from="ctx" to="ctx_addr_52" fromId="82" toId="36">
</dataflow>
<dataflow id="219" from="StgValue_161" to="ctx_addr_52" fromId="161" toId="36">
</dataflow>
<dataflow id="220" from="i_2_cast11" to="ctx_addr_52" fromId="32" toId="36">
</dataflow>
<dataflow id="221" from="ctx_load_47" to="store_ln122" fromId="35" toId="37">
</dataflow>
<dataflow id="222" from="ctx_addr_52" to="store_ln122" fromId="36" toId="37">
</dataflow>
<dataflow id="223" from="buf_0_addr" to="buf_0_load" fromId="21" toId="38">
</dataflow>
<dataflow id="224" from="and_ln1" to="zext_ln122_3" fromId="19" toId="39">
</dataflow>
<dataflow id="225" from="buf_0_load" to="lshr_ln122" fromId="38" toId="40">
</dataflow>
<dataflow id="226" from="zext_ln122_3" to="lshr_ln122" fromId="39" toId="40">
</dataflow>
<dataflow id="227" from="lshr_ln122" to="trunc_ln122" fromId="40" toId="41">
</dataflow>
<dataflow id="228" from="buf_1_addr" to="buf_1_load" fromId="23" toId="42">
</dataflow>
<dataflow id="229" from="and_ln1" to="zext_ln122_5" fromId="19" toId="43">
</dataflow>
<dataflow id="230" from="buf_1_load" to="lshr_ln122_1" fromId="42" toId="44">
</dataflow>
<dataflow id="231" from="zext_ln122_5" to="lshr_ln122_1" fromId="43" toId="44">
</dataflow>
<dataflow id="232" from="lshr_ln122_1" to="trunc_ln122_1" fromId="44" toId="45">
</dataflow>
<dataflow id="234" from="_ssdm_op_Mux.ap_auto.2i8.i1" to="tmp_s" fromId="233" toId="46">
</dataflow>
<dataflow id="235" from="trunc_ln122" to="tmp_s" fromId="41" toId="46">
</dataflow>
<dataflow id="236" from="trunc_ln122_1" to="tmp_s" fromId="45" toId="46">
</dataflow>
<dataflow id="237" from="tmp" to="tmp_s" fromId="17" toId="46">
</dataflow>
<dataflow id="238" from="ctx_load_47" to="xor_ln122" fromId="35" toId="47">
</dataflow>
<dataflow id="239" from="tmp_s" to="xor_ln122" fromId="46" toId="47">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="240" toId="48">
</dataflow>
<dataflow id="243" from="StgValue_242" to="empty_17" fromId="242" toId="48">
</dataflow>
<dataflow id="244" from="StgValue_242" to="empty_17" fromId="242" toId="48">
</dataflow>
<dataflow id="245" from="StgValue_242" to="empty_17" fromId="242" toId="48">
</dataflow>
<dataflow id="246" from="tmp" to="br_ln122" fromId="17" toId="49">
</dataflow>
<dataflow id="247" from="buf_0_load" to="and_ln122_1" fromId="38" toId="50">
</dataflow>
<dataflow id="248" from="xor_ln122_1" to="and_ln122_1" fromId="27" toId="50">
</dataflow>
<dataflow id="249" from="xor_ln122" to="zext_ln122_8" fromId="47" toId="51">
</dataflow>
<dataflow id="250" from="zext_ln122_8" to="shl_ln122_2" fromId="51" toId="52">
</dataflow>
<dataflow id="251" from="zext_ln122_6" to="shl_ln122_2" fromId="25" toId="52">
</dataflow>
<dataflow id="252" from="and_ln122_1" to="or_ln122_1" fromId="50" toId="53">
</dataflow>
<dataflow id="253" from="shl_ln122_2" to="or_ln122_1" fromId="52" toId="53">
</dataflow>
<dataflow id="254" from="or_ln122_1" to="store_ln122" fromId="53" toId="54">
</dataflow>
<dataflow id="255" from="buf_0_addr" to="store_ln122" fromId="21" toId="54">
</dataflow>
<dataflow id="256" from="buf_1_load" to="and_ln122" fromId="42" toId="56">
</dataflow>
<dataflow id="257" from="xor_ln122_1" to="and_ln122" fromId="27" toId="56">
</dataflow>
<dataflow id="258" from="xor_ln122" to="zext_ln122_7" fromId="47" toId="57">
</dataflow>
<dataflow id="259" from="zext_ln122_7" to="shl_ln122_1" fromId="57" toId="58">
</dataflow>
<dataflow id="260" from="zext_ln122_6" to="shl_ln122_1" fromId="25" toId="58">
</dataflow>
<dataflow id="261" from="and_ln122" to="or_ln122" fromId="56" toId="59">
</dataflow>
<dataflow id="262" from="shl_ln122_1" to="or_ln122" fromId="58" toId="59">
</dataflow>
<dataflow id="263" from="or_ln122" to="store_ln122" fromId="59" toId="60">
</dataflow>
<dataflow id="264" from="buf_1_addr" to="store_ln122" fromId="23" toId="60">
</dataflow>
<dataflow id="265" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="add_ln122_s" fromId="154" toId="62">
</dataflow>
<dataflow id="267" from="StgValue_266" to="add_ln122_s" fromId="266" toId="62">
</dataflow>
<dataflow id="268" from="i" to="add_ln122_s" fromId="11" toId="62">
</dataflow>
<dataflow id="269" from="add_ln122_s" to="zext_ln122" fromId="62" toId="63">
</dataflow>
<dataflow id="270" from="ctx_addr_53" to="ctx_load_48" fromId="30" toId="64">
</dataflow>
<dataflow id="271" from="ctx" to="ctx_addr_54" fromId="82" toId="65">
</dataflow>
<dataflow id="272" from="StgValue_161" to="ctx_addr_54" fromId="161" toId="65">
</dataflow>
<dataflow id="273" from="zext_ln122" to="ctx_addr_54" fromId="63" toId="65">
</dataflow>
<dataflow id="274" from="ctx_load_48" to="store_ln122" fromId="64" toId="66">
</dataflow>
<dataflow id="275" from="ctx_addr_54" to="store_ln122" fromId="65" toId="66">
</dataflow>
<dataflow id="276" from="i" to="add_ln122" fromId="11" toId="67">
</dataflow>
<dataflow id="277" from="StgValue_149" to="add_ln122" fromId="149" toId="67">
</dataflow>
<dataflow id="278" from="i" to="icmp_ln122" fromId="11" toId="68">
</dataflow>
<dataflow id="280" from="StgValue_279" to="icmp_ln122" fromId="279" toId="68">
</dataflow>
<dataflow id="281" from="icmp_ln122" to="br_ln122" fromId="68" toId="69">
</dataflow>
<dataflow id="282" from="add_ln122" to="store_ln122" fromId="67" toId="70">
</dataflow>
<dataflow id="283" from="i_2" to="store_ln122" fromId="5" toId="70">
</dataflow>
<dataflow id="284" from="tmp" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="285" from="icmp_ln122" to="StgValue_3" fromId="68" toId="3">
</dataflow>
</dataflows>


</stg>
