#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 31 22:06:50 2024
# Process ID: 19852
# Current directory: C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1
# Command line: vivado.exe -log Mblaze_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mblaze_wrapper.tcl
# Log file: C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/Mblaze_wrapper.vds
# Journal file: C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mblaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/installedFiles/xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top Mblaze_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 843.656 ; gain = 178.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mblaze_wrapper' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/hdl/Mblaze_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'Mblaze' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1874' bound to instance 'Mblaze_i' of component 'Mblaze' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/hdl/Mblaze_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Mblaze' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1885]
INFO: [Synth 8-3491] module 'Mblaze_clk_wiz_1_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_clk_wiz_1_1_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'Mblaze_clk_wiz_1_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:2227]
INFO: [Synth 8-638] synthesizing module 'Mblaze_clk_wiz_1_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_clk_wiz_1_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Mblaze_mdm_1_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_mdm_1_1_stub.vhdl:5' bound to instance 'mdm_1' of component 'Mblaze_mdm_1_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:2234]
INFO: [Synth 8-638] synthesizing module 'Mblaze_mdm_1_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_mdm_1_1_stub.vhdl:41]
INFO: [Synth 8-3491] module 'Mblaze_microblaze_0_0' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'Mblaze_microblaze_0_0' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:2267]
INFO: [Synth 8-638] synthesizing module 'Mblaze_microblaze_0_0' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-638] synthesizing module 'Mblaze_microblaze_0_axi_periph_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1326]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8K5UL2' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8K5UL2' (1#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:57]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_BGYCNB' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:720]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_BGYCNB' (2#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:720]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_11IXONQ' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:845]
INFO: [Synth 8-3491] module 'Mblaze_auto_pc_0' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'Mblaze_auto_pc_0' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'Mblaze_auto_pc_0' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_11IXONQ' (3#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:845]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1CJPASK' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1111]
INFO: [Synth 8-3491] module 'Mblaze_auto_pc_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'Mblaze_auto_pc_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1193]
INFO: [Synth 8-638] synthesizing module 'Mblaze_auto_pc_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_auto_pc_1_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1CJPASK' (4#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1111]
INFO: [Synth 8-3491] module 'Mblaze_xbar_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'Mblaze_xbar_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1788]
INFO: [Synth 8-638] synthesizing module 'Mblaze_xbar_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'Mblaze_microblaze_0_axi_periph_1' (5#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1326]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_18IRFQS' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:141]
INFO: [Synth 8-3491] module 'Mblaze_dlmb_bram_if_cntlr_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_dlmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'Mblaze_dlmb_bram_if_cntlr_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:355]
INFO: [Synth 8-638] synthesizing module 'Mblaze_dlmb_bram_if_cntlr_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_dlmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Mblaze_dlmb_v10_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'Mblaze_dlmb_v10_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:409]
INFO: [Synth 8-638] synthesizing module 'Mblaze_dlmb_v10_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Mblaze_ilmb_bram_if_cntlr_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_ilmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'Mblaze_ilmb_bram_if_cntlr_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:437]
INFO: [Synth 8-638] synthesizing module 'Mblaze_ilmb_bram_if_cntlr_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_ilmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Mblaze_ilmb_v10_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'Mblaze_ilmb_v10_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:491]
INFO: [Synth 8-638] synthesizing module 'Mblaze_ilmb_v10_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Mblaze_lmb_bram_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'Mblaze_lmb_bram_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:519]
INFO: [Synth 8-638] synthesizing module 'Mblaze_lmb_bram_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_lmb_bram_1_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_18IRFQS' (6#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:141]
INFO: [Synth 8-3491] module 'Mblaze_rst_clk_wiz_1_100M_1' declared at 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_rst_clk_wiz_1_100M_1_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'Mblaze_rst_clk_wiz_1_100M_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:2517]
INFO: [Synth 8-638] synthesizing module 'Mblaze_rst_clk_wiz_1_100M_1' [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/.Xil/Vivado-19852-PMdesktop/realtime/Mblaze_rst_clk_wiz_1_100M_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Mblaze' (7#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/synth/Mblaze.vhd:1885]
INFO: [Synth 8-256] done synthesizing module 'Mblaze_wrapper' (8#1) [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/hdl/Mblaze_wrapper.vhd:21]
WARNING: [Synth 8-3331] design s02_couplers_imp_1CJPASK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1CJPASK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_11IXONQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_11IXONQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_BGYCNB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_BGYCNB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_BGYCNB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_BGYCNB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8K5UL2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8K5UL2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8K5UL2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8K5UL2 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 912.801 ; gain = 248.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 912.801 ; gain = 248.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 912.801 ; gain = 248.063
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_microblaze_0_0/Mblaze_microblaze_0_0/Mblaze_microblaze_0_0_in_context.xdc] for cell 'Mblaze_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_microblaze_0_0/Mblaze_microblaze_0_0/Mblaze_microblaze_0_0_in_context.xdc] for cell 'Mblaze_i/microblaze_0'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_v10_1/Mblaze_dlmb_v10_1/Mblaze_ilmb_v10_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_v10_1/Mblaze_dlmb_v10_1/Mblaze_ilmb_v10_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_v10_1/Mblaze_ilmb_v10_1/Mblaze_ilmb_v10_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_v10_1/Mblaze_ilmb_v10_1/Mblaze_ilmb_v10_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_bram_if_cntlr_1/Mblaze_dlmb_bram_if_cntlr_1/Mblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_bram_if_cntlr_1/Mblaze_dlmb_bram_if_cntlr_1/Mblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_bram_if_cntlr_1/Mblaze_ilmb_bram_if_cntlr_1/Mblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_bram_if_cntlr_1/Mblaze_ilmb_bram_if_cntlr_1/Mblaze_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_lmb_bram_1/Mblaze_lmb_bram_1/Mblaze_lmb_bram_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_lmb_bram_1/Mblaze_lmb_bram_1/Mblaze_lmb_bram_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_xbar_1/Mblaze_xbar_1/Mblaze_xbar_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_xbar_1/Mblaze_xbar_1/Mblaze_xbar_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_auto_pc_0/Mblaze_auto_pc_0/Mblaze_auto_pc_0_in_context.xdc] for cell 'Mblaze_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_auto_pc_0/Mblaze_auto_pc_0/Mblaze_auto_pc_0_in_context.xdc] for cell 'Mblaze_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_auto_pc_1/Mblaze_auto_pc_1/Mblaze_auto_pc_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_auto_pc_1/Mblaze_auto_pc_1/Mblaze_auto_pc_1_in_context.xdc] for cell 'Mblaze_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_mdm_1_1/Mblaze_mdm_1_1/Mblaze_mdm_1_1_in_context.xdc] for cell 'Mblaze_i/mdm_1'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_mdm_1_1/Mblaze_mdm_1_1/Mblaze_mdm_1_1_in_context.xdc] for cell 'Mblaze_i/mdm_1'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1_in_context.xdc] for cell 'Mblaze_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1_in_context.xdc] for cell 'Mblaze_i/clk_wiz_1'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'Mblaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'Mblaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk_50' already exists, overwriting the previous clock with the same name. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:12]
Finished Parsing XDC File [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Mblaze_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mblaze_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mblaze_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1006.914 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Mblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_50. (constraint file  c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_50. (constraint file  c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Mblaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mblaze_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design Mblaze_microblaze_0_axi_periph_1 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Mblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Mblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Mblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'Mblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Mblaze_i/mdm_1/Dbg_Clk_0' to pin 'Mblaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Mblaze_i/mdm_1/Dbg_Update_0' to pin 'Mblaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Mblaze_i/clk_wiz_1/clk_out1' to pin 'Mblaze_i/clk_wiz_1/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk_50'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1006.949 ; gain = 342.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |Mblaze_xbar_1               |         1|
|2     |Mblaze_auto_pc_0            |         1|
|3     |Mblaze_auto_pc_1            |         1|
|4     |Mblaze_clk_wiz_1_1          |         1|
|5     |Mblaze_mdm_1_1              |         1|
|6     |Mblaze_microblaze_0_0       |         1|
|7     |Mblaze_rst_clk_wiz_1_100M_1 |         1|
|8     |Mblaze_dlmb_bram_if_cntlr_1 |         1|
|9     |Mblaze_dlmb_v10_1           |         1|
|10    |Mblaze_ilmb_bram_if_cntlr_1 |         1|
|11    |Mblaze_ilmb_v10_1           |         1|
|12    |Mblaze_lmb_bram_1           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |Mblaze_auto_pc_0_bbox_3             |     1|
|2     |Mblaze_auto_pc_1_bbox_4             |     1|
|3     |Mblaze_clk_wiz_1_1_bbox_0           |     1|
|4     |Mblaze_dlmb_bram_if_cntlr_1_bbox_6  |     1|
|5     |Mblaze_dlmb_v10_1_bbox_7            |     1|
|6     |Mblaze_ilmb_bram_if_cntlr_1_bbox_8  |     1|
|7     |Mblaze_ilmb_v10_1_bbox_9            |     1|
|8     |Mblaze_lmb_bram_1_bbox_10           |     1|
|9     |Mblaze_mdm_1_1_bbox_1               |     1|
|10    |Mblaze_microblaze_0_0_bbox_2        |     1|
|11    |Mblaze_rst_clk_wiz_1_100M_1_bbox_11 |     1|
|12    |Mblaze_xbar_1_bbox_5                |     1|
|13    |IBUF                                |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1558|
|2     |  Mblaze_i                    |Mblaze                                |  1557|
|3     |    microblaze_0_axi_periph   |Mblaze_microblaze_0_axi_periph_1      |   461|
|4     |      s01_couplers            |s01_couplers_imp_11IXONQ              |   153|
|5     |      s02_couplers            |s02_couplers_imp_1CJPASK              |    74|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_18IRFQS |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.102 ; gain = 255.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.102 ; gain = 349.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1033.156 ; gain = 639.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1033.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/synth_1/Mblaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mblaze_wrapper_utilization_synth.rpt -pb Mblaze_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 22:07:47 2024...
