$comment
	File created using the following command:
		vcd file ex_1.msim.vcd -direction
$end
$date
	Fri Jun 05 14:55:31 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ex_1_vhd_vec_tst $end
$var wire 1 ! entrada [0] $end
$var wire 1 " entrada [1] $end
$var wire 1 # entrada [2] $end
$var wire 1 $ entrada [3] $end
$var wire 1 % entrada [4] $end
$var wire 1 & entrada [5] $end
$var wire 1 ' saida $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_entrada [0] $end
$var wire 1 2 ww_entrada [1] $end
$var wire 1 3 ww_entrada [2] $end
$var wire 1 4 ww_entrada [3] $end
$var wire 1 5 ww_entrada [4] $end
$var wire 1 6 ww_entrada [5] $end
$var wire 1 7 ww_saida $end
$var wire 1 8 \entrada[5]~input_o\ $end
$var wire 1 9 \entrada[4]~input_o\ $end
$var wire 1 : \entrada[3]~input_o\ $end
$var wire 1 ; \entrada[2]~input_o\ $end
$var wire 1 < \entrada[1]~input_o\ $end
$var wire 1 = \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 > \entrada[0]~input_o\ $end
$var wire 1 ? \ALT_INV_entrada[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0(
1)
x*
1+
1,
1-
1.
1/
10
17
08
09
0:
0;
0<
x=
0>
1?
0!
0"
0#
0$
0%
0&
01
02
03
04
05
06
$end
#1000
1!
11
1>
0?
07
0'
#2000
0!
1"
12
01
0>
1<
1?
17
1'
#3000
1!
11
1>
0?
07
0'
#4000
0!
0"
1#
13
02
01
0>
0<
1;
1?
17
1'
#5000
1!
11
1>
0?
07
0'
#6000
0!
1"
12
01
0>
1<
1?
17
1'
#7000
1!
11
1>
0?
07
0'
#8000
0!
0"
0#
1$
14
03
02
01
0>
0<
0;
1:
1?
17
1'
#9000
1!
11
1>
0?
07
0'
#10000
