// Seed: 3798061755
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wand id_5
);
  logic id_7;
  ;
  wire id_8 = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    input  wand  id_0 [id_2 : ""]
    , id_6,
    input  wand  id_1,
    input  tri1  _id_2,
    input  tri0  id_3,
    output uwire id_4
);
  assign id_6 = -1;
  wire id_7;
  always $clog2(44);
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
