$date
	Sat Feb  7 11:29:34 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipelined_processor_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var integer 32 # cycle_count [31:0] $end
$var integer 32 $ forward_count [31:0] $end
$var integer 32 % stall_count [31:0] $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 64 & ex_alu_input1 [63:0] $end
$var wire 1 ' if_id_stall $end
$var wire 64 ( pc [63:0] $end
$var wire 1 ) pc_src $end
$var wire 1 " reset $end
$var wire 64 * wb_write_data [63:0] $end
$var wire 5 + wb_rd [4:0] $end
$var wire 64 , wb_mem_data [63:0] $end
$var wire 64 - wb_alu_result [63:0] $end
$var wire 1 . wb_RegWrite $end
$var wire 1 / wb_MemtoReg $end
$var wire 1 0 stall $end
$var wire 64 1 pc_plus_4 [63:0] $end
$var wire 64 2 pc_next [63:0] $end
$var wire 1 3 mem_zero $end
$var wire 64 4 mem_reg_data2 [63:0] $end
$var wire 64 5 mem_read_data [63:0] $end
$var wire 5 6 mem_rd [4:0] $end
$var wire 64 7 mem_alu_result [63:0] $end
$var wire 1 8 mem_RegWrite $end
$var wire 1 9 mem_MemtoReg $end
$var wire 1 : mem_MemWrite $end
$var wire 1 ; mem_MemRead $end
$var wire 64 < imm_S [63:0] $end
$var wire 64 = imm_I [63:0] $end
$var wire 64 > imm_B [63:0] $end
$var wire 32 ? if_instruction [31:0] $end
$var wire 1 @ if_id_flush $end
$var wire 5 A id_rs2 [4:0] $end
$var wire 5 B id_rs1 [4:0] $end
$var wire 64 C id_reg_data2 [63:0] $end
$var wire 64 D id_reg_data1 [63:0] $end
$var wire 5 E id_rd [4:0] $end
$var wire 64 F id_pc [63:0] $end
$var wire 7 G id_opcode [6:0] $end
$var wire 32 H id_instruction [31:0] $end
$var wire 64 I id_imm [63:0] $end
$var wire 7 J id_funct7 [6:0] $end
$var wire 3 K id_funct3 [2:0] $end
$var wire 1 L id_ex_flush $end
$var wire 1 M id_RegWrite $end
$var wire 1 N id_MemtoReg $end
$var wire 1 O id_MemWrite $end
$var wire 1 P id_MemRead $end
$var wire 1 Q id_Branch $end
$var wire 1 R id_ALUSrc $end
$var wire 2 S id_ALUOp [1:0] $end
$var wire 2 T forwardB [1:0] $end
$var wire 2 U forwardA [1:0] $end
$var wire 1 V ex_zero $end
$var wire 5 W ex_rs2 [4:0] $end
$var wire 5 X ex_rs1 [4:0] $end
$var wire 64 Y ex_reg_data2 [63:0] $end
$var wire 64 Z ex_reg_data1 [63:0] $end
$var wire 5 [ ex_rd [4:0] $end
$var wire 64 \ ex_pc [63:0] $end
$var wire 64 ] ex_imm [63:0] $end
$var wire 7 ^ ex_funct7 [6:0] $end
$var wire 3 _ ex_funct3 [2:0] $end
$var wire 64 ` ex_forward_data2 [63:0] $end
$var wire 64 a ex_forward_data1 [63:0] $end
$var wire 64 b ex_alu_result [63:0] $end
$var wire 64 c ex_alu_input2 [63:0] $end
$var wire 4 d ex_alu_control [3:0] $end
$var wire 1 e ex_RegWrite $end
$var wire 1 f ex_MemtoReg $end
$var wire 1 g ex_MemWrite $end
$var wire 1 h ex_MemRead $end
$var wire 1 i ex_ALUSrc $end
$var wire 2 j ex_ALUOp [1:0] $end
$var wire 64 k branch_target [63:0] $end
$var reg 64 l PC [63:0] $end
$scope module alu_ctrl $end
$var wire 7 m funct7 [6:0] $end
$var wire 3 n funct3 [2:0] $end
$var wire 2 o alu_op [1:0] $end
$var parameter 4 p ALU_ADD $end
$var parameter 4 q ALU_AND $end
$var parameter 4 r ALU_OR $end
$var parameter 4 s ALU_SLT $end
$var parameter 4 t ALU_SUB $end
$var reg 4 u alu_control [3:0] $end
$upscope $end
$scope module alu_unit $end
$var wire 4 v alu_control [3:0] $end
$var wire 64 w input1 [63:0] $end
$var wire 64 x input2 [63:0] $end
$var wire 1 V zero $end
$var parameter 4 y ALU_ADD $end
$var parameter 4 z ALU_AND $end
$var parameter 4 { ALU_NOR $end
$var parameter 4 | ALU_OR $end
$var parameter 4 } ALU_SLT $end
$var parameter 4 ~ ALU_SUB $end
$var reg 64 !" result [63:0] $end
$upscope $end
$scope module control $end
$var wire 7 "" opcode [6:0] $end
$var parameter 7 #" OP_BRANCH $end
$var parameter 7 $" OP_ITYPE $end
$var parameter 7 %" OP_LOAD $end
$var parameter 7 &" OP_RTYPE $end
$var parameter 7 '" OP_STORE $end
$var reg 2 (" ALUOp [1:0] $end
$var reg 1 R ALUSrc $end
$var reg 1 Q Branch $end
$var reg 1 P MemRead $end
$var reg 1 O MemWrite $end
$var reg 1 N MemtoReg $end
$var reg 1 M RegWrite $end
$upscope $end
$scope module dmem $end
$var wire 13 )" address [12:0] $end
$var wire 1 ! clk $end
$var wire 64 *" write_data [63:0] $end
$var wire 1 : mem_write $end
$var wire 1 ; mem_read $end
$var parameter 32 +" MEM_SIZE $end
$var reg 64 ," read_data [63:0] $end
$var integer 32 -" i [31:0] $end
$upscope $end
$scope module ex_mem $end
$var wire 64 ." alu_result_in [63:0] $end
$var wire 1 ! clk $end
$var wire 64 /" reg_data2_in [63:0] $end
$var wire 1 " reset $end
$var wire 1 V zero_in $end
$var wire 5 0" rd_in [4:0] $end
$var wire 1 e RegWrite_in $end
$var wire 1 f MemtoReg_in $end
$var wire 1 g MemWrite_in $end
$var wire 1 h MemRead_in $end
$var reg 1 ; MemRead_out $end
$var reg 1 : MemWrite_out $end
$var reg 1 9 MemtoReg_out $end
$var reg 1 8 RegWrite_out $end
$var reg 64 1" alu_result_out [63:0] $end
$var reg 5 2" rd_out [4:0] $end
$var reg 64 3" reg_data2_out [63:0] $end
$var reg 1 3 zero_out $end
$upscope $end
$scope module forward $end
$var wire 1 8 mem_RegWrite $end
$var wire 5 4" mem_rd [4:0] $end
$var wire 5 5" wb_rd [4:0] $end
$var wire 1 . wb_RegWrite $end
$var wire 5 6" ex_rs2 [4:0] $end
$var wire 5 7" ex_rs1 [4:0] $end
$var reg 2 8" forwardA [1:0] $end
$var reg 2 9" forwardB [1:0] $end
$upscope $end
$scope module hazard $end
$var wire 1 :" ex_branch $end
$var wire 1 Q id_branch $end
$var wire 5 ;" id_rs1 [4:0] $end
$var wire 5 <" id_rs2 [4:0] $end
$var wire 1 ; mem_MemRead $end
$var wire 5 =" mem_rd [4:0] $end
$var wire 5 >" ex_rd [4:0] $end
$var wire 1 h ex_MemRead $end
$var reg 1 L id_ex_flush $end
$var reg 1 @ if_id_flush $end
$var reg 1 0 stall $end
$upscope $end
$scope module id_ex $end
$var wire 2 ?" ALUOp_in [1:0] $end
$var wire 1 R ALUSrc_in $end
$var wire 1 P MemRead_in $end
$var wire 1 O MemWrite_in $end
$var wire 1 N MemtoReg_in $end
$var wire 1 M RegWrite_in $end
$var wire 1 ! clk $end
$var wire 1 L flush $end
$var wire 3 @" funct3_in [2:0] $end
$var wire 7 A" funct7_in [6:0] $end
$var wire 64 B" imm_in [63:0] $end
$var wire 5 C" rd_in [4:0] $end
$var wire 1 " reset $end
$var wire 5 D" rs1_in [4:0] $end
$var wire 5 E" rs2_in [4:0] $end
$var wire 64 F" reg_data2_in [63:0] $end
$var wire 64 G" reg_data1_in [63:0] $end
$var wire 64 H" pc_in [63:0] $end
$var reg 2 I" ALUOp_out [1:0] $end
$var reg 1 i ALUSrc_out $end
$var reg 1 h MemRead_out $end
$var reg 1 g MemWrite_out $end
$var reg 1 f MemtoReg_out $end
$var reg 1 e RegWrite_out $end
$var reg 3 J" funct3_out [2:0] $end
$var reg 7 K" funct7_out [6:0] $end
$var reg 64 L" imm_out [63:0] $end
$var reg 64 M" pc_out [63:0] $end
$var reg 5 N" rd_out [4:0] $end
$var reg 64 O" reg_data1_out [63:0] $end
$var reg 64 P" reg_data2_out [63:0] $end
$var reg 5 Q" rs1_out [4:0] $end
$var reg 5 R" rs2_out [4:0] $end
$upscope $end
$scope module if_id $end
$var wire 1 ! clk $end
$var wire 1 @ flush $end
$var wire 64 S" pc_in [63:0] $end
$var wire 1 " reset $end
$var wire 1 ' stall $end
$var wire 32 T" instruction_in [31:0] $end
$var reg 32 U" instruction_out [31:0] $end
$var reg 64 V" pc_out [63:0] $end
$upscope $end
$scope module imem $end
$var wire 12 W" address [11:0] $end
$var wire 32 X" instruction [31:0] $end
$var parameter 32 Y" MEM_SIZE $end
$var integer 32 Z" i [31:0] $end
$upscope $end
$scope module mem_wb $end
$var wire 1 9 MemtoReg_in $end
$var wire 1 8 RegWrite_in $end
$var wire 64 [" alu_result_in [63:0] $end
$var wire 1 ! clk $end
$var wire 64 \" mem_data_in [63:0] $end
$var wire 5 ]" rd_in [4:0] $end
$var wire 1 " reset $end
$var reg 1 / MemtoReg_out $end
$var reg 1 . RegWrite_out $end
$var reg 64 ^" alu_result_out [63:0] $end
$var reg 64 _" mem_data_out [63:0] $end
$var reg 5 `" rd_out [4:0] $end
$upscope $end
$scope module reg_file $end
$var wire 1 ! clk $end
$var wire 5 a" read_reg1 [4:0] $end
$var wire 5 b" read_reg2 [4:0] $end
$var wire 1 . reg_write $end
$var wire 1 " reset $end
$var wire 64 c" write_data [63:0] $end
$var wire 5 d" write_reg [4:0] $end
$var wire 64 e" read_data2 [63:0] $end
$var wire 64 f" read_data1 [63:0] $end
$var integer 32 g" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000000000 Y"
b10000000000000 +"
b100011 '"
b110011 &"
b11 %"
b10011 $"
b1100011 #"
b110 ~
b111 }
b1 |
b1100 {
b0 z
b10 y
b110 t
b111 s
b1 r
b0 q
b10 p
$end
#0
$dumpvars
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b0 \"
bx ["
b1000000000000 Z"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
0:"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b10000000000000 -"
b0 ,"
bx *"
bx )"
bx ("
bx ""
bx !"
bx x
bx w
bx v
bx u
bx o
bx n
bx m
bx l
bx k
bx j
xi
xh
xg
xf
xe
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
xV
bx U
bx T
bx S
xR
xQ
xP
xO
xN
xM
0L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
0@
bx ?
bx0 >
bx =
bx <
x;
x:
x9
x8
bx 7
bx 6
b0 5
bx 4
x3
bx 2
bx 1
00
x/
x.
bx -
bx ,
bx +
bx *
x)
bx (
0'
bx &
bx %
bx $
bx #
x"
0!
$end
#1
b100 2
0)
b0 C
b0 F"
b0 e"
b0 D
b0 G"
b0 f"
b0 k
b0 I
b0 B"
0M
0R
0O
b0 S
b0 ("
b0 ?"
0N
0P
0Q
1V
b0 b
b0 !"
b0 ."
b0 >
b0 <
b0 =
b0 J
b0 A"
b0 A
b0 <"
b0 E"
b0 b"
b0 B
b0 ;"
b0 D"
b0 a"
b0 K
b0 @"
b0 E
b0 C"
b0 G
b0 ""
b10 d
b10 u
b10 v
b0 c
b0 x
b0 `
b0 /"
b0 &
b0 w
b0 a
b0 )"
b0 T
b0 9"
b0 U
b0 8"
b0 *
b0 c"
b101000000000000010010011 ?
b101000000000000010010011 T"
b101000000000000010010011 X"
b0 W"
b0 H
b0 U"
b0 F
b0 H"
b0 V"
0i
b0 j
b0 o
b0 I"
0g
0h
0f
0e
b0 ^
b0 m
b0 K"
b0 _
b0 n
b0 J"
b0 [
b0 0"
b0 >"
b0 N"
b0 W
b0 6"
b0 R"
b0 X
b0 7"
b0 Q"
b0 ]
b0 L"
b0 Y
b0 P"
b0 Z
b0 O"
b0 \
b0 M"
0:
0;
09
08
03
b0 6
b0 2"
b0 4"
b0 ="
b0 ]"
b0 4
b0 *"
b0 3"
b0 7
b0 1"
b0 ["
0/
0.
b0 +
b0 5"
b0 `"
b0 d"
b0 -
b0 ^"
b0 ,
b0 _"
b100 1
b0 (
b0 l
b0 S"
b100000 g"
1"
b0 $
b0 %
b0 #
#5
b100000 g"
1!
#10
0!
#15
b100000 g"
1!
#20
0!
#21
0"
#25
b1010 k
b1010 I
b1010 B"
1R
b10 S
b10 ("
b10 ?"
1M
b1000 2
b1010000000000000100010011 ?
b1010000000000000100010011 T"
b1010000000000000100010011 X"
b100 W"
b100000000000 >
b1 <
b1010 =
b1010 A
b1010 <"
b1010 E"
b1010 b"
b1 E
b1 C"
b10011 G
b10011 ""
b1000 1
b100 (
b100 l
b100 S"
13
b101000000000000010010011 H
b101000000000000010010011 U"
b1 #
1!
#30
0!
#35
b10100 I
b10100 B"
0V
b1010 b
b1010 !"
b1010 ."
b10 >
b10 <
b10100 =
b10100 A
b10100 <"
b10100 E"
b10100 b"
b10 E
b10 C"
b1010 c
b1010 x
b1100 2
b1000001000000110110011 ?
b1000001000000110110011 T"
b1000001000000110110011 X"
b1000 W"
b1010000000000000100010011 H
b1010000000000000100010011 U"
b11000 k
b100 F
b100 H"
b100 V"
1i
b10 j
b10 o
b10 I"
1e
b1 [
b1 0"
b1 >"
b1 N"
b1010 W
b1010 6"
b1010 R"
b1010 ]
b1010 L"
b1100 1
b1000 (
b1000 l
b1000 S"
b10 #
1!
#40
0!
#45
b10 I
b10 B"
b10100 b
b10100 !"
b10100 ."
1M
0R
b10 S
b10 ("
b10 ?"
b10000 2
b1000000000100011000001000110011 ?
b1000000000100011000001000110011 T"
b1000000000100011000001000110011 X"
b1100 W"
b1010 )"
b10100 c
b10100 x
b100000000010 >
b11 <
b10 =
b10 A
b10 <"
b10 E"
b10 b"
b1 B
b1 ;"
b1 D"
b1 a"
b11 E
b11 C"
b110011 G
b110011 ""
b10000 1
b1100 (
b1100 l
b1100 S"
18
03
b1 6
b1 2"
b1 4"
b1 ="
b1 ]"
b1010 7
b1010 1"
b1010 ["
b10 [
b10 0"
b10 >"
b10 N"
b10100 W
b10100 6"
b10100 R"
b10100 ]
b10100 L"
b100 \
b100 M"
b1000001000000110110011 H
b1000001000000110110011 U"
b1010 k
b1000 F
b1000 H"
b1000 V"
b11 #
1!
#50
0!
#55
b10000000001 I
b10000000001 B"
b1010 C
b1010 F"
b1010 e"
b0 D
b0 G"
b0 f"
b1010 &
b1010 w
b1010 a
b10100 `
b10100 /"
0V
b11110 b
b11110 !"
b11110 ."
b10000000100 >
b10000000100 <
b10000000001 =
b100000 J
b100000 A"
b1 A
b1 <"
b1 E"
b1 b"
b11 B
b11 ;"
b11 D"
b11 a"
b100 E
b100 C"
b10100 c
b10100 x
b10100 )"
b1 T
b1 9"
b10 U
b10 8"
b1010 *
b1010 c"
b10100 2
b1000011111001010110011 ?
b1000011111001010110011 T"
b1000011111001010110011 X"
b10000 W"
b1000000000100011000001000110011 H
b1000000000100011000001000110011 U"
b10000001101 k
b1100 F
b1100 H"
b1100 V"
0i
b11 [
b11 0"
b11 >"
b11 N"
b10 W
b10 6"
b10 R"
b1 X
b1 7"
b1 Q"
b10 ]
b10 L"
b1000 \
b1000 M"
b10 6
b10 2"
b10 4"
b10 ="
b10 ]"
b10100 7
b10100 1"
b10100 ["
1.
b1 +
b1 5"
b1 `"
b1 d"
b1010 -
b1010 ^"
b10100 1
b10000 (
b10000 l
b10000 S"
b100 #
1!
#60
0!
#65
b10 I
b10 B"
b10100 C
b10100 F"
b10100 e"
b11110 &
b11110 w
b11110 a
b1010 c
b1010 x
b10100 b
b10100 !"
b10100 ."
b1010 `
b1010 /"
b11000 2
b1000001110001100110011 ?
b1000001110001100110011 T"
b1000001110001100110011 X"
b10100 W"
b10100 *
b10100 c"
b11110 )"
b110 d
b110 u
b110 v
b0 T
b0 9"
b1 U
b1 8"
b100000000100 >
b101 <
b10 =
b0 J
b0 A"
b10 A
b10 <"
b10 E"
b10 b"
b111 K
b111 @"
b101 E
b101 C"
b11000 1
b10100 (
b10100 l
b10100 S"
b10 +
b10 5"
b10 `"
b10 d"
b10100 -
b10100 ^"
b11 6
b11 2"
b11 4"
b11 ="
b11 ]"
b10100 4
b10100 *"
b10100 3"
b11110 7
b11110 1"
b11110 ["
b100000 ^
b100000 m
b100000 K"
b100 [
b100 0"
b100 >"
b100 N"
b1 W
b1 6"
b1 R"
b11 X
b11 7"
b11 Q"
b10000000001 ]
b10000000001 L"
b1010 Y
b1010 P"
b1100 \
b1100 M"
b1000011111001010110011 H
b1000011111001010110011 U"
b10010 k
b10000 F
b10000 H"
b10000 V"
b101 #
b1 $
1!
#70
0!
#75
b1010 D
b1010 G"
b1010 f"
b10100 C
b10100 F"
b10100 e"
0V
b10100 b
b10100 !"
b10100 ."
b10100 c
b10100 x
b11110 &
b11110 w
b11110 a
b110 >
b110 <
b1 B
b1 ;"
b1 D"
b1 a"
b110 K
b110 @"
b110 E
b110 C"
b0 d
b0 u
b0 v
b10100 `
b10100 /"
b10100 )"
b10 U
b10 8"
b11110 *
b11110 c"
b11100 2
b100000011000000100011 ?
b100000011000000100011 T"
b100000011000000100011 X"
b11000 W"
b1000001110001100110011 H
b1000001110001100110011 U"
b10110 k
b10100 F
b10100 H"
b10100 V"
b0 ^
b0 m
b0 K"
b111 _
b111 n
b111 J"
b101 [
b101 0"
b101 >"
b101 N"
b10 W
b10 6"
b10 R"
b10 ]
b10 L"
b10100 Y
b10100 P"
b10000 \
b10000 M"
b100 6
b100 2"
b100 4"
b100 ="
b100 ]"
b1010 4
b1010 *"
b1010 3"
b10100 7
b10100 1"
b10100 ["
b11 +
b11 5"
b11 `"
b11 d"
b11110 -
b11110 ^"
b11100 1
b11000 (
b11000 l
b11000 S"
b10 $
b110 #
1!
#80
0!
#85
b1010 C
b1010 F"
b1010 e"
b0 I
b0 B"
b11110 b
b11110 !"
b11110 ."
b1010 &
b1010 w
b1010 a
b0 D
b0 G"
b0 f"
1O
1R
0M
b0 S
b0 ("
b0 ?"
b100000 2
b1000000011010000100011 ?
b1000000011010000100011 T"
b1000000011010000100011 X"
b11100 W"
b10100 *
b10100 c"
b1 d
b1 u
b1 v
b0 U
b0 8"
b0 >
b0 <
b1 =
b1 A
b1 <"
b1 E"
b1 b"
b0 B
b0 ;"
b0 D"
b0 a"
b11 K
b11 @"
b0 E
b0 C"
b100011 G
b100011 ""
b100000 1
b11100 (
b11100 l
b11100 S"
b100 +
b100 5"
b100 `"
b100 d"
b10100 -
b10100 ^"
b101 6
b101 2"
b101 4"
b101 ="
b101 ]"
b10100 4
b10100 *"
b10100 3"
b110 _
b110 n
b110 J"
b110 [
b110 0"
b110 >"
b110 N"
b1 X
b1 7"
b1 Q"
b1010 Z
b1010 O"
b10100 \
b10100 M"
b100000011000000100011 H
b100000011000000100011 U"
b11000 k
b11000 F
b11000 H"
b11000 V"
b111 #
b11 $
1!
#90
0!
#95
b1000 I
b1000 B"
b10100 C
b10100 F"
b10100 e"
1V
b0 b
b0 !"
b0 ."
b1000 >
b1000 <
b10 =
b10 A
b10 <"
b10 E"
b10 b"
b1000 E
b1000 C"
b0 c
b0 x
b10 d
b10 u
b10 v
b1010 `
b1010 /"
b0 &
b0 w
b0 a
b11110 )"
b100100 2
b11001110000011 ?
b11001110000011 T"
b11001110000011 X"
b100000 W"
b1000000011010000100011 H
b1000000011010000100011 U"
b100100 k
b11100 F
b11100 H"
b11100 V"
1i
b0 j
b0 o
b0 I"
1g
0e
b11 _
b11 n
b11 J"
b0 [
b0 0"
b0 >"
b0 N"
b1 W
b1 6"
b1 R"
b0 X
b0 7"
b0 Q"
b0 ]
b0 L"
b1010 Y
b1010 P"
b0 Z
b0 O"
b11000 \
b11000 M"
b110 6
b110 2"
b110 4"
b110 ="
b110 ]"
b11110 7
b11110 1"
b11110 ["
b101 +
b101 5"
b101 `"
b101 d"
b100100 1
b100000 (
b100000 l
b100000 S"
b1000 #
1!
#100
0!
#105
0V
b1000 b
b1000 !"
b1000 ."
b0 C
b0 F"
b0 e"
b0 I
b0 B"
1P
1N
1M
1R
0O
b101000 2
b100111000010000110011 ?
b100111000010000110011 T"
b100111000010000110011 X"
b100100 W"
b11110 *
b11110 c"
b0 )"
b1000 c
b1000 x
b10100 `
b10100 /"
b100000000110 >
b111 <
b0 =
b0 A
b0 <"
b0 E"
b0 b"
b111 E
b111 C"
b11 G
b11 ""
b101000 1
b100100 (
b100100 l
b100100 S"
b110 +
b110 5"
b110 `"
b110 d"
b11110 -
b11110 ^"
1:
08
13
b0 6
b0 2"
b0 4"
b0 ="
b0 ]"
b1010 4
b1010 *"
b1010 3"
b0 7
b0 1"
b0 ["
b1000 [
b1000 0"
b1000 >"
b1000 N"
b10 W
b10 6"
b10 R"
b1000 ]
b1000 L"
b10100 Y
b10100 P"
b11100 \
b11100 M"
b11001110000011 H
b11001110000011 U"
b100000 k
b100000 F
b100000 H"
b100000 V"
b1001 #
1!
#110
0!
#115
b1 I
b1 B"
b1010 C
b1010 F"
b1010 e"
1L
1'
10
b10 S
b10 ("
b10 ?"
1M
0R
0N
0P
1V
b0 b
b0 !"
b0 ."
b1000 >
b1000 <
b1 =
b1 A
b1 <"
b1 E"
b1 b"
b111 B
b111 ;"
b111 D"
b111 a"
b0 K
b0 @"
b1000 E
b1000 C"
b110011 G
b110011 ""
b0 c
b0 x
b0 `
b0 /"
b1000 )"
b0 *
b0 c"
b101100 2
b0 ?
b0 T"
b0 X"
b101000 W"
b100111000010000110011 H
b100111000010000110011 U"
b100101 k
b100100 F
b100100 H"
b100100 V"
0g
1h
1f
1e
b111 [
b111 0"
b111 >"
b111 N"
b0 W
b0 6"
b0 R"
b0 ]
b0 L"
b0 Y
b0 P"
b100000 \
b100000 M"
03
b1000 6
b1000 2"
b1000 4"
b1000 ="
b1000 ]"
b10100 4
b10100 *"
b10100 3"
b1000 7
b1000 1"
b1000 ["
0.
b0 +
b0 5"
b0 `"
b0 d"
b0 -
b0 ^"
b101100 1
b101000 (
b101000 l
b101000 S"
b1010 #
1!
#120
0!
#125
b1000 *
b1000 c"
b1010 5
b1010 ,"
b1010 \"
b0 )"
0L
0'
00
b1000 +
b1000 5"
b1000 `"
b1000 d"
b1000 -
b1000 ^"
0:
1;
19
18
13
b111 6
b111 2"
b111 4"
b111 ="
b111 ]"
b0 4
b0 *"
b0 3"
b0 7
b0 1"
b0 ["
0i
0h
0f
0e
b0 _
b0 n
b0 J"
b0 [
b0 0"
b0 >"
b0 N"
b0 \
b0 M"
b1011 #
b1 %
1!
#130
0!
#135
b0 I
b0 B"
b1010 &
b1010 w
b1010 a
0V
b10100 b
b10100 !"
b10100 ."
b0 C
b0 F"
b0 e"
0M
b0 S
b0 ("
b0 ?"
b1010 c
b1010 x
b0 >
b0 <
b0 =
b0 A
b0 <"
b0 E"
b0 b"
b0 B
b0 ;"
b0 D"
b0 a"
b0 E
b0 C"
b0 G
b0 ""
b1010 `
b1010 /"
b0 5
b0 ,"
b0 \"
b10 U
b10 8"
b1010 *
b1010 c"
b110000 2
b101100 W"
b0 H
b0 U"
b101000 k
b101000 F
b101000 H"
b101000 V"
b10 j
b10 o
b10 I"
1e
b1000 [
b1000 0"
b1000 >"
b1000 N"
b1 W
b1 6"
b1 R"
b111 X
b111 7"
b111 Q"
b1 ]
b1 L"
b1010 Y
b1010 P"
b100100 \
b100100 M"
0;
09
08
b0 6
b0 2"
b0 4"
b0 ="
b0 ]"
1/
1.
b111 +
b111 5"
b111 `"
b111 d"
b0 -
b0 ^"
b1010 ,
b1010 _"
b110000 1
b101100 (
b101100 l
b101100 S"
b1100 #
1!
#140
0!
#145
1V
b0 b
b0 !"
b0 ."
b0 &
b0 w
b0 a
b0 c
b0 x
b110100 2
b110000 W"
b0 *
b0 c"
b10100 )"
b0 U
b0 8"
b0 `
b0 /"
b110100 1
b110000 (
b110000 l
b110000 S"
0/
0.
b0 +
b0 5"
b0 `"
b0 d"
b0 ,
b0 _"
18
03
b1000 6
b1000 2"
b1000 4"
b1000 ="
b1000 ]"
b1010 4
b1010 *"
b1010 3"
b10100 7
b10100 1"
b10100 ["
b0 j
b0 o
b0 I"
0e
b0 [
b0 0"
b0 >"
b0 N"
b0 W
b0 6"
b0 R"
b0 X
b0 7"
b0 Q"
b0 ]
b0 L"
b0 Y
b0 P"
b101000 \
b101000 M"
b101100 k
b101100 F
b101100 H"
b101100 V"
b1101 #
b100 $
1!
#150
0!
#155
b0 )"
b10100 *
b10100 c"
b111000 2
b110100 W"
b110000 k
b110000 F
b110000 H"
b110000 V"
b101100 \
b101100 M"
08
13
b0 6
b0 2"
b0 4"
b0 ="
b0 ]"
b0 4
b0 *"
b0 3"
b0 7
b0 1"
b0 ["
1.
b1000 +
b1000 5"
b1000 `"
b1000 d"
b10100 -
b10100 ^"
b111000 1
b110100 (
b110100 l
b110100 S"
b1110 #
1!
#160
0!
#165
b111100 2
b111000 W"
b0 *
b0 c"
b111100 1
b111000 (
b111000 l
b111000 S"
0.
b0 +
b0 5"
b0 `"
b0 d"
b0 -
b0 ^"
b110000 \
b110000 M"
b110100 k
b110100 F
b110100 H"
b110100 V"
b1111 #
1!
#170
0!
#175
b1000000 2
b111100 W"
b111000 k
b111000 F
b111000 H"
b111000 V"
b110100 \
b110100 M"
b1000000 1
b111100 (
b111100 l
b111100 S"
b10000 #
1!
#180
0!
#185
b1000100 2
b1000000 W"
b1000100 1
b1000000 (
b1000000 l
b1000000 S"
b111000 \
b111000 M"
b111100 k
b111100 F
b111100 H"
b111100 V"
b10001 #
1!
#190
0!
#195
b1001000 2
b1000100 W"
b1000000 k
b1000000 F
b1000000 H"
b1000000 V"
b111100 \
b111100 M"
b1001000 1
b1000100 (
b1000100 l
b1000100 S"
b10010 #
1!
#200
0!
#205
b1001100 2
b1001000 W"
b1001100 1
b1001000 (
b1001000 l
b1001000 S"
b1000000 \
b1000000 M"
b1000100 k
b1000100 F
b1000100 H"
b1000100 V"
b10011 #
1!
#210
0!
#215
b1010000 2
b1001100 W"
b1001000 k
b1001000 F
b1001000 H"
b1001000 V"
b1000100 \
b1000100 M"
b1010000 1
b1001100 (
b1001100 l
b1001100 S"
b10100 #
1!
#220
0!
#225
b1010100 2
b1010000 W"
b1010100 1
b1010000 (
b1010000 l
b1010000 S"
b1001000 \
b1001000 M"
b1001100 k
b1001100 F
b1001100 H"
b1001100 V"
b10101 #
1!
#230
0!
#235
b1011000 2
b1010100 W"
b1010000 k
b1010000 F
b1010000 H"
b1010000 V"
b1001100 \
b1001100 M"
b1011000 1
b1010100 (
b1010100 l
b1010100 S"
b10110 #
1!
#240
0!
#245
b1011100 2
b1011000 W"
b1011100 1
b1011000 (
b1011000 l
b1011000 S"
b1010000 \
b1010000 M"
b1010100 k
b1010100 F
b1010100 H"
b1010100 V"
b10111 #
1!
#250
0!
#255
b1100000 2
b1011100 W"
b1011000 k
b1011000 F
b1011000 H"
b1011000 V"
b1010100 \
b1010100 M"
b1100000 1
b1011100 (
b1011100 l
b1011100 S"
b11000 #
1!
#260
0!
#265
b1100100 2
b1100000 W"
b1100100 1
b1100000 (
b1100000 l
b1100000 S"
b1011000 \
b1011000 M"
b1011100 k
b1011100 F
b1011100 H"
b1011100 V"
b11001 #
1!
#270
0!
#275
b1101000 2
b1100100 W"
b1100000 k
b1100000 F
b1100000 H"
b1100000 V"
b1011100 \
b1011100 M"
b1101000 1
b1100100 (
b1100100 l
b1100100 S"
b11010 #
1!
#280
0!
#285
b1101100 2
b1101000 W"
b1101100 1
b1101000 (
b1101000 l
b1101000 S"
b1100000 \
b1100000 M"
b1100100 k
b1100100 F
b1100100 H"
b1100100 V"
b11011 #
1!
#290
0!
#295
b1110000 2
b1101100 W"
b1101000 k
b1101000 F
b1101000 H"
b1101000 V"
b1100100 \
b1100100 M"
b1110000 1
b1101100 (
b1101100 l
b1101100 S"
b11100 #
1!
#300
0!
#305
b1110100 2
b1110000 W"
b1110100 1
b1110000 (
b1110000 l
b1110000 S"
b1101000 \
b1101000 M"
b1101100 k
b1101100 F
b1101100 H"
b1101100 V"
b11101 #
1!
#310
0!
#315
b1111000 2
b1110100 W"
b1110000 k
b1110000 F
b1110000 H"
b1110000 V"
b1101100 \
b1101100 M"
b1111000 1
b1110100 (
b1110100 l
b1110100 S"
b11110 #
1!
#320
0!
#321
