// Seed: 3232837487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wand id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_13 = 1 + 1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_3 = 32'd88
) (
    id_1,
    _id_2[id_2==1 : id_3],
    _id_3,
    id_4[-1 : 1],
    id_5,
    id_6
);
  inout wire id_6;
  inout tri1 id_5;
  inout logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_1,
      id_1,
      id_1,
      id_6,
      id_6,
      id_1,
      id_1,
      id_6
  );
  inout logic [7:0] _id_2;
  inout wire id_1;
  assign id_5 = -1'd0;
endmodule
