CAPI=2:
# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
name: "lowrisc:ibex:ibex_super_system"
description: "Ibex Super System for Arty A7 boards (both, -35 and -100)"
filesets:

  files_rtl_artya7:
    depend:
      - lowrisc:ibex:ibex_super_system_core
    files:
      - rtl/fpga/top_artya7.sv
    file_type: systemVerilogSource

  files_sim:
    depend:
      - lowrisc:ibex:ibex_super_system_core

  files_constraints:
    files:
      - data/pins_artya7.xdc
    file_type: xdc

parameters:
  # XXX: This parameter needs to be absolute, or relative to the *.runs/synth_1
  # directory. It's best to pass it as absolute path when invoking fusesoc, e.g.
  # --SRAMInitFile=$PWD/sw/led/led.vmem
  # XXX: The VMEM file should be added to the sources of the Vivado project to
  # make the Vivado dependency tracking work. However this requires changes to
  # fusesoc first.
  SRAMInitFile:
    datatype: str
    description: SRAM initialization file in vmem hex format
    default: "../../../../../sw/build/demo/demo.vmem"
    paramtype: vlogparam

  # For value definition, please see ip/prim/rtl/prim_pkg.sv
  PRIM_DEFAULT_IMPL:
    datatype: str
    paramtype: vlogdefine
    description: Primitives implementation to use, e.g. "prim_pkg::ImplGeneric".

targets:
  default: &default_target
    filesets:
      - tool_vivado ? (files_rtl_artya7)
      - tool_vivado ? (files_constraints)
      - tool_verilator ? (files_sim)
    toplevel: ibex_super_system

  synth:
    <<: *default_target
    toplevel: top_artya7
    default_tool: vivado
    parameters:
      - SRAMInitFile
      - PRIM_DEFAULT_IMPL=prim_pkg::ImplXilinx
    tools:
      vivado:
        part: "xc7a100tcsg324-1"  # Changed default to Arty A7-100

  lint:
    <<: *default_target
    default_tool: verilator
    tools:
      verilator:
        mode: lint-only 
        verilator_options:
          - "-Wall"
          # RAM primitives wider than 64bit (required for ECC) fail to build in
          # Verilator without increasing the unroll count (see Verilator#1266)
          - "--unroll-count 72"

  sim:
    <<: *default_target
    default_tool: verilator
    parameters:
      - SRAMInitFile
    tools:
      verilator:
        mode: cc
        verilator_options:
          # Disabling tracing reduces compile times but doesn't have a
          # huge influence on runtime performance.
          - '--timescale-override 1ns/1ps'
          - '--trace'
          - '--trace-fst' # this requires -DVM_TRACE_FMT_FST in CFLAGS below!
          - '--trace-structs'
          - '--trace-params'
          - '--trace-max-array 1024'
          - '--trace-threads 2'
          - '-CFLAGS "-std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=ibex_super_system -g"'
          - '-LDFLAGS "-pthread -lutil -lelf"'
          - '-Wall'
          # TODO: Check if this is really needed!
          - '-Wno-SELRANGE'
          - '-Wno-WIDTH'
          - '-Wno-DECLFILENAME'
          - '-Wno-PINMISSING'
          - '-Wno-PINCONNECTEMPTY'
          - '-Wno-PINNOCONNECT'
          - '-Wno-UNUSED'
          # - "-Wwarn-IMPERFECTSCH"
          # RAM primitives wider than 64bit (required for ECC) fail to build in
          # Verilator without increasing the unroll count (see Verilator#1266)
          - '--unroll-count 72'
