# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../four_beat.srcs/sources_1/new/getXOR.v" \
"../../../../four_beat.srcs/sources_1/new/getNOT.v" \
"../../../../four_beat.srcs/sources_1/new/getw.v" \
"../../../../four_beat.srcs/sources_1/new/D_trigger.v" \
"../../../../four_beat.srcs/sources_1/bd/four_beat/ip/four_beat_getXOR_0_0/sim/four_beat_getXOR_0_0.v" \
"../../../../four_beat.srcs/sources_1/bd/four_beat/ip/four_beat_getNOT_0_1/sim/four_beat_getNOT_0_1.v" \
"../../../../four_beat.srcs/sources_1/bd/four_beat/ip/four_beat_getw_0_0/sim/four_beat_getw_0_0.v" \
"../../../../four_beat.srcs/sources_1/bd/four_beat/sim/four_beat.v" \
"../../../../four_beat.srcs/sources_1/bd/four_beat/ip/four_beat_D_trigger_0_0/sim/four_beat_D_trigger_0_0.v" \
"../../../../four_beat.srcs/sources_1/bd/four_beat/ip/four_beat_D_trigger_2_0/sim/four_beat_D_trigger_2_0.v" \
"../../../../four_beat.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
