{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669852376804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669852376804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 05:22:56 2022 " "Processing started: Thu Dec 01 05:22:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669852376804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669852376804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669852376804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669852377261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669852377261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-bhv " "Found design unit 1: clock-bhv" {  } { { "clock.vhd" "" { Text "E:/214/Project/Testing/clock.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384157 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "E:/214/Project/Testing/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-bhv " "Found design unit 1: FSM-bhv" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_checker-zero_checker_bhv " "Found design unit 1: zero_checker-zero_checker_bhv" {  } { { "zero.vhdl" "" { Text "E:/214/Project/Testing/zero.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_checker " "Found entity 1: zero_checker" {  } { { "zero.vhdl" "" { Text "E:/214/Project/Testing/zero.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file signextend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-se6_bhv " "Found design unit 1: se6-se6_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se9-se9_bhv " "Found design unit 2: se9-se9_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se8-se8_bhv " "Found design unit 3: se8-se8_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "3 se8 " "Found entity 3: se8" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_da_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_DA_IN_MUX-arch " "Found design unit 1: RF_DA_IN_MUX-arch" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_DA_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_DA_IN_MUX " "Found entity 1: RF_DA_IN_MUX" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_DA_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_out1_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_OUT1_MUX-arch " "Found design unit 1: RF_AD_OUT1_MUX-arch" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_OUT1_MUX " "Found entity 1: RF_AD_OUT1_MUX" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_IN_MUX-arch " "Found design unit 1: RF_AD_IN_MUX-arch" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_IN_MUX " "Found entity 1: RF_AD_IN_MUX" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-arch " "Found design unit 1: RF-arch" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEN-PEN_bhv " "Found design unit 1: PEN-PEN_bhv" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Testing/priorityencoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEN " "Found entity 1: PEN" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Testing/priorityencoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_blk-mem_blk_bhv " "Found design unit 1: mem_blk-mem_blk_bhv" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_blk " "Found entity 1: mem_blk" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lu-lu_bhv " "Found design unit 1: lu-lu_bhv" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Testing/LU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 lu " "Found entity 1: lu" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Testing/LU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_bhv " "Found design unit 1: IR-IR_bhv" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-bhv " "Found design unit 1: DATAPATH-bhv" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T2_MUX-arch " "Found design unit 1: T2_MUX-arch" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 T2_MUX " "Found entity 1: T2_MUX" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T1_MUX-arch " "Found design unit 1: T1_MUX-arch" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 T1_MUX " "Found entity 1: T1_MUX" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_add_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_add_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ADD_MUX-arch " "Found design unit 1: MEM_ADD_MUX-arch" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Testing/MEM_ADD_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ADD_MUX " "Found entity 1: MEM_ADD_MUX" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Testing/MEM_ADD_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alub_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alub_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUB_MUX-arch " "Found design unit 1: ALUB_MUX-arch" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUB_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384204 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUB_MUX " "Found entity 1: ALUB_MUX" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUB_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alua_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alua_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUA_MUX-arch " "Found design unit 1: ALUA_MUX-arch" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384204 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUA_MUX " "Found entity 1: ALUA_MUX" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669852384204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669852384204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669852384220 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_EN FSM.vhdl(221) " "VHDL Process Statement warning at FSM.vhdl(221): signal \"C_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_EN FSM.vhdl(221) " "VHDL Process Statement warning at FSM.vhdl(221): signal \"Z_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C FSM.vhdl(221) " "VHDL Process Statement warning at FSM.vhdl(221): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z FSM.vhdl(221) " "VHDL Process Statement warning at FSM.vhdl(221): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z FSM.vhdl(379) " "VHDL Process Statement warning at FSM.vhdl(379): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_Flag FSM.vhdl(542) " "VHDL Process Statement warning at FSM.vhdl(542): signal \"Z_Flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_Flag FSM.vhdl(616) " "VHDL Process Statement warning at FSM.vhdl(616): signal \"Z_Flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_WR FSM.vhdl(83) " "VHDL Process Statement warning at FSM.vhdl(83): inferring latch(es) for signal or variable \"RF_WR\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_T2 FSM.vhdl(83) " "VHDL Process Statement warning at FSM.vhdl(83): inferring latch(es) for signal or variable \"S_T2\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_T2 FSM.vhdl(83) " "Inferred latch for \"S_T2\" at FSM.vhdl(83)" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_WR FSM.vhdl(83) " "Inferred latch for \"RF_WR\" at FSM.vhdl(83)" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384220 "|FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DATAPATH1 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DATAPATH1\"" {  } { { "FSM.vhdl" "DATAPATH1" { Text "E:/214/Project/Testing/FSM.vhdl" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SE16_8 DATAPATH.vhdl(288) " "Verilog HDL or VHDL warning at DATAPATH.vhdl(288): object \"SE16_8\" assigned a value but never read" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PLUS1 DATAPATH.vhdl(289) " "VHDL Signal Declaration warning at DATAPATH.vhdl(289): used explicit default value for signal \"PLUS1\" because signal was never assigned a value" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 289 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUA_MUX DATAPATH:DATAPATH1\|ALUA_MUX:ALU_A " "Elaborating entity \"ALUA_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|ALUA_MUX:ALU_A\"" {  } { { "DATAPATH.vhdl" "ALU_A" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUB_MUX DATAPATH:DATAPATH1\|ALUB_MUX:ALU_B " "Elaborating entity \"ALUB_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|ALUB_MUX:ALU_B\"" {  } { { "DATAPATH.vhdl" "ALU_B" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DATAPATH:DATAPATH1\|ALU:ALU_P " "Elaborating entity \"ALU\" for hierarchy \"DATAPATH:DATAPATH1\|ALU:ALU_P\"" {  } { { "DATAPATH.vhdl" "ALU_P" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384235 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(27) " "VHDL Process Statement warning at ALU.vhdl(27): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(28) " "VHDL Process Statement warning at ALU.vhdl(28): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(42) " "VHDL Process Statement warning at ALU.vhdl(42): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_init ALU.vhdl(43) " "VHDL Process Statement warning at ALU.vhdl(43): signal \"C_init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(44) " "VHDL Process Statement warning at ALU.vhdl(44): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ALU.vhdl(46) " "VHDL Process Statement warning at ALU.vhdl(46): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 ALU.vhdl(46) " "VHDL Process Statement warning at ALU.vhdl(46): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x ALU.vhdl(49) " "VHDL Process Statement warning at ALU.vhdl(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_init ALU.vhdl(22) " "VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable \"C_init\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op1 ALU.vhdl(22) " "VHDL Process Statement warning at ALU.vhdl(22): inferring latch(es) for signal or variable \"op1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[0\] ALU.vhdl(22) " "Inferred latch for \"op1\[0\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[1\] ALU.vhdl(22) " "Inferred latch for \"op1\[1\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[2\] ALU.vhdl(22) " "Inferred latch for \"op1\[2\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[3\] ALU.vhdl(22) " "Inferred latch for \"op1\[3\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[4\] ALU.vhdl(22) " "Inferred latch for \"op1\[4\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[5\] ALU.vhdl(22) " "Inferred latch for \"op1\[5\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[6\] ALU.vhdl(22) " "Inferred latch for \"op1\[6\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[7\] ALU.vhdl(22) " "Inferred latch for \"op1\[7\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[8\] ALU.vhdl(22) " "Inferred latch for \"op1\[8\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[9\] ALU.vhdl(22) " "Inferred latch for \"op1\[9\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[10\] ALU.vhdl(22) " "Inferred latch for \"op1\[10\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[11\] ALU.vhdl(22) " "Inferred latch for \"op1\[11\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[12\] ALU.vhdl(22) " "Inferred latch for \"op1\[12\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[13\] ALU.vhdl(22) " "Inferred latch for \"op1\[13\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[14\] ALU.vhdl(22) " "Inferred latch for \"op1\[14\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1\[15\] ALU.vhdl(22) " "Inferred latch for \"op1\[15\]\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_init ALU.vhdl(22) " "Inferred latch for \"C_init\" at ALU.vhdl(22)" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|DATAPATH|ALU:ALU_P"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR DATAPATH:DATAPATH1\|IR:IR_D " "Elaborating entity \"IR\" for hierarchy \"DATAPATH:DATAPATH1\|IR:IR_D\"" {  } { { "DATAPATH.vhdl" "IR_D" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384235 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_IN IR.vhdl(29) " "VHDL Process Statement warning at IR.vhdl(29): signal \"IR_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_IN07 IR.vhdl(31) " "VHDL Process Statement warning at IR.vhdl(31): signal \"IR_IN07\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_store IR.vhdl(26) " "VHDL Process Statement warning at IR.vhdl(26): inferring latch(es) for signal or variable \"IR_store\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[0\] IR.vhdl(26) " "Inferred latch for \"IR_store\[0\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[1\] IR.vhdl(26) " "Inferred latch for \"IR_store\[1\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[2\] IR.vhdl(26) " "Inferred latch for \"IR_store\[2\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[3\] IR.vhdl(26) " "Inferred latch for \"IR_store\[3\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[4\] IR.vhdl(26) " "Inferred latch for \"IR_store\[4\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[5\] IR.vhdl(26) " "Inferred latch for \"IR_store\[5\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[6\] IR.vhdl(26) " "Inferred latch for \"IR_store\[6\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[7\] IR.vhdl(26) " "Inferred latch for \"IR_store\[7\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[8\] IR.vhdl(26) " "Inferred latch for \"IR_store\[8\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[9\] IR.vhdl(26) " "Inferred latch for \"IR_store\[9\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[10\] IR.vhdl(26) " "Inferred latch for \"IR_store\[10\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[11\] IR.vhdl(26) " "Inferred latch for \"IR_store\[11\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[12\] IR.vhdl(26) " "Inferred latch for \"IR_store\[12\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[13\] IR.vhdl(26) " "Inferred latch for \"IR_store\[13\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[14\] IR.vhdl(26) " "Inferred latch for \"IR_store\[14\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_store\[15\] IR.vhdl(26) " "Inferred latch for \"IR_store\[15\]\" at IR.vhdl(26)" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|FSM|DATAPATH:DATAPATH1|IR:IR_D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF DATAPATH:DATAPATH1\|RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"DATAPATH:DATAPATH1\|RF:RF1\"" {  } { { "DATAPATH.vhdl" "RF1" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384235 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R4 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R4\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R5 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R5\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R6 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R6\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R7 RF.vhdl(35) " "VHDL Process Statement warning at RF.vhdl(35): inferring latch(es) for signal or variable \"R7\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RF.vhdl(84) " "VHDL Process Statement warning at RF.vhdl(84): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RF.vhdl(87) " "VHDL Process Statement warning at RF.vhdl(87): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RF.vhdl(90) " "VHDL Process Statement warning at RF.vhdl(90): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RF.vhdl(93) " "VHDL Process Statement warning at RF.vhdl(93): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RF.vhdl(96) " "VHDL Process Statement warning at RF.vhdl(96): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RF.vhdl(99) " "VHDL Process Statement warning at RF.vhdl(99): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RF.vhdl(102) " "VHDL Process Statement warning at RF.vhdl(102): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RF.vhdl(105) " "VHDL Process Statement warning at RF.vhdl(105): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RF.vhdl(109) " "VHDL Process Statement warning at RF.vhdl(109): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RF.vhdl(112) " "VHDL Process Statement warning at RF.vhdl(112): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RF.vhdl(115) " "VHDL Process Statement warning at RF.vhdl(115): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RF.vhdl(118) " "VHDL Process Statement warning at RF.vhdl(118): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RF.vhdl(121) " "VHDL Process Statement warning at RF.vhdl(121): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RF.vhdl(124) " "VHDL Process Statement warning at RF.vhdl(124): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RF.vhdl(127) " "VHDL Process Statement warning at RF.vhdl(127): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RF.vhdl(130) " "VHDL Process Statement warning at RF.vhdl(130): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp1 RF.vhdl(81) " "VHDL Process Statement warning at RF.vhdl(81): inferring latch(es) for signal or variable \"RF_DA_temp1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp2 RF.vhdl(81) " "VHDL Process Statement warning at RF.vhdl(81): inferring latch(es) for signal or variable \"RF_DA_temp2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[0\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[0\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[1\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[1\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[2\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[2\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[3\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[3\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[4\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[4\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[5\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[5\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[6\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[6\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[7\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[7\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[8\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[8\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[9\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[9\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[10\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[10\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[11\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[11\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[12\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[12\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[13\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[13\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[14\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[14\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[15\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp2\[15\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[0\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[0\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[1\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[1\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[2\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[2\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[3\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[3\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[4\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[4\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[5\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[5\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[6\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[6\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[7\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[7\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[8\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[8\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[9\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[9\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[10\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[10\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[11\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[11\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[12\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[12\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[13\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[13\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[14\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[14\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[15\] RF.vhdl(81) " "Inferred latch for \"RF_DA_temp1\[15\]\" at RF.vhdl(81)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[0\] RF.vhdl(35) " "Inferred latch for \"R7\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[1\] RF.vhdl(35) " "Inferred latch for \"R7\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[2\] RF.vhdl(35) " "Inferred latch for \"R7\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[3\] RF.vhdl(35) " "Inferred latch for \"R7\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[4\] RF.vhdl(35) " "Inferred latch for \"R7\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[5\] RF.vhdl(35) " "Inferred latch for \"R7\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[6\] RF.vhdl(35) " "Inferred latch for \"R7\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[7\] RF.vhdl(35) " "Inferred latch for \"R7\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[8\] RF.vhdl(35) " "Inferred latch for \"R7\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[9\] RF.vhdl(35) " "Inferred latch for \"R7\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[10\] RF.vhdl(35) " "Inferred latch for \"R7\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[11\] RF.vhdl(35) " "Inferred latch for \"R7\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[12\] RF.vhdl(35) " "Inferred latch for \"R7\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[13\] RF.vhdl(35) " "Inferred latch for \"R7\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[14\] RF.vhdl(35) " "Inferred latch for \"R7\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[15\] RF.vhdl(35) " "Inferred latch for \"R7\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[0\] RF.vhdl(35) " "Inferred latch for \"R6\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[1\] RF.vhdl(35) " "Inferred latch for \"R6\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[2\] RF.vhdl(35) " "Inferred latch for \"R6\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[3\] RF.vhdl(35) " "Inferred latch for \"R6\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[4\] RF.vhdl(35) " "Inferred latch for \"R6\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[5\] RF.vhdl(35) " "Inferred latch for \"R6\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[6\] RF.vhdl(35) " "Inferred latch for \"R6\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[7\] RF.vhdl(35) " "Inferred latch for \"R6\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[8\] RF.vhdl(35) " "Inferred latch for \"R6\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[9\] RF.vhdl(35) " "Inferred latch for \"R6\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[10\] RF.vhdl(35) " "Inferred latch for \"R6\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[11\] RF.vhdl(35) " "Inferred latch for \"R6\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[12\] RF.vhdl(35) " "Inferred latch for \"R6\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[13\] RF.vhdl(35) " "Inferred latch for \"R6\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[14\] RF.vhdl(35) " "Inferred latch for \"R6\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[15\] RF.vhdl(35) " "Inferred latch for \"R6\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[0\] RF.vhdl(35) " "Inferred latch for \"R5\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[1\] RF.vhdl(35) " "Inferred latch for \"R5\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[2\] RF.vhdl(35) " "Inferred latch for \"R5\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[3\] RF.vhdl(35) " "Inferred latch for \"R5\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[4\] RF.vhdl(35) " "Inferred latch for \"R5\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[5\] RF.vhdl(35) " "Inferred latch for \"R5\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[6\] RF.vhdl(35) " "Inferred latch for \"R5\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[7\] RF.vhdl(35) " "Inferred latch for \"R5\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[8\] RF.vhdl(35) " "Inferred latch for \"R5\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[9\] RF.vhdl(35) " "Inferred latch for \"R5\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[10\] RF.vhdl(35) " "Inferred latch for \"R5\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[11\] RF.vhdl(35) " "Inferred latch for \"R5\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[12\] RF.vhdl(35) " "Inferred latch for \"R5\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[13\] RF.vhdl(35) " "Inferred latch for \"R5\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[14\] RF.vhdl(35) " "Inferred latch for \"R5\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[15\] RF.vhdl(35) " "Inferred latch for \"R5\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[0\] RF.vhdl(35) " "Inferred latch for \"R4\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[1\] RF.vhdl(35) " "Inferred latch for \"R4\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[2\] RF.vhdl(35) " "Inferred latch for \"R4\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[3\] RF.vhdl(35) " "Inferred latch for \"R4\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[4\] RF.vhdl(35) " "Inferred latch for \"R4\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[5\] RF.vhdl(35) " "Inferred latch for \"R4\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[6\] RF.vhdl(35) " "Inferred latch for \"R4\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[7\] RF.vhdl(35) " "Inferred latch for \"R4\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[8\] RF.vhdl(35) " "Inferred latch for \"R4\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[9\] RF.vhdl(35) " "Inferred latch for \"R4\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[10\] RF.vhdl(35) " "Inferred latch for \"R4\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[11\] RF.vhdl(35) " "Inferred latch for \"R4\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[12\] RF.vhdl(35) " "Inferred latch for \"R4\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[13\] RF.vhdl(35) " "Inferred latch for \"R4\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[14\] RF.vhdl(35) " "Inferred latch for \"R4\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[15\] RF.vhdl(35) " "Inferred latch for \"R4\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] RF.vhdl(35) " "Inferred latch for \"R3\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] RF.vhdl(35) " "Inferred latch for \"R3\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] RF.vhdl(35) " "Inferred latch for \"R3\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] RF.vhdl(35) " "Inferred latch for \"R3\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] RF.vhdl(35) " "Inferred latch for \"R3\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] RF.vhdl(35) " "Inferred latch for \"R3\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] RF.vhdl(35) " "Inferred latch for \"R3\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] RF.vhdl(35) " "Inferred latch for \"R3\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[8\] RF.vhdl(35) " "Inferred latch for \"R3\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[9\] RF.vhdl(35) " "Inferred latch for \"R3\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[10\] RF.vhdl(35) " "Inferred latch for \"R3\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[11\] RF.vhdl(35) " "Inferred latch for \"R3\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[12\] RF.vhdl(35) " "Inferred latch for \"R3\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[13\] RF.vhdl(35) " "Inferred latch for \"R3\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[14\] RF.vhdl(35) " "Inferred latch for \"R3\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[15\] RF.vhdl(35) " "Inferred latch for \"R3\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] RF.vhdl(35) " "Inferred latch for \"R2\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] RF.vhdl(35) " "Inferred latch for \"R2\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] RF.vhdl(35) " "Inferred latch for \"R2\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] RF.vhdl(35) " "Inferred latch for \"R2\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] RF.vhdl(35) " "Inferred latch for \"R2\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] RF.vhdl(35) " "Inferred latch for \"R2\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] RF.vhdl(35) " "Inferred latch for \"R2\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] RF.vhdl(35) " "Inferred latch for \"R2\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] RF.vhdl(35) " "Inferred latch for \"R2\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] RF.vhdl(35) " "Inferred latch for \"R2\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] RF.vhdl(35) " "Inferred latch for \"R2\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] RF.vhdl(35) " "Inferred latch for \"R2\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] RF.vhdl(35) " "Inferred latch for \"R2\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] RF.vhdl(35) " "Inferred latch for \"R2\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] RF.vhdl(35) " "Inferred latch for \"R2\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] RF.vhdl(35) " "Inferred latch for \"R2\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] RF.vhdl(35) " "Inferred latch for \"R1\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] RF.vhdl(35) " "Inferred latch for \"R1\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] RF.vhdl(35) " "Inferred latch for \"R1\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] RF.vhdl(35) " "Inferred latch for \"R1\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] RF.vhdl(35) " "Inferred latch for \"R1\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] RF.vhdl(35) " "Inferred latch for \"R1\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] RF.vhdl(35) " "Inferred latch for \"R1\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] RF.vhdl(35) " "Inferred latch for \"R1\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] RF.vhdl(35) " "Inferred latch for \"R1\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] RF.vhdl(35) " "Inferred latch for \"R1\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] RF.vhdl(35) " "Inferred latch for \"R1\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] RF.vhdl(35) " "Inferred latch for \"R1\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] RF.vhdl(35) " "Inferred latch for \"R1\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] RF.vhdl(35) " "Inferred latch for \"R1\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] RF.vhdl(35) " "Inferred latch for \"R1\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] RF.vhdl(35) " "Inferred latch for \"R1\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] RF.vhdl(35) " "Inferred latch for \"R0\[0\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] RF.vhdl(35) " "Inferred latch for \"R0\[1\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] RF.vhdl(35) " "Inferred latch for \"R0\[2\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] RF.vhdl(35) " "Inferred latch for \"R0\[3\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] RF.vhdl(35) " "Inferred latch for \"R0\[4\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] RF.vhdl(35) " "Inferred latch for \"R0\[5\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] RF.vhdl(35) " "Inferred latch for \"R0\[6\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] RF.vhdl(35) " "Inferred latch for \"R0\[7\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[8\] RF.vhdl(35) " "Inferred latch for \"R0\[8\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[9\] RF.vhdl(35) " "Inferred latch for \"R0\[9\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[10\] RF.vhdl(35) " "Inferred latch for \"R0\[10\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[11\] RF.vhdl(35) " "Inferred latch for \"R0\[11\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[12\] RF.vhdl(35) " "Inferred latch for \"R0\[12\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384235 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[13\] RF.vhdl(35) " "Inferred latch for \"R0\[13\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[14\] RF.vhdl(35) " "Inferred latch for \"R0\[14\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[15\] RF.vhdl(35) " "Inferred latch for \"R0\[15\]\" at RF.vhdl(35)" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|RF:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_AD_IN_MUX DATAPATH:DATAPATH1\|RF_AD_IN_MUX:RF_AD_IN_C " "Elaborating entity \"RF_AD_IN_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|RF_AD_IN_MUX:RF_AD_IN_C\"" {  } { { "DATAPATH.vhdl" "RF_AD_IN_C" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_AD_OUT1_MUX DATAPATH:DATAPATH1\|RF_AD_OUT1_MUX:RF_OUT1 " "Elaborating entity \"RF_AD_OUT1_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|RF_AD_OUT1_MUX:RF_OUT1\"" {  } { { "DATAPATH.vhdl" "RF_OUT1" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_DA_IN_MUX DATAPATH:DATAPATH1\|RF_DA_IN_MUX:RF_DA_IN_C " "Elaborating entity \"RF_DA_IN_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|RF_DA_IN_MUX:RF_DA_IN_C\"" {  } { { "DATAPATH.vhdl" "RF_DA_IN_C" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_ADD_MUX DATAPATH:DATAPATH1\|MEM_ADD_MUX:MEM_AD " "Elaborating entity \"MEM_ADD_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|MEM_ADD_MUX:MEM_AD\"" {  } { { "DATAPATH.vhdl" "MEM_AD" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_blk DATAPATH:DATAPATH1\|mem_blk:MEM_BL " "Elaborating entity \"mem_blk\" for hierarchy \"DATAPATH:DATAPATH1\|mem_blk:MEM_BL\"" {  } { { "DATAPATH.vhdl" "MEM_BL" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index mem.vhdl(19) " "Verilog HDL or VHDL warning at mem.vhdl(19): object \"index\" assigned a value but never read" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|mem_blk:MEM_BL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM mem.vhdl(51) " "VHDL Process Statement warning at mem.vhdl(51): signal \"MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|clock|FSM:dut_instance|DATAPATH:DATAPATH1|mem_blk:MEM_BL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T1_MUX DATAPATH:DATAPATH1\|T1_MUX:T1_M " "Elaborating entity \"T1_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|T1_MUX:T1_M\"" {  } { { "DATAPATH.vhdl" "T1_M" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_IN T1_MUX.vhd(26) " "VHDL Process Statement warning at T1_MUX.vhd(26): inferring latch(es) for signal or variable \"T1_IN\", which holds its previous value in one or more paths through the process" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[0\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[0\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[1\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[1\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[2\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[2\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[3\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[3\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[4\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[4\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[5\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[5\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[6\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[6\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[7\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[7\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[8\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[8\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[9\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[9\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[10\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[10\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[11\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[11\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[12\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[12\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[13\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[13\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[14\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[14\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_IN\[15\] T1_MUX.vhd(26) " "Inferred latch for \"T1_IN\[15\]\" at T1_MUX.vhd(26)" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T1_MUX:T1_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T2_MUX DATAPATH:DATAPATH1\|T2_MUX:T2_M " "Elaborating entity \"T2_MUX\" for hierarchy \"DATAPATH:DATAPATH1\|T2_MUX:T2_M\"" {  } { { "DATAPATH.vhdl" "T2_M" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_EN T2_MUX.vhd(27) " "VHDL Process Statement warning at T2_MUX.vhd(27): signal \"T2_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_IN T2_MUX.vhd(24) " "VHDL Process Statement warning at T2_MUX.vhd(24): inferring latch(es) for signal or variable \"T2_IN\", which holds its previous value in one or more paths through the process" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[0\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[0\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[1\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[1\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[2\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[2\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[3\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[3\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[4\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[4\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[5\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[5\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[6\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[6\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[7\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[7\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[8\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[8\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[9\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[9\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[10\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[10\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[11\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[11\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[12\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[12\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[13\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[13\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[14\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[14\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_IN\[15\] T2_MUX.vhd(24) " "Inferred latch for \"T2_IN\[15\]\" at T2_MUX.vhd(24)" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669852384251 "|DATAPATH|T2_MUX:T2_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lu DATAPATH:DATAPATH1\|lu:LU0 " "Elaborating entity \"lu\" for hierarchy \"DATAPATH:DATAPATH1\|lu:LU0\"" {  } { { "DATAPATH.vhdl" "LU0" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEN DATAPATH:DATAPATH1\|PEN:PEN1 " "Elaborating entity \"PEN\" for hierarchy \"DATAPATH:DATAPATH1\|PEN:PEN1\"" {  } { { "DATAPATH.vhdl" "PEN1" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 DATAPATH:DATAPATH1\|se6:SE6_16 " "Elaborating entity \"se6\" for hierarchy \"DATAPATH:DATAPATH1\|se6:SE6_16\"" {  } { { "DATAPATH.vhdl" "SE6_16" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 DATAPATH:DATAPATH1\|se9:SE9_16 " "Elaborating entity \"se9\" for hierarchy \"DATAPATH:DATAPATH1\|se9:SE9_16\"" {  } { { "DATAPATH.vhdl" "SE9_16" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se8 DATAPATH:DATAPATH1\|se8:SE8_16 " "Elaborating entity \"se8\" for hierarchy \"DATAPATH:DATAPATH1\|se8:SE8_16\"" {  } { { "DATAPATH.vhdl" "SE8_16" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_checker DATAPATH:DATAPATH1\|zero_checker:ZE " "Elaborating entity \"zero_checker\" for hierarchy \"DATAPATH:DATAPATH1\|zero_checker:ZE\"" {  } { { "DATAPATH.vhdl" "ZE" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669852384266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669852384361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 05:23:04 2022 " "Processing ended: Thu Dec 01 05:23:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669852384361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669852384361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669852384361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669852384361 ""}
