--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml oscTop.twx oscTop.ncd -o oscTop.twr oscTop.pcf -ucf
basys2.ucf

Design file:              oscTop.ncd
Physical constraint file: oscTop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    3.138(R)|   -1.131(R)|clk_BUFGP         |   0.000|
sw<1>       |    4.552(R)|    0.832(R)|clk_BUFGP         |   0.000|
sw<2>       |    4.021(R)|    0.941(R)|clk_BUFGP         |   0.000|
sw<3>       |    4.810(R)|    0.403(R)|clk_BUFGP         |   0.000|
sw<4>       |    3.738(R)|    0.406(R)|clk_BUFGP         |   0.000|
sw<5>       |    4.209(R)|    0.584(R)|clk_BUFGP         |   0.000|
sw<6>       |    4.056(R)|    0.606(R)|clk_BUFGP         |   0.000|
sw<7>       |    5.079(R)|   -0.101(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
HSYNC       |   13.770(R)|clk_BUFGP         |   0.000|
OutBlue<0>  |   23.067(R)|clk_BUFGP         |   0.000|
OutBlue<1>  |   23.319(R)|clk_BUFGP         |   0.000|
OutGreen<0> |   22.556(R)|clk_BUFGP         |   0.000|
OutGreen<1> |   22.808(R)|clk_BUFGP         |   0.000|
OutGreen<2> |   22.813(R)|clk_BUFGP         |   0.000|
OutRed<0>   |   22.293(R)|clk_BUFGP         |   0.000|
OutRed<1>   |   22.293(R)|clk_BUFGP         |   0.000|
OutRed<2>   |   22.289(R)|clk_BUFGP         |   0.000|
VSYNC       |   14.427(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.795|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 10 16:38:45 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



