name: GPDMA
description: GPDMA1
groupName: GPDMA
registers:
  - name: GPDMA_SECCFGR
    displayName: GPDMA_SECCFGR
    description: GPDMA secure configuration register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEC0
        description: SEC0
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: SEC1
        description: SEC1
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SEC2
        description: SEC2
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: SEC3
        description: SEC3
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: SEC4
        description: SEC4
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: SEC5
        description: SEC5
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SEC6
        description: SEC6
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: SEC7
        description: SEC7
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: SEC8
        description: SEC8
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: SEC9
        description: SEC9
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: SEC10
        description: SEC10
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: SEC11
        description: SEC11
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: SEC12
        description: SEC12
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: SEC13
        description: SEC13
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: SEC14
        description: SEC14
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: SEC15
        description: SEC15
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: GPDMA_PRIVCFGR
    displayName: GPDMA_PRIVCFGR
    description: GPDMA privileged configuration register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PRIV0
        description: PRIV0
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PRIV1
        description: PRIV1
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PRIV2
        description: PRIV2
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PRIV3
        description: PRIV3
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PRIV4
        description: PRIV4
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PRIV5
        description: PRIV5
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PRIV6
        description: PRIV6
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PRIV7
        description: PRIV7
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PRIV8
        description: PRIV8
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PRIV9
        description: PRIV9
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: PRIV10
        description: PRIV10
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: PRIV11
        description: PRIV11
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: PRIV12
        description: PRIV12
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: PRIV13
        description: PRIV13
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PRIV14
        description: PRIV14
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: PRIV15
        description: PRIV15
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: GPDMA_RCFGLOCKR
    displayName: GPDMA_RCFGLOCKR
    description: GPDMA configuration lock register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LOCK0
        description: LOCK0
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LOCK1
        description: LOCK1
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: LOCK2
        description: LOCK2
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: LOCK3
        description: LOCK3
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: LOCK4
        description: LOCK4
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: LOCK5
        description: LOCK5
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: LOCK6
        description: LOCK6
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: LOCK7
        description: LOCK7
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: LOCK8
        description: LOCK8
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: LOCK9
        description: LOCK9
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: LOCK10
        description: LOCK10
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: LOCK11
        description: LOCK11
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: LOCK12
        description: LOCK12
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: LOCK13
        description: LOCK13
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: LOCK14
        description: LOCK14
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: LOCK15
        description: LOCK15
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: GPDMA_MISR
    displayName: GPDMA_MISR
    description: GPDMA non-secure masked interrupt status register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MIS0
        description: MIS0
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: MIS1
        description: MIS1
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: MIS2
        description: MIS2
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: MIS3
        description: MIS3
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: MIS4
        description: MIS4
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: MIS5
        description: MIS5
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: MIS6
        description: MIS6
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: MIS7
        description: MIS7
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: MIS8
        description: MIS8
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: MIS9
        description: MIS9
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: MIS10
        description: MIS10
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: MIS11
        description: MIS11
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: MIS12
        description: MIS12
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: MIS13
        description: MIS13
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: MIS14
        description: MIS14
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: MIS15
        description: MIS15
        bitOffset: 15
        bitWidth: 1
        access: read-only
  - name: GPDMA_SMISR
    displayName: GPDMA_SMISR
    description: GPDMA secure masked interrupt status register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MIS0
        description: MIS0
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: MIS1
        description: MIS1
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: MIS2
        description: MIS2
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: MIS3
        description: MIS3
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: MIS4
        description: MIS4
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: MIS5
        description: MIS5
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: MIS6
        description: MIS6
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: MIS7
        description: MIS7
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: MIS8
        description: MIS8
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: MIS9
        description: MIS9
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: MIS10
        description: MIS10
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: MIS11
        description: MIS11
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: MIS12
        description: MIS12
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: MIS13
        description: MIS13
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: MIS14
        description: MIS14
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: MIS15
        description: MIS15
        bitOffset: 15
        bitWidth: 1
        access: read-only
  - name: GPDMA_C0LBAR
    displayName: GPDMA_C0LBAR
    description: GPDMA channel 0 linked-list base address register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C0FCR
    displayName: GPDMA_C0FCR
    description: GPDMA channel 0 flag clear register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C0SR
    displayName: GPDMA_C0SR
    description: GPDMA channel 0 status register
    addressOffset: 96
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C0CR
    displayName: GPDMA_C0CR
    description: GPDMA channel 0 control register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C0TR1
    displayName: GPDMA_C0TR1
    description: GPDMA channel 0 transfer register 1
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C0TR2
    displayName: GPDMA_C0TR2
    description: GPDMA channel 0 transfer register 2
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C0BR1
    displayName: GPDMA_C0BR1
    description: GPDMA channel 0 block register 1
    addressOffset: 152
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C0SAR
    displayName: GPDMA_C0SAR
    description: GPDMA channel 0 source address register
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C0DAR
    displayName: GPDMA_C0DAR
    description: GPDMA channel 0 destination address register
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C0LLR
    displayName: GPDMA_C0LLR
    description: GPDMA channel 0 linked-list address register
    addressOffset: 204
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C1LBAR
    displayName: GPDMA_C1LBAR
    description: GPDMA channel 1 linked-list base address register
    addressOffset: 208
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C1FCR
    displayName: GPDMA_C1FCR
    description: GPDMA channel 1 flag clear register
    addressOffset: 220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C1SR
    displayName: GPDMA_C1SR
    description: GPDMA channel 1 status register
    addressOffset: 224
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C1CR
    displayName: GPDMA_C1CR
    description: GPDMA channel 1 control register
    addressOffset: 228
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C1TR1
    displayName: GPDMA_C1TR1
    description: GPDMA channel 1 transfer register 1
    addressOffset: 272
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C1TR2
    displayName: GPDMA_C1TR2
    description: GPDMA channel 1 transfer register 2
    addressOffset: 276
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C1BR1
    displayName: GPDMA_C1BR1
    description: GPDMA channel 1 block register 1
    addressOffset: 280
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C1SAR
    displayName: GPDMA_C1SAR
    description: GPDMA channel 1 source address register
    addressOffset: 284
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C1DAR
    displayName: GPDMA_C1DAR
    description: GPDMA channel 1 destination address register
    addressOffset: 288
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C1LLR
    displayName: GPDMA_C1LLR
    description: GPDMA channel 1 linked-list address register
    addressOffset: 332
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C2LBAR
    displayName: GPDMA_C2LBAR
    description: GPDMA channel 2 linked-list base address register
    addressOffset: 336
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C2FCR
    displayName: GPDMA_C2FCR
    description: GPDMA channel 2 flag clear register
    addressOffset: 348
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C2SR
    displayName: GPDMA_C2SR
    description: GPDMA channel 2 status register
    addressOffset: 352
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C2CR
    displayName: GPDMA_C2CR
    description: GPDMA channel 2 control register
    addressOffset: 356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C2TR1
    displayName: GPDMA_C2TR1
    description: GPDMA channel 2 transfer register 1
    addressOffset: 400
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C2TR2
    displayName: GPDMA_C2TR2
    description: GPDMA channel 2 transfer register 2
    addressOffset: 404
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C2BR1
    displayName: GPDMA_C2BR1
    description: GPDMA channel 2 block register 1
    addressOffset: 408
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C2SAR
    displayName: GPDMA_C2SAR
    description: GPDMA channel 2 source address register
    addressOffset: 412
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C2DAR
    displayName: GPDMA_C2DAR
    description: GPDMA channel 2 destination address register
    addressOffset: 416
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C2LLR
    displayName: GPDMA_C2LLR
    description: GPDMA channel 2 linked-list address register
    addressOffset: 460
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C3LBAR
    displayName: GPDMA_C3LBAR
    description: GPDMA channel 3 linked-list base address register
    addressOffset: 464
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C3FCR
    displayName: GPDMA_C3FCR
    description: GPDMA channel 3 flag clear register
    addressOffset: 476
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C3SR
    displayName: GPDMA_C3SR
    description: GPDMA channel 3 status register
    addressOffset: 480
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C3CR
    displayName: GPDMA_C3CR
    description: GPDMA channel 3 control register
    addressOffset: 484
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C3TR1
    displayName: GPDMA_C3TR1
    description: GPDMA channel 3 transfer register 1
    addressOffset: 528
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C3TR2
    displayName: GPDMA_C3TR2
    description: GPDMA channel 3 transfer register 2
    addressOffset: 532
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C3BR1
    displayName: GPDMA_C3BR1
    description: GPDMA channel 3 block register 1
    addressOffset: 536
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C3SAR
    displayName: GPDMA_C3SAR
    description: GPDMA channel 3 source address register
    addressOffset: 540
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C3DAR
    displayName: GPDMA_C3DAR
    description: GPDMA channel 3 destination address register
    addressOffset: 544
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C3LLR
    displayName: GPDMA_C3LLR
    description: GPDMA channel 3 linked-list address register
    addressOffset: 588
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C4LBAR
    displayName: GPDMA_C4LBAR
    description: GPDMA channel 4 linked-list base address register
    addressOffset: 592
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C4FCR
    displayName: GPDMA_C4FCR
    description: GPDMA channel 4 flag clear register
    addressOffset: 604
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C4SR
    displayName: GPDMA_C4SR
    description: GPDMA channel 4 status register
    addressOffset: 608
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C4CR
    displayName: GPDMA_C4CR
    description: GPDMA channel 4 control register
    addressOffset: 612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C4TR1
    displayName: GPDMA_C4TR1
    description: GPDMA channel 4 transfer register 1
    addressOffset: 656
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C4TR2
    displayName: GPDMA_C4TR2
    description: GPDMA channel 4 transfer register 2
    addressOffset: 660
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C4BR1
    displayName: GPDMA_C4BR1
    description: GPDMA channel 4 block register 1
    addressOffset: 664
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C4SAR
    displayName: GPDMA_C4SAR
    description: GPDMA channel 4 source address register
    addressOffset: 668
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C4DAR
    displayName: GPDMA_C4DAR
    description: GPDMA channel 4 destination address register
    addressOffset: 672
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C4LLR
    displayName: GPDMA_C4LLR
    description: GPDMA channel 4 linked-list address register
    addressOffset: 716
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C5LBAR
    displayName: GPDMA_C5LBAR
    description: GPDMA channel 5 linked-list base address register
    addressOffset: 720
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C5FCR
    displayName: GPDMA_C5FCR
    description: GPDMA channel 5 flag clear register
    addressOffset: 732
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C5SR
    displayName: GPDMA_C5SR
    description: GPDMA channel 5 status register
    addressOffset: 736
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C5CR
    displayName: GPDMA_C5CR
    description: GPDMA channel 5 control register
    addressOffset: 740
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C5TR1
    displayName: GPDMA_C5TR1
    description: GPDMA channel 5 transfer register 1
    addressOffset: 784
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C5TR2
    displayName: GPDMA_C5TR2
    description: GPDMA channel 5 transfer register 2
    addressOffset: 788
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C5BR1
    displayName: GPDMA_C5BR1
    description: GPDMA channel 5 block register 1
    addressOffset: 792
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C5SAR
    displayName: GPDMA_C5SAR
    description: GPDMA channel 5 source address register
    addressOffset: 796
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C5DAR
    displayName: GPDMA_C5DAR
    description: GPDMA channel 5 destination address register
    addressOffset: 800
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C5LLR
    displayName: GPDMA_C5LLR
    description: GPDMA channel 5 linked-list address register
    addressOffset: 844
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C6LBAR
    displayName: GPDMA_C6LBAR
    description: GPDMA channel 6 linked-list base address register
    addressOffset: 848
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C6FCR
    displayName: GPDMA_C6FCR
    description: GPDMA channel 6 flag clear register
    addressOffset: 860
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C6SR
    displayName: GPDMA_C6SR
    description: GPDMA channel 6 status register
    addressOffset: 864
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C6CR
    displayName: GPDMA_C6CR
    description: GPDMA channel 6 control register
    addressOffset: 868
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C6TR1
    displayName: GPDMA_C6TR1
    description: GPDMA channel 6 transfer register 1
    addressOffset: 912
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C6TR2
    displayName: GPDMA_C6TR2
    description: GPDMA channel 6 transfer register 2
    addressOffset: 916
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C6BR1
    displayName: GPDMA_C6BR1
    description: GPDMA channel 6 block register 1
    addressOffset: 920
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C6SAR
    displayName: GPDMA_C6SAR
    description: GPDMA channel 6 source address register
    addressOffset: 924
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C6DAR
    displayName: GPDMA_C6DAR
    description: GPDMA channel 6 destination address register
    addressOffset: 928
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C6LLR
    displayName: GPDMA_C6LLR
    description: GPDMA channel 6 linked-list address register
    addressOffset: 972
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C7LBAR
    displayName: GPDMA_C7LBAR
    description: GPDMA channel 7 linked-list base address register
    addressOffset: 976
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C7FCR
    displayName: GPDMA_C7FCR
    description: GPDMA channel 7 flag clear register
    addressOffset: 988
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C7SR
    displayName: GPDMA_C7SR
    description: GPDMA channel 7 status register
    addressOffset: 992
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C7CR
    displayName: GPDMA_C7CR
    description: GPDMA channel 7 control register
    addressOffset: 996
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C7TR1
    displayName: GPDMA_C7TR1
    description: GPDMA channel 7 transfer register 1
    addressOffset: 1040
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C7TR2
    displayName: GPDMA_C7TR2
    description: GPDMA channel 7 transfer register 2
    addressOffset: 1044
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C7BR1
    displayName: GPDMA_C7BR1
    description: GPDMA channel 7 block register 1
    addressOffset: 1048
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C7SAR
    displayName: GPDMA_C7SAR
    description: GPDMA channel 7 source address register
    addressOffset: 1052
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C7DAR
    displayName: GPDMA_C7DAR
    description: GPDMA channel 7 destination address register
    addressOffset: 1056
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C7LLR
    displayName: GPDMA_C7LLR
    description: GPDMA channel 7 linked-list address register
    addressOffset: 1100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C8LBAR
    displayName: GPDMA_C8LBAR
    description: GPDMA channel 8 linked-list base address register
    addressOffset: 1104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C8FCR
    displayName: GPDMA_C8FCR
    description: GPDMA channel 8 flag clear register
    addressOffset: 1116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C8SR
    displayName: GPDMA_C8SR
    description: GPDMA channel 8 status register
    addressOffset: 1120
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C8CR
    displayName: GPDMA_C8CR
    description: GPDMA channel 8 control register
    addressOffset: 1124
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C8TR1
    displayName: GPDMA_C8TR1
    description: GPDMA channel 8 transfer register 1
    addressOffset: 1168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C8TR2
    displayName: GPDMA_C8TR2
    description: GPDMA channel 8 transfer register 2
    addressOffset: 1172
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C8BR1
    displayName: GPDMA_C8BR1
    description: GPDMA channel 8 block register 1
    addressOffset: 1176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C8SAR
    displayName: GPDMA_C8SAR
    description: GPDMA channel 8 source address register
    addressOffset: 1180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C8DAR
    displayName: GPDMA_C8DAR
    description: GPDMA channel 8 destination address register
    addressOffset: 1184
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C8LLR
    displayName: GPDMA_C8LLR
    description: GPDMA channel 8 linked-list address register
    addressOffset: 1228
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C9LBAR
    displayName: GPDMA_C9LBAR
    description: GPDMA channel 9 linked-list base address register
    addressOffset: 1232
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C9FCR
    displayName: GPDMA_C9FCR
    description: GPDMA channel 9 flag clear register
    addressOffset: 1244
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C9SR
    displayName: GPDMA_C9SR
    description: GPDMA channel 9 status register
    addressOffset: 1248
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C9CR
    displayName: GPDMA_C9CR
    description: GPDMA channel 9 control register
    addressOffset: 1252
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C9TR1
    displayName: GPDMA_C9TR1
    description: GPDMA channel 9 transfer register 1
    addressOffset: 1296
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C9TR2
    displayName: GPDMA_C9TR2
    description: GPDMA channel 9 transfer register 2
    addressOffset: 1300
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C9BR1
    displayName: GPDMA_C9BR1
    description: GPDMA channel 9 block register 1
    addressOffset: 1304
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C9SAR
    displayName: GPDMA_C9SAR
    description: GPDMA channel 9 source address register
    addressOffset: 1308
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C9DAR
    displayName: GPDMA_C9DAR
    description: GPDMA channel 9 destination address register
    addressOffset: 1312
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C9LLR
    displayName: GPDMA_C9LLR
    description: GPDMA channel 9 linked-list address register
    addressOffset: 1356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C10LBAR
    displayName: GPDMA_C10LBAR
    description: GPDMA channel 10 linked-list base address register
    addressOffset: 1360
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C10FCR
    displayName: GPDMA_C10FCR
    description: GPDMA channel 10 flag clear register
    addressOffset: 1372
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C10SR
    displayName: GPDMA_C10SR
    description: GPDMA channel 10 status register
    addressOffset: 1376
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C10CR
    displayName: GPDMA_C10CR
    description: GPDMA channel 10 control register
    addressOffset: 1380
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C10TR1
    displayName: GPDMA_C10TR1
    description: GPDMA channel 10 transfer register 1
    addressOffset: 1424
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C10TR2
    displayName: GPDMA_C10TR2
    description: GPDMA channel 10 transfer register 2
    addressOffset: 1428
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C10BR1
    displayName: GPDMA_C10BR1
    description: GPDMA channel 10 block register 1
    addressOffset: 1432
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C10SAR
    displayName: GPDMA_C10SAR
    description: GPDMA channel 10 source address register
    addressOffset: 1436
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C10DAR
    displayName: GPDMA_C10DAR
    description: GPDMA channel 10 destination address register
    addressOffset: 1440
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C10LLR
    displayName: GPDMA_C10LLR
    description: GPDMA channel 10 linked-list address register
    addressOffset: 1484
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C11LBAR
    displayName: GPDMA_C11LBAR
    description: GPDMA channel 11 linked-list base address register
    addressOffset: 1488
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C11FCR
    displayName: GPDMA_C11FCR
    description: GPDMA channel 11 flag clear register
    addressOffset: 1500
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C11SR
    displayName: GPDMA_C11SR
    description: GPDMA channel 11 status register
    addressOffset: 1504
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C11CR
    displayName: GPDMA_C11CR
    description: GPDMA channel 11 control register
    addressOffset: 1508
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C11TR1
    displayName: GPDMA_C11TR1
    description: GPDMA channel 11 transfer register 1
    addressOffset: 1552
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C11TR2
    displayName: GPDMA_C11TR2
    description: GPDMA channel 11 transfer register 2
    addressOffset: 1556
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C11BR1
    displayName: GPDMA_C11BR1
    description: GPDMA channel 11 block register 1
    addressOffset: 1560
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one non null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] = 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: GPDMA_C11SAR
    displayName: GPDMA_C11SAR
    description: GPDMA channel 11 source address register
    addressOffset: 1564
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C11DAR
    displayName: GPDMA_C11DAR
    description: GPDMA channel 11 destination address register
    addressOffset: 1568
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C11LLR
    displayName: GPDMA_C11LLR
    description: GPDMA channel 11 linked-list address register
    addressOffset: 1612
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C12LBAR
    displayName: GPDMA_C12LBAR
    description: GPDMA channel 12 linked-list base address register
    addressOffset: 1616
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C12FCR
    displayName: GPDMA_C12FCR
    description: GPDMA channel 12 flag clear register
    addressOffset: 1628
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C12SR
    displayName: GPDMA_C12SR
    description: GPDMA channel 12 status register
    addressOffset: 1632
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C12CR
    displayName: GPDMA_C12CR
    description: GPDMA channel 12 control register
    addressOffset: 1636
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C12TR1
    displayName: GPDMA_C12TR1
    description: GPDMA channel 12 transfer register 1
    addressOffset: 1680
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C12TR2
    displayName: GPDMA_C12TR2
    description: GPDMA channel 12 transfer register 2
    addressOffset: 1684
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C12BR1
    displayName: GPDMA_C12BR1
    description: GPDMA channel 12 alternate block register 1
    addressOffset: 1688
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1]=1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: "Block repeat counter\n\tThis field contains the number of repetitions\
          \ of the current block (0 to 2047).\n\tWhen the channel is enabled, this\
          \ field becomes read-only. After decrements, this field indicates the remaining\
          \ number of blocks, excluding the current one. This counter is hardware\
          \ decremented for each completed block transfer.\n\tOnce the last block\
          \ transfer is completed (BRC[10:0] = BNDT[15:0] = 0):\n\tIf GPDMA_CxLLR.UB1 = 1,\
          \ all GPDMA_CxBR1 fields are updated by the next LLI in the memory.\n\t\
          If GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\tif\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\tif GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI and data transfer."
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by adding the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by adding the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 1
      - name: BRSDEC
        description: "Block repeat source address decrement\n\tNote: On top of this\
          \ increment/decrement (depending on BRSDEC), GPDMA_CxSAR is in the same\
          \ time also updated by the increment/decrement (depending on SDEC) of the\
          \ GPDMA_CxTR3.SAO value, as it is done after any programmed burst transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the
              current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from
              the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: "Block repeat destination address decrement\n\tNote: On top of\
          \ this increment/decrement (depending on BRDDEC), GPDMA_CxDAR is in the\
          \ same time also updated by the increment/decrement (depending on DDEC)\
          \ of the GPDMA_CxTR3.DAO value, as it is usually done at the end of each\
          \ programmed burst transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the
              current GPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from
              the current GPDMA_CxDAR value (current destination address)
            value: 1
  - name: GPDMA_C12SAR
    displayName: GPDMA_C12SAR
    description: GPDMA channel 12 source address register
    addressOffset: 1692
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C12DAR
    displayName: GPDMA_C12DAR
    description: GPDMA channel 12 destination address register
    addressOffset: 1696
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C12TR3
    displayName: GPDMA_C12TR3
    description: GPDMA channel 12 transfer register 3
    addressOffset: 1700
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: "source address offset increment\n\tThe source address, pointed\
          \ by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC)\
          \ by this offset SAO[12:0] for each programmed source burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.SINC = 1).\n\tNote:\
          \ A source address offset must be aligned with the programmed data width\
          \ of a source burst (SAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a\
          \ user setting error is reported and none transfer is issued.\n\tWhen the\
          \ source block size is not a multiple of the destination burst size and\
          \ is a multiple of the source data width, then the last programmed source\
          \ burst is not completed and is internally shorten to match the block size.\
          \ In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: "destination address offset increment\n\tThe destination address,\
          \ pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC)\
          \ by this offset DAO[12:0] for each programmed destination burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.DINC = 1).\n\tNote:\
          \ A destination address offset must be aligned with the programmed data\
          \ width of a destination burst (DAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: GPDMA_C12BR2
    displayName: GPDMA_C12BR2
    description: GPDMA channel 12 block register 2
    addressOffset: 1704
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: "Block repeated source address offset\n\tFor a channel with 2D\
          \ addressing capability, this field is used to update (by addition or subtraction\
          \ depending on GPDMA_CxBR1.BRSDEC) the current source address (GPDMA_CxSAR)\
          \ at the end of a block transfer.\n\tNote: A block repeated source address\
          \ offset must be aligned with the programmed data width of a source burst\
          \ (BRSAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error\
          \ is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: "Block repeated destination address offset\n\tFor a channel with\
          \ 2D addressing capability, this field is used to update (by addition or\
          \ subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address\
          \ (GPDMA_CxDAR) at the end of a block transfer.\n\tNote: A block repeated\
          \ destination address offset must be aligned with the programmed data width\
          \ of a destination burst (BRDAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C12LLR
    displayName: GPDMA_C12LLR
    description: GPDMA channel 12 alternate linked-list address register
    addressOffset: 1740
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UB2
        description: "Update GPDMA_CxBR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR2 from the memory during the link transfer."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: "Update GPDMA_CxTR3 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR3 from the memory during the link transfer."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C13LBAR
    displayName: GPDMA_C13LBAR
    description: GPDMA channel 13 linked-list base address register
    addressOffset: 1744
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C13FCR
    displayName: GPDMA_C13FCR
    description: GPDMA channel 13 flag clear register
    addressOffset: 1756
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C13SR
    displayName: GPDMA_C13SR
    description: GPDMA channel 13 status register
    addressOffset: 1760
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C13CR
    displayName: GPDMA_C13CR
    description: GPDMA channel 13 control register
    addressOffset: 1764
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C13TR1
    displayName: GPDMA_C13TR1
    description: GPDMA channel 13 transfer register 1
    addressOffset: 1808
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C13TR2
    displayName: GPDMA_C13TR2
    description: GPDMA channel 13 transfer register 2
    addressOffset: 1812
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C13BR1
    displayName: GPDMA_C13BR1
    description: GPDMA channel 13 alternate block register 1
    addressOffset: 1816
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1]=1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: "Block repeat counter\n\tThis field contains the number of repetitions\
          \ of the current block (0 to 2047).\n\tWhen the channel is enabled, this\
          \ field becomes read-only. After decrements, this field indicates the remaining\
          \ number of blocks, excluding the current one. This counter is hardware\
          \ decremented for each completed block transfer.\n\tOnce the last block\
          \ transfer is completed (BRC[10:0] = BNDT[15:0] = 0):\n\tIf GPDMA_CxLLR.UB1 = 1,\
          \ all GPDMA_CxBR1 fields are updated by the next LLI in the memory.\n\t\
          If GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\tif\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\tif GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI and data transfer."
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by adding the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by adding the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 1
      - name: BRSDEC
        description: "Block repeat source address decrement\n\tNote: On top of this\
          \ increment/decrement (depending on BRSDEC), GPDMA_CxSAR is in the same\
          \ time also updated by the increment/decrement (depending on SDEC) of the\
          \ GPDMA_CxTR3.SAO value, as it is done after any programmed burst transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the
              current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from
              the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: "Block repeat destination address decrement\n\tNote: On top of\
          \ this increment/decrement (depending on BRDDEC), GPDMA_CxDAR is in the\
          \ same time also updated by the increment/decrement (depending on DDEC)\
          \ of the GPDMA_CxTR3.DAO value, as it is usually done at the end of each\
          \ programmed burst transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the
              current GPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from
              the current GPDMA_CxDAR value (current destination address)
            value: 1
  - name: GPDMA_C13SAR
    displayName: GPDMA_C13SAR
    description: GPDMA channel 13 source address register
    addressOffset: 1820
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C13DAR
    displayName: GPDMA_C13DAR
    description: GPDMA channel 13 destination address register
    addressOffset: 1824
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C13TR3
    displayName: GPDMA_C13TR3
    description: GPDMA channel 13 transfer register 3
    addressOffset: 1828
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: "source address offset increment\n\tThe source address, pointed\
          \ by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC)\
          \ by this offset SAO[12:0] for each programmed source burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.SINC = 1).\n\tNote:\
          \ A source address offset must be aligned with the programmed data width\
          \ of a source burst (SAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a\
          \ user setting error is reported and none transfer is issued.\n\tWhen the\
          \ source block size is not a multiple of the destination burst size and\
          \ is a multiple of the source data width, then the last programmed source\
          \ burst is not completed and is internally shorten to match the block size.\
          \ In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: "destination address offset increment\n\tThe destination address,\
          \ pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC)\
          \ by this offset DAO[12:0] for each programmed destination burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.DINC = 1).\n\tNote:\
          \ A destination address offset must be aligned with the programmed data\
          \ width of a destination burst (DAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: GPDMA_C13BR2
    displayName: GPDMA_C13BR2
    description: GPDMA channel 13 block register 2
    addressOffset: 1832
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: "Block repeated source address offset\n\tFor a channel with 2D\
          \ addressing capability, this field is used to update (by addition or subtraction\
          \ depending on GPDMA_CxBR1.BRSDEC) the current source address (GPDMA_CxSAR)\
          \ at the end of a block transfer.\n\tNote: A block repeated source address\
          \ offset must be aligned with the programmed data width of a source burst\
          \ (BRSAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error\
          \ is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: "Block repeated destination address offset\n\tFor a channel with\
          \ 2D addressing capability, this field is used to update (by addition or\
          \ subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address\
          \ (GPDMA_CxDAR) at the end of a block transfer.\n\tNote: A block repeated\
          \ destination address offset must be aligned with the programmed data width\
          \ of a destination burst (BRDAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C13LLR
    displayName: GPDMA_C13LLR
    description: GPDMA channel 13 alternate linked-list address register
    addressOffset: 1868
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UB2
        description: "Update GPDMA_CxBR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR2 from the memory during the link transfer."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: "Update GPDMA_CxTR3 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR3 from the memory during the link transfer."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C14LBAR
    displayName: GPDMA_C14LBAR
    description: GPDMA channel 14 linked-list base address register
    addressOffset: 1872
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C14FCR
    displayName: GPDMA_C14FCR
    description: GPDMA channel 14 flag clear register
    addressOffset: 1884
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C14SR
    displayName: GPDMA_C14SR
    description: GPDMA channel 14 status register
    addressOffset: 1888
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C14CR
    displayName: GPDMA_C14CR
    description: GPDMA channel 14 control register
    addressOffset: 1892
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C14TR1
    displayName: GPDMA_C14TR1
    description: GPDMA channel 14 transfer register 1
    addressOffset: 1936
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C14TR2
    displayName: GPDMA_C14TR2
    description: GPDMA channel 14 transfer register 2
    addressOffset: 1940
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C14BR1
    displayName: GPDMA_C14BR1
    description: GPDMA channel 14 alternate block register 1
    addressOffset: 1944
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1]=1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: "Block repeat counter\n\tThis field contains the number of repetitions\
          \ of the current block (0 to 2047).\n\tWhen the channel is enabled, this\
          \ field becomes read-only. After decrements, this field indicates the remaining\
          \ number of blocks, excluding the current one. This counter is hardware\
          \ decremented for each completed block transfer.\n\tOnce the last block\
          \ transfer is completed (BRC[10:0] = BNDT[15:0] = 0):\n\tIf GPDMA_CxLLR.UB1 = 1,\
          \ all GPDMA_CxBR1 fields are updated by the next LLI in the memory.\n\t\
          If GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\tif\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\tif GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI and data transfer."
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by adding the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by adding the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 1
      - name: BRSDEC
        description: "Block repeat source address decrement\n\tNote: On top of this\
          \ increment/decrement (depending on BRSDEC), GPDMA_CxSAR is in the same\
          \ time also updated by the increment/decrement (depending on SDEC) of the\
          \ GPDMA_CxTR3.SAO value, as it is done after any programmed burst transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the
              current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from
              the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: "Block repeat destination address decrement\n\tNote: On top of\
          \ this increment/decrement (depending on BRDDEC), GPDMA_CxDAR is in the\
          \ same time also updated by the increment/decrement (depending on DDEC)\
          \ of the GPDMA_CxTR3.DAO value, as it is usually done at the end of each\
          \ programmed burst transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the
              current GPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from
              the current GPDMA_CxDAR value (current destination address)
            value: 1
  - name: GPDMA_C14SAR
    displayName: GPDMA_C14SAR
    description: GPDMA channel 14 source address register
    addressOffset: 1948
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C14DAR
    displayName: GPDMA_C14DAR
    description: GPDMA channel 14 destination address register
    addressOffset: 1952
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C14TR3
    displayName: GPDMA_C14TR3
    description: GPDMA channel 14 transfer register 3
    addressOffset: 1956
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: "source address offset increment\n\tThe source address, pointed\
          \ by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC)\
          \ by this offset SAO[12:0] for each programmed source burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.SINC = 1).\n\tNote:\
          \ A source address offset must be aligned with the programmed data width\
          \ of a source burst (SAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a\
          \ user setting error is reported and none transfer is issued.\n\tWhen the\
          \ source block size is not a multiple of the destination burst size and\
          \ is a multiple of the source data width, then the last programmed source\
          \ burst is not completed and is internally shorten to match the block size.\
          \ In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: "destination address offset increment\n\tThe destination address,\
          \ pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC)\
          \ by this offset DAO[12:0] for each programmed destination burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.DINC = 1).\n\tNote:\
          \ A destination address offset must be aligned with the programmed data\
          \ width of a destination burst (DAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: GPDMA_C14BR2
    displayName: GPDMA_C14BR2
    description: GPDMA channel 14 block register 2
    addressOffset: 1960
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: "Block repeated source address offset\n\tFor a channel with 2D\
          \ addressing capability, this field is used to update (by addition or subtraction\
          \ depending on GPDMA_CxBR1.BRSDEC) the current source address (GPDMA_CxSAR)\
          \ at the end of a block transfer.\n\tNote: A block repeated source address\
          \ offset must be aligned with the programmed data width of a source burst\
          \ (BRSAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error\
          \ is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: "Block repeated destination address offset\n\tFor a channel with\
          \ 2D addressing capability, this field is used to update (by addition or\
          \ subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address\
          \ (GPDMA_CxDAR) at the end of a block transfer.\n\tNote: A block repeated\
          \ destination address offset must be aligned with the programmed data width\
          \ of a destination burst (BRDAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C14LLR
    displayName: GPDMA_C14LLR
    description: GPDMA channel 14 alternate linked-list address register
    addressOffset: 1996
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UB2
        description: "Update GPDMA_CxBR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR2 from the memory during the link transfer."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: "Update GPDMA_CxTR3 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR3 from the memory during the link transfer."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
  - name: GPDMA_C15LBAR
    displayName: GPDMA_C15LBAR
    description: GPDMA channel 15 linked-list base address register
    addressOffset: 2000
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LBA
        description: linked-list base address of GPDMA channel x
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C15FCR
    displayName: GPDMA_C15FCR
    description: GPDMA channel 15 flag clear register
    addressOffset: 2012
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCF
        description: transfer complete flag clear
        bitOffset: 8
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TCF flag cleared
            value: 1
      - name: HTF
        description: half transfer flag clear
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding HTF flag cleared
            value: 1
      - name: DTEF
        description: data transfer error flag clear
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding DTEF flag cleared
            value: 1
      - name: ULEF
        description: update link transfer error flag clear
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding ULEF flag cleared
            value: 1
      - name: USEF
        description: user setting error flag clear
        bitOffset: 12
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding USEF flag cleared
            value: 1
      - name: SUSPF
        description: completed suspension flag clear
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding SUSPF flag cleared
            value: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: corresponding TOF flag cleared
            value: 1
  - name: GPDMA_C15SR
    displayName: GPDMA_C15SR
    description: GPDMA channel 15 status register
    addressOffset: 2016
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: IDLEF
        description: "idle flag\n\tThis idle flag is de-asserted by hardware when\
          \ the channel is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration\
          \ (no USEF to be immediately reported).\n\tThis idle flag is asserted after\
          \ hard reset or by hardware when the channel is back in idle state (in suspended\
          \ or disabled state)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: channel not in idle state
            value: 0
          - name: B_0x1
            description: channel in idle state
            value: 1
      - name: TCF
        description: "transfer complete flag\n\tA transfer complete event is either\
          \ a block transfer complete, a 2D/repeated block transfer complete, a LLI\
          \ transfer complete including the upload of the next LLI if any, or the\
          \ full linked-list completion, depending on the transfer complete event\
          \ mode (GPDMA_CxTR2.TCEM[1:0])."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer complete event
            value: 0
          - name: B_0x1
            description: a transfer complete event occurred
            value: 1
      - name: HTF
        description: "half transfer flag\n\tAn half transfer event is either an half\
          \ block transfer or an half 2D/repeated block transfer, depending on the\
          \ transfer complete event mode (GPDMA_CxTR2.TCEM[1:0]).\n\tAn half block\
          \ transfer occurs when half of the bytes of the source block size (rounded\
          \ up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination.\n\
          \tAn half 2D/repeated block transfer occurs when half of the repeated blocks\
          \ (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2)) has been transferred\
          \ to the destination."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no half transfer event
            value: 0
          - name: B_0x1
            description: an half transfer event occurred
            value: 1
      - name: DTEF
        description: data transfer error flag
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no data transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred on a data transfer
            value: 1
      - name: ULEF
        description: update link transfer error flag
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no update link transfer error event
            value: 0
          - name: B_0x1
            description: a master bus error event occurred while updating a linked-list
              register from memory
            value: 1
      - name: USEF
        description: user setting error flag
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no user setting error event
            value: 0
          - name: B_0x1
            description: a user setting error event occurred
            value: 1
      - name: SUSPF
        description: completed suspension flag
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no completed suspension event
            value: 0
          - name: B_0x1
            description: a completed suspension event occurred
            value: 1
      - name: TOF
        description: trigger overrun flag
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no trigger overrun event
            value: 0
          - name: B_0x1
            description: a trigger overrun event occurred
            value: 1
      - name: FIFOL
        description: "monitored FIFO level\n\tNumber of available write beats in the\
          \ FIFO, in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
          \ in units of bytes, half-words, or words).\n\tNote: After having suspended\
          \ an active transfer, the user may need to read FIFOL[7:0], additionally\
          \ to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0], to know how many\
          \ data have been transferred to the destination. Before reading, the user\
          \ may wait for the transfer to be suspended (GPDMA_CxSR.SUSPF = 1)."
        bitOffset: 16
        bitWidth: 8
        access: read-only
  - name: GPDMA_C15CR
    displayName: GPDMA_C15CR
    description: GPDMA channel 15 control register
    addressOffset: 2020
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "enable\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 0. Else:\n\
          \tthis bit is de-asserted by hardware when there is a transfer error (master\
          \ bus error or user setting error) or when there is a channel transfer complete\
          \ (channel ready to be configured, e.g. if LSM=1 at the end of a single\
          \ execution of the LLI).\n\tElse, this bit can be asserted by software.\n\
          \tWriting 0 into this EN bit is ignored."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: ignored, read: channel disabled'
            value: 0
          - name: B_0x1
            description: 'write: enable channel, read: channel enabled'
            value: 1
      - name: RESET
        description: "reset\n\tThis bit is write only. Writing 0 has no impact. Writing\
          \ 1 implies the reset of the following: the FIFO, the channel internal state,\
          \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\n\
          \tThe reset is effective when the channel is in steady state, meaning one\
          \ of the following:\n\t- active channel in suspended state (GPDMA_CxSR.SUSPF = 1\
          \ and GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n\t- channel in disabled state\
          \ (GPDMA_CxSR.IDLEF = 1 and GPDMA_CxCR.EN = 0).\n\tAfter writing a RESET,\
          \ to continue using this channel, the user must explicitly reconfigure the\
          \ channel including the hardware-modified configuration registers (GPDMA_CxBR1,\
          \ GPDMA_CxSAR and GPDMA_CxDAR) before enabling again the channel (see the\
          \ programming sequence in )."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no channel reset
            value: 0
          - name: B_0x1
            description: channel reset
            value: 1
      - name: SUSP
        description: "suspend\n\tWriting 1 into the field RESET (bit 1) causes the\
          \ hardware to de-assert this bit, whatever is written into this bit 2. Else:\n\
          \tSoftware must write 1 in order to suspend an active channel i.e. a channel\
          \ with an on-going GPDMA transfer over its master ports.\n\tThe software\
          \ must write 0 in order to resume a suspended channel, following the programming\
          \ sequence detailed in ."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'write: resume channel, read: channel not suspended'
            value: 0
          - name: B_0x1
            description: 'write: suspend channel, read: channel suspended.'
            value: 1
      - name: TCIE
        description: transfer complete interrupt enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HTIE
        description: half transfer complete interrupt enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DTEIE
        description: data transfer error interrupt enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ULEIE
        description: update link transfer error interrupt enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: USEIE
        description: user setting error interrupt enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SUSPIE
        description: completed suspension interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TOIE
        description: trigger overrun interrupt enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: LSM
        description: "Link step mode\n\tFirst the (possible 1D/repeated) block transfer\
          \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0] = 0\
          \ and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
          \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
          \ Then channel execution is completed.\n\tNote: This bit must be written\
          \ when EN=0. This bit is read-only when EN=1."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: channel executed for the full linked-list and completed at
              the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits
              of the link address are null (LA[15:0] = 0) and all the update bits
              are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if
              present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0
              if present.
            value: 0
          - name: B_0x1
            description: channel executed once for the current LLI
            value: 1
      - name: LAP
        description: "linked-list allocated port\n\tThis bit is used to allocate the\
          \ master port for the update of the GPDMA linked-list registers from the\
          \ memory.\n\tNote: This bit must be written when EN=0. This bit is read-only\
          \ when EN=1."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: PRIO
        description: "priority level of the channel x GPDMA transfer versus others\n\
          \tNote: This bit must be written when EN = 0. This bit is read-only when\
          \ EN = 1."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: low priority, low weight
            value: 0
          - name: B_0x1
            description: low priority, mid weight
            value: 1
          - name: B_0x2
            description: low priority, high weight
            value: 2
          - name: B_0x3
            description: high priority
            value: 3
  - name: GPDMA_C15TR1
    displayName: GPDMA_C15TR1
    description: GPDMA channel 15 transfer register 1
    addressOffset: 2064
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDW_LOG2
        description: "binary logarithm of the source data width of a burst in bytes\n\
          \tNote: Setting a 8-byte data width causes a user setting error to be reported\
          \ and no transfer is issued.\n\tA source block size must be a multiple of\
          \ the source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
          \ a user setting error is reported and no transfer is issued.\n\tA source\
          \ single transfer must have an aligned address with its data width (start\
          \ address GPDMA_CxSAR[2:0] versus SDW_LOG2[1:0]). Otherwise, a user setting\
          \ error is reported and none transfer is issued."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: SINC
        description: "source incrementing burst\n\tThe source address, pointed by\
          \ GPDMA_CxSAR, is kept constant after a burst beat/single transfer or is\
          \ incremented by the offset value corresponding to a contiguous data after\
          \ a burst beat/single transfer."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: SBL_1
        description: "source burst length minus 1, between 0 and 63\n\tThe burst length\
          \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst\
          \ can be named as single. Each data/beat has a width defined by the destination\
          \ data width SDW_LOG2[1:0].\n\tNote: If a burst transfer crossed a 1-Kbyte\
          \ address boundary on a AHB transfer, the GPDMA modifies and shortens the\
          \ programmed burst into singles or bursts of lower length, to be compliant\
          \ with the AHB protocol.\n\tIf a burst transfer is of length greater than\
          \ the FIFO size of the channel x, the GPDMA modifies and shortens the programmed\
          \ burst into singles or bursts of lower length, to be compliant with the\
          \ FIFO size. Transfer performance is lower, with GPDMA re-arbitration between\
          \ effective and lower bursts/singles, but the data integrity is guaranteed."
        bitOffset: 4
        bitWidth: 6
        access: read-write
      - name: PAM
        description: "padding/alignment mode\n\tIf DDW_LOG2[1:0] = SDW_LOG2[1:0]:\
          \ if the data width of a burst destination transfer is equal to the data\
          \ width of a burst source transfer, these bits are ignored.\n\tElse:\n\t\
          - Case 1: If destination data width > source data width\n\t1x: successive\
          \ source data are FIFO queued and packed at the destination data width,\
          \ in a left (LSB) to right (MSB) order (named little endian), before a destination\
          \ transfer\n\t- Case 2: If destination data width < source data width\n\t\
          1x: source data is FIFO queued and unpacked at the destination data width,\
          \ to be transferred in a left (LSB) to right (MSB) order (named little endian)\
          \ to the destination\n\tNote:"
        bitOffset: 11
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: source data is transferred as right aligned, padded with
              0s up to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as right aligned, sign extended
              up to the destination data width
            value: 1
          - name: B_0x0
            description: source data is transferred as right aligned, left-truncated
              down to the destination data width
            value: 0
          - name: B_0x1
            description: source data is transferred as left-aligned, right-truncated
              down to the destination data width
            value: 1
      - name: SBX
        description: "source byte exchange within the unaligned half-word of each\
          \ source word\n\tIf the source data width is shorter than a word, this bit\
          \ is ignored.\n\tIf the source data width is a word:"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within the unaligned half-word of
              each source word
            value: 0
          - name: B_0x1
            description: the two consecutive bytes within the unaligned half-word
              of each source word are exchanged.
            value: 1
      - name: SAP
        description: "source allocated port\n\tThis bit is used to allocate the master\
          \ port for the source transfer\n\tNote: This bit must be written when EN = 0.\
          \ This bit is read-only when EN = 1."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: SSEC
        description: "security attribute of the GPDMA transfer from the source\n\t\
          If GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx =1 . A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this SSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ from the source is non-secure."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
      - name: DDW_LOG2
        description: "binary logarithm of the destination data width of a burst, in\
          \ bytes\n\tNote: Setting a 8-byte data width causes a user setting error\
          \ to be reported and none transfer is issued.\n\tA destination burst transfer\
          \ must have an aligned address with its data width (start address GPDMA_CxDAR[2:0]\
          \ and address offset GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: byte
            value: 0
          - name: B_0x1
            description: half-word (2 bytes)
            value: 1
          - name: B_0x2
            description: word (4 bytes)
            value: 2
          - name: B_0x3
            description: user setting error reported and no transfer issued
            value: 3
      - name: DINC
        description: "destination incrementing burst\n\tThe destination address, pointed\
          \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or\
          \ is incremented by the offset value corresponding to a contiguous data\
          \ after a burst beat/single transfer."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: fixed burst
            value: 0
          - name: B_0x1
            description: contiguously incremented burst
            value: 1
      - name: DBL_1
        description: "destination burst length minus 1, between 0 and 63\n\tThe burst\
          \ length unit is one data named beat within a burst. If DBL_1[5:0] =0 ,\
          \ the burst can be named as single. Each data/beat has a width defined by\
          \ the destination data width DDW_LOG2[1:0].\n\tNote: If a burst transfer\
          \ crossed a 1-Kbyte address boundary on a AHB transfer, the GPDMA modifies\
          \ and shortens the programmed burst into singles or bursts of lower length,\
          \ to be compliant with the AHB protocol.\n\tIf a burst transfer is of length\
          \ greater than the FIFO size of the channel x, the GPDMA modifies and shortens\
          \ the programmed burst into singles or bursts of lower length, to be compliant\
          \ with the FIFO size. Transfer performance is lower, with GPDMA re-arbitration\
          \ between effective and lower bursts/singles, but the data integrity is\
          \ guaranteed."
        bitOffset: 20
        bitWidth: 6
        access: read-write
      - name: DBX
        description: "destination byte exchange\n\tIf the destination data size is\
          \ a byte, this bit is ignored.\n\tIf the destination data size is not a\
          \ byte:"
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no byte-based exchange within half-word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) bytes are exchanged in each
              destination half-word.
            value: 1
      - name: DHX
        description: "destination half-word exchange\n\tIf the destination data size\
          \ is shorter than a word, this bit is ignored.\n\tIf the destination data\
          \ size is a word:"
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no halfword-based exchanged within word
            value: 0
          - name: B_0x1
            description: the two consecutive (post PAM) half-words are exchanged in
              each destination word.
            value: 1
      - name: DAP
        description: "destination allocated port\n\tThis bit is used to allocate the\
          \ master port for the destination transfer\n\tNote: This bit must be written\
          \ when EN = 0. This bit is read-only when EN = 1."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: port 0 (AHB) allocated
            value: 0
          - name: B_0x1
            description: port 1 (AHB) allocated
            value: 1
      - name: DSEC
        description: "security attribute of the GPDMA transfer to the destination\n\
          \tIf GPDMA_SECCFGR.SECx = 1 and the access is secure:\n\tThis is a secure\
          \ register bit. This bit can only be read by a secure software. This bit\
          \ must be written by a secure software when GPDMA_SECCFGR.SECx = 1. A secure\
          \ write is ignored when GPDMA_SECCFGR.SECx = 0.\n\tWhen GPDMA_SECCFGR.SECx\
          \ is de-asserted, this DSEC bit is also de-asserted by hardware (on a secure\
          \ reconfiguration of the channel as non-secure), and the GPDMA transfer\
          \ to the destination is non-secure."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPDMA transfer non-secure
            value: 0
          - name: B_0x1
            description: GPDMA transfer secure
            value: 1
  - name: GPDMA_C15TR2
    displayName: GPDMA_C15TR2
    description: GPDMA channel 15 transfer register 2
    addressOffset: 2068
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REQSEL
        description: "GPDMA hardware request selection\n\tThese bits are ignored if\
          \ channel x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software\
          \ request for a memory-to-memory transfer). Else, the selected hardware\
          \ request is internally taken into account as per .\n\tThe user must not\
          \ assign a same input hardware request (same REQSEL[6:0] value) to different\
          \ active GPDMA channels (GPDMA_CxCR.EN = 1 and GPDMA_CxTR2.SWREQ = 0 for\
          \ these channels). GPDMA is not intended to hardware support the case of\
          \ simultaneous enabled channels incorrectly configured with a same hardware\
          \ peripheral request signal, and there is no user setting error reporting."
        bitOffset: 0
        bitWidth: 7
        access: read-write
      - name: SWREQ
        description: "software request\n\tThis bit is internally taken into account\
          \ when GPDMA_CxCR.EN is asserted."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no software request. The selected hardware request REQSEL[6:0]
              is taken into account.
            value: 0
          - name: B_0x1
            description: software request for a memory-to-memory transfer. The default
              selected hardware request as per REQSEL[6:0] is ignored.
            value: 1
      - name: DREQ
        description: "destination hardware request\n\tThis bit is ignored if channel\
          \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request\
          \ for a memory-to-memory transfer). Else:\n\tNote:"
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: selected hardware request driven by a source peripheral (request
              signal taken into account by the GPDMA transfer scheduler over the source/read
              port)
            value: 0
          - name: B_0x1
            description: selected hardware request driven by a destination peripheral
              (request signal taken into account by the GPDMA transfer scheduler over
              the destination/write port)
            value: 1
      - name: BREQ
        description: "Block hardware request\n\tIf the channel x is activated (GPDMA_CxCR.EN\
          \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
          \ this bit is ignored. Else:"
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a burst level.
            value: 0
          - name: B_0x1
            description: the selected hardware request is driven by a peripheral with
              a hardware request/acknowledge protocol at a block level (see ).
            value: 1
      - name: TRIGM
        description: "trigger mode\n\tThese bits define the transfer granularity for\
          \ its conditioning by the trigger.\n\tIf the channel x is enabled (GPDMA_CxCR.EN\
          \ asserted) with TRIGPOL[1:0] = 00 or 11, these TRIGM[1:0] bits are ignored.\n\
          \tElse, a GPDMA transfer is conditioned by at least one trigger hit:\n\t\
          first burst read of a 2D/repeated block transfer is conditioned by one hit\
          \ trigger.\n\t– If the peripheral is programmed as a source (DREQ = 0) of\
          \ the LLI data transfer, each programmed burst read is conditioned.\n\t\
          – If the peripheral is programmed as a destination (DREQ = 1) of the LLI\
          \ data transfer, each programmed burst write is conditioned. The first memory\
          \ burst read of a (possibly 2D/repeated) block, also named as the first\
          \ ready FIFO-based source burst, is gated by the occurrence of both the\
          \ hardware request and the first trigger hit.\n\tThe GPDMA monitoring of\
          \ a trigger for channel x is started when the channel is enabled/loaded\
          \ with a new active trigger configuration: rising or falling edge on a selected\
          \ trigger (TRIGPOL[1:0] = 01 or respectively TRIGPOL[1:0] = 10).\n\tThe\
          \ monitoring of this trigger is kept active during the triggered and uncompleted\
          \ (data or link) transfer; and if a new trigger is detected then, this hit\
          \ is internally memorized to grant the next transfer, as long as the defined\
          \ rising or falling edge is not modified, and the TRIGSEL[5:0] is not modified,\
          \ and the channel is enabled.\n\tTransferring a next LLIn+1 that updates\
          \ the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0],\
          \ resets the monitoring, trashing the memorized hit of the formerly defined\
          \ LLIn trigger.\n\tAfter a first new trigger hitn+1 is memorized, if another\
          \ second trigger hitn+2 is detected and if the hitn triggered transfer is\
          \ still not completed, hitn+2 is lost and not memorized.memorized. A trigger\
          \ overrun flag is reported (GPDMA_CxSR.TOF =1 ), and an interrupt is generated\
          \ if enabled (GPDMA_CxCR.TOIE = 1). The channel is not automatically disabled\
          \ by hardware due to a trigger overrun.\n\tNote: When the source block size\
          \ is not a multiple of the source burst size and is a multiple of the source\
          \ data width, then the last programmed source burst is not completed and\
          \ is internally shorten to match the block size. In this case, if TRIGM[1:0] = 11\
          \ and (SWREQ =1  or (SWREQ = 0 and DREQ =0 )), the shortened burst transfer\
          \ (by singles or/and by bursts of lower length) is conditioned once by the\
          \ trigger.\n\tWhen the programmed destination burst is internally shortened\
          \ by singles or/and by bursts of lower length (versus FIFO size, versus\
          \ block size, 1-Kbyte boundary address crossing): if the trigger is conditioning\
          \ the programmed destination burst (if TRIGM[1:0] = 11 and SWREQ = 0 and\
          \ DREQ = 1), this shortened destination burst transfer is conditioned once\
          \ by the trigger."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level: the first burst read of each block transfer
              is conditioned by one hit trigger (channel x = 12 to 15, for each block
              if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0).'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level, the
            value: 1
          - name: B_0x2
            description: 'at link level: a LLI link transfer is conditioned by one
              hit trigger. The LLI data transfer (if any) is not conditioned.'
            value: 2
          - name: B_0x3
            description: 'at programmed burst level: If SWREQ = 1, each programmed
              burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed
              burst that is requested by the selected peripheral, is conditioned by
              one hit trigger.'
            value: 3
      - name: TRIGSEL
        description: "trigger event input selection\n\tThese bits select the trigger\
          \ event input of the GPDMA transfer (as per ), with an active trigger event\
          \ if TRIGPOL[1:0] ≠ 00."
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TRIGPOL
        description: "trigger event polarity\n\tThese bits define the polarity of\
          \ the selected trigger event input defined by TRIGSEL[5:0]."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no trigger (masked trigger event)
            value: 0
          - name: B_0x1
            description: trigger on the rising edge
            value: 1
          - name: B_0x2
            description: trigger on the falling edge
            value: 2
          - name: B_0x3
            description: same as 00
            value: 3
      - name: TCEM
        description: "transfer complete event mode\n\tThese bits define the transfer\
          \ granularity for the transfer complete and half transfer complete events\
          \ generation.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (directly\
          \ programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0),\
          \ then neither the complete transfer event nor the half transfer event is\
          \ generated.\n\tNote: If the initial LLI0 data transfer is null/void (i.e.\
          \ directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ),\
          \ then the half transfer event is not generated, and the transfer complete\
          \ event is generated when is completed the loading of the LLI1."
        bitOffset: 30
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
              (and the half)   transfer event is generated at the (respectively half
              of the) end of a block.'
            value: 0
          - name: B_0x1
            description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
              block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] = 
              0), the complete (and the half) transfer event is generated at the end
              (respectively half of the end) of the 2D/repeated block.
            value: 1
          - name: B_0x2
            description: 'at LLI level: the complete transfer event is generated at
              the end of the LLI transfer, including the update of the LLI if any.
              The half transfer event is generated at the half of the LLI data transfer
              (the LLI data transfer being a block transfer or a 2D/repeated block
              transfer for channel x = 12 to 15), if any data transfer.'
            value: 2
          - name: B_0x3
            description: 'at channel level: the complete transfer event is generated
              at the end of the last LLI transfer. The half transfer event is generated
              at the half of the data transfer of the last LLI. The last LLI updates
              the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR
              update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present).
              If the channel transfer is continuous/infinite, no event is generated.'
            value: 3
  - name: GPDMA_C15BR1
    displayName: GPDMA_C15BR1
    description: GPDMA channel 15 alternate block register 1
    addressOffset: 2072
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BNDT
        description: "block number of data bytes to transfer from the source\n\tBlock\
          \ size transferred from the source. When the channel is enabled, this field\
          \ becomes read-only and is decremented, indicating the remaining number\
          \ of data items in the current source block to be transferred. BNDT[15:0]\
          \ is programmed in number of bytes, maximum source block size is 64 Kbytes\
          \ -1.\n\tOnce the last data transfer is completed (BNDT[15:0] = 0):\n\t\
          - if GPDMA_CxLLR.UB1 = 1, this field is updated by the LLI in the memory.\n\
          \t- if GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\t- if\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\t- if GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI data transfer.\n\tNote: A non-null source block size must be\
          \ a multiple of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued.\n\tWhen\
          \ configured in packing mode (GPDMA_CxTR1.PAM[1]=1 and destination data\
          \ width different from source data width), a non-null source block size\
          \ must be a multiple of the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRC
        description: "Block repeat counter\n\tThis field contains the number of repetitions\
          \ of the current block (0 to 2047).\n\tWhen the channel is enabled, this\
          \ field becomes read-only. After decrements, this field indicates the remaining\
          \ number of blocks, excluding the current one. This counter is hardware\
          \ decremented for each completed block transfer.\n\tOnce the last block\
          \ transfer is completed (BRC[10:0] = BNDT[15:0] = 0):\n\tIf GPDMA_CxLLR.UB1 = 1,\
          \ all GPDMA_CxBR1 fields are updated by the next LLI in the memory.\n\t\
          If GPDMA_CxLLR.UB1 = 0 and if there is at least one not null Uxx update\
          \ bit, this field is internally restored to the programmed value.\n\tif\
          \ all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0] ≠ 0, this field is\
          \ internally restored to the programmed value (infinite/continuous last\
          \ LLI).\n\tif GPDMA_CxLLR = 0, this field is kept as zero following the\
          \ last LLI and data transfer."
        bitOffset: 16
        bitWidth: 11
        access: read-write
      - name: SDEC
        description: source address decrement
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by adding the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer from the source,
              the GPDMA_CxSAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: DDEC
        description: destination address decrement
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by adding the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 0
          - name: B_0x1
            description: At the end of a programmed burst transfer to the destination,
              the GPDMA_CxDAR register is updated by subtracting the programmed offset
              GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination
              address)
            value: 1
      - name: BRSDEC
        description: "Block repeat source address decrement\n\tNote: On top of this\
          \ increment/decrement (depending on BRSDEC), GPDMA_CxSAR is in the same\
          \ time also updated by the increment/decrement (depending on SDEC) of the\
          \ GPDMA_CxTR3.SAO value, as it is done after any programmed burst transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the
              current GPDMA_CxSAR value (current source address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxSAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from
              the current GPDMA_CxSAR value (current source address)
            value: 1
      - name: BRDDEC
        description: "Block repeat destination address decrement\n\tNote: On top of\
          \ this increment/decrement (depending on BRDDEC), GPDMA_CxDAR is in the\
          \ same time also updated by the increment/decrement (depending on DDEC)\
          \ of the GPDMA_CxTR3.DAO value, as it is usually done at the end of each\
          \ programmed burst transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the
              current GPDMA_CxDAR value (current destination address)
            value: 0
          - name: B_0x1
            description: at the end of a block transfer, the GPDMA_CxDAR register
              is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from
              the current GPDMA_CxDAR value (current destination address)
            value: 1
  - name: GPDMA_C15SAR
    displayName: GPDMA_C15SAR
    description: GPDMA channel 15 source address register
    addressOffset: 2076
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SA
        description: "source address\n\tThis field is the pointer to the address from\
          \ which the next data is read.\n\tDuring the channel activity, depending\
          \ on the source addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed\
          \ or incremented by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each\
          \ single source data, reflecting the next address from which data is read.\n\
          \tDuring the channel activity, this address is updated after each completed\
          \ source burst, consequently to:\n\tthe programmed source burst; either\
          \ in fixed addressing mode or in contiguous-data incremented mode. If contiguously\
          \ incremented (GPDMA_CxTR1.SINC = 1), then the additional address offset\
          \ value is the programmed burst size, as defined by GPDMA_CxTR1.SBL_1[5:0]\
          \ and GPDMA_CxTR1.SDW_LOG2[21:0]\n\tthe additional source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.SDEC and GPDMA_CxTR3.SAO[12:0]\n\
          \tonce/if completed source block transfer, for a channel x with 2D addressing\
          \ capability (x = 12 to 15). additional block repeat source incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.BRSDEC and GPDMA_CxBR2.BRSAO[15:0]\n\
          \tIn linked-list mode, after a LLI data transfer is completed, this register\
          \ is automatically updated by GPDMA from the memory, provided the LLI is\
          \ set with GPDMA_CxLLR.USA = 1.\n\tNote: A source address must be aligned\
          \ with the programmed data width of a source single (SA[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued.\n\t\
          When the source block size is not a multiple of the source burst size and\
          \ is a multiple of the source data width, the last programmed source burst\
          \ is not completed and is internally shorten to match the block size. In\
          \ this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C15DAR
    displayName: GPDMA_C15DAR
    description: GPDMA channel 15 destination address register
    addressOffset: 2080
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: "destination address\n\tThis field is the pointer to the address\
          \ from which the next data is written.\n\tDuring the channel activity, depending\
          \ on the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept\
          \ fixed or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after\
          \ each single destination data, reflecting the next address from which data\
          \ is written.\n\tDuring the channel activity, this address is updated after\
          \ each completed destination burst, consequently to:\n\tthe programmed destination\
          \ burst; either in fixed addressing mode or in contiguous-data incremented\
          \ mode. If contiguously incremented (GPDMA_CxTR1.DINC = 1), then the additional\
          \ address offset value is the programmed burst size, as defined by GPDMA_CxTR1.DBL_1[5:0]\
          \ and GPDMA_CxTR1.DDW_LOG2[1:0]\n\tthe additional destination incremented/decremented\
          \ offset value as programmed by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\n\
          \tonce/if completed destination block transfer, for a channel x with 2D\
          \ addressing capability (x = 12 to 15), the additional block repeat destination\
          \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRDDEC\
          \ and GPDMA_CxBR2.BRDAO[15:0]\n\tIn linked-list mode, after a LLI data transfer\
          \ is completed, this register is automatically updated by the GPDMA from\
          \ the memory, provided the LLI is set with GPDMA_CxLLR.UDA = 1.\n\tNote:\
          \ A destination address must be aligned with the programmed data width of\
          \ a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
          \ a user setting error is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: GPDMA_C15TR3
    displayName: GPDMA_C15TR3
    description: GPDMA channel 15 transfer register 3
    addressOffset: 2084
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAO
        description: "source address offset increment\n\tThe source address, pointed\
          \ by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC)\
          \ by this offset SAO[12:0] for each programmed source burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.SINC = 1).\n\tNote:\
          \ A source address offset must be aligned with the programmed data width\
          \ of a source burst (SAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a\
          \ user setting error is reported and none transfer is issued.\n\tWhen the\
          \ source block size is not a multiple of the destination burst size and\
          \ is a multiple of the source data width, then the last programmed source\
          \ burst is not completed and is internally shorten to match the block size.\
          \ In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied."
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: DAO
        description: "destination address offset increment\n\tThe destination address,\
          \ pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC)\
          \ by this offset DAO[12:0] for each programmed destination burst. This offset\
          \ is not including and is added to the programmed burst size when the completed\
          \ burst is addressed in incremented mode (GPDMA_CxTR1.DINC = 1).\n\tNote:\
          \ A destination address offset must be aligned with the programmed data\
          \ width of a destination burst (DAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else, a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: GPDMA_C15BR2
    displayName: GPDMA_C15BR2
    description: GPDMA channel 15 block register 2
    addressOffset: 2088
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRSAO
        description: "Block repeated source address offset\n\tFor a channel with 2D\
          \ addressing capability, this field is used to update (by addition or subtraction\
          \ depending on GPDMA_CxBR1.BRSDEC) the current source address (GPDMA_CxSAR)\
          \ at the end of a block transfer.\n\tNote: A block repeated source address\
          \ offset must be aligned with the programmed data width of a source burst\
          \ (BRSAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error\
          \ is reported and no transfer is issued."
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: BRDAO
        description: "Block repeated destination address offset\n\tFor a channel with\
          \ 2D addressing capability, this field is used to update (by addition or\
          \ subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address\
          \ (GPDMA_CxDAR) at the end of a block transfer.\n\tNote: A block repeated\
          \ destination address offset must be aligned with the programmed data width\
          \ of a destination burst (BRDAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]).\
          \ Else a user setting error is reported and no transfer is issued."
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: GPDMA_C15LLR
    displayName: GPDMA_C15LLR
    description: GPDMA channel 15 alternate linked-list address register
    addressOffset: 2124
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LA
        description: "pointer (16-bit low-significant address) to the next linked-list\
          \ data structure\n\tIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20] = 0,\
          \ the current LLI is the last one. The channel transfer is completed without\
          \ any update of the linked-list GPDMA register file.\n\tElse, this field\
          \ is the pointer to the memory address offset from which the next linked-list\
          \ data structure is automatically fetched from, once the data transfer is\
          \ completed, in order to conditionally update the linked-list GPDMA internal\
          \ register file (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR\
          \ and GPDMA_CxLLR).\n\tNote: The user must program the pointer to be 32-bit\
          \ aligned. The two low-significant bits are write ignored."
        bitOffset: 2
        bitWidth: 14
        access: read-write
      - name: ULL
        description: "Update GPDMA_CxLLR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxLLR from the memory during the link transfer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxLLR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxLLR update
            value: 1
      - name: UB2
        description: "Update GPDMA_CxBR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR2 from the memory during the link transfer."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR2 update
            value: 1
      - name: UT3
        description: "Update GPDMA_CxTR3 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR3 from the memory during the link transfer."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR3 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR3 update
            value: 1
      - name: UDA
        description: "Update GPDMA_CxDAR register from memory\n\tThis bit is used\
          \ to control the update of GPDMA_CxDAR from the memory during the link transfer."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxDAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxDAR update
            value: 1
      - name: USA
        description: "update GPDMA_CxSAR from memory\n\tThis bit controls the update\
          \ of GPDMA_CxSAR from the memory during the link transfer."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxSAR update
            value: 0
          - name: B_0x1
            description: GPDMA_CxSAR update
            value: 1
      - name: UB1
        description: "Update GPDMA_CxBR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and\
          \ if GPDMA_CxLLR ≠ 0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0]\
          \ is then restored to the programmed value after data transfer is completed\
          \ and before the link transfer."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0]
              restored if any link transfer)
            value: 0
          - name: B_0x1
            description: GPDMA_CxBR1 update
            value: 1
      - name: UT2
        description: "Update GPDMA_CxTR2 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR2 from the memory during the link transfer."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR2 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR2 update
            value: 1
      - name: UT1
        description: "Update GPDMA_CxTR1 from memory\n\tThis bit controls the update\
          \ of GPDMA_CxTR1 from the memory during the link transfer."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no GPDMA_CxTR1 update
            value: 0
          - name: B_0x1
            description: GPDMA_CxTR1 update
            value: 1
interrupts:
  - name: GPDMA1_CH0
    description: GPDMA1 channel 0 global interrupt
  - name: GPDMA1_CH1
    description: GPDMA1 channel 1 global interrupt
  - name: GPDMA1_CH2
    description: GPDMA1 channel 2 global interrupt
  - name: GPDMA1_CH3
    description: GPDMA1 channel 3 global interrupt
  - name: GPDMA1_CH4
    description: GPDMA1 channel 4 global interrupt
  - name: GPDMA1_CH5
    description: GPDMA1 channel 5 global interrupt
  - name: GPDMA1_CH6
    description: GPDMA1 channel 6 global interrupt
  - name: GPDMA1_CH7
    description: GPDMA1 channel 7 global interrupt
  - name: GPDMA1_CH8
    description: GPDMA1 channel 8 global interrupt
  - name: GPDMA1_CH9
    description: GPDMA1 channel 9 global interrupt
  - name: GPDMA1_CH10
    description: GPDMA1 channel 10 global interrupt
  - name: GPDMA1_CH11
    description: GPDMA1 channel 11 global interrupt
  - name: GPDMA1_CH12
    description: GPDMA1 channel 12 global interrupt
  - name: GPDMA1_CH13
    description: GPDMA1 channel 13 global interrupt
  - name: GPDMA1_CH14
    description: GPDMA1 channel 14 global interrupt
  - name: GPDMA1_CH15
    description: GPDMA1 channel 15 global interrupt
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
