+++
image = "https://upload.wikimedia.org/wikipedia/commons/4/49/Vlsiopamp2.gif"
showonlyimage = true
draft = false
date = "2018-09-01T00:00:00+05:00"
title = "VLSI Design"
categories = [ "blog" ]
weight = 0
+++
**This Blog is still under heavy contruction...  I hope to go live soon in Aug 2019 In the meantime I have my old blog all  summarised in this one post here**

In the good old days of the last century and early this century I used to run a small blog
or a resource page about VLSI (Very Large Scale Integrated) circuit design and resources.
The domain was pretty new in the time and there were very little resources available at the time.
The technology is developing fast, however the industry is commoditized and disaapearing to the east.
The [blog](http://mayursvlsiinfopage.blogspot.com/)  is still hosted on blogspot but I have stopped maintaining it. This post summarizes some of its relevant content which may still be useful for folks.

<!--more-->


## Free VLSI Design Tools
* [NanoHub](http://nanohub.org/)
* [IBIBLIO List of tools for Electronic Design](http://www.ibiblio.org/pub/linux/apps/circuits/)
* [Stanford University TCAD tools](http://www-tcad.stanford.edu/tcad/programs.html)
* [Berkeley Spice](https://ptolemy.berkeley.edu/projects/embedded/pubs/downloads/spice/index.htm)
* [MAGIC Layout Tool](https://ptolemy.berkeley.edu/projects/embedded/pubs/downloads/magic/index.htm)
* [Ptolemy](https://ptolemy.berkeley.edu/ptolemyII/index.htm)
* [GNU Electric](http://www.gnu.org/software/electric/)
* [VLSI Academy List](http://www.vlsiacademy.org/open-source-cad-tools.html)

## Verilog Resources
* [Rajesh Bawankule's Verilog Center](http://www.angelfire.com/in/rajesh52/verilog.html)
* [Project VeriPage](https://www.project-veripage.com/index.php)
* [Veripool: Public domain verilog resources](https://www.veripool.org/)
* Alternate Verilog FAQ.
[Main](http://vlsicad.eecs.umich.edu/BK/Slots/cache/bawankule.com/verilogfaq/)
[P1](http://vlsicad.eecs.umich.edu/BK/Slots/cache/bawankule.com/verilogfaq/page2.html)
[P2](http://vlsicad.eecs.umich.edu/BK/Slots/cache/bawankule.com/verilogfaq/page3.html)
[P3](http://vlsicad.eecs.umich.edu/BK/Slots/cache/bawankule.com/verilogfaq/page4.html)
[WN](http://vlsicad.eecs.umich.edu/BK/Slots/cache/bawankule.com/verilogfaq/whats_new.html)
[LI](http://vlsicad.eecs.umich.edu/BK/Slots/cache/bawankule.com/verilogfaq/links.html)

## VHDL Resources
* VASG
* VHDL Tutorial


## Books
The Books I have usually referenced
|             |             |              |
| :----:      | :----:      |  :----:      |
| [<img src=https://images-na.ssl-images-amazon.com/images/I/51K40RDDBSL._SX375_BO1,204,203,200_.jpg width=100> <br/> Verilog HDL (2nd Edition)](https://amzn.to/2SQWz0s) | [<img src=https://images-na.ssl-images-amazon.com/images/I/51PKkicImcL._SX406_BO1,204,203,200_.jpg  width=100> <br/> The Designer’s Guide to VHDL (Systems on Silicon)](https://amzn.to/3dy3HZ9) | [<img src=https://images-na.ssl-images-amazon.com/images/I/614EEBAoSqL._SX398_BO1,204,203,200_.jpg  width=100> <br/> CMOS VLSI Design: A Circuits and Systems Perspective](https://amzn.to/31nsxX1) |
| [<img src=https://images-na.ssl-images-amazon.com/images/I/51QxbYGf2LL._SX348_BO1,204,203,200_.jpg  width=100>](https://amzn.to/2J9wAMp) <br/> [CMOS IC Layout : Concepts, Methodologies, and Tools (Newnes)](https://amzn.to/2J9wAMp) | [<img src=https://images-na.ssl-images-amazon.com/images/I/51Mp%2B1kRJQL._SX324_BO1,204,203,200_.jpg  width=100>](https://amzn.to/2LkC4H3) <br/> [Writing Testbenches: Functional Verification of HDL Models](https://amzn.to/2LkC4H3) | [<img src=https://images-na.ssl-images-amazon.com/images/I/41Cxt3sLRNL._SX324_BO1,204,203,200_.jpg  width=100>](https://amzn.to/2IRWR2R) <br/> [A Practical Guide for SystemVerilog Assertions](https://amzn.to/2IRWR2R) |
| [<img src=https://images-na.ssl-images-amazon.com/images/I/41glZ6PEawL._SX314_BO1,204,203,200_.jpg  width=100>](https://amzn.to/2ISxYnF) <br/> [Advanced ASIC Chip Synthesis Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®](https://amzn.to/2ISxYnF) | [<img src=https://images-na.ssl-images-amazon.com/images/I/51Xe06K6FbL._SX326_BO1,204,203,200_.jpg  width=100>](https://amzn.to/2XcMlMv) <br/> [Physical Design Essentials: An ASIC Design Implementation Perspective](https://amzn.to/2XcMlMv) | [<img src=https://images-na.ssl-images-amazon.com/images/I/31SQMs%2B9OPL._BO1,204,203,200_.jpg width=100>](https://amzn.to/2NrDKRQ) <br/> [Switching and Finite Automata Theory (McGraw-Hill computer science series)](https://amzn.to/2NrDKRQ) |
| [<img src=https://images-na.ssl-images-amazon.com/images/I/516pRotVdbL._SX313_BO1,204,203,200_.jpg width=100> <br/> Static Timing Analysis for Nanometer Designs: A Practical Approach ](https://amzn.to/3jZMElg) | | |
|             |             |              |


## Links
* [Rajesh Bawankule's Blog](http://rajesh52.blogspot.com/)
* [ICCAD](https://iccad.com/)
* [ISQED](https://www.isqed.org/)
* [DAC](https://www.dac.com/)
* [Cadence](https://www.cadence.com/)
* [Synopsys](https://www.synopsys.com/)
* [Mentor Graphics](https://www.mentor.com/)
