// Seed: 306130821
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri1 id_3
);
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    input wand id_8,
    output uwire id_9,
    input wand id_10,
    input tri1 id_11,
    output tri0 id_12#(
        .id_14(1),
        .id_15(id_14)
    )
);
  assign id_1 = 1'h0;
  module_0(
      id_0, id_9, id_4, id_4
  );
endmodule
