--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1032492 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.911ns.
--------------------------------------------------------------------------------
Slack:                  1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.244ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.637 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X12Y41.D3      net (fanout=1)        2.355   M_a_q[0]
    SLICE_X12Y41.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a12
    DSP48_X0Y8.B0        net (fanout=14)       1.778   test/M_alu_a[0]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.244ns (7.335ns logic, 10.909ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.216ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.637 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X12Y41.D3      net (fanout=1)        2.355   M_a_q[0]
    SLICE_X12Y41.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a12
    DSP48_X0Y8.B0        net (fanout=14)       1.778   test/M_alu_a[0]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.216ns (7.330ns logic, 10.886ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.171ns (Levels of Logic = 7)
  Clock Path Skew:      -0.637ns (0.725 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X14Y32.B5      net (fanout=4)        2.847   M_a_q[13]
    SLICE_X14Y32.B       Tilo                  0.235   test/M_alu_a[13]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=15)       1.232   test/M_alu_a[13]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.171ns (7.316ns logic, 10.855ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  1.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.143ns (Levels of Logic = 7)
  Clock Path Skew:      -0.637ns (0.725 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X14Y32.B5      net (fanout=4)        2.847   M_a_q[13]
    SLICE_X14Y32.B       Tilo                  0.235   test/M_alu_a[13]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=15)       1.232   test/M_alu_a[13]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.143ns (7.311ns logic, 10.832ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.133ns (Levels of Logic = 7)
  Clock Path Skew:      -0.631ns (0.637 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y44.C2      net (fanout=1)        2.240   M_a_q[3]
    SLICE_X16Y44.C       Tilo                  0.255   test/M_alu_a[4]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=15)       1.781   test/M_alu_a[3]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.133ns (7.336ns logic, 10.797ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  1.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.117ns (Levels of Logic = 7)
  Clock Path Skew:      -0.621ns (0.637 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_a_q_5
    SLICE_X12Y41.A1      net (fanout=3)        2.130   M_a_q[5]
    SLICE_X12Y41.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a131
    DSP48_X0Y8.B5        net (fanout=13)       1.876   test/M_alu_a[5]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.117ns (7.335ns logic, 10.782ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.105ns (Levels of Logic = 7)
  Clock Path Skew:      -0.631ns (0.637 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y44.C2      net (fanout=1)        2.240   M_a_q[3]
    SLICE_X16Y44.C       Tilo                  0.255   test/M_alu_a[4]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=15)       1.781   test/M_alu_a[3]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.105ns (7.331ns logic, 10.774ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  1.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.079ns (Levels of Logic = 7)
  Clock Path Skew:      -0.633ns (0.636 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X12Y41.D3      net (fanout=1)        2.355   M_a_q[0]
    SLICE_X12Y41.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a12
    DSP48_X0Y8.B0        net (fanout=14)       1.778   test/M_alu_a[0]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.079ns (7.335ns logic, 10.744ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.089ns (Levels of Logic = 7)
  Clock Path Skew:      -0.621ns (0.637 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_a_q_5
    SLICE_X12Y41.A1      net (fanout=3)        2.130   M_a_q[5]
    SLICE_X12Y41.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a131
    DSP48_X0Y8.B5        net (fanout=13)       1.876   test/M_alu_a[5]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.089ns (7.330ns logic, 10.759ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.051ns (Levels of Logic = 7)
  Clock Path Skew:      -0.633ns (0.636 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X12Y41.D3      net (fanout=1)        2.355   M_a_q[0]
    SLICE_X12Y41.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a12
    DSP48_X0Y8.B0        net (fanout=14)       1.778   test/M_alu_a[0]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.051ns (7.330ns logic, 10.721ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.036ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.637 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X12Y41.D3      net (fanout=1)        2.355   M_a_q[0]
    SLICE_X12Y41.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a12
    DSP48_X0Y8.B0        net (fanout=14)       1.778   test/M_alu_a[0]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X8Y36.A2       net (fanout=7)        0.717   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X8Y36.A        Tilo                  0.254   test/N71
                                                       test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A1       net (fanout=1)        1.213   test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.036ns (7.330ns logic, 10.706ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.638ns (0.724 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X14Y32.B5      net (fanout=4)        2.847   M_a_q[13]
    SLICE_X14Y32.B       Tilo                  0.235   test/M_alu_a[13]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=15)       1.232   test/M_alu_a[13]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.006ns (7.316ns logic, 10.690ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.008ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.637 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X12Y41.D3      net (fanout=1)        2.355   M_a_q[0]
    SLICE_X12Y41.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a12
    DSP48_X0Y8.B0        net (fanout=14)       1.778   test/M_alu_a[0]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X8Y36.A2       net (fanout=7)        0.717   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X8Y36.A        Tilo                  0.254   test/N71
                                                       test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A1       net (fanout=1)        1.213   test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.008ns (7.325ns logic, 10.683ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.978ns (Levels of Logic = 7)
  Clock Path Skew:      -0.638ns (0.724 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X14Y32.B5      net (fanout=4)        2.847   M_a_q[13]
    SLICE_X14Y32.B       Tilo                  0.235   test/M_alu_a[13]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=15)       1.232   test/M_alu_a[13]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     17.978ns (7.311ns logic, 10.667ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.963ns (Levels of Logic = 7)
  Clock Path Skew:      -0.637ns (0.725 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X14Y32.B5      net (fanout=4)        2.847   M_a_q[13]
    SLICE_X14Y32.B       Tilo                  0.235   test/M_alu_a[13]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=15)       1.232   test/M_alu_a[13]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X8Y36.A2       net (fanout=7)        0.717   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X8Y36.A        Tilo                  0.254   test/N71
                                                       test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A1       net (fanout=1)        1.213   test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.963ns (7.311ns logic, 10.652ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.968ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.636 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y44.C2      net (fanout=1)        2.240   M_a_q[3]
    SLICE_X16Y44.C       Tilo                  0.255   test/M_alu_a[4]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=15)       1.781   test/M_alu_a[3]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     17.968ns (7.336ns logic, 10.632ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.950ns (Levels of Logic = 7)
  Clock Path Skew:      -0.636ns (0.725 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   io_dip_19_IBUF
                                                       M_a_q_11
    SLICE_X16Y29.B5      net (fanout=3)        2.484   M_a_q[11]
    SLICE_X16Y29.B       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a31
    DSP48_X0Y8.B11       net (fanout=15)       1.355   test/M_alu_a[11]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.950ns (7.335ns logic, 10.615ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_12 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.948ns (Levels of Logic = 7)
  Clock Path Skew:      -0.637ns (0.725 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_12 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y3.Q4      Tickq                 1.778   io_dip_20_IBUF
                                                       M_a_q_12
    SLICE_X14Y31.B4      net (fanout=3)        2.804   M_a_q[12]
    SLICE_X14Y31.B       Tilo                  0.235   test/M_alu_a[12]
                                                       test/Mmux_M_alu_a41
    DSP48_X0Y8.B12       net (fanout=17)       1.052   test/M_alu_a[12]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.948ns (7.316ns logic, 10.632ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.952ns (Levels of Logic = 7)
  Clock Path Skew:      -0.622ns (0.636 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_a_q_5
    SLICE_X12Y41.A1      net (fanout=3)        2.130   M_a_q[5]
    SLICE_X12Y41.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a131
    DSP48_X0Y8.B5        net (fanout=13)       1.876   test/M_alu_a[5]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     17.952ns (7.335ns logic, 10.617ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.940ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.636 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y44.C2      net (fanout=1)        2.240   M_a_q[3]
    SLICE_X16Y44.C       Tilo                  0.255   test/M_alu_a[4]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=15)       1.781   test/M_alu_a[3]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     17.940ns (7.331ns logic, 10.609ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_13 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.935ns (Levels of Logic = 7)
  Clock Path Skew:      -0.637ns (0.725 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_13 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   io_dip_21_IBUF
                                                       M_a_q_13
    SLICE_X14Y32.B5      net (fanout=4)        2.847   M_a_q[13]
    SLICE_X14Y32.B       Tilo                  0.235   test/M_alu_a[13]
                                                       test/Mmux_M_alu_a51
    DSP48_X0Y8.B13       net (fanout=15)       1.232   test/M_alu_a[13]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X8Y36.A2       net (fanout=7)        0.717   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X8Y36.A        Tilo                  0.254   test/N71
                                                       test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A1       net (fanout=1)        1.213   test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.935ns (7.306ns logic, 10.629ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  1.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.922ns (Levels of Logic = 7)
  Clock Path Skew:      -0.636ns (0.725 - 1.361)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y4.Q4      Tickq                 1.778   io_dip_19_IBUF
                                                       M_a_q_11
    SLICE_X16Y29.B5      net (fanout=3)        2.484   M_a_q[11]
    SLICE_X16Y29.B       Tilo                  0.254   test/M_alu_a[11]
                                                       test/Mmux_M_alu_a31
    DSP48_X0Y8.B11       net (fanout=15)       1.355   test/M_alu_a[11]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.922ns (7.330ns logic, 10.592ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_12 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.920ns (Levels of Logic = 7)
  Clock Path Skew:      -0.637ns (0.725 - 1.362)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_12 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y3.Q4      Tickq                 1.778   io_dip_20_IBUF
                                                       M_a_q_12
    SLICE_X14Y31.B4      net (fanout=3)        2.804   M_a_q[12]
    SLICE_X14Y31.B       Tilo                  0.235   test/M_alu_a[12]
                                                       test/Mmux_M_alu_a41
    DSP48_X0Y8.B12       net (fanout=17)       1.052   test/M_alu_a[12]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.920ns (7.311ns logic, 10.609ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.925ns (Levels of Logic = 7)
  Clock Path Skew:      -0.631ns (0.637 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y44.C2      net (fanout=1)        2.240   M_a_q[3]
    SLICE_X16Y44.C       Tilo                  0.255   test/M_alu_a[4]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=15)       1.781   test/M_alu_a[3]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X8Y36.A2       net (fanout=7)        0.717   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X8Y36.A        Tilo                  0.254   test/N71
                                                       test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A1       net (fanout=1)        1.213   test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.925ns (7.331ns logic, 10.594ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          test/M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.924ns (Levels of Logic = 7)
  Clock Path Skew:      -0.622ns (0.636 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to test/M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_a_q_5
    SLICE_X12Y41.A1      net (fanout=3)        2.130   M_a_q[5]
    SLICE_X12Y41.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a131
    DSP48_X0Y8.B5        net (fanout=13)       1.876   test/M_alu_a[5]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y33.BX       net (fanout=2)        0.474   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y33.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     17.924ns (7.330ns logic, 10.594ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_0 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.906ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.637 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_0 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y61.Q4     Tickq                 1.778   io_dip_8_IBUF
                                                       M_a_q_0
    SLICE_X12Y41.D3      net (fanout=1)        2.355   M_a_q[0]
    SLICE_X12Y41.D       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a12
    DSP48_X0Y8.B0        net (fanout=14)       1.778   test/M_alu_a[0]
    DSP48_X0Y8.M5        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X10Y29.A4      net (fanout=1)        1.006   test/alu/n0010[5]
    SLICE_X10Y29.A       Tilo                  0.235   test/alu/Mmux_out133
                                                       test/alu/Mmux_out136
    SLICE_X9Y34.C4       net (fanout=12)       1.038   M_alu_out[5]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.906ns (7.311ns logic, 10.595ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.909ns (Levels of Logic = 7)
  Clock Path Skew:      -0.621ns (0.637 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_a_q_5
    SLICE_X12Y41.A1      net (fanout=3)        2.130   M_a_q[5]
    SLICE_X12Y41.A       Tilo                  0.254   test/M_state_q_FSM_FFd1_3
                                                       test/Mmux_M_alu_a131
    DSP48_X0Y8.B5        net (fanout=13)       1.876   test/M_alu_a[5]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X8Y36.A2       net (fanout=7)        0.717   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X8Y36.A        Tilo                  0.254   test/N71
                                                       test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A1       net (fanout=1)        1.213   test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.909ns (7.330ns logic, 10.579ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_3 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.897ns (Levels of Logic = 7)
  Clock Path Skew:      -0.631ns (0.637 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_3 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_a_q_3
    SLICE_X16Y44.C2      net (fanout=1)        2.240   M_a_q[3]
    SLICE_X16Y44.C       Tilo                  0.255   test/M_alu_a[4]
                                                       test/Mmux_M_alu_a111
    DSP48_X0Y8.B3        net (fanout=15)       1.781   test/M_alu_a[3]
    DSP48_X0Y8.M2        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y30.A4       net (fanout=1)        0.985   test/alu/n0010[2]
    SLICE_X8Y30.A        Tilo                  0.254   test/N42
                                                       test/alu/Mmux_out105
    SLICE_X9Y34.C2       net (fanout=12)       1.350   M_alu_out[2]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X8Y36.A2       net (fanout=7)        0.717   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X8Y36.A        Tilo                  0.254   test/N71
                                                       test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A1       net (fanout=1)        1.213   test/M_state_q_FSM_FFd5-In4
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.897ns (7.326ns logic, 10.571ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_14 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.880ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.725 - 1.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_14 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y3.Q4       Tickq                 1.778   io_dip_22_IBUF
                                                       M_a_q_14
    SLICE_X14Y31.A4      net (fanout=4)        2.420   M_a_q[14]
    SLICE_X14Y31.A       Tilo                  0.235   test/M_alu_a[12]
                                                       test/Mmux_M_alu_a61
    DSP48_X0Y8.B14       net (fanout=14)       1.368   test/M_alu_a[14]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.880ns (7.316ns logic, 10.564ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_1 (FF)
  Destination:          test/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.873ns (Levels of Logic = 7)
  Clock Path Skew:      -0.632ns (0.637 - 1.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_1 to test/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_a_q_1
    SLICE_X17Y44.C6      net (fanout=1)        1.677   M_a_q[1]
    SLICE_X17Y44.C       Tilo                  0.259   test/M_alu_a[1]
                                                       test/Mmux_M_alu_a91
    DSP48_X0Y8.B1        net (fanout=14)       2.080   test/M_alu_a[1]
    DSP48_X0Y8.M4        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X13Y36.B4      net (fanout=1)        1.397   test/alu/n0010[4]
    SLICE_X13Y36.B       Tilo                  0.259   test/M_alu_a<10>_mand1
                                                       test/alu/Mmux_out127
    SLICE_X9Y34.C5       net (fanout=13)       0.961   M_alu_out[4]
    SLICE_X9Y34.C        Tilo                  0.259   test/N19
                                                       test/GND_3_o_GND_3_o_equal_13_o<15>1_SW1
    SLICE_X9Y35.B3       net (fanout=6)        1.646   test/N19
    SLICE_X9Y35.B        Tilo                  0.259   test/Mmux_error46
                                                       test/GND_3_o_GND_3_o_equal_21_o<15>11
    SLICE_X5Y33.D2       net (fanout=7)        1.786   test/GND_3_o_GND_3_o_equal_21_o<15>1
    SLICE_X5Y33.D        Tilo                  0.259   test/M_state_q_FSM_FFd5-In11
                                                       test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A6       net (fanout=1)        0.347   test/M_state_q_FSM_FFd5-In11
    SLICE_X7Y33.A        Tilo                  0.259   test/M_state_q_FSM_FFd5_2
                                                       test/M_state_q_FSM_FFd5-In13
    SLICE_X7Y32.DX       net (fanout=2)        0.639   test/M_state_q_FSM_FFd5-In
    SLICE_X7Y32.CLK      Tdick                 0.114   test/M_state_q_FSM_FFd5
                                                       test/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     17.873ns (7.340ns logic, 10.533ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_a_q_0/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_8_IBUF/SR
  Logical resource: M_a_q_0/SR
  Location pin: ILOGIC_X11Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_a_q_1/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_9_IBUF/SR
  Logical resource: M_a_q_1/SR
  Location pin: ILOGIC_X11Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_a_q_2/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_10_IBUF/SR
  Logical resource: M_a_q_2/SR
  Location pin: ILOGIC_X12Y59.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_a_q_3/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_11_IBUF/SR
  Logical resource: M_a_q_3/SR
  Location pin: ILOGIC_X12Y58.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_a_q_4/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_12_IBUF/SR
  Logical resource: M_a_q_4/SR
  Location pin: ILOGIC_X12Y51.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_20_IBUF/CLK0
  Logical resource: M_a_q_12/CLK0
  Location pin: ILOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_20_IBUF/SR
  Logical resource: M_a_q_12/SR
  Location pin: ILOGIC_X11Y3.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_a_q_5/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_13_IBUF/SR
  Logical resource: M_a_q_5/SR
  Location pin: ILOGIC_X12Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_21_IBUF/CLK0
  Logical resource: M_a_q_13/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_21_IBUF/SR
  Logical resource: M_a_q_13/SR
  Location pin: ILOGIC_X11Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_a_q_6/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_14_IBUF/SR
  Logical resource: M_a_q_6/SR
  Location pin: ILOGIC_X12Y49.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_22_IBUF/CLK0
  Logical resource: M_a_q_14/CLK0
  Location pin: ILOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_22_IBUF/SR
  Logical resource: M_a_q_14/SR
  Location pin: ILOGIC_X9Y3.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_a_q_7/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_15_IBUF/SR
  Logical resource: M_a_q_7/SR
  Location pin: ILOGIC_X12Y48.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_23_IBUF/CLK0
  Logical resource: M_a_q_15/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_23_IBUF/SR
  Logical resource: M_a_q_15/SR
  Location pin: ILOGIC_X9Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_16_IBUF/CLK0
  Logical resource: M_a_q_8/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_16_IBUF/SR
  Logical resource: M_a_q_8/SR
  Location pin: ILOGIC_X12Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_17_IBUF/CLK0
  Logical resource: M_a_q_9/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_17_IBUF/SR
  Logical resource: M_a_q_9/SR
  Location pin: ILOGIC_X12Y20.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_18_IBUF/CLK0
  Logical resource: M_a_q_10/CLK0
  Location pin: ILOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.911|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1032492 paths, 0 nets, and 1898 connections

Design statistics:
   Minimum period:  18.911ns{1}   (Maximum frequency:  52.879MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 15:46:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



