plugin -i pow-extract
read_verilog /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/synthesis/eh2_dec_02_24_post_synth.v
pow_extract -tech genesis3 -sdc /home/alain/os-fpga/Jira_Testcase/EDA-2355/constraints.sdc
