# Reading D:/program/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:00 on Jan 27,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:48:00 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:00 on Jan 27,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:48:00 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:00 on Jan 27,2022
# vlog -reportprogress 300 ./adder_subtracter.sv 
# -- Compiling module adder_subtracter
# -- Compiling module adder_subtracter_testbench
# 
# Top level modules:
# 	adder_subtracter_testbench
# End time: 11:48:00 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:00 on Jan 27,2022
# vlog -reportprogress 300 ./full_Adder.sv 
# -- Compiling module full_Adder
# 
# Top level modules:
# 	full_Adder
# End time: 11:48:00 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:00 on Jan 27,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 11:48:00 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:00 on Jan 27,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:48:00 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:00 on Jan 27,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 11:48:00 on Jan 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 11:48:01 on Jan 27,2022
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adder_subtracter
# Loading work.mux2_1
# Loading work.full_Adder
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 250000000.00 ns testing ALU_ADD operations
# 500000000.00 ns testing ALU_SUBTRACT operations
# 750000000.00 ns testing ALU_AND operations
# 1000000000.00 ns testing ALU_OR operations
# 1250000000.00 ns testing ALU_XOR operations
# End time: 11:49:04 on Jan 27,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
