*****************************************************************
Pin Report - Date: Tue Jun 26 11:01:03 2018 Pinchecksum: NOT-AVAILABLE
Product: Designer
Release: v11.8 SP3
Version: 11.8.3.6
Design Name: Mario_Libero
Family: SmartFusion2
Die: M2S060T
Package: 325 FCSBGA
*****************************************************************

Port         |Pin |Fixed |Function                                               |Bank     |I/O Std   |Direction                      |I/O state in Flash*Freeze mode |Resistor Pull                      |I/O available in Flash*Freeze mode |Schmitt Trigger |Odt_Static    |Odt Imp (Ohm)  |Low Power Exit |Input Delay |Slew         |Pre-Emphasis      |Output Drive (mA) |Output Load (pF) |
-------------|----|------|-------------------------------------------------------|---------|----------|-------------------------------|-------------------------------|-----------------------------------|-----------------------------------|----------------|--------------|---------------|---------------|------------|-------------|------------------|------------------|-----------------|
ACC_CLKIN     T5   Yes    MSIO8PB4/CAN_RX/GPIO_3_A/USB_DATA1_A                    Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
ACC_INT       U5   Yes    MSIO8NB4/CAN_TX_EN_N/GPIO_4_A/USB_DATA2_A               Bank4     LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
C2N_DATA[0]   K5   Yes    MSIO26PB3                                               Bank3     LVCMOS12   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
C2N_DATA[1]   K2   Yes    MSIO30NB3                                               Bank3     LVCMOS12   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
C2N_VALID[0]  K4   Yes    MSIO26NB3                                               Bank3     LVCMOS12   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
C2N_VALID[1]  L7   Yes    MSIO27PB3                                               Bank3     LVCMOS12   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
CLK_OUT       Y2   Yes    MSIO5NB4                                                Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
CLK_OUT2      W2   Yes    MSIO5PB4                                                Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
GPIO0         Y1   Yes    MSIO2NB4                                                Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
GPIO1         AA2  Yes    MSIO2PB4                                                Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
GPIO2         T3   Yes    MSIO4NB4                                                Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
GPIO3         U4   Yes    MSIO4PB4                                                Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
I2C_1_SCL     R5   Yes    MSIO11NB4/I2C_1_SCL/GPIO_1_A/USB_DATA4_A/CCC_NE1_CLKI0  Bank4     LVCMOS18   Inout                           TRISTATE                        Up                                  No                                  Off              Off            50              Off             Off          SLOW          ---                4                  5                 
I2C_1_SDA     R4   Yes    MSIO11PB4/I2C_1_SDA/GPIO_0_A/USB_DATA3_A/CCC_NE0_CLKI0  Bank4     LVCMOS18   Inout                           TRISTATE                        Up                                  No                                  Off              Off            50              Off             Off          SLOW          ---                4                  5                 
MMUART_1_RXD  D2   Yes    MSIO43NB2/MMUART_1_RXD/GPIO_26_B                        Bank2     LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
MMUART_1_TXD  E1   Yes    MSIO42NB2/MMUART_1_TXD/GPIO_24_B                        Bank2     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
N2C_DATA[0]   K7   Yes    MSIO27NB3                                               Bank3     LVCMOS12   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
N2C_DATA[1]   J4   Yes    MSIO30PB3                                               Bank3     LVCMOS12   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
SPI_0_CLK     U2   Yes    MSIO12PB4/SPI_0_CLK/USB_XCLK_A                          Bank4     LVCMOS18   Inout                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          SLOW          ---                4                  5                 
SPI_0_DI      U1   Yes    MSIO12NB4/SPI_0_SDI/GPIO_5_A/USB_DIR_A                  Bank4     LVCMOS18   Input                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          ---           ---                ---                ---               
SPI_0_DO      P4   Yes    MSIO13PB4/SPI_0_SDO/GPIO_6_A/USB_STP_A                  Bank4     LVCMOS18   Output                          TRISTATE                        None                                No                                  ---              ---            ---             ---             ---          SLOW          ---                4                  5                 
SPI_0_SS0     P5   Yes    MSIO13NB4/SPI_0_SS0/GPIO_7_A/USB_NXT_A                  Bank4     LVCMOS18   Inout                           TRISTATE                        None                                No                                  Off              Off            50              Off             Off          SLOW          ---                4                  5                 
XTL           AA4  Fixed  XTLOSC_MAIN_XTAL                                        ---       
