{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474170054210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 22:40:54 2016 " "Processing started: Sat Sep 17 22:40:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474170054564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 3 3 " "Found 3 design units, including 3 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063099 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063099 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063098 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" 8bit_multiplier_toplevel.sv(59) " "Verilog HDL syntax error at 8bit_multiplier_toplevel.sv(59) near text \"endmodule\";  expecting \";\"" {  } { { "8bit_multiplier_toplevel.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474170063100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_toplevel.sv 0 0 " "Found 0 design units, including 0 entities, in source file 8bit_multiplier_toplevel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD 8bit_multiplier_control.sv(4) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(4): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474170063101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "currentState CurrentState 8bit_multiplier_control.sv(5) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(5): object \"currentState\" differs only in case from object \"CurrentState\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474170063101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_multiplier_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file 8bit_multiplier_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NineBitAdder " "Found entity 1: NineBitAdder" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourBitRippleCarryAdder " "Found entity 2: FourBitRippleCarryAdder" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""} { "Info" "ISGN_ENTITY_NAME" "3 BusSelector " "Found entity 3: BusSelector" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "8bit_multiplier_registers.sv(57) " "Verilog HDL information at 8bit_multiplier_registers.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474170063105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_registers.sv 3 3 " "Found 3 design units, including 3 entities, in source file 8bit_multiplier_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""} { "Info" "ISGN_ENTITY_NAME" "2 X_Flop " "Found entity 2: X_Flop" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""} { "Info" "ISGN_ENTITY_NAME" "3 EightBitShiftRegister " "Found entity 3: EightBitShiftRegister" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474170063128 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474170063185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 17 22:41:03 2016 " "Processing ended: Sat Sep 17 22:41:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474170054210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 22:40:54 2016 " "Processing started: Sat Sep 17 22:40:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474170054215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474170054564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 3 3 " "Found 3 design units, including 3 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063099 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063099 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063098 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" 8bit_multiplier_toplevel.sv(59) " "Verilog HDL syntax error at 8bit_multiplier_toplevel.sv(59) near text \"endmodule\";  expecting \";\"" {  } { { "8bit_multiplier_toplevel.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1474170063100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_toplevel.sv 0 0 " "Found 0 design units, including 0 entities, in source file 8bit_multiplier_toplevel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD 8bit_multiplier_control.sv(4) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(4): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474170063101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "currentState CurrentState 8bit_multiplier_control.sv(5) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(5): object \"currentState\" differs only in case from object \"CurrentState\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474170063101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_multiplier_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file 8bit_multiplier_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NineBitAdder " "Found entity 1: NineBitAdder" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourBitRippleCarryAdder " "Found entity 2: FourBitRippleCarryAdder" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""} { "Info" "ISGN_ENTITY_NAME" "3 BusSelector " "Found entity 3: BusSelector" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "8bit_multiplier_registers.sv(57) " "Verilog HDL information at 8bit_multiplier_registers.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474170063105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_registers.sv 3 3 " "Found 3 design units, including 3 entities, in source file 8bit_multiplier_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""} { "Info" "ISGN_ENTITY_NAME" "2 X_Flop " "Found entity 2: X_Flop" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""} { "Info" "ISGN_ENTITY_NAME" "3 EightBitShiftRegister " "Found entity 3: EightBitShiftRegister" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474170063107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474170063107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474170063128 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474170063185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 17 22:41:03 2016 " "Processing ended: Sat Sep 17 22:41:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474170063185 ""}
