

*** CYCLE 0
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:

 [C]
 [W]
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 1
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	ADDI R1 R0 #12
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:

 [C]
 [W]
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 2
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	BEQZ R1 #36
IQ:
		0  ADDI R1 R0 #12  READY (0)  READY (12)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  NOT COMPLETED

 [C]
 [W]
 [E]
 [M]
 [I]
 [I] issued instr no 0 
 [D]
 [D]:Control cmd found => fetch_lock = TRUE
 [F]


*** CYCLE 3
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		1  BEQZ R1 #36  TAG= 0  READY (0)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 0
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  NOT COMPLETED
		1  BEQZ R1 #36  NOT COMPLETED

 [C]
 [W]
 [E]
 [M]
 [I]


*** CYCLE 4
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
		1  BEQZ R1 #36  TAG= 0  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 0, result = 0x0000000C
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  NOT COMPLETED
		1  BEQZ R1 #36  NOT COMPLETED

 [C]
 [W]
 [E]
 [M]
 [I]
 [I] issued instr no 1 


*** CYCLE 5
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 1
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  ADDI R1 R0 #12  COMPLETED
		1  BEQZ R1 #36  NOT COMPLETED

 [C]
 [W]
 [E]
 [M]
 [I]


*** CYCLE 6
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	SUBI R1 R1 #1
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 7
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F0 (48)R2
IQ:
		2  SUBI R1 R1 #1  READY (12)  READY (1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 2 
 [D]
 [F]


*** CYCLE 8
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F8 (96)R2
IQ:
		3  L.S F0 (48)R2  READY (0)  READY (48)  NOT ISSUED
CQ:
		3  L.S F0 (48)R2  TAG=67  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 2
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  NOT COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 3 
 [D]
 [F]


*** CYCLE 9
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F16 (144)R2
IQ:
		4  L.S F8 (96)R2  READY (0)  READY (96)  NOT ISSUED
CQ:
		3  L.S F0 (48)R2  TAG=67  READY   NOT ISSUED
		4  L.S F8 (96)R2  TAG=68  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 67
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 2, result = 0x0000000B
floating writeback ports:
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  NOT COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 4 
 [D]
 [F]


*** CYCLE 10
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F0 F0 F8
IQ:
		5  L.S F16 (144)R2  READY (0)  READY (144)  NOT ISSUED
CQ:
		3  L.S F0 (48)R2  TAG=67  READY   NOT ISSUED
		4  L.S F8 (96)R2  TAG=68  READY   NOT ISSUED
		5  L.S F16 (144)R2  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 68
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 67, result = 0x00000030
floating writeback ports:
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 5 
 [D]
 [F]


*** CYCLE 11
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	ADD.S F0 F0 F16
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
CQ:
		4  L.S F8 (96)R2  TAG=68  READY   NOT ISSUED
		5  L.S F16 (144)R2  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 69
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 3
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 68, result = 0x00000060
floating writeback ports:
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 12
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	S.S F0 (192)R2
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
CQ:
		5  L.S F16 (144)R2  TAG=69  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 4
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 69, result = 0x00000090
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 13
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	ADDUI R2 R2 #4
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 14
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	J #-40
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [D]:Control cmd found => fetch_lock = TRUE
 [F]


*** CYCLE 15
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	HALT
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  TAG=72  TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [D]:Halt found => fetch_lock = HALT
 [F]


*** CYCLE 16
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	0x3C23D70A
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 17
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	0x3CA3D70A
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 18
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	0x3CF5C28F
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 19
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	0x3D23D70A
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 20
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	0x3D4CCCCD
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 21
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	0x3D75C28F
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 22
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	0x3D8F5C29
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 23
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	0x3DA3D70A
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 24
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	0x3DB851EC
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 25
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	0x3DCCCCCD
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 26
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	0x3DE147AE
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 27
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	0x3DF5C28F
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 28
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	0x3F800000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 29
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000068
ifid:
	instr	0x40000000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 30
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000006C
ifid:
	instr	0x40400000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 31
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000070
ifid:
	instr	0x40800000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 32
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000074
ifid:
	instr	0x40A00000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 33
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000078
ifid:
	instr	0x40C00000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 34
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000007C
ifid:
	instr	0x40E00000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 35
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000080
ifid:
	instr	0x41000000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 36
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000084
ifid:
	instr	0x41100000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
		31  0x41000000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED
		31  0x41000000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [I] issued instr no 8 
 [D]
 [F]


*** CYCLE 37
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000088
ifid:
	instr	0x41200000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
		31  0x41000000  READY (0)  READY (0)  NOT ISSUED
		32  0x41100000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED
		31  0x41000000  NOT COMPLETED
		32  0x41100000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 38
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000008C
ifid:
	instr	0x41300000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
		31  0x41000000  READY (0)  READY (0)  NOT ISSUED
		32  0x41100000  READY (0)  READY (0)  NOT ISSUED
		33  0x41200000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000C0
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED
		31  0x41000000  NOT COMPLETED
		32  0x41100000  NOT COMPLETED
		33  0x41200000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 39
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	0x41400000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
		31  0x41000000  READY (0)  READY (0)  NOT ISSUED
		32  0x41100000  READY (0)  READY (0)  NOT ISSUED
		33  0x41200000  READY (0)  READY (0)  NOT ISSUED
		34  0x41300000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED
		31  0x41000000  NOT COMPLETED
		32  0x41100000  NOT COMPLETED
		33  0x41200000  NOT COMPLETED
		34  0x41300000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 40
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000094
ifid:
	instr	0x42C80000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
		31  0x41000000  READY (0)  READY (0)  NOT ISSUED
		32  0x41100000  READY (0)  READY (0)  NOT ISSUED
		33  0x41200000  READY (0)  READY (0)  NOT ISSUED
		34  0x41300000  READY (0)  READY (0)  NOT ISSUED
		35  0x41400000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED
		31  0x41000000  NOT COMPLETED
		32  0x41100000  NOT COMPLETED
		33  0x41200000  NOT COMPLETED
		34  0x41300000  NOT COMPLETED
		35  0x41400000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 41
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000098
ifid:
	instr	0x42CA0000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
		31  0x41000000  READY (0)  READY (0)  NOT ISSUED
		32  0x41100000  READY (0)  READY (0)  NOT ISSUED
		33  0x41200000  READY (0)  READY (0)  NOT ISSUED
		34  0x41300000  READY (0)  READY (0)  NOT ISSUED
		35  0x41400000  READY (0)  READY (0)  NOT ISSUED
		36  0x42C80000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED
		31  0x41000000  NOT COMPLETED
		32  0x41100000  NOT COMPLETED
		33  0x41200000  NOT COMPLETED
		34  0x41300000  NOT COMPLETED
		35  0x41400000  NOT COMPLETED
		36  0x42C80000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
 [F]


*** CYCLE 42
Memory
	Address		Data
	0x00000000	20 01 00 0C 10 20 00 24 28 21 00 01 98 40 00 30
	0x00000010	98 48 00 60 98 50 00 90 04 08 00 02 04 10 00 00
	0x00000020	B8 40 00 C0 24 42 00 04 0B FF FF D8 FC 00 00 00
	0x00000030	3C 23 D7 0A 3C A3 D7 0A 3C F5 C2 8F 3D 23 D7 0A
	0x00000040	3D 4C CC CD 3D 75 C2 8F 3D 8F 5C 29 3D A3 D7 0A
	0x00000050	3D B8 51 EC 3D CC CC CD 3D E1 47 AE 3D F5 C2 8F
	0x00000060	3F 80 00 00 40 00 00 00 40 40 00 00 40 80 00 00
	0x00000070	40 A0 00 00 40 C0 00 00 40 E0 00 00 41 00 00 00
	0x00000080	41 10 00 00 41 20 00 00 41 30 00 00 41 40 00 00
	0x00000090	42 C8 00 00 42 CA 00 00 42 CC 00 00 42 CE 00 00
	0x000000A0	42 D0 00 00 42 D2 00 00 42 D4 00 00 42 D6 00 00
	0x000000B0	42 D8 00 00 42 DA 00 00 42 DC 00 00 42 DE 00 00
	0x000000C0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000D0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x000000E0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x0000000C	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000009C
ifid:
	instr	0x42CC0000
IQ:
		6  MULT.S F0 F0 F8  TAG= 3  TAG= 4  NOT ISSUED
		7  ADD.S F0 F0 F16  TAG= 6  TAG= 5  NOT ISSUED
		8  S.S F0 (192)R2  READY (0)  READY (192)  ISSUED
		9  ADDUI R2 R2 #4  READY (0)  READY (4)  NOT ISSUED
		10  J #-40  READY (0)  READY (0)  NOT ISSUED
		12  0x3C23D70A  READY (0)  READY (0)  NOT ISSUED
		13  0x3CA3D70A  READY (0)  READY (0)  NOT ISSUED
		14  0x3CF5C28F  READY (0)  READY (0)  NOT ISSUED
		15  0x3D23D70A  READY (0)  READY (0)  NOT ISSUED
		16  0x3D4CCCCD  READY (0)  READY (0)  NOT ISSUED
		17  0x3D75C28F  READY (0)  READY (0)  NOT ISSUED
		18  0x3D8F5C29  READY (0)  READY (0)  NOT ISSUED
		19  0x3DA3D70A  READY (0)  READY (0)  NOT ISSUED
		20  0x3DB851EC  READY (0)  READY (0)  NOT ISSUED
		21  0x3DCCCCCD  READY (0)  READY (0)  NOT ISSUED
		22  0x3DE147AE  READY (0)  READY (0)  NOT ISSUED
		23  0x3DF5C28F  READY (0)  READY (0)  NOT ISSUED
		24  0x3F800000  READY (0)  READY (0)  NOT ISSUED
		25  0x40000000  READY (0)  READY (0)  NOT ISSUED
		26  0x40400000  READY (0)  READY (0)  NOT ISSUED
		27  0x40800000  READY (0)  READY (0)  NOT ISSUED
		28  0x40A00000  READY (0)  READY (0)  NOT ISSUED
		29  0x40C00000  READY (0)  READY (0)  NOT ISSUED
		30  0x40E00000  READY (0)  READY (0)  NOT ISSUED
		31  0x41000000  READY (0)  READY (0)  NOT ISSUED
		32  0x41100000  READY (0)  READY (0)  NOT ISSUED
		33  0x41200000  READY (0)  READY (0)  NOT ISSUED
		34  0x41300000  READY (0)  READY (0)  NOT ISSUED
		35  0x41400000  READY (0)  READY (0)  NOT ISSUED
		36  0x42C80000  READY (0)  READY (0)  NOT ISSUED
		37  0x42CA0000  READY (0)  READY (0)  NOT ISSUED
CQ:
		8  S.S F0 (192)R2  READY   TAG= 7  NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 3, result = 0x3C23D70A
		TAG = 4, result = 0x3F800000
branch PC update:
		TAG = 1, outcome = -858993460, target = 0x00000000
ROB:
		1  BEQZ R1 #36  COMPLETED
		2  SUBI R1 R1 #1  COMPLETED
		3  L.S F0 (48)R2  NOT COMPLETED
		4  L.S F8 (96)R2  NOT COMPLETED
		5  L.S F16 (144)R2  NOT COMPLETED
		6  MULT.S F0 F0 F8  NOT COMPLETED
		7  ADD.S F0 F0 F16  NOT COMPLETED
		8  S.S F0 (192)R2  NOT COMPLETED
		9  ADDUI R2 R2 #4  NOT COMPLETED
		10  J #-40  NOT COMPLETED
		11  HALT  COMPLETED
		12  0x3C23D70A  NOT COMPLETED
		13  0x3CA3D70A  NOT COMPLETED
		14  0x3CF5C28F  NOT COMPLETED
		15  0x3D23D70A  NOT COMPLETED
		16  0x3D4CCCCD  NOT COMPLETED
		17  0x3D75C28F  NOT COMPLETED
		18  0x3D8F5C29  NOT COMPLETED
		19  0x3DA3D70A  NOT COMPLETED
		20  0x3DB851EC  NOT COMPLETED
		21  0x3DCCCCCD  NOT COMPLETED
		22  0x3DE147AE  NOT COMPLETED
		23  0x3DF5C28F  NOT COMPLETED
		24  0x3F800000  NOT COMPLETED
		25  0x40000000  NOT COMPLETED
		26  0x40400000  NOT COMPLETED
		27  0x40800000  NOT COMPLETED
		28  0x40A00000  NOT COMPLETED
		29  0x40C00000  NOT COMPLETED
		30  0x40E00000  NOT COMPLETED
		31  0x41000000  NOT COMPLETED
		32  0x41100000  NOT COMPLETED
		33  0x41200000  NOT COMPLETED
		34  0x41300000  NOT COMPLETED
		35  0x41400000  NOT COMPLETED
		36  0x42C80000  NOT COMPLETED
		37  0x42CA0000  NOT COMPLETED

 [C]
 [W]
 [W]:branch_tag found => fetch_lock = FLASE
 [E]
 [M]
 [I]
 [D]
