$date
	Thu Feb 12 19:45:50 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_rca $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 4 ( sum [3:0] $end
$var wire 1 ) c4 $end
$var wire 1 * c3 $end
$var wire 1 + c2 $end
$var wire 1 , c1 $end
$scope module fa0 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 % cin $end
$var wire 1 , cout $end
$var wire 1 / sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 , cin $end
$var wire 1 + cout $end
$var wire 1 2 sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 + cin $end
$var wire 1 * cout $end
$var wire 1 5 sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 * cin $end
$var wire 1 ) cout $end
$var wire 1 8 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
18
17
06
15
04
03
02
11
10
0/
0.
0-
0,
1+
0*
0)
b1100 (
b1010 '
b10 &
0%
b1010 $
b10 #
0"
b1100 !
$end
