/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set RX__0__MASK, 0x10
.set RX__0__PC, CYREG_PRT12_PC4
.set RX__0__PORT, 12
.set RX__0__SHIFT, 4
.set RX__AG, CYREG_PRT12_AG
.set RX__BIE, CYREG_PRT12_BIE
.set RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX__BYP, CYREG_PRT12_BYP
.set RX__DM0, CYREG_PRT12_DM0
.set RX__DM1, CYREG_PRT12_DM1
.set RX__DM2, CYREG_PRT12_DM2
.set RX__DR, CYREG_PRT12_DR
.set RX__INP_DIS, CYREG_PRT12_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RX__MASK, 0x10
.set RX__PORT, 12
.set RX__PRT, CYREG_PRT12_PRT
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX__PS, CYREG_PRT12_PS
.set RX__SHIFT, 4
.set RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX__SLW, CYREG_PRT12_SLW

/* TX */
.set TX__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set TX__0__MASK, 0x20
.set TX__0__PC, CYREG_PRT12_PC5
.set TX__0__PORT, 12
.set TX__0__SHIFT, 5
.set TX__AG, CYREG_PRT12_AG
.set TX__BIE, CYREG_PRT12_BIE
.set TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX__BYP, CYREG_PRT12_BYP
.set TX__DM0, CYREG_PRT12_DM0
.set TX__DM1, CYREG_PRT12_DM1
.set TX__DM2, CYREG_PRT12_DM2
.set TX__DR, CYREG_PRT12_DR
.set TX__INP_DIS, CYREG_PRT12_INP_DIS
.set TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX__MASK, 0x20
.set TX__PORT, 12
.set TX__PRT, CYREG_PRT12_PRT
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX__PS, CYREG_PRT12_PS
.set TX__SHIFT, 5
.set TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX__SLW, CYREG_PRT12_SLW

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set LCD_LCDPort__0__MASK, 0x02
.set LCD_LCDPort__0__PC, CYREG_PRT0_PC1
.set LCD_LCDPort__0__PORT, 0
.set LCD_LCDPort__0__SHIFT, 1
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU0_INTTYPE2
.set LCD_LCDPort__1__MASK, 0x04
.set LCD_LCDPort__1__PC, CYREG_PRT0_PC2
.set LCD_LCDPort__1__PORT, 0
.set LCD_LCDPort__1__SHIFT, 2
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU0_INTTYPE3
.set LCD_LCDPort__2__MASK, 0x08
.set LCD_LCDPort__2__PC, CYREG_PRT0_PC3
.set LCD_LCDPort__2__PORT, 0
.set LCD_LCDPort__2__SHIFT, 3
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU0_INTTYPE4
.set LCD_LCDPort__3__MASK, 0x10
.set LCD_LCDPort__3__PC, CYREG_PRT0_PC4
.set LCD_LCDPort__3__PORT, 0
.set LCD_LCDPort__3__SHIFT, 4
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU0_INTTYPE5
.set LCD_LCDPort__4__MASK, 0x20
.set LCD_LCDPort__4__PC, CYREG_PRT0_PC5
.set LCD_LCDPort__4__PORT, 0
.set LCD_LCDPort__4__SHIFT, 5
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU0_INTTYPE6
.set LCD_LCDPort__5__MASK, 0x40
.set LCD_LCDPort__5__PC, CYREG_PRT0_PC6
.set LCD_LCDPort__5__PORT, 0
.set LCD_LCDPort__5__SHIFT, 6
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU0_INTTYPE7
.set LCD_LCDPort__6__MASK, 0x80
.set LCD_LCDPort__6__PC, CYREG_PRT0_PC7
.set LCD_LCDPort__6__PORT, 0
.set LCD_LCDPort__6__SHIFT, 7
.set LCD_LCDPort__AG, CYREG_PRT0_AG
.set LCD_LCDPort__AMUX, CYREG_PRT0_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT0_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT0_BYP
.set LCD_LCDPort__CTL, CYREG_PRT0_CTL
.set LCD_LCDPort__DM0, CYREG_PRT0_DM0
.set LCD_LCDPort__DM1, CYREG_PRT0_DM1
.set LCD_LCDPort__DM2, CYREG_PRT0_DM2
.set LCD_LCDPort__DR, CYREG_PRT0_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT0_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT0_LCD_EN
.set LCD_LCDPort__MASK, 0xFE
.set LCD_LCDPort__PORT, 0
.set LCD_LCDPort__PRT, CYREG_PRT0_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT0_PS
.set LCD_LCDPort__SHIFT, 1
.set LCD_LCDPort__SLW, CYREG_PRT0_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* VRef */
.set VRef__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set VRef__0__MASK, 0x08
.set VRef__0__PC, CYREG_PRT3_PC3
.set VRef__0__PORT, 3
.set VRef__0__SHIFT, 3
.set VRef__AG, CYREG_PRT3_AG
.set VRef__AMUX, CYREG_PRT3_AMUX
.set VRef__BIE, CYREG_PRT3_BIE
.set VRef__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VRef__BYP, CYREG_PRT3_BYP
.set VRef__CTL, CYREG_PRT3_CTL
.set VRef__DM0, CYREG_PRT3_DM0
.set VRef__DM1, CYREG_PRT3_DM1
.set VRef__DM2, CYREG_PRT3_DM2
.set VRef__DR, CYREG_PRT3_DR
.set VRef__INP_DIS, CYREG_PRT3_INP_DIS
.set VRef__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VRef__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VRef__LCD_EN, CYREG_PRT3_LCD_EN
.set VRef__MASK, 0x08
.set VRef__PORT, 3
.set VRef__PRT, CYREG_PRT3_PRT
.set VRef__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VRef__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VRef__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VRef__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VRef__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VRef__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VRef__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VRef__PS, CYREG_PRT3_PS
.set VRef__SHIFT, 3
.set VRef__SLW, CYREG_PRT3_SLW

/* Offset */
.set Offset_DAC__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Offset_DAC__0__MASK, 0x01
.set Offset_DAC__0__PC, CYREG_PRT0_PC0
.set Offset_DAC__0__PORT, 0
.set Offset_DAC__0__SHIFT, 0
.set Offset_DAC__AG, CYREG_PRT0_AG
.set Offset_DAC__AMUX, CYREG_PRT0_AMUX
.set Offset_DAC__BIE, CYREG_PRT0_BIE
.set Offset_DAC__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Offset_DAC__BYP, CYREG_PRT0_BYP
.set Offset_DAC__CTL, CYREG_PRT0_CTL
.set Offset_DAC__DM0, CYREG_PRT0_DM0
.set Offset_DAC__DM1, CYREG_PRT0_DM1
.set Offset_DAC__DM2, CYREG_PRT0_DM2
.set Offset_DAC__DR, CYREG_PRT0_DR
.set Offset_DAC__INP_DIS, CYREG_PRT0_INP_DIS
.set Offset_DAC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Offset_DAC__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Offset_DAC__LCD_EN, CYREG_PRT0_LCD_EN
.set Offset_DAC__MASK, 0x01
.set Offset_DAC__PORT, 0
.set Offset_DAC__PRT, CYREG_PRT0_PRT
.set Offset_DAC__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Offset_DAC__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Offset_DAC__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Offset_DAC__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Offset_DAC__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Offset_DAC__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Offset_DAC__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Offset_DAC__PS, CYREG_PRT0_PS
.set Offset_DAC__SHIFT, 0
.set Offset_DAC__SLW, CYREG_PRT0_SLW
.set Offset_Gain_SC__BST, CYREG_SC1_BST
.set Offset_Gain_SC__CLK, CYREG_SC1_CLK
.set Offset_Gain_SC__CMPINV, CYREG_SC_CMPINV
.set Offset_Gain_SC__CMPINV_MASK, 0x02
.set Offset_Gain_SC__CPTR, CYREG_SC_CPTR
.set Offset_Gain_SC__CPTR_MASK, 0x02
.set Offset_Gain_SC__CR0, CYREG_SC1_CR0
.set Offset_Gain_SC__CR1, CYREG_SC1_CR1
.set Offset_Gain_SC__CR2, CYREG_SC1_CR2
.set Offset_Gain_SC__MSK, CYREG_SC_MSK
.set Offset_Gain_SC__MSK_MASK, 0x02
.set Offset_Gain_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Offset_Gain_SC__PM_ACT_MSK, 0x02
.set Offset_Gain_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Offset_Gain_SC__PM_STBY_MSK, 0x02
.set Offset_Gain_SC__SR, CYREG_SC_SR
.set Offset_Gain_SC__SR_MASK, 0x02
.set Offset_Gain_SC__SW0, CYREG_SC1_SW0
.set Offset_Gain_SC__SW10, CYREG_SC1_SW10
.set Offset_Gain_SC__SW2, CYREG_SC1_SW2
.set Offset_Gain_SC__SW3, CYREG_SC1_SW3
.set Offset_Gain_SC__SW4, CYREG_SC1_SW4
.set Offset_Gain_SC__SW6, CYREG_SC1_SW6
.set Offset_Gain_SC__SW7, CYREG_SC1_SW7
.set Offset_Gain_SC__SW8, CYREG_SC1_SW8
.set Offset_Gain_SC__WRK1, CYREG_SC_WRK1
.set Offset_Gain_SC__WRK1_MASK, 0x02
.set Offset_viDAC8__CR0, CYREG_DAC2_CR0
.set Offset_viDAC8__CR1, CYREG_DAC2_CR1
.set Offset_viDAC8__D, CYREG_DAC2_D
.set Offset_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Offset_viDAC8__PM_ACT_MSK, 0x04
.set Offset_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Offset_viDAC8__PM_STBY_MSK, 0x04
.set Offset_viDAC8__STROBE, CYREG_DAC2_STROBE
.set Offset_viDAC8__SW0, CYREG_DAC2_SW0
.set Offset_viDAC8__SW2, CYREG_DAC2_SW2
.set Offset_viDAC8__SW3, CYREG_DAC2_SW3
.set Offset_viDAC8__SW4, CYREG_DAC2_SW4
.set Offset_viDAC8__TR, CYREG_DAC2_TR
.set Offset_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set Offset_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set Offset_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set Offset_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set Offset_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set Offset_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set Offset_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set Offset_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set Offset_viDAC8__TST, CYREG_DAC2_TST

/* PIDIsr */
.set PIDIsr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PIDIsr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PIDIsr__INTC_MASK, 0x01
.set PIDIsr__INTC_NUMBER, 0
.set PIDIsr__INTC_PRIOR_NUM, 7
.set PIDIsr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set PIDIsr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PIDIsr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x04
.set USBUART_ep_1__INTC_NUMBER, 2
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x08
.set USBUART_ep_2__INTC_NUMBER, 3
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x10
.set USBUART_ep_3__INTC_NUMBER, 4
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* CapSense */
.set CapSense_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_BufCH0__PM_STBY_MSK, 0x10
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set CapSense_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set CapSense_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set CapSense_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB09_CTL
.set CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB09_CTL
.set CapSense_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CapSense_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB09_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS, 0
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS, 1
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS, 2
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS, 4
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB08_A0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB08_A1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB08_D0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB08_D1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB08_F0
.set CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB08_F1
.set CapSense_CmodCH0__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_CmodCH0__0__MASK, 0x10
.set CapSense_CmodCH0__0__PC, CYREG_PRT2_PC4
.set CapSense_CmodCH0__0__PORT, 2
.set CapSense_CmodCH0__0__SHIFT, 4
.set CapSense_CmodCH0__AG, CYREG_PRT2_AG
.set CapSense_CmodCH0__AMUX, CYREG_PRT2_AMUX
.set CapSense_CmodCH0__BIE, CYREG_PRT2_BIE
.set CapSense_CmodCH0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_CmodCH0__BYP, CYREG_PRT2_BYP
.set CapSense_CmodCH0__Cmod_CH0__INTTYPE, CYREG_PICU2_INTTYPE4
.set CapSense_CmodCH0__Cmod_CH0__MASK, 0x10
.set CapSense_CmodCH0__Cmod_CH0__PC, CYREG_PRT2_PC4
.set CapSense_CmodCH0__Cmod_CH0__PORT, 2
.set CapSense_CmodCH0__Cmod_CH0__SHIFT, 4
.set CapSense_CmodCH0__CTL, CYREG_PRT2_CTL
.set CapSense_CmodCH0__DM0, CYREG_PRT2_DM0
.set CapSense_CmodCH0__DM1, CYREG_PRT2_DM1
.set CapSense_CmodCH0__DM2, CYREG_PRT2_DM2
.set CapSense_CmodCH0__DR, CYREG_PRT2_DR
.set CapSense_CmodCH0__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_CmodCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CapSense_CmodCH0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_CmodCH0__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_CmodCH0__MASK, 0x10
.set CapSense_CmodCH0__PORT, 2
.set CapSense_CmodCH0__PRT, CYREG_PRT2_PRT
.set CapSense_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_CmodCH0__PS, CYREG_PRT2_PS
.set CapSense_CmodCH0__SHIFT, 4
.set CapSense_CmodCH0__SLW, CYREG_PRT2_SLW
.set CapSense_CompCH0_ctComp__CLK, CYREG_CMP2_CLK
.set CapSense_CompCH0_ctComp__CMP_MASK, 0x04
.set CapSense_CompCH0_ctComp__CMP_NUMBER, 2
.set CapSense_CompCH0_ctComp__CR, CYREG_CMP2_CR
.set CapSense_CompCH0_ctComp__LUT__CR, CYREG_LUT2_CR
.set CapSense_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_CompCH0_ctComp__LUT__MSK_MASK, 0x04
.set CapSense_CompCH0_ctComp__LUT__MSK_SHIFT, 2
.set CapSense_CompCH0_ctComp__LUT__MX, CYREG_LUT2_MX
.set CapSense_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_CompCH0_ctComp__LUT__SR_MASK, 0x04
.set CapSense_CompCH0_ctComp__LUT__SR_SHIFT, 2
.set CapSense_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_CompCH0_ctComp__PM_ACT_MSK, 0x04
.set CapSense_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_CompCH0_ctComp__PM_STBY_MSK, 0x04
.set CapSense_CompCH0_ctComp__SW0, CYREG_CMP2_SW0
.set CapSense_CompCH0_ctComp__SW2, CYREG_CMP2_SW2
.set CapSense_CompCH0_ctComp__SW3, CYREG_CMP2_SW3
.set CapSense_CompCH0_ctComp__SW4, CYREG_CMP2_SW4
.set CapSense_CompCH0_ctComp__SW6, CYREG_CMP2_SW6
.set CapSense_CompCH0_ctComp__TR0, CYREG_CMP2_TR0
.set CapSense_CompCH0_ctComp__TR1, CYREG_CMP2_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set CapSense_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set CapSense_CompCH0_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set CapSense_CompCH0_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set CapSense_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_CompCH0_ctComp__WRK_MASK, 0x04
.set CapSense_CompCH0_ctComp__WRK_SHIFT, 2
.set CapSense_IdacCH0_viDAC8__CR0, CYREG_DAC0_CR0
.set CapSense_IdacCH0_viDAC8__CR1, CYREG_DAC0_CR1
.set CapSense_IdacCH0_viDAC8__D, CYREG_DAC0_D
.set CapSense_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_IdacCH0_viDAC8__PM_ACT_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_IdacCH0_viDAC8__PM_STBY_MSK, 0x01
.set CapSense_IdacCH0_viDAC8__STROBE, CYREG_DAC0_STROBE
.set CapSense_IdacCH0_viDAC8__SW0, CYREG_DAC0_SW0
.set CapSense_IdacCH0_viDAC8__SW2, CYREG_DAC0_SW2
.set CapSense_IdacCH0_viDAC8__SW3, CYREG_DAC0_SW3
.set CapSense_IdacCH0_viDAC8__SW4, CYREG_DAC0_SW4
.set CapSense_IdacCH0_viDAC8__TR, CYREG_DAC0_TR
.set CapSense_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set CapSense_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set CapSense_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set CapSense_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set CapSense_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set CapSense_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set CapSense_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set CapSense_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set CapSense_IdacCH0_viDAC8__TST, CYREG_DAC0_TST
.set CapSense_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CapSense_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CapSense_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CapSense_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_IntClock__INDEX, 0x01
.set CapSense_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_IntClock__PM_ACT_MSK, 0x02
.set CapSense_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_IntClock__PM_STBY_MSK, 0x02
.set CapSense_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_IsrCH0__INTC_MASK, 0x02
.set CapSense_IsrCH0__INTC_NUMBER, 1
.set CapSense_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set CapSense_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB15_A0
.set CapSense_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB15_A1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB15_D0
.set CapSense_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB15_D1
.set CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB15_F0
.set CapSense_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB15_F1
.set CapSense_MeasureCH0_UDB_Counter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_MeasureCH0_UDB_Counter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB12_F1
.set CapSense_PortCH0__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_PortCH0__0__MASK, 0x01
.set CapSense_PortCH0__0__PC, CYREG_PRT2_PC0
.set CapSense_PortCH0__0__PORT, 2
.set CapSense_PortCH0__0__SHIFT, 0
.set CapSense_PortCH0__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set CapSense_PortCH0__1__MASK, 0x02
.set CapSense_PortCH0__1__PC, CYREG_PRT2_PC1
.set CapSense_PortCH0__1__PORT, 2
.set CapSense_PortCH0__1__SHIFT, 1
.set CapSense_PortCH0__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_PortCH0__2__MASK, 0x04
.set CapSense_PortCH0__2__PC, CYREG_PRT2_PC2
.set CapSense_PortCH0__2__PORT, 2
.set CapSense_PortCH0__2__SHIFT, 2
.set CapSense_PortCH0__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set CapSense_PortCH0__3__MASK, 0x08
.set CapSense_PortCH0__3__PC, CYREG_PRT2_PC3
.set CapSense_PortCH0__3__PORT, 2
.set CapSense_PortCH0__3__SHIFT, 3
.set CapSense_PortCH0__AG, CYREG_PRT2_AG
.set CapSense_PortCH0__AMUX, CYREG_PRT2_AMUX
.set CapSense_PortCH0__BACK__BTN__INTTYPE, CYREG_PICU2_INTTYPE0
.set CapSense_PortCH0__BACK__BTN__MASK, 0x01
.set CapSense_PortCH0__BACK__BTN__PC, CYREG_PRT2_PC0
.set CapSense_PortCH0__BACK__BTN__PORT, 2
.set CapSense_PortCH0__BACK__BTN__SHIFT, 0
.set CapSense_PortCH0__BIE, CYREG_PRT2_BIE
.set CapSense_PortCH0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CapSense_PortCH0__BYP, CYREG_PRT2_BYP
.set CapSense_PortCH0__CTL, CYREG_PRT2_CTL
.set CapSense_PortCH0__DM0, CYREG_PRT2_DM0
.set CapSense_PortCH0__DM1, CYREG_PRT2_DM1
.set CapSense_PortCH0__DM2, CYREG_PRT2_DM2
.set CapSense_PortCH0__DOWN__BTN__INTTYPE, CYREG_PICU2_INTTYPE2
.set CapSense_PortCH0__DOWN__BTN__MASK, 0x04
.set CapSense_PortCH0__DOWN__BTN__PC, CYREG_PRT2_PC2
.set CapSense_PortCH0__DOWN__BTN__PORT, 2
.set CapSense_PortCH0__DOWN__BTN__SHIFT, 2
.set CapSense_PortCH0__DR, CYREG_PRT2_DR
.set CapSense_PortCH0__ENTER__BTN__INTTYPE, CYREG_PICU2_INTTYPE1
.set CapSense_PortCH0__ENTER__BTN__MASK, 0x02
.set CapSense_PortCH0__ENTER__BTN__PC, CYREG_PRT2_PC1
.set CapSense_PortCH0__ENTER__BTN__PORT, 2
.set CapSense_PortCH0__ENTER__BTN__SHIFT, 1
.set CapSense_PortCH0__INP_DIS, CYREG_PRT2_INP_DIS
.set CapSense_PortCH0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CapSense_PortCH0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CapSense_PortCH0__LCD_EN, CYREG_PRT2_LCD_EN
.set CapSense_PortCH0__PORT, 2
.set CapSense_PortCH0__PRT, CYREG_PRT2_PRT
.set CapSense_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CapSense_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CapSense_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CapSense_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CapSense_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CapSense_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CapSense_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CapSense_PortCH0__PS, CYREG_PRT2_PS
.set CapSense_PortCH0__SLW, CYREG_PRT2_SLW
.set CapSense_PortCH0__UP__BTN__INTTYPE, CYREG_PICU2_INTTYPE3
.set CapSense_PortCH0__UP__BTN__MASK, 0x08
.set CapSense_PortCH0__UP__BTN__PC, CYREG_PRT2_PC3
.set CapSense_PortCH0__UP__BTN__PORT, 2
.set CapSense_PortCH0__UP__BTN__SHIFT, 3

/* O_Buffer */
.set O_Buffer_ABuf__CR, CYREG_OPAMP2_CR
.set O_Buffer_ABuf__MX, CYREG_OPAMP2_MX
.set O_Buffer_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set O_Buffer_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set O_Buffer_ABuf__PM_ACT_MSK, 0x04
.set O_Buffer_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set O_Buffer_ABuf__PM_STBY_MSK, 0x04
.set O_Buffer_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set O_Buffer_ABuf__SW, CYREG_OPAMP2_SW
.set O_Buffer_ABuf__TR0, CYREG_OPAMP2_TR0
.set O_Buffer_ABuf__TR1, CYREG_OPAMP2_TR1

/* BufferDMA */
.set BufferDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set BufferDMA__DRQ_NUMBER, 10
.set BufferDMA__NUMBEROF_TDS, 0
.set BufferDMA__PRIORITY, 2
.set BufferDMA__TERMIN_EN, 0
.set BufferDMA__TERMIN_SEL, 0
.set BufferDMA__TERMOUT0_EN, 1
.set BufferDMA__TERMOUT0_SEL, 10
.set BufferDMA__TERMOUT1_EN, 0
.set BufferDMA__TERMOUT1_SEL, 0

/* SourceDMA */
.set SourceDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SourceDMA__DRQ_NUMBER, 1
.set SourceDMA__NUMBEROF_TDS, 0
.set SourceDMA__PRIORITY, 3
.set SourceDMA__TERMIN_EN, 0
.set SourceDMA__TERMIN_SEL, 0
.set SourceDMA__TERMOUT0_EN, 0
.set SourceDMA__TERMOUT0_SEL, 0
.set SourceDMA__TERMOUT1_EN, 0
.set SourceDMA__TERMOUT1_SEL, 0

/* CurrentDMA */
.set CurrentDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set CurrentDMA__DRQ_NUMBER, 0
.set CurrentDMA__NUMBEROF_TDS, 0
.set CurrentDMA__PRIORITY, 2
.set CurrentDMA__TERMIN_EN, 0
.set CurrentDMA__TERMIN_SEL, 0
.set CurrentDMA__TERMOUT0_EN, 0
.set CurrentDMA__TERMOUT0_SEL, 0
.set CurrentDMA__TERMOUT1_EN, 0
.set CurrentDMA__TERMOUT1_SEL, 0

/* GDT_Buffer */
.set GDT_Buffer_ABuf__CR, CYREG_OPAMP1_CR
.set GDT_Buffer_ABuf__MX, CYREG_OPAMP1_MX
.set GDT_Buffer_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set GDT_Buffer_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set GDT_Buffer_ABuf__PM_ACT_MSK, 0x02
.set GDT_Buffer_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set GDT_Buffer_ABuf__PM_STBY_MSK, 0x02
.set GDT_Buffer_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set GDT_Buffer_ABuf__SW, CYREG_OPAMP1_SW
.set GDT_Buffer_ABuf__TR0, CYREG_OPAMP1_TR0
.set GDT_Buffer_ABuf__TR1, CYREG_OPAMP1_TR1

/* Gate_Drive */
.set Gate_Drive__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Gate_Drive__0__MASK, 0x80
.set Gate_Drive__0__PC, CYREG_PRT3_PC7
.set Gate_Drive__0__PORT, 3
.set Gate_Drive__0__SHIFT, 7
.set Gate_Drive__AG, CYREG_PRT3_AG
.set Gate_Drive__AMUX, CYREG_PRT3_AMUX
.set Gate_Drive__BIE, CYREG_PRT3_BIE
.set Gate_Drive__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Gate_Drive__BYP, CYREG_PRT3_BYP
.set Gate_Drive__CTL, CYREG_PRT3_CTL
.set Gate_Drive__DM0, CYREG_PRT3_DM0
.set Gate_Drive__DM1, CYREG_PRT3_DM1
.set Gate_Drive__DM2, CYREG_PRT3_DM2
.set Gate_Drive__DR, CYREG_PRT3_DR
.set Gate_Drive__INP_DIS, CYREG_PRT3_INP_DIS
.set Gate_Drive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Gate_Drive__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Gate_Drive__LCD_EN, CYREG_PRT3_LCD_EN
.set Gate_Drive__MASK, 0x80
.set Gate_Drive__PORT, 3
.set Gate_Drive__PRT, CYREG_PRT3_PRT
.set Gate_Drive__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Gate_Drive__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Gate_Drive__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Gate_Drive__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Gate_Drive__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Gate_Drive__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Gate_Drive__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Gate_Drive__PS, CYREG_PRT3_PS
.set Gate_Drive__SHIFT, 7
.set Gate_Drive__SLW, CYREG_PRT3_SLW
.set Gate_Drive_Tune_DAC__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Gate_Drive_Tune_DAC__0__MASK, 0x40
.set Gate_Drive_Tune_DAC__0__PC, CYREG_PRT3_PC6
.set Gate_Drive_Tune_DAC__0__PORT, 3
.set Gate_Drive_Tune_DAC__0__SHIFT, 6
.set Gate_Drive_Tune_DAC__AG, CYREG_PRT3_AG
.set Gate_Drive_Tune_DAC__AMUX, CYREG_PRT3_AMUX
.set Gate_Drive_Tune_DAC__BIE, CYREG_PRT3_BIE
.set Gate_Drive_Tune_DAC__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Gate_Drive_Tune_DAC__BYP, CYREG_PRT3_BYP
.set Gate_Drive_Tune_DAC__CTL, CYREG_PRT3_CTL
.set Gate_Drive_Tune_DAC__DM0, CYREG_PRT3_DM0
.set Gate_Drive_Tune_DAC__DM1, CYREG_PRT3_DM1
.set Gate_Drive_Tune_DAC__DM2, CYREG_PRT3_DM2
.set Gate_Drive_Tune_DAC__DR, CYREG_PRT3_DR
.set Gate_Drive_Tune_DAC__INP_DIS, CYREG_PRT3_INP_DIS
.set Gate_Drive_Tune_DAC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Gate_Drive_Tune_DAC__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Gate_Drive_Tune_DAC__LCD_EN, CYREG_PRT3_LCD_EN
.set Gate_Drive_Tune_DAC__MASK, 0x40
.set Gate_Drive_Tune_DAC__PORT, 3
.set Gate_Drive_Tune_DAC__PRT, CYREG_PRT3_PRT
.set Gate_Drive_Tune_DAC__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Gate_Drive_Tune_DAC__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Gate_Drive_Tune_DAC__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Gate_Drive_Tune_DAC__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Gate_Drive_Tune_DAC__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Gate_Drive_Tune_DAC__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Gate_Drive_Tune_DAC__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Gate_Drive_Tune_DAC__PS, CYREG_PRT3_PS
.set Gate_Drive_Tune_DAC__SHIFT, 6
.set Gate_Drive_Tune_DAC__SLW, CYREG_PRT3_SLW
.set Gate_Drive_Tune_viDAC8__CR0, CYREG_DAC3_CR0
.set Gate_Drive_Tune_viDAC8__CR1, CYREG_DAC3_CR1
.set Gate_Drive_Tune_viDAC8__D, CYREG_DAC3_D
.set Gate_Drive_Tune_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Gate_Drive_Tune_viDAC8__PM_ACT_MSK, 0x08
.set Gate_Drive_Tune_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Gate_Drive_Tune_viDAC8__PM_STBY_MSK, 0x08
.set Gate_Drive_Tune_viDAC8__STROBE, CYREG_DAC3_STROBE
.set Gate_Drive_Tune_viDAC8__SW0, CYREG_DAC3_SW0
.set Gate_Drive_Tune_viDAC8__SW2, CYREG_DAC3_SW2
.set Gate_Drive_Tune_viDAC8__SW3, CYREG_DAC3_SW3
.set Gate_Drive_Tune_viDAC8__SW4, CYREG_DAC3_SW4
.set Gate_Drive_Tune_viDAC8__TR, CYREG_DAC3_TR
.set Gate_Drive_Tune_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set Gate_Drive_Tune_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set Gate_Drive_Tune_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set Gate_Drive_Tune_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set Gate_Drive_Tune_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set Gate_Drive_Tune_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set Gate_Drive_Tune_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set Gate_Drive_Tune_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set Gate_Drive_Tune_viDAC8__TST, CYREG_DAC3_TST

/* Source_ADC */
.set Source_ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set Source_ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set Source_ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set Source_ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set Source_ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set Source_ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set Source_ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set Source_ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set Source_ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set Source_ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set Source_ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set Source_ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set Source_ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set Source_ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set Source_ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set Source_ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set Source_ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set Source_ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set Source_ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set Source_ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set Source_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set Source_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set Source_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set Source_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set Source_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set Source_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set Source_ADC_theACLK__INDEX, 0x01
.set Source_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Source_ADC_theACLK__PM_ACT_MSK, 0x02
.set Source_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Source_ADC_theACLK__PM_STBY_MSK, 0x02

/* I_Sense_Low */
.set I_Sense_Low__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set I_Sense_Low__0__MASK, 0x80
.set I_Sense_Low__0__PC, CYREG_PRT1_PC7
.set I_Sense_Low__0__PORT, 1
.set I_Sense_Low__0__SHIFT, 7
.set I_Sense_Low__AG, CYREG_PRT1_AG
.set I_Sense_Low__AMUX, CYREG_PRT1_AMUX
.set I_Sense_Low__BIE, CYREG_PRT1_BIE
.set I_Sense_Low__BIT_MASK, CYREG_PRT1_BIT_MASK
.set I_Sense_Low__BYP, CYREG_PRT1_BYP
.set I_Sense_Low__CTL, CYREG_PRT1_CTL
.set I_Sense_Low__DM0, CYREG_PRT1_DM0
.set I_Sense_Low__DM1, CYREG_PRT1_DM1
.set I_Sense_Low__DM2, CYREG_PRT1_DM2
.set I_Sense_Low__DR, CYREG_PRT1_DR
.set I_Sense_Low__INP_DIS, CYREG_PRT1_INP_DIS
.set I_Sense_Low__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set I_Sense_Low__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set I_Sense_Low__LCD_EN, CYREG_PRT1_LCD_EN
.set I_Sense_Low__MASK, 0x80
.set I_Sense_Low__PORT, 1
.set I_Sense_Low__PRT, CYREG_PRT1_PRT
.set I_Sense_Low__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set I_Sense_Low__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set I_Sense_Low__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set I_Sense_Low__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set I_Sense_Low__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set I_Sense_Low__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set I_Sense_Low__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set I_Sense_Low__PS, CYREG_PRT1_PS
.set I_Sense_Low__SHIFT, 7
.set I_Sense_Low__SLW, CYREG_PRT1_SLW

/* I_Sense_High */
.set I_Sense_High__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set I_Sense_High__0__MASK, 0x40
.set I_Sense_High__0__PC, CYREG_PRT1_PC6
.set I_Sense_High__0__PORT, 1
.set I_Sense_High__0__SHIFT, 6
.set I_Sense_High__AG, CYREG_PRT1_AG
.set I_Sense_High__AMUX, CYREG_PRT1_AMUX
.set I_Sense_High__BIE, CYREG_PRT1_BIE
.set I_Sense_High__BIT_MASK, CYREG_PRT1_BIT_MASK
.set I_Sense_High__BYP, CYREG_PRT1_BYP
.set I_Sense_High__CTL, CYREG_PRT1_CTL
.set I_Sense_High__DM0, CYREG_PRT1_DM0
.set I_Sense_High__DM1, CYREG_PRT1_DM1
.set I_Sense_High__DM2, CYREG_PRT1_DM2
.set I_Sense_High__DR, CYREG_PRT1_DR
.set I_Sense_High__INP_DIS, CYREG_PRT1_INP_DIS
.set I_Sense_High__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set I_Sense_High__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set I_Sense_High__LCD_EN, CYREG_PRT1_LCD_EN
.set I_Sense_High__MASK, 0x40
.set I_Sense_High__PORT, 1
.set I_Sense_High__PRT, CYREG_PRT1_PRT
.set I_Sense_High__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set I_Sense_High__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set I_Sense_High__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set I_Sense_High__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set I_Sense_High__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set I_Sense_High__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set I_Sense_High__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set I_Sense_High__PS, CYREG_PRT1_PS
.set I_Sense_High__SHIFT, 6
.set I_Sense_High__SLW, CYREG_PRT1_SLW

/* I_Source_ADC */
.set I_Source_ADC_DEC__COHER, CYREG_DEC_COHER
.set I_Source_ADC_DEC__CR, CYREG_DEC_CR
.set I_Source_ADC_DEC__DR1, CYREG_DEC_DR1
.set I_Source_ADC_DEC__DR2, CYREG_DEC_DR2
.set I_Source_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set I_Source_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set I_Source_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set I_Source_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set I_Source_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set I_Source_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set I_Source_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set I_Source_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set I_Source_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set I_Source_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set I_Source_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set I_Source_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set I_Source_ADC_DEC__PM_ACT_MSK, 0x01
.set I_Source_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set I_Source_ADC_DEC__PM_STBY_MSK, 0x01
.set I_Source_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set I_Source_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set I_Source_ADC_DEC__SR, CYREG_DEC_SR
.set I_Source_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set I_Source_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set I_Source_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set I_Source_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set I_Source_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set I_Source_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set I_Source_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set I_Source_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set I_Source_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set I_Source_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set I_Source_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set I_Source_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set I_Source_ADC_DSM__CLK, CYREG_DSM0_CLK
.set I_Source_ADC_DSM__CR0, CYREG_DSM0_CR0
.set I_Source_ADC_DSM__CR1, CYREG_DSM0_CR1
.set I_Source_ADC_DSM__CR10, CYREG_DSM0_CR10
.set I_Source_ADC_DSM__CR11, CYREG_DSM0_CR11
.set I_Source_ADC_DSM__CR12, CYREG_DSM0_CR12
.set I_Source_ADC_DSM__CR13, CYREG_DSM0_CR13
.set I_Source_ADC_DSM__CR14, CYREG_DSM0_CR14
.set I_Source_ADC_DSM__CR15, CYREG_DSM0_CR15
.set I_Source_ADC_DSM__CR16, CYREG_DSM0_CR16
.set I_Source_ADC_DSM__CR17, CYREG_DSM0_CR17
.set I_Source_ADC_DSM__CR2, CYREG_DSM0_CR2
.set I_Source_ADC_DSM__CR3, CYREG_DSM0_CR3
.set I_Source_ADC_DSM__CR4, CYREG_DSM0_CR4
.set I_Source_ADC_DSM__CR5, CYREG_DSM0_CR5
.set I_Source_ADC_DSM__CR6, CYREG_DSM0_CR6
.set I_Source_ADC_DSM__CR7, CYREG_DSM0_CR7
.set I_Source_ADC_DSM__CR8, CYREG_DSM0_CR8
.set I_Source_ADC_DSM__CR9, CYREG_DSM0_CR9
.set I_Source_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set I_Source_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set I_Source_ADC_DSM__MISC, CYREG_DSM0_MISC
.set I_Source_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set I_Source_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set I_Source_ADC_DSM__REF0, CYREG_DSM0_REF0
.set I_Source_ADC_DSM__REF1, CYREG_DSM0_REF1
.set I_Source_ADC_DSM__REF2, CYREG_DSM0_REF2
.set I_Source_ADC_DSM__REF3, CYREG_DSM0_REF3
.set I_Source_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set I_Source_ADC_DSM__SW0, CYREG_DSM0_SW0
.set I_Source_ADC_DSM__SW2, CYREG_DSM0_SW2
.set I_Source_ADC_DSM__SW3, CYREG_DSM0_SW3
.set I_Source_ADC_DSM__SW4, CYREG_DSM0_SW4
.set I_Source_ADC_DSM__SW6, CYREG_DSM0_SW6
.set I_Source_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set I_Source_ADC_DSM__TST0, CYREG_DSM0_TST0
.set I_Source_ADC_DSM__TST1, CYREG_DSM0_TST1
.set I_Source_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set I_Source_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set I_Source_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set I_Source_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set I_Source_ADC_Ext_CP_Clk__INDEX, 0x00
.set I_Source_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I_Source_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set I_Source_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I_Source_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set I_Source_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set I_Source_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set I_Source_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set I_Source_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set I_Source_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set I_Source_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set I_Source_ADC_theACLK__INDEX, 0x00
.set I_Source_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set I_Source_ADC_theACLK__PM_ACT_MSK, 0x01
.set I_Source_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set I_Source_ADC_theACLK__PM_STBY_MSK, 0x01

/* Source_Sense */
.set Source_Sense__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Source_Sense__0__MASK, 0x10
.set Source_Sense__0__PC, CYREG_PRT3_PC4
.set Source_Sense__0__PORT, 3
.set Source_Sense__0__SHIFT, 4
.set Source_Sense__AG, CYREG_PRT3_AG
.set Source_Sense__AMUX, CYREG_PRT3_AMUX
.set Source_Sense__BIE, CYREG_PRT3_BIE
.set Source_Sense__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Source_Sense__BYP, CYREG_PRT3_BYP
.set Source_Sense__CTL, CYREG_PRT3_CTL
.set Source_Sense__DM0, CYREG_PRT3_DM0
.set Source_Sense__DM1, CYREG_PRT3_DM1
.set Source_Sense__DM2, CYREG_PRT3_DM2
.set Source_Sense__DR, CYREG_PRT3_DR
.set Source_Sense__INP_DIS, CYREG_PRT3_INP_DIS
.set Source_Sense__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Source_Sense__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Source_Sense__LCD_EN, CYREG_PRT3_LCD_EN
.set Source_Sense__MASK, 0x10
.set Source_Sense__PORT, 3
.set Source_Sense__PRT, CYREG_PRT3_PRT
.set Source_Sense__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Source_Sense__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Source_Sense__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Source_Sense__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Source_Sense__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Source_Sense__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Source_Sense__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Source_Sense__PS, CYREG_PRT3_PS
.set Source_Sense__SHIFT, 4
.set Source_Sense__SLW, CYREG_PRT3_SLW

/* Output_On_LED */
.set Output_On_LED__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Output_On_LED__0__MASK, 0x01
.set Output_On_LED__0__PC, CYREG_PRT3_PC0
.set Output_On_LED__0__PORT, 3
.set Output_On_LED__0__SHIFT, 0
.set Output_On_LED__AG, CYREG_PRT3_AG
.set Output_On_LED__AMUX, CYREG_PRT3_AMUX
.set Output_On_LED__BIE, CYREG_PRT3_BIE
.set Output_On_LED__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Output_On_LED__BYP, CYREG_PRT3_BYP
.set Output_On_LED__CTL, CYREG_PRT3_CTL
.set Output_On_LED__DM0, CYREG_PRT3_DM0
.set Output_On_LED__DM1, CYREG_PRT3_DM1
.set Output_On_LED__DM2, CYREG_PRT3_DM2
.set Output_On_LED__DR, CYREG_PRT3_DR
.set Output_On_LED__INP_DIS, CYREG_PRT3_INP_DIS
.set Output_On_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Output_On_LED__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Output_On_LED__LCD_EN, CYREG_PRT3_LCD_EN
.set Output_On_LED__MASK, 0x01
.set Output_On_LED__PORT, 3
.set Output_On_LED__PRT, CYREG_PRT3_PRT
.set Output_On_LED__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Output_On_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Output_On_LED__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Output_On_LED__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Output_On_LED__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Output_On_LED__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Output_On_LED__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Output_On_LED__PS, CYREG_PRT3_PS
.set Output_On_LED__SHIFT, 0
.set Output_On_LED__SLW, CYREG_PRT3_SLW

/* ConversionClock */
.set ConversionClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ConversionClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ConversionClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ConversionClock__CFG2_SRC_SEL_MASK, 0x07
.set ConversionClock__INDEX, 0x03
.set ConversionClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ConversionClock__PM_ACT_MSK, 0x08
.set ConversionClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ConversionClock__PM_STBY_MSK, 0x08

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 1
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x400
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000403
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
