module sub(rs,rt,rd);
input [31:0] rs,rt;
output reg [31:0] rd;

always @* begin
rd = rt-rs;
end
endmodule