
AVRASM ver. 2.1.30  C:\Users\shoan\Desktop\xamloz\slave2\Debug\List\slave2.asm Sun May 23 12:06:47 2021

C:\Users\shoan\Desktop\xamloz\slave2\Debug\List\slave2.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\Users\shoan\Desktop\xamloz\slave2\Debug\List\slave2.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\shoan\Desktop\xamloz\slave2\Debug\List\slave2.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _tram=R5
                 	.DEF _chuc=R4
                 	.DEF _dvi=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0033 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0093 	JMP  _spi_isr
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x0:
00002a 684e
00002b 6569
00002c 2074
00002d 6f64      	.DB  0x4E,0x68,0x69,0x65,0x74,0x20,0x64,0x6F
00002e 003a      	.DB  0x3A,0x0
                 
                 __GLOBAL_INI_TBL:
00002f 000a      	.DW  0x0A
000030 0160      	.DW  _0x2E
000031 0054      	.DW  _0x0*2
                 
                 _0xFFFFFFFF:
000032 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000033 94f8      	CLI
000034 27ee      	CLR  R30
000035 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000036 e0f1      	LDI  R31,1
000037 bffb      	OUT  GICR,R31
000038 bfeb      	OUT  GICR,R30
000039 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003a e08d      	LDI  R24,(14-2)+1
00003b e0a2      	LDI  R26,2
00003c 27bb      	CLR  R27
                 __CLEAR_REG:
00003d 93ed      	ST   X+,R30
00003e 958a      	DEC  R24
00003f f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000040 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000041 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000042 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000043 93ed      	ST   X+,R30
000044 9701      	SBIW R24,1
000045 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000046 e5ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000047 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000048 9185      	LPM  R24,Z+
000049 9195      	LPM  R25,Z+
00004a 9700      	SBIW R24,0
00004b f061      	BREQ __GLOBAL_INI_END
00004c 91a5      	LPM  R26,Z+
00004d 91b5      	LPM  R27,Z+
00004e 9005      	LPM  R0,Z+
00004f 9015      	LPM  R1,Z+
000050 01bf      	MOVW R22,R30
000051 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000052 9005      	LPM  R0,Z+
000053 920d      	ST   X+,R0
000054 9701      	SBIW R24,1
000055 f7e1      	BRNE __GLOBAL_INI_LOOP
000056 01fb      	MOVW R30,R22
000057 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000058 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000059 bfed      	OUT  SPL,R30
00005a e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005b bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005c e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005d e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005e 940c 00ee 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 5/23/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <string.h>
                 ;#define RS PORTA.0
                 ;#define RW PORTA.1
                 ;#define E PORTA.2
                 ;#define DATA PORTD
                 ;// Declare your global variables here
                 ;unsigned long nhietdo;
                 ;unsigned char tram,chuc,dvi;
                 ;
                 ;char SPI_Read()				/* SPI read data function */
                 ; 0000 0024 {
                 
                 	.CSEG
                 _SPI_Read:
                 ; .FSTART _SPI_Read
                 ; 0000 0025 //	SPDR = 0xFF;
                 ; 0000 0026 	while(!(SPSR & (1<<SPIF)));	/* Wait till reception complete */
                 _0x3:
000060 9b77      	SBIS 0xE,7
000061 cffe      	RJMP _0x3
                 ; 0000 0027 	return(SPDR);			/* Return received data */
000062 b1ef      	IN   R30,0xF
000063 9508      	RET
                 ; 0000 0028 }
                 ; .FEND
                 ;void khoidong(char x)
                 ; 0000 002A {
                 _khoidong:
                 ; .FSTART _khoidong
                 ; 0000 002B     RW=RS=E=0;
000064 93aa      	ST   -Y,R26
                 ;	x -> Y+0
000065 98da      	CBI  0x1B,2
000066 98d8      	CBI  0x1B,0
000067 98d9      	CBI  0x1B,1
                 ; 0000 002C     DATA=x;
000068 c004      	RJMP _0x2020001
                 ; 0000 002D     //delay_ms(5);
                 ; 0000 002E     E=1;
                 ; 0000 002F     //delay_ms(5);
                 ; 0000 0030     E=0;
                 ; 0000 0031     delay_ms(20);
                 ; 0000 0032 }
                 ; .FEND
                 ;void hienthi(char x)
                 ; 0000 0034 {
                 _hienthi:
                 ; .FSTART _hienthi
                 ; 0000 0035     RW=E=0;
000069 93aa      	ST   -Y,R26
                 ;	x -> Y+0
00006a 98da      	CBI  0x1B,2
00006b 98d9      	CBI  0x1B,1
                 ; 0000 0036     RS=1;
00006c 9ad8      	SBI  0x1B,0
                 ; 0000 0037     DATA=x;
                 _0x2020001:
00006d 81e8      	LD   R30,Y
00006e bbe2      	OUT  0x12,R30
                 ; 0000 0038     //delay_ms(5);
                 ; 0000 0039     E=1;
00006f 9ada      	SBI  0x1B,2
                 ; 0000 003A     //delay_ms(5);
                 ; 0000 003B     E=0;
000070 98da      	CBI  0x1B,2
                 ; 0000 003C     delay_ms(20);
000071 e1a4      	LDI  R26,LOW(20)
000072 e0b0      	LDI  R27,0
000073 940e 0136 	CALL _delay_ms
                 ; 0000 003D }
000075 9621      	ADIW R28,1
000076 9508      	RET
                 ; .FEND
                 ;void hienchuoi(char *data)
                 ; 0000 003F {
                 _hienchuoi:
                 ; .FSTART _hienchuoi
                 ; 0000 0040     int n,i;
                 ; 0000 0041     n = strlen(data);
000077 93ba      	ST   -Y,R27
000078 93aa      	ST   -Y,R26
000079 940e 0178 	CALL __SAVELOCR4
                 ;	*data -> Y+4
                 ;	n -> R16,R17
                 ;	i -> R18,R19
00007b 81ac      	LDD  R26,Y+4
00007c 81bd      	LDD  R27,Y+4+1
00007d 940e 012a 	CALL _strlen
00007f 018f      	MOVW R16,R30
                 ; 0000 0042     for(i = 0; i < n; i++)
                +
000080 e020     +LDI R18 , LOW ( 0 )
000081 e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                 _0x1B:
                +
000082 1720     +CP R18 , R16
000083 0731     +CPC R19 , R17
                 	__CPWRR 18,19,16,17
000084 f454      	BRGE _0x1C
                 ; 0000 0043     {
                 ; 0000 0044         hienthi(data[i]);
000085 01f9      	MOVW R30,R18
000086 81ac      	LDD  R26,Y+4
000087 81bd      	LDD  R27,Y+4+1
000088 0fae      	ADD  R26,R30
000089 1fbf      	ADC  R27,R31
00008a 91ac      	LD   R26,X
00008b dfdd      	RCALL _hienthi
                 ; 0000 0045     }
                +
00008c 5f2f     +SUBI R18 , LOW ( - 1 )
00008d 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
00008e cff3      	RJMP _0x1B
                 _0x1C:
                 ; 0000 0046 }
00008f 940e 017d 	CALL __LOADLOCR4
000091 9626      	ADIW R28,6
000092 9508      	RET
                 ; .FEND
                 ;// SPI interrupt service routine
                 ;interrupt [SPI_STC] void spi_isr(void)
                 ; 0000 0049 {
                 _spi_isr:
                 ; .FSTART _spi_isr
000093 920a      	ST   -Y,R0
000094 921a      	ST   -Y,R1
000095 92fa      	ST   -Y,R15
000096 936a      	ST   -Y,R22
000097 937a      	ST   -Y,R23
000098 938a      	ST   -Y,R24
000099 939a      	ST   -Y,R25
00009a 93aa      	ST   -Y,R26
00009b 93ba      	ST   -Y,R27
00009c 93ea      	ST   -Y,R30
00009d 93fa      	ST   -Y,R31
00009e b7ef      	IN   R30,SREG
00009f 93ea      	ST   -Y,R30
                 ; 0000 004A unsigned char data;
                 ; 0000 004B data=SPI_Read();
0000a0 931a      	ST   -Y,R17
                 ;	data -> R17
0000a1 dfbe      	RCALL _SPI_Read
0000a2 2f1e      	MOV  R17,R30
                 ; 0000 004C // Place your code here
                 ; 0000 004D     if(data < '0')
0000a3 3310      	CPI  R17,48
0000a4 f4d8      	BRSH _0x1D
                 ; 0000 004E     {
                 ; 0000 004F         chuc = data/10 + 48;
0000a5 2fa1      	MOV  R26,R17
0000a6 e0b0      	LDI  R27,0
0000a7 e0ea      	LDI  R30,LOW(10)
0000a8 e0f0      	LDI  R31,HIGH(10)
0000a9 940e 0157 	CALL __DIVW21
0000ab 5de0      	SUBI R30,-LOW(48)
0000ac 2e4e      	MOV  R4,R30
                 ; 0000 0050         dvi = data%10 + 48;
0000ad 2fa1      	MOV  R26,R17
0000ae 27bb      	CLR  R27
0000af e0ea      	LDI  R30,LOW(10)
0000b0 e0f0      	LDI  R31,HIGH(10)
0000b1 940e 015c 	CALL __MODW21
0000b3 5de0      	SUBI R30,-LOW(48)
0000b4 2e7e      	MOV  R7,R30
                 ; 0000 0051         khoidong(0x89);
0000b5 e8a9      	LDI  R26,LOW(137)
0000b6 dfad      	RCALL _khoidong
                 ; 0000 0052 
                 ; 0000 0053         hienthi(chuc);
0000b7 2da4      	MOV  R26,R4
0000b8 dfb0      	RCALL _hienthi
                 ; 0000 0054         hienthi(dvi);
0000b9 2da7      	MOV  R26,R7
0000ba dfae      	RCALL _hienthi
                 ; 0000 0055         hienthi(223);
0000bb edaf      	LDI  R26,LOW(223)
0000bc dfac      	RCALL _hienthi
                 ; 0000 0056         hienthi('C');
0000bd e4a3      	LDI  R26,LOW(67)
0000be dfaa      	RCALL _hienthi
                 ; 0000 0057     }
                 ; 0000 0058     else if(data == '1')
0000bf c01f      	RJMP _0x1E
                 _0x1D:
0000c0 3311      	CPI  R17,49
0000c1 f411      	BRNE _0x1F
                 ; 0000 0059     {
                 ; 0000 005A         PORTC &= ~0x01;
0000c2 98a8      	CBI  0x15,0
                 ; 0000 005B     }
                 ; 0000 005C     else if(data == '2')
0000c3 c01b      	RJMP _0x20
                 _0x1F:
0000c4 3312      	CPI  R17,50
0000c5 f411      	BRNE _0x21
                 ; 0000 005D     {
                 ; 0000 005E         PORTC |= 0x01;
0000c6 9aa8      	SBI  0x15,0
                 ; 0000 005F     }
                 ; 0000 0060     else if(data == '3')
0000c7 c017      	RJMP _0x22
                 _0x21:
0000c8 3313      	CPI  R17,51
0000c9 f411      	BRNE _0x23
                 ; 0000 0061     {
                 ; 0000 0062         PORTC &= ~0x02;
0000ca 98a9      	CBI  0x15,1
                 ; 0000 0063     }
                 ; 0000 0064     else if(data == '4')
0000cb c013      	RJMP _0x24
                 _0x23:
0000cc 3314      	CPI  R17,52
0000cd f411      	BRNE _0x25
                 ; 0000 0065     {
                 ; 0000 0066         PORTC |= 0x02;
0000ce 9aa9      	SBI  0x15,1
                 ; 0000 0067     }
                 ; 0000 0068     else if(data == '5')
0000cf c00f      	RJMP _0x26
                 _0x25:
0000d0 3315      	CPI  R17,53
0000d1 f411      	BRNE _0x27
                 ; 0000 0069     {
                 ; 0000 006A         PORTC &= ~0x04;
0000d2 98aa      	CBI  0x15,2
                 ; 0000 006B     }
                 ; 0000 006C     else if(data == '6')
0000d3 c00b      	RJMP _0x28
                 _0x27:
0000d4 3316      	CPI  R17,54
0000d5 f411      	BRNE _0x29
                 ; 0000 006D     {
                 ; 0000 006E         PORTC |= 0x04;
0000d6 9aaa      	SBI  0x15,2
                 ; 0000 006F     }
                 ; 0000 0070     else if(data == '7')
0000d7 c007      	RJMP _0x2A
                 _0x29:
0000d8 3317      	CPI  R17,55
0000d9 f411      	BRNE _0x2B
                 ; 0000 0071     {
                 ; 0000 0072         PORTC &= ~0x08;
0000da 98ab      	CBI  0x15,3
                 ; 0000 0073     }
                 ; 0000 0074     else if(data == '8')
0000db c003      	RJMP _0x2C
                 _0x2B:
0000dc 3318      	CPI  R17,56
0000dd f409      	BRNE _0x2D
                 ; 0000 0075     {
                 ; 0000 0076         PORTC |= 0x08;
0000de 9aab      	SBI  0x15,3
                 ; 0000 0077     }
                 ; 0000 0078 }
                 _0x2D:
                 _0x2C:
                 _0x2A:
                 _0x28:
                 _0x26:
                 _0x24:
                 _0x22:
                 _0x20:
                 _0x1E:
0000df 9119      	LD   R17,Y+
0000e0 91e9      	LD   R30,Y+
0000e1 bfef      	OUT  SREG,R30
0000e2 91f9      	LD   R31,Y+
0000e3 91e9      	LD   R30,Y+
0000e4 91b9      	LD   R27,Y+
0000e5 91a9      	LD   R26,Y+
0000e6 9199      	LD   R25,Y+
0000e7 9189      	LD   R24,Y+
0000e8 9179      	LD   R23,Y+
0000e9 9169      	LD   R22,Y+
0000ea 90f9      	LD   R15,Y+
0000eb 9019      	LD   R1,Y+
0000ec 9009      	LD   R0,Y+
0000ed 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 007B {
                 _main:
                 ; .FSTART _main
                 ; 0000 007C // Declare your local variables here
                 ; 0000 007D 
                 ; 0000 007E // Input/Output Ports initialization
                 ; 0000 007F // Port A initialization
                 ; 0000 0080 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0081 DDRA=(1<<DDA7) | (1<<DDA6) | (1<<DDA5) | (1<<DDA4) | (1<<DDA3) | (1<<DDA2) | (1<<DDA1) | (1<<DDA0);
0000ee efef      	LDI  R30,LOW(255)
0000ef bbea      	OUT  0x1A,R30
                 ; 0000 0082 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0083 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000f0 e0e0      	LDI  R30,LOW(0)
0000f1 bbeb      	OUT  0x1B,R30
                 ; 0000 0084 
                 ; 0000 0085 // Port B initialization
                 ; 0000 0086 // Function: Bit7=In Bit6=Out Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0087 DDRB=(0<<DDB7) | (1<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000f2 e4e0      	LDI  R30,LOW(64)
0000f3 bbe7      	OUT  0x17,R30
                 ; 0000 0088 // State: Bit7=T Bit6=0 Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0089 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000f4 e0e0      	LDI  R30,LOW(0)
0000f5 bbe8      	OUT  0x18,R30
                 ; 0000 008A 
                 ; 0000 008B // Port C initialization
                 ; 0000 008C // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 008D DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000f6 efef      	LDI  R30,LOW(255)
0000f7 bbe4      	OUT  0x14,R30
                 ; 0000 008E // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 008F PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000f8 e0e0      	LDI  R30,LOW(0)
0000f9 bbe5      	OUT  0x15,R30
                 ; 0000 0090 
                 ; 0000 0091 // Port D initialization
                 ; 0000 0092 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0093 DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
0000fa efef      	LDI  R30,LOW(255)
0000fb bbe1      	OUT  0x11,R30
                 ; 0000 0094 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0095 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000fc e0e0      	LDI  R30,LOW(0)
0000fd bbe2      	OUT  0x12,R30
                 ; 0000 0096 
                 ; 0000 0097 // Timer/Counter 0 initialization
                 ; 0000 0098 // Clock source: System Clock
                 ; 0000 0099 // Clock value: Timer 0 Stopped
                 ; 0000 009A // Mode: Normal top=0xFF
                 ; 0000 009B // OC0 output: Disconnected
                 ; 0000 009C TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000fe bfe3      	OUT  0x33,R30
                 ; 0000 009D TCNT0=0x00;
0000ff bfe2      	OUT  0x32,R30
                 ; 0000 009E OCR0=0x00;
000100 bfec      	OUT  0x3C,R30
                 ; 0000 009F 
                 ; 0000 00A0 // Timer/Counter 1 initialization
                 ; 0000 00A1 // Clock source: System Clock
                 ; 0000 00A2 // Clock value: Timer1 Stopped
                 ; 0000 00A3 // Mode: Normal top=0xFFFF
                 ; 0000 00A4 // OC1A output: Disconnected
                 ; 0000 00A5 // OC1B output: Disconnected
                 ; 0000 00A6 // Noise Canceler: Off
                 ; 0000 00A7 // Input Capture on Falling Edge
                 ; 0000 00A8 // Timer1 Overflow Interrupt: Off
                 ; 0000 00A9 // Input Capture Interrupt: Off
                 ; 0000 00AA // Compare A Match Interrupt: Off
                 ; 0000 00AB // Compare B Match Interrupt: Off
                 ; 0000 00AC TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000101 bdef      	OUT  0x2F,R30
                 ; 0000 00AD TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000102 bdee      	OUT  0x2E,R30
                 ; 0000 00AE TCNT1H=0x00;
000103 bded      	OUT  0x2D,R30
                 ; 0000 00AF TCNT1L=0x00;
000104 bdec      	OUT  0x2C,R30
                 ; 0000 00B0 ICR1H=0x00;
000105 bde7      	OUT  0x27,R30
                 ; 0000 00B1 ICR1L=0x00;
000106 bde6      	OUT  0x26,R30
                 ; 0000 00B2 OCR1AH=0x00;
000107 bdeb      	OUT  0x2B,R30
                 ; 0000 00B3 OCR1AL=0x00;
000108 bdea      	OUT  0x2A,R30
                 ; 0000 00B4 OCR1BH=0x00;
000109 bde9      	OUT  0x29,R30
                 ; 0000 00B5 OCR1BL=0x00;
00010a bde8      	OUT  0x28,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // Timer/Counter 2 initialization
                 ; 0000 00B8 // Clock source: System Clock
                 ; 0000 00B9 // Clock value: Timer2 Stopped
                 ; 0000 00BA // Mode: Normal top=0xFF
                 ; 0000 00BB // OC2 output: Disconnected
                 ; 0000 00BC ASSR=0<<AS2;
00010b bde2      	OUT  0x22,R30
                 ; 0000 00BD TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00010c bde5      	OUT  0x25,R30
                 ; 0000 00BE TCNT2=0x00;
00010d bde4      	OUT  0x24,R30
                 ; 0000 00BF OCR2=0x00;
00010e bde3      	OUT  0x23,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C2 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00010f bfe9      	OUT  0x39,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // External Interrupt(s) initialization
                 ; 0000 00C5 // INT0: Off
                 ; 0000 00C6 // INT1: Off
                 ; 0000 00C7 // INT2: Off
                 ; 0000 00C8 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000110 bfe5      	OUT  0x35,R30
                 ; 0000 00C9 MCUCSR=(0<<ISC2);
000111 bfe4      	OUT  0x34,R30
                 ; 0000 00CA 
                 ; 0000 00CB // USART initialization
                 ; 0000 00CC // USART disabled
                 ; 0000 00CD UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000112 b9ea      	OUT  0xA,R30
                 ; 0000 00CE 
                 ; 0000 00CF // Analog Comparator initialization
                 ; 0000 00D0 // Analog Comparator: Off
                 ; 0000 00D1 // The Analog Comparator's positive input is
                 ; 0000 00D2 // connected to the AIN0 pin
                 ; 0000 00D3 // The Analog Comparator's negative input is
                 ; 0000 00D4 // connected to the AIN1 pin
                 ; 0000 00D5 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000113 e8e0      	LDI  R30,LOW(128)
000114 b9e8      	OUT  0x8,R30
                 ; 0000 00D6 SFIOR=(0<<ACME);
000115 e0e0      	LDI  R30,LOW(0)
000116 bfe0      	OUT  0x30,R30
                 ; 0000 00D7 
                 ; 0000 00D8 // ADC initialization
                 ; 0000 00D9 // ADC disabled
                 ; 0000 00DA ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000117 b9e6      	OUT  0x6,R30
                 ; 0000 00DB 
                 ; 0000 00DC // SPI initialization
                 ; 0000 00DD // SPI Type: Slave
                 ; 0000 00DE // SPI Clock Rate: 2000.000 kHz
                 ; 0000 00DF // SPI Clock Phase: Cycle Start
                 ; 0000 00E0 // SPI Clock Polarity: Low
                 ; 0000 00E1 // SPI Data Order: MSB First
                 ; 0000 00E2 SPCR=(1<<SPIE) | (1<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000118 ece0      	LDI  R30,LOW(192)
000119 b9ed      	OUT  0xD,R30
                 ; 0000 00E3 SPSR=(0<<SPI2X);
00011a e0e0      	LDI  R30,LOW(0)
00011b b9ee      	OUT  0xE,R30
                 ; 0000 00E4 
                 ; 0000 00E5 // Clear the SPI interrupt flag
                 ; 0000 00E6 #asm
                 ; 0000 00E7     in   r30,spsr
00011c b1ee          in   r30,spsr
                 ; 0000 00E8     in   r30,spdr
00011d b1ef          in   r30,spdr
                 ; 0000 00E9 #endasm
                 ; 0000 00EA 
                 ; 0000 00EB // TWI initialization
                 ; 0000 00EC // TWI disabled
                 ; 0000 00ED TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00011e e0e0      	LDI  R30,LOW(0)
00011f bfe6      	OUT  0x36,R30
                 ; 0000 00EE 
                 ; 0000 00EF // Global enable interrupts
                 ; 0000 00F0 #asm("sei")
000120 9478      	sei
                 ; 0000 00F1     khoidong(0x0C);
000121 e0ac      	LDI  R26,LOW(12)
000122 df41      	RCALL _khoidong
                 ; 0000 00F2     khoidong(0x38);
000123 e3a8      	LDI  R26,LOW(56)
000124 df3f      	RCALL _khoidong
                 ; 0000 00F3     hienchuoi("Nhiet do:");
                +
000125 e6a0     +LDI R26 , LOW ( _0x2E + ( 0 ) )
000126 e0b1     +LDI R27 , HIGH ( _0x2E + ( 0 ) )
                 	__POINTW2MN _0x2E,0
000127 df4f      	RCALL _hienchuoi
                 ; 0000 00F4 while (1)
                 _0x2F:
                 ; 0000 00F5       {
                 ; 0000 00F6       // Place your code here
                 ; 0000 00F7 
                 ; 0000 00F8       }
000128 cfff      	RJMP _0x2F
                 ; 0000 00F9 }
                 _0x32:
000129 cfff      	RJMP _0x32
                 ; .FEND
                 
                 	.DSEG
                 _0x2E:
000160           	.BYTE 0xA
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
00012a 93ba      	ST   -Y,R27
00012b 93aa      	ST   -Y,R26
00012c 91a9          ld   r26,y+
00012d 91b9          ld   r27,y+
00012e 27ee          clr  r30
00012f 27ff          clr  r31
                 strlen0:
000130 916d          ld   r22,x+
000131 2366          tst  r22
000132 f011          breq strlen1
000133 9631          adiw r30,1
000134 cffb          rjmp strlen0
                 strlen1:
000135 9508          ret
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _delay_ms:
000136 9610      	adiw r26,0
000137 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000138 ed80     +LDI R24 , LOW ( 0x7D0 )
000139 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00013a 9701     +SBIW R24 , 1
00013b f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00013c 95a8      	wdr
00013d 9711      	sbiw r26,1
00013e f7c9      	brne __delay_ms0
                 __delay_ms1:
00013f 9508      	ret
                 
                 __ANEGW1:
000140 95f1      	NEG  R31
000141 95e1      	NEG  R30
000142 40f0      	SBCI R31,0
000143 9508      	RET
                 
                 __DIVW21U:
000144 2400      	CLR  R0
000145 2411      	CLR  R1
000146 e190      	LDI  R25,16
                 __DIVW21U1:
000147 0faa      	LSL  R26
000148 1fbb      	ROL  R27
000149 1c00      	ROL  R0
00014a 1c11      	ROL  R1
00014b 1a0e      	SUB  R0,R30
00014c 0a1f      	SBC  R1,R31
00014d f418      	BRCC __DIVW21U2
00014e 0e0e      	ADD  R0,R30
00014f 1e1f      	ADC  R1,R31
000150 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000151 60a1      	SBR  R26,1
                 __DIVW21U3:
000152 959a      	DEC  R25
000153 f799      	BRNE __DIVW21U1
000154 01fd      	MOVW R30,R26
000155 01d0      	MOVW R26,R0
000156 9508      	RET
                 
                 __DIVW21:
000157 d012      	RCALL __CHKSIGNW
000158 dfeb      	RCALL __DIVW21U
000159 f40e      	BRTC __DIVW211
00015a dfe5      	RCALL __ANEGW1
                 __DIVW211:
00015b 9508      	RET
                 
                 __MODW21:
00015c 94e8      	CLT
00015d ffb7      	SBRS R27,7
00015e c004      	RJMP __MODW211
00015f 95a0      	COM  R26
000160 95b0      	COM  R27
000161 9611      	ADIW R26,1
000162 9468      	SET
                 __MODW211:
000163 fdf7      	SBRC R31,7
000164 dfdb      	RCALL __ANEGW1
000165 dfde      	RCALL __DIVW21U
000166 01fd      	MOVW R30,R26
000167 f40e      	BRTC __MODW212
000168 dfd7      	RCALL __ANEGW1
                 __MODW212:
000169 9508      	RET
                 
                 __CHKSIGNW:
00016a 94e8      	CLT
00016b fff7      	SBRS R31,7
00016c c002      	RJMP __CHKSW1
00016d dfd2      	RCALL __ANEGW1
00016e 9468      	SET
                 __CHKSW1:
00016f ffb7      	SBRS R27,7
000170 c006      	RJMP __CHKSW2
000171 95a0      	COM  R26
000172 95b0      	COM  R27
000173 9611      	ADIW R26,1
000174 f800      	BLD  R0,0
000175 9403      	INC  R0
000176 fa00      	BST  R0,0
                 __CHKSW2:
000177 9508      	RET
                 
                 __SAVELOCR4:
000178 933a      	ST   -Y,R19
                 __SAVELOCR3:
000179 932a      	ST   -Y,R18
                 __SAVELOCR2:
00017a 931a      	ST   -Y,R17
00017b 930a      	ST   -Y,R16
00017c 9508      	RET
                 
                 __LOADLOCR4:
00017d 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00017e 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00017f 8119      	LDD  R17,Y+1
000180 8108      	LD   R16,Y
000181 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  14 r1 :   7 r2 :   0 r3 :   0 r4 :   2 r5 :   0 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   4 r17:  17 r18:   6 r19:   5 r20:   0 r21:   0 r22:   6 r23:   2 
r24:  11 r25:   7 r26:  36 r27:  19 r28:   3 r29:   1 r30:  90 r31:  15 
x  :   5 y  :  47 z  :   7 
Registers used: 22 out of 35 (62.9%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   2 
adiw  :   6 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   3 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  14 brpl  :   0 brsh  :   1 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :   6 
cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   7 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 
cp    :   1 cpc   :   1 cpi   :   9 cpse  :   0 dec   :   2 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   1 jmp   :  22 ld    :  19 ldd   :   7 ldi   :  44 
lds   :   0 lpm   :   7 lsl   :   1 lsr   :   0 mov   :   7 movw  :   8 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   0 out   :  43 pop   :   0 push  :   0 rcall :  17 ret   :  12 
reti  :   1 rjmp  :  19 rol   :   3 ror   :   0 sbc   :   1 sbci  :   2 
sbi   :   6 sbic  :   0 sbis  :   1 sbiw  :   5 sbr   :   1 sbrc  :   1 
sbrs  :   3 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  26 std   :   0 sts   :   0 sub   :   1 subi  :   3 swap  :   0 
tst   :   1 wdr   :   1 
Instructions used: 53 out of 116 (45.7%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000304    754     18    772   16384   4.7%
[.dseg] 0x000060 0x00016a      0     10     10    1024   1.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
