
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.568613                       # Number of seconds simulated
sim_ticks                                568612872000                       # Number of ticks simulated
final_tick                               1240368352500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125959                       # Simulator instruction rate (inst/s)
host_op_rate                                   153726                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35810996                       # Simulator tick rate (ticks/s)
host_mem_usage                                2249060                       # Number of bytes of host memory used
host_seconds                                 15878.16                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2440889229                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       288384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             294976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         4506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4609                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        11593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       507171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                518764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        11593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        11593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       507171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               518764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 294976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  294976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  568547422500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.475297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.599190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.061049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1165     72.86%     72.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          114      7.13%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           89      5.57%     85.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      2.44%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      2.13%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      2.00%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.56%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.38%     95.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           79      4.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1599                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    782133750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               868552500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23045000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    169697.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               188447.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3010                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  123355917.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6090420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3237135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19435080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1325778480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            276923670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             89351040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2569823340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2038936320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     134020219440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           140349794925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            246.828382                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         567723844750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    187610000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     564978000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 556827587500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5309733000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      87393750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5635569750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5326440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2831070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13473180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1202235840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            244612080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             81840000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2286630240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1864290720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     134269749240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           139970988810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            246.162189                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         567222719250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    172582500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     512382000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 557993860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4854928500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      64553250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5014565750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8875156                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           539667784                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8876180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.799554                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     4.317766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1019.682234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.004217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.995783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          485                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1070904716                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1070904716                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    296344054                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       296344054                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213126328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213126328                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2608506                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2608506                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2608524                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2608524                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    509470382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        509470382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    509470382                       # number of overall hits
system.cpu.dcache.overall_hits::total       509470382                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     12628178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12628178                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3699172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3699172                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16327350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16327350                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16327350                       # number of overall misses
system.cpu.dcache.overall_misses::total      16327350                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 152706478000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 152706478000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  42146037963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42146037963                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       234000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 194852515963                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 194852515963                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 194852515963                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 194852515963                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    308972232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    308972232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216825500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216825500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2608524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2608524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2608524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2608524                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    525797732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    525797732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    525797732                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    525797732                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.040872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040872                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017061                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.031053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.031053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031053                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12092.518652                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12092.518652                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11393.370723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11393.370723                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11934.117659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11934.117659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11934.117659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11934.117659                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       188760                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.262278                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      7805296                       # number of writebacks
system.cpu.dcache.writebacks::total           7805296                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4895093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4895093                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2556257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2556257                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7451350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7451350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7451350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7451350                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7733085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7733085                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1142915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1142915                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      8876000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8876000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      8876000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8876000                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  94579584000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94579584000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  14164751973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14164751973                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       216000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       216000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 108744335973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 108744335973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 108744335973                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 108744335973                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005271                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016881                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12230.511368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12230.511368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12393.530554                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12393.530554                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12251.502476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12251.502476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12251.502476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12251.502476                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2821305                       # number of replacements
system.cpu.icache.tags.tagsinuse           480.398982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1089315343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2821775                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            386.039051                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   193.349562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   287.049420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.377636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.560643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.938279                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         686932470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        686932470                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    339146046                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       339146046                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    339146046                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        339146046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    339146046                       # number of overall hits
system.cpu.icache.overall_hits::total       339146046                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2909128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2909128                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2909128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2909128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2909128                       # number of overall misses
system.cpu.icache.overall_misses::total       2909128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  37481468999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37481468999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  37481468999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37481468999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  37481468999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37481468999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    342055174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    342055174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    342055174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    342055174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    342055174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    342055174                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008505                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008505                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008505                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008505                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008505                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12884.090696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12884.090696                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12884.090696                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12884.090696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12884.090696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12884.090696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   221.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2821305                       # number of writebacks
system.cpu.icache.writebacks::total           2821305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        87005                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        87005                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        87005                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        87005                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        87005                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        87005                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2822123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2822123                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2822123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2822123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2822123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2822123                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  34197702999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34197702999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  34197702999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34197702999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  34197702999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34197702999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008250                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12117.722367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12117.722367                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12117.722367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12117.722367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12117.722367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12117.722367                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                        11                       # number of replacements
system.l2.tags.tagsinuse                 17914.556122                       # Cycle average of tags in use
system.l2.tags.total_refs                    43017137                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20306                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2118.444647                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       2176.523178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13519.611867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    71.358415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  2147.062663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.066422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.412586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.065523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.546709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         20295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20139                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.619354                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 182915769                       # Number of tag accesses
system.l2.tags.data_accesses                182915769                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      7805296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7805296                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2562184                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2562184                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data          862                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  862                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1142889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1142889                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2819992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2819992                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      7727760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7727760                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2819992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       8870649                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11690641                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2819992                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      8870649                       # number of overall hits
system.l2.overall_hits::total                11690641                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         3288                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3288                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              103                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         1219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1219                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4507                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4610                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          103                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4507                       # number of overall misses
system.l2.overall_misses::total                  4610                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    336717500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     336717500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     32181500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32181500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    710180000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    710180000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     32181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1046897500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1079079000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     32181500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1046897500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1079079000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      7805296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7805296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2562184                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2562184                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          862                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              862                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1146177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1146177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2820095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2820095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7728979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7728979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2820095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      8875156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11695251                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2820095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      8875156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11695251                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.002869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.002869                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000037                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000158                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000508                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000394                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000508                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000394                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102407.998783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102407.998783                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 312441.747573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 312441.747573                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 582592.288761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 582592.288761                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 312441.747573                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 232282.560462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 234073.535792                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 312441.747573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 232282.560462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 234073.535792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data         3288                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3288                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          103                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         1218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1218                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4609                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4609                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    303837500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    303837500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     31151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    697930500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    697930500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     31151500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1001768000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1032919500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     31151500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1001768000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1032919500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.002869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.002869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000394                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 92407.998783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92407.998783                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 302441.747573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 302441.747573                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 573013.546798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 573013.546798                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 302441.747573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 222318.686196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 224109.242786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 302441.747573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 222318.686196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 224109.242786                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1321                       # Transaction distribution
system.membus.trans_dist::CleanEvict               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3288                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1321                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  294976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4609                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2310000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12270000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       295998671                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    208614726                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      9268601                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    133712177                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       115446054                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.339222                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        34253297                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        87743                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      9752675                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8780242                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       972433                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       802219                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1240368352500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1137225744                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    406904176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1224513222                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           295998671                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    158479593                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             718575288                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        18602452                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         2381                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        10511                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         342055174                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3395202                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1134793606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.301088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.319968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        506874138     44.67%     44.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        141682925     12.49%     57.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        123926434     10.92%     68.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        362310109     31.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1134793606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.260281                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.076755                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        346309550                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     198256838                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         553318178                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      28517075                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8391958                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    111892793                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        943221                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1412901215                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      28407997                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8391958                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        374981830                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        41174527                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     95185854                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         551974545                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      63084886                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1388804735                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      10443916                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       5924219                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         591740                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       20436112                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       27207407                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         6802                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1499198644                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6684355181                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1450959212                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    141072477                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1295655966                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        203542644                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2751629                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2733342                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          52670676                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    338250145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    238776425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     14735913                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     23048025                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1369119664                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      8110979                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1310432276                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3821441                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    156039724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    449375743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       285402                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1134793606                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.154776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.112476                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    416483279     36.70%     36.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    305764904     26.94%     63.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    260546327     22.96%     86.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    127704592     11.25%     97.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     21820285      1.92%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1881124      0.17%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       418275      0.04%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       134028      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        40792      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1134793606                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        74056219     27.36%     27.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           8243      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1790      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        65831      0.02%     27.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            1      0.00%     27.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        14815      0.01%     27.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         5976      0.00%     27.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc           11      0.00%     27.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       84693033     31.29%     58.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     111787460     41.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     697535992     53.23%     53.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       764209      0.06%     53.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        731128      0.06%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     53.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1056285      0.08%     53.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     21670349      1.65%     55.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       861737      0.07%     55.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     26197807      2.00%     57.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        28537      0.00%     57.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc       483843      0.04%     57.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt         1113      0.00%     57.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    294830917     22.50%     79.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    219967036     16.79%     96.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     34410410      2.63%     99.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     11892913      0.91%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1310432276                       # Type of FU issued
system.switch_cpus.iq.rate                   1.152306                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           270633379                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.206522                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3880090231                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1435556999                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1213277246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    150022744                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     97751184                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     74235265                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1506015954                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        75049701                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7347788                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     38248194                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        29423                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        41029                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     18272350                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3816235                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28512                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8391958                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        15492640                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7833486                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1377230793                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     338250145                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    238776425                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2726676                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          84502                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       7714919                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        41029                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3829268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      5527134                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9356402                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1296313849                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     323798946                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     14118424                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   150                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            552277502                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        255899445                       # Number of branches executed
system.switch_cpus.iew.exec_stores          228478556                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.139891                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1288354031                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1287512511                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         598556205                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1044313623                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.132152                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.573158                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    145003115                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      7825577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8359333                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1112369199                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.097829                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.835460                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    609536844     54.80%     54.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    253543741     22.79%     77.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     90246485      8.11%     85.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52629683      4.73%     90.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     29860097      2.68%     93.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23112775      2.08%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11528875      1.04%     96.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10197963      0.92%     97.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     31712736      2.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1112369199                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1221190902                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              520506022                       # Number of memory references committed
system.switch_cpus.commit.loads             300001947                       # Number of loads committed
system.switch_cpus.commit.membars             5217048                       # Number of memory barriers committed
system.switch_cpus.commit.branches          243016964                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts           70469763                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1018034129                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     28641156                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    653002495     53.47%     53.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       764071      0.06%     53.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       731128      0.06%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     53.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1029745      0.08%     53.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     53.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     19682377      1.61%     55.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       837654      0.07%     55.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     55.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24129747      1.98%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        23123      0.00%     57.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc       483427      0.04%     57.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt         1113      0.00%     57.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    267826776     21.93%     79.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    208714293     17.09%     96.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     32175171      2.63%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     11789782      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1221190902                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      31712736                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2446850415                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2754879068                       # The number of ROB writes
system.switch_cpus.timesIdled                 1013282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2432138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1221190902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.137226                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.137226                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.879333                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.879333                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1320028315                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       684578242                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         118536804                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         73232714                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4721911710                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        565298266                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1267949375                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       32491726                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     23394601                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11696500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       778500                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1240368352500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10551101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7805296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2821305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1069871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             862                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1146177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1146177                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2822122                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7728979                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8463522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26627192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35090714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    361049600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1067548928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1428598528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2038                       # Total snoops (count)
system.tol2bus.snoopTraffic                    129728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11698151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249244                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10919617     93.34%     93.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 778534      6.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11698151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22323901500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4236363127                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13313595637                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
