Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 29 21:10:56 2021
| Host         : LAPTOP-NGD1H6KK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1031 |
| Unused register locations in slices containing registers |  1614 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      4 |           18 |
|      6 |           13 |
|      8 |           49 |
|     10 |           39 |
|     12 |           68 |
|     14 |           21 |
|    16+ |          813 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2454 |          436 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2540 |          544 |
| Yes          | No                    | No                     |           39604 |         6289 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           16028 |         1919 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                   Enable Signal                                                                                                   |                                                                                       Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                             |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                             |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                             |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                              |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                           |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                             |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/OutputOffset1_sum_reg_312                                                                                                                           | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/tm_reg_300                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                               |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                              |                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                             |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                   |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                           |                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                              |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/ap_NS_fsm14_out                                          |                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                          | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                           |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/p_read_cnt_V_0_1_reg_1578[0]_i_1_n_2                              | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/p_NextInputFlag_0_1_reg_1601[0]_i_1_n_2      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/p_read_cnt_V_0_1_reg_1578[0]_i_1_n_2                              |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/ap_NS_fsm164_out                                                                                   |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/RowBeginByte_3_V_wr_reg_232         |                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                            |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                          |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/exitcond_mid3_reg_71330                                                                                                        | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/tmp_105_mid5_reg_7128[5]                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                          | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                            |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                          |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                            |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                          |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/rst_clk_wiz_0_150M/U0/EXT_LPF/lpf_int                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                  | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_CS_fsm_state2                                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/mLoop1_V_reg_947[0]_i_1_n_2                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                              |                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                            |                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                       | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/tmp_reg_24090                                                                                      |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/next_t4_0_V_1_fu_344_reg[0][0]                           |                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/tm_1_reg_10140                                                                                                                                      |                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                          |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_0_fu_112                                       | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_0_fu_112[0]_i_1_n_2       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_NS_fsm116_out                                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/tm_reg_300                                                                                                                     |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                         |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_1_fu_116                                       | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_0_fu_112[0]_i_1_n_2       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/next_t4_0_V_write_a_reg_166                              |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_2_fu_120                                       | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_0_fu_112[0]_i_1_n_2       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                       |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/ap_NS_fsm1                                                                                                            |                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_3_fu_124                                       | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_mmcpy_offset_0_fu_112[0]_i_1_n_2       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_CS_fsm_state5                                                                                                                                    |                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/E[0]                                                     |                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                       |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_CS_fsm_state2                                                                                                         | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_CS_fsm_state10                                                                                   |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                     |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                       |                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                     |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                       |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                     |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/E[0]                                                            |                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/grp_weight_mmcpy_everyKx_fu_701_ap_ready                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/indvar_flatten3_reg_2300                                                                                                    |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/p_4_reg_2750                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/p_4_reg_275                                                                                            |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/p_5_reg_2861                                                                                                                |                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/exitcond_flatten2_fu_264_p2                                                                                                |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                       |                                                                                                                                                                                              |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                     |                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                    | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                    |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                                     | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/buff_rdata/usedw[5]_i_1__4_n_2                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/indvar_reg_118[5]_i_2_n_2           | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/indvar_reg_118 |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                    | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                    |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_clk_wiz_0_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                   | design_1_i/rst_clk_wiz_0_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                        | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                            |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/t_V_reg_2010                                             | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/indvar_flatten_reg_1977             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/indvar_next_reg_2100__0             |                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/buff_wdata/usedw[5]_i_1_n_2                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/buff_rdata/usedw[5]_i_1__2_n_2                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/t2_local_V0                                                       |                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/indvar_flatten_reg_19770                                 |                                                                                                                                                                                              |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                 |                                                                                                                                                                                              |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/indvar_next_reg_2140__0             |                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_CS_fsm_state3                                                                                                                                    |                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_CS_fsm_state2                                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/mLoop2_V_1_reg_954                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/buff_wdata/usedw[5]_i_1__3_n_2                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/indvar_reg_120[5]_i_2__0_n_2        | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/indvar_reg_120 |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/indvar_flatten_reg_4120                                           |                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/buff_rdata/usedw[5]_i_1__0_n_2                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/indvar_next_reg_2080__0              |                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                 |                                                                                                                                                                                              |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                               |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/indvar_reg_116[5]_i_2_n_2            | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/indvar_reg_116  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                          |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/indvar_next_reg_2220__0             |                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/indvar_reg_120[5]_i_2_n_2           | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/indvar_reg_120 |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                               |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/p_7_reg_423[5]_i_1_n_2                                            |                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/ap_NS_fsm1                                                        | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/t2r_V_reg_1464[5]_i_1_n_2                    |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                          |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                                     | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/buff_rdata/usedw[5]_i_1__1_n_2                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                   |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                          | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr               | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_enable_reg_0                                                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/ap_CS_fsm_state4                                                                                |                                                                                                                                                                                              |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                            | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/exitcond_reg_218[0]_i_1_n_2         |                                                                                                                                                                                              |                1 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/indvar_flatten3_reg_2300                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/indvar_flatten4_reg_253[5]                                                                             |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__16_n_2                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/exitcond_reg_210[0]_i_1_n_2         |                                                                                                                                                                                              |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/buff_rdata/usedw[6]_i_1_n_2                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/ap_CS_fsm_pp0_stage0                                                                                                        |                                                                                                                                                                                              |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/ap_NS_fsm1                                                        |                                                                                                                                                                                              |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/p_s_reg_7721                                                                                                             | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/p_7_reg_7840                                                                                        |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/p_5_reg_2861                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/p_6_reg_297                                                                                            |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/exitcond_reg_206[0]_i_1_n_2         |                                                                                                                                                                                              |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/exitcond_reg_204[0]_i_1_n_2          |                                                                                                                                                                                              |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__6_n_2                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/t_V_1_fu_216[7]_i_2_n_2                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/t_V_1_fu_216                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/indvar_reg_1320                                                                            | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/indvar_reg_132                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport1_fu_142/indvar_reg_1300                                                                           | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport1_fu_142/indvar_reg_130                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/indvar_next_reg_3150                                     |                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/E[0]                                                                                                                                          | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                               |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/grp_weight_mmcpy_everyKx_fu_701_m_axi_Weight_RREADY      | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/indvar_reg_154                      |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/t3_mid2_reg_1537[7]_i_2_n_2                                       | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/t3_mid2_reg_1537[7]_i_1_n_2                  |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/exitcond_reg_3110                                        |                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                              |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/E[0]                                                                                                                                          | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/cnt_0_V_1_fu_144[0]_i_1_n_2                                       |                                                                                                                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/tmp_74_reg_339_reg0                                                                                                                                            |                                                                                                                                                                                              |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/indvar_flatten5_reg_27820                                                                                                      | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/indvar_flatten_reg_2826[9]_i_1_n_2                                                                        |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/p_8_reg_28150                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/p_8_reg_2815                                                                                              |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_CS_fsm_state3                                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/OutputOffset3_cast_reg_1001                                                                                                    |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/waddr                                                                                                                                                    |                                                                                                                                                                                              |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                    |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_NS_fsm[1]                                                                                                             |                                                                                                                                                                                              |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/indvar_flatten5_reg_27820                                                                                                      |                                                                                                                                                                                              |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                         |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                    |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                           |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                        | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[11][0]                                                                        |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                      |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                         |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                         |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/exitcond_flatten2_reg_9710                                                                                                  |                                                                                                                                                                                              |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/offset_reg_645[0]_i_1_n_2                                                                          |                                                                                                                                                                                              |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                        | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                                         |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/output_buffer_0_add_reg_7855[9]_i_1_n_2                                                                                        |                                                                                                                                                                                              |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[11][0]                                                                                        |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/p_8_in                                                   |                                                                                                                                                                                              |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/TMP_N_next1_0_1_fu_832_reg[10][0]                                                        |                                                                                                                                                                                              |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/TMP_N_next0_0_1_fu_836_reg[10][0]                                                        |                                                                                                                                                                                              |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/y_reg_1940                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/y_reg_194                                                                                             |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/indvar_flatten5_reg_27820                                                                                                      | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/indvar_flatten6_reg_2804[11]                                                                              |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/indvar_flatten_reg_19770                                 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/indvar_flatten_reg_1977             |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/write_flag_reg_548_reg[0][0]                                                             |                                                                                                                                                                                              |                6 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/NOP_0_reg[0][0]                                                                          |                                                                                                                                                                                              |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/kx_reg_2270                                                                                                                |                                                                                                                                                                                              |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/RowBeginByte2_0_V_1_fu_182_reg[0]                                 |                                                                                                                                                                                              |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/exitcond_reg_3110                                                                                                                                              |                                                                                                                                                                                              |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/ap_return_0_preg_reg[5]             | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/RowBeginByte_0_V_1_fu_166_reg[0]                                  |                                                                                                                                                                                              |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/p_5_reg_300_reg[5][0]                                             | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/SR[0]                                        |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                    |                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/indvar_flatten3_reg_2300                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/indvar_flatten_reg_264                                                                                 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                          | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                      |                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/tm_V[4]_i_2_n_2                                                                                                          | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/tm_V                                                                                                |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                   |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                   |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                         |                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                               | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                     |                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                             | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                   |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                             | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_1_i/axi_smc_3/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                             | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                  |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                   |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                  |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                | design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                             | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                            | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                              |                                                                                                                                                                                              |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                              |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/x_reg_205                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/x_reg_205[10]_i_1_n_2                                                                                 |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/p_22_in                                                                                  |                                                                                                                                                                                              |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                |                                                                                                                                                                                              |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/YOLO2_FPGA_mac_murcU_U996/YOLO2_FPGA_mac_murcU_DSP48_6_U/E[0]                                                            | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/p_5_reg_854[4]_i_1_n_2                                                                              |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                 |                                                                                                                                                                                              |                2 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                   |                                                                                                                                                                                              |                2 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                    |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/exitcond_mid3_reg_71330                                                                                                        |                                                                                                                                                                                              |                8 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/ap_CS_fsm_state3                                                                                | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/p_2_reg_1199                                                               |                3 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_141                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_79                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_77                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_90                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_99                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_96                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_95                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_7                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_66                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_86                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_253                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_31                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_234                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_231                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_33                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_252                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_233                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_23                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_244                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_46                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_32                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_44                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_229                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_43                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_4                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_36                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_26                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_29                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_237                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_41                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_28                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_236                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_37                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_38                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_35                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_245                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_235                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_250                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_240                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_254                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_248                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_230                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_242                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_228                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_251                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_243                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_241                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_55                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_5                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_49                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_54                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_47                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_3                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_25                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_238                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_24                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_45                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_246                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_249                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_239                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_42                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in                                                   |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_0                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_1                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_10                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_100                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_247                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_101                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_102                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_103                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_104                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_105                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_106                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_107                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_108                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_109                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_11                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_110                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_111                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_53                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_117                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_140                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_129                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_137                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_133                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_143                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_126                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_144                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_116                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_123                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_136                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_145                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_147                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_15                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_151                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_128                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_13                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_132                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_120                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_142                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_122                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_146                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_149                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_150                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_152                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_153                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_154                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_156                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_157                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_148                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_159                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_134                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_158                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_16                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_160                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_161                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_115                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_155                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_119                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_165                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_135                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_166                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_127                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_167                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_124                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_168                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_169                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_163                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_17                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_162                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_164                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_113                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_118                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_130                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_131                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_112                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_125                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_138                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_14                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_12                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_114                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_121                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_139                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_223                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_174                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_214                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_203                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_211                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_212                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_170                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_197                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_219                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_20                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_220                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_222                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_224                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_178                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_225                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_173                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_192                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_183                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_199                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_202                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_200                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_204                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_207                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_208                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_180                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_19                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_184                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_189                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_210                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_213                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_187                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_201                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_216                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_193                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_172                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_217                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_218                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_190                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_175                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_179                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_195                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_22                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_221                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_188                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_198                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_176                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_191                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_226                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_196                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_18                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_52                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_40                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_27                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_51                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_50                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_48                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_39                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_232                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_34                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_186                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_215                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_21                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_182                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_194                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_206                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_177                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_2                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_185                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                    |                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_171                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_227                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_205                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_209                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_181                                               |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_30                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/TM_MIN_next0_0_1_fu_936_reg[0][0]                                                                                                                   |                                                                                                                                                                                              |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/TM_MIN_next1_0_1_fu_940_reg[0][0]                                                                                                                   |                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/tmp_0_3_fu_86[15]_i_1_n_2                                                                                                   |                                                                                                                                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/tmp_0_tmp_0_3_reg_1057[15]_i_1_n_2                                                                                          |                                                                                                                                                                                              |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/E[0]                                                                                                                       |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/tmp_tx_min0                                                                                                                                         |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_intra_pingpong_wrapp_fu_1230_ap_ready                                                                                                           | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_85                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_72                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_70                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_93                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_9                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_76                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_83                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_62                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_88                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_80                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_84                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_56                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_87                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_75                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_69                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_64                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_59                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_67                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_63                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_68                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_57                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_92                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_6                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_8                                                 |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_98                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_82                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_58                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_74                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_61                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_94                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_78                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_73                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/Q[0]                                                              |                                                                                                                                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_65                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_71                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_60                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_97                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_89                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_81                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_0_in_91                                                |                                                                                                                                                                                              |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/ap_NS_fsm14_out                                                                                                             |                                                                                                                                                                                              |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/ap_CS_fsm_pp0_stage0                                                                                                           |                                                                                                                                                                                              |                6 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_CS_fsm_state2                                                                                                         |                                                                                                                                                                                              |                8 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_CS_fsm_state3                                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/OutputOffset_cast_reg_995[17]_i_1_n_2                                                                                          |                6 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/indvar_flatten5_reg_27820                                                                                                      | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/indvar_flatten5_reg_2782                                                                                  |                5 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/OutputOffset2_sum_reg_344_reg[13]                                                          | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/OutputOffset2_sum_reg_3440                                                                                                     |                5 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/p_0_out__2_1[0]                                                                                                            |                                                                                                                                                                                              |                6 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[0][0]                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                      |                                                                                                                                                                                              |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                    |                                                                                                                                                                                              |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[0][0]                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                3 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                   |                9 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/E[0]                                                                                     |                                                                                                                                                                                              |                6 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/indvar_flatten_reg_4120                                           | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/indvar_flatten_reg_412                       |                6 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/TMP_N_next0_0_1_loa_reg_25360                                                                                                                       |                                                                                                                                                                                              |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                             | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                 |                8 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                 |                8 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/YOLO2_FPGA_mac_mueRU_U1076/YOLO2_FPGA_mac_mueRU_DSP48_11_U/E[0]                                                                                     |                                                                                                                                                                                              |                7 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                |                8 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                            | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                             | design_1_i/axi_smc_3/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                 |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/NOP_0_load_reg_24920                                                                                                                                |                                                                                                                                                                                              |                7 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                                              |                8 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                9 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               10 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               10 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                9 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/ap_NS_fsm19_out                      |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/ap_NS_fsm19_out                     |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               11 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/x_reg_1630                                                                                                                                                     | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/clear                                                                                                                                     |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                          |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/ap_NS_fsm18_out                     |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                               |               10 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                          |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/tmp_7_reg_19610                                                                                                          |                                                                                                                                                                                              |                9 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport1_fu_142/ap_NS_fsm114_out                                                                          |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ap_NS_fsm19_out                                          |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/grp_copy_beta_fu_2132_m_axi_Beta_RREADY                                                                                                                        | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/indvar_reg_151                                                                                                                            |                7 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/ap_NS_fsm18_out                     |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                               |               10 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               11 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/indvar_next_reg_3150                                                                                                                                           |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                          | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               10 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                  | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                9 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/Output_addr_reg_207[29]_i_1_n_2                                                            |                                                                                                                                                                                              |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag14_fu_2660                                                                               |                                                                                                                                                                                              |                5 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                        | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag20_fu_3060                                                                               |                                                                                                                                                                                              |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag10_fu_3620                                                                               |                                                                                                                                                                                              |                7 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag13_fu_3420                                                                               |                                                                                                                                                                                              |               12 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag11_fu_2420                                                                               |                                                                                                                                                                                              |                5 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag12_fu_3540                                                                               |                                                                                                                                                                                              |               17 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag17_fu_2900                                                                               |                                                                                                                                                                                              |                6 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/ap_NS_fsm110_out                                                                                                                                               |                                                                                                                                                                                              |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_enable_reg_pp0_iter4                                                                                                  |                                                                                                                                                                                              |               10 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/ap_CS_fsm_state4                                                                                                                                    |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/ap_CS_fsm_state2                                                  |                                                                                                                                                                                              |               11 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/offset_reg_6451                                                                                    | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/tm_reg_654                                                                    |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag25_fu_2460                                                                               |                                                                                                                                                                                              |               13 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag23_fu_2700                                                                               |                                                                                                                                                                                              |               13 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                        | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state5                                                                                                                                                                     |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state4                                                                                                                                                                     |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state6                                                                                                                                                                     |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag28_fu_2100                                                                               |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag15_fu_3380                                                                               |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag27_fu_2220                                                                               |                                                                                                                                                                                              |               13 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag21_fu_2940                                                                               |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag1_fu_4140                                                                                |                                                                                                                                                                                              |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag29_fu_1980                                                                               |                                                                                                                                                                                              |               18 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag2_fu_4100                                                                                |                                                                                                                                                                                              |               11 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag24_fu_2580                                                                               |                                                                                                                                                                                              |               17 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag18_fu_3180                                                                               |                                                                                                                                                                                              |               16 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag16_fu_3300                                                                               |                                                                                                                                                                                              |               12 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag31_fu_1740                                                                               |                                                                                                                                                                                              |               21 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag30_fu_1860                                                                               |                                                                                                                                                                                              |               13 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag6_fu_3860                                                                                |                                                                                                                                                                                              |               10 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag8_fu_2180                                                                                |                                                                                                                                                                                              |                9 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag9_fu_3660                                                                                |                                                                                                                                                                                              |               11 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag5_fu_3900                                                                                |                                                                                                                                                                                              |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag_fu_1700                                                                                 |                                                                                                                                                                                              |                7 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag7_fu_3780                                                                                |                                                                                                                                                                                              |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag26_fu_2340                                                                               |                                                                                                                                                                                              |               15 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag22_fu_2820                                                                               |                                                                                                                                                                                              |                7 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag4_fu_1940                                                                                |                                                                                                                                                                                              |                7 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag19_fu_3140                                                                               |                                                                                                                                                                                              |                7 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/write_flag3_fu_4020                                                                                |                                                                                                                                                                                              |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                        |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer3_U/q0_reg[15]                                                               |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                |                                                                                                                                                                                              |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                        |                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                   |                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                               |                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                            |                                                                                                                                                                                              |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                               |                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_BetaQ[31]_i_1_n_2                                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ar_hs                                                                                                                                                    | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/rdata[31]_i_1_n_2                                                                                                                   |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_InFM_num[31]_i_1_n_2                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Input1[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Input_h[31]_i_1_n_2                                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_InputQ[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Beta[31]_i_1_n_2                                                                                                                                     | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Input2[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Input_w[31]_i_1_n_2                                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Kernel_size[31]_i_1_n_2                                                                                                                              | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Kernel_stride[31]_i_1_n_2                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/E[0]                                                              |                                                                                                                                                                                              |               14 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/q0_reg[0]_0[0]                                                    |                                                                                                                                                                                              |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Output1[31]_i_1_n_2                                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/q0_reg[0][0]                                                      |                                                                                                                                                                                              |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/q0_reg[0]_1[0]                                                    |                                                                                                                                                                                              |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                            |                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/tmp_output_2_reg_1946[31]_i_1_n_2                                                                                        |                                                                                                                                                                                              |               14 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/q0_reg[0]_20                                                      |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/q0_reg[0]_21                                                      |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/q0_reg[0]_19                                                      |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/input_addr_read_reg_227[31]_i_1_n_2 |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/q0_reg[0]_5                         |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                  |                                                                                                                                                                                              |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                               |                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                               |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/input_addr_read_reg_215[31]_i_1_n_2 |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport1_fu_274/q0_reg[0]_0[0]                      |                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                               |                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/q0_reg[0]_18                                                      |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                               |                                                                                                                                                                                              |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/Beta_addr_read_reg_3200                                                                                                                                        |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/q0_reg[0]_5                          |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_enable_reg_pp0_iter2                                                                                                  |                                                                                                                                                                                              |               25 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/input_array_0_fu_390_257                                 |                                                                                                                                                                                              |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                   |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/output_tmp_load_reg_2270                                                                   |                                                                                                                                                                                              |                4 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Weight[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                               |                                                                                                                                                                                              |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                               |                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/q0_reg[0]_5                         |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_LayerType[31]_i_1_n_2                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                4 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                     |                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_OutputQ[31]_i_1_n_2                                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_OutFM_num[31]_i_1_n_2                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/ap_NS_fsm1419_out                                                                                                                                   |                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/p_0_in0                                                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/q0_reg[0]_4                         |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                |                                                                                                                                                                                              |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Padding[31]_i_1_n_2                                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/Weight_addr_read_reg_3200                                |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/E[0]                                |                                                                                                                                                                                              |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ap_CS_fsm_state12                                        |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                               |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_rLoops[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                               |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_output_w[31]_i_1_n_2                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_nLoops[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_mLoops[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                               |                                                                                                                                                                                              |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                               |                                                                                                                                                                                              |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                               |                                                                                                                                                                                              |                7 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_output_h[31]_i_1_n_2                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_cLoops[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_trow_loops[31]_i_1_n_2                                                                                                                               | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport1_fu_142/output_tmp_load_reg_2210                                                                  |                                                                                                                                                                                              |                4 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                               |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/q0_reg[0]_0[0]                       |                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport_fu_250/input_addr_read_reg_213[31]_i_1_n_2  |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_TN[31]_i_1_n_2                                                                                                                                       | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/ap_NS_fsm19_out                                          | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_weight_mmcpy_everyKx_fu_701/p_Woffset_load_reg_300[31]_i_1_n_2  |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport2_fu_262/q0_reg[0]_0[0]                      |                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/p_0_out__2_2                                                                                                               |                                                                                                                                                                                              |               13 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_TC[31]_i_1_n_2                                                                                                                                       | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_TR[31]_i_1_n_2                                                                                                                                       | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_TM[31]_i_1_n_2                                                                                                                                       | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Input3[31]_i_1_n_2                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/grp_mmcpy_inputport3_fu_286/input_addr_read_reg_219[31]_i_1_n_2 |                                                                                                                                                                                              |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_Output_r[31]_i_1_n_2                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/int_WeightQ[31]_i_1_n_2                                                                                                                                  | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer2_U/q0_reg[15]                                                               |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer0_1_U/q0_reg[15]                                                             |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer0_U/q0_reg[15]                                                               |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer1_1_U/q0_reg[15]                                                             |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer1_U/q0_reg[15]                                                               |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer2_1_U/q0_reg[15]                                                             |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/input_memcpy_buffer3_1_U/q0_reg[15]                                                             |                                                                                                                                                                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/ap_NS_fsm[2]                                                                                                                   |                                                                                                                                                                                              |               11 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                        | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                   |                8 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_084_1_reg_20210                                        | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/p_084_1_reg_2021                    |               13 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                     |                5 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                        | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                   |                5 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                        | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                   |                7 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                        | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                   |                6 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/indvar_flatten1_reg_1610                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/indvar_flatten2_reg_172[34]                                                                           |                9 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               12 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                |                                                                                                                                                                                              |                6 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |                9 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/or_cond_reg_32270                                        |                                                                                                                                                                                              |               15 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                         |                                                                                                                                                                                              |               11 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                |                                                                                                                                                                                              |                6 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               11 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               10 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                        |                                                                                                                                                                                              |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                                           | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               13 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                 |                                                                                                                                                                                              |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                |                                                                                                                                                                                              |                6 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                |                                                                                                                                                                                              |               10 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                 |                                                                                                                                                                                              |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                |                                                                                                                                                                                              |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                |                                                                                                                                                                                              |                9 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                |                                                                                                                                                                                              |                9 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                |                                                                                                                                                                                              |               10 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                |                                                                                                                                                                                              |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                 |                                                                                                                                                                                              |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                                           | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               10 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                |                                                                                                                                                                                              |                6 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                          |                                                                                                                                                                                              |                6 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                          |                                                                                                                                                                                              |                6 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                 |                                                                                                                                                                                              |                5 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                        |                                                                                                                                                                                              |                6 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |                8 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                          |                                                                                                                                                                                              |                6 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                         |                                                                                                                                                                                              |                6 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                        |                                                                                                                                                                                              |                7 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                7 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                              |                8 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                              |                6 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                   |                                                                                                                                                                                              |                7 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                7 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                              |                8 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                    |                                                                                                                                                                                              |               12 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                              |                8 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                8 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                   |                                                                                                                                                                                              |               10 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                6 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                              |                6 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                              |                8 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/buff_wdata/push                                                                                                                               | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                              |                7 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                7 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                7 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |                6 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                              |                9 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/buff_rdata/push                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/buff_rdata/push                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                              |                8 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                              |                6 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/buff_rdata/push                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                7 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                      |                                                                                                                                                                                              |               10 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                6 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/buff_rdata/push                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                7 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                              |                7 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                              |               10 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |                8 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/buff_wdata/push                                                                                                                               | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                6 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/buff_rdata/push                                                                                                                                | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |               19 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                              |               10 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |               19 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                             |               18 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                      |                                                                                                                                                                                              |                7 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                               |               17 |             84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                             |               17 |             84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                          |                                                                                                                                                                                              |               11 |             86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                          |                                                                                                                                                                                              |                9 |             86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                          |                                                                                                                                                                                              |                8 |             86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                            |                                                                                                                                                                                              |               11 |             86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                              |                7 |             90 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                   |                                                                                                                                                                                              |                6 |             90 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               14 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               15 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               12 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                              |                8 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                              |                8 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               13 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                         |                                                                                                                                                                                              |               13 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                              |               10 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                              |               11 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               12 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                       |                                                                                                                                                                                              |               12 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                         |                                                                                                                                                                                              |               14 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_pool_yolo26_fu_2159/ap_enable_reg_pp0_iter3                                                                                                     |                                                                                                                                                                                              |               24 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/ap_CS_fsm_state2                                                                                |                                                                                                                                                                                              |               15 |            108 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |               12 |            114 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               13 |            114 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/OutputOffset1_sum_reg_312                                                                                                                           |                                                                                                                                                                                              |               15 |            114 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               13 |            114 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               14 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/ap_CS_fsm_state3                                                                                |                                                                                                                                                                                              |               19 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                   | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               13 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                   | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               12 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               14 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |               13 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                               |               11 |            116 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                         | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               14 |            118 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                               |               13 |            118 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                         | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |                8 |            118 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rreq/start_addr_reg[2][0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               11 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                 |                                                                                                                                                                                              |                8 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/align_len_reg[31][0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               13 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               13 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/align_len_reg[31][0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               12 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                   |               14 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                         |               13 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                |                                                                                                                                                                                              |               18 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rreq/start_addr_reg[2][0]                                                                                                                 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               14 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                |                                                                                                                                                                                              |               10 |            120 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/E[0]                                                                                       |                                                                                                                                                                                              |               17 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/q_reg[0]                                                                                                                             | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |                9 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/Q[1]                                                                                                                     | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               15 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_NS_fsm[5]                                                                                                             |                                                                                                                                                                                              |               19 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463/grp_mmcpy_outputport_fu_124/tm_next1_0_V_1_fu_202_reg[0][0]                                                            |                                                                                                                                                                                              |               12 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                   | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               10 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ap_enable_reg_pp0_iter3                                                                                                  |                                                                                                                                                                                              |               22 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/YOLO2_FPGA_mac_mujbC_U76/YOLO2_FPGA_mac_mujbC_DSP48_0_U/ap_NS_fsm1212_out                       | design_1_i/YOLO2_FPGA_0/inst/grp_copy_beta_fu_2132/TMP_R_reg_1147                                                                                                                            |               16 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                   |               14 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/ap_NS_fsm1                                                                                                                                          | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/TMP_M_reg_1193                                                                                                                 |               13 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/n_reg_1044_reg[30]                                                                       | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/SR[0]                                                               |               12 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/ap_NS_fsm1210_out                       | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/YOLO2_FPGA_mac_mujbC_U77/YOLO2_FPGA_mac_mujbC_DSP48_0_U/TMP_C_reg_1170     |               15 |            126 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                         | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               15 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/TMP_M_next0_0_1_loa_reg_28920                                                                                                                                                        |                                                                                                                                                                                              |               12 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/ap_NS_fsm14_out                                                                                                            |                                                                                                                                                                                              |               19 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_outputpixel2buf_fu_367/ouput_array1_1_3_fu_2280                                                                                                 |                                                                                                                                                                                              |               17 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/indvar_flatten1_reg_1610                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_reorg_yolo25_fu_2138/indvar_flatten_reg_183                                                                                |               17 |            132 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                           |                                                                                                                                                                                              |               15 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |               10 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                         |                                                                                                                                                                                              |               16 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                         |                                                                                                                                                                                              |               10 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                         |                                                                                                                                                                                              |               13 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |               10 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                              |                9 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |               10 |            134 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               14 |            138 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               13 |            138 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               15 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                          |                                                                                                                                                                                              |               12 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS4_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               18 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               15 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                         |                                                                                                                                                                                              |               12 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                         |                                                                                                                                                                                              |               14 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |               11 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS3_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               15 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |               11 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               16 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                         |                                                                                                                                                                                              |               11 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               12 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_DATA_BUS5_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                            | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |               15 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                           |                                                                                                                                                                                              |               18 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                              |               10 |            146 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                              |               14 |            150 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               13 |            150 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                               | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               15 |            150 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               14 |            150 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               14 |            150 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                           |               15 |            150 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                               | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               15 |            150 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                  | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               15 |            152 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               15 |            156 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/SR[0]                                                                                                                    |               15 |            156 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               16 |            156 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                              |               16 |            156 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               10 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               33 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               30 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                               |               32 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                             |               34 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                              |               10 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               10 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               16 |            164 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |               16 |            164 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/ap_NS_fsm1                                                      |                                                                                                                                                                                              |               19 |            170 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               11 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               11 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               11 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                              |               11 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               11 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               11 |            176 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               12 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               12 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                       |                                                                                                                                                                                              |               12 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               12 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                              |               12 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               12 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                       |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               13 |            208 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc_3/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                              |               14 |            224 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_mmcpy_inputpixel_m2b_fu_348/ap_CS_fsm_state2                                                |                                                                                                                                                                                              |               30 |            226 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/E[0]                                                                                                                                                     |                                                                                                                                                                                              |               28 |            240 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_write_back_output_re_fu_2003/grp_mmcpy_outputpixel_fu_463_ap_start_reg0                                                                                                          |                                                                                                                                                                                              |               24 |            252 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_input_load_fu_557/grp_copy_input2buf_row_fu_391/input_array_0_0_fu_160[15]_i_1_n_2                                |                                                                                                                                                                                              |               44 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/ap_CS_fsm_state3                                                                                                               |                                                                                                                                                                                              |              174 |            454 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/ap_rst_n_inv                                                                                                                        |              176 |            890 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/YOLO2_FPGA_CTRL_BUS_s_axi_U/cLoops_0_data_reg_reg[0][0]                                                                                                                              |                                                                                                                                                                                              |              177 |           1166 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/q0_reg[15]_0                                             |                                                                                                                                                                                              |              319 |           1280 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/q0_reg[15]                                               |                                                                                                                                                                                              |              296 |           1280 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/ap_CS_fsm_state2                                                                                                                                                                     |                                                                                                                                                                                              |              196 |           1356 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/grp_copy_local_beta_fu_2859/E[0]                                                                                               |                                                                                                                                                                                              |              276 |           2048 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/local_beta_buffer_0_s_reg_66960                                                                                                |                                                                                                                                                                                              |              337 |           2048 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                   |                                                                                                                                                                                              |              443 |           2470 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/q0_reg[15]_2                                             |                                                                                                                                                                                              |              639 |           2816 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_copy_input_weight_fu_1649/grp_weight_load_reorg_fu_614/grp_load_weight2buf_ever_fu_433/q0_reg[15]_1                                             |                                                                                                                                                                                              |              638 |           2816 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/YOLO2_FPGA_0/inst/grp_intra_pingpong_wrapp_fu_1230/grp_compute4_fu_1110/tmp6_reg_8712[31]_i_1_n_2                                                                                                      |                                                                                                                                                                                              |              888 |           6144 |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


