
JanaticsIOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fab8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  0800fc48  0800fc48  0001fc48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080101c4  080101c4  00030078  2**0
                  CONTENTS
  4 .ARM          00000008  080101c4  080101c4  000201c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080101cc  080101cc  00030078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080101cc  080101cc  000201cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080101d4  080101d4  000201d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080101dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e54  20000078  08010254  00030078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ecc  08010254  00030ecc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002003e  00000000  00000000  000300a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005004  00000000  00000000  000500e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001988  00000000  00000000  000550f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017c8  00000000  00000000  00056a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007378  00000000  00000000  00058240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022930  00000000  00000000  0005f5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deefd  00000000  00000000  00081ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00160de5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d90  00000000  00000000  00160e38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fc30 	.word	0x0800fc30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800fc30 	.word	0x0800fc30

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ESPRXDataSeg>:
extern void W25qxx_EraseSector(uint32_t SectorAddr);

void ReadOnlineData(void);

void ESPRXDataSeg(void)
{
 8000584:	b490      	push	{r4, r7}
 8000586:	b086      	sub	sp, #24
 8000588:	af00      	add	r7, sp, #0
	uint16_t ReceivePLCData,ReceivePLCData2,ReceivePLCData3,ReceivePLCData4;
	uint16_t ReceivePLCData7;
	uint8_t ReceivePLCData11,ReceivePLCData12,ReceivePLCData13,ReceivePLCData14;
	uint8_t ReceivePLCData5,ReceivePLCData6,ReceivePLCData8,ReceivePLCData9,ReceivePLCData10;
	uint8_t UpdateOLdataMem  =0;
 800058a:	2300      	movs	r3, #0
 800058c:	75fb      	strb	r3, [r7, #23]
	uint8_t FlashWriteOLdata[10];
	if(!RxCompleteU2C1WIFI){return;}
 800058e:	4b75      	ldr	r3, [pc, #468]	; (8000764 <ESPRXDataSeg+0x1e0>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	f000 80e1 	beq.w	800075a <ESPRXDataSeg+0x1d6>
	RxCompleteU2C1WIFI=0;
 8000598:	4b72      	ldr	r3, [pc, #456]	; (8000764 <ESPRXDataSeg+0x1e0>)
 800059a:	2200      	movs	r2, #0
 800059c:	701a      	strb	r2, [r3, #0]

	ReceivePLCData  = Uart_rx_buffer[19]+(Uart_rx_buffer[18]*10)+(Uart_rx_buffer[17]*100)+(Uart_rx_buffer[16]*1000)+(Uart_rx_buffer[15]*10000);//Production
 800059e:	4b72      	ldr	r3, [pc, #456]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80005a0:	7cdb      	ldrb	r3, [r3, #19]
 80005a2:	b29a      	uxth	r2, r3
 80005a4:	4b70      	ldr	r3, [pc, #448]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80005a6:	7c5b      	ldrb	r3, [r3, #17]
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	4619      	mov	r1, r3
 80005ac:	0089      	lsls	r1, r1, #2
 80005ae:	440b      	add	r3, r1
 80005b0:	4619      	mov	r1, r3
 80005b2:	0088      	lsls	r0, r1, #2
 80005b4:	4619      	mov	r1, r3
 80005b6:	4603      	mov	r3, r0
 80005b8:	440b      	add	r3, r1
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	b299      	uxth	r1, r3
 80005be:	4b6a      	ldr	r3, [pc, #424]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80005c0:	7c9b      	ldrb	r3, [r3, #18]
 80005c2:	b29b      	uxth	r3, r3
 80005c4:	4618      	mov	r0, r3
 80005c6:	0080      	lsls	r0, r0, #2
 80005c8:	4403      	add	r3, r0
 80005ca:	005b      	lsls	r3, r3, #1
 80005cc:	b29b      	uxth	r3, r3
 80005ce:	440b      	add	r3, r1
 80005d0:	b29b      	uxth	r3, r3
 80005d2:	4413      	add	r3, r2
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	4b64      	ldr	r3, [pc, #400]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80005d8:	7bdb      	ldrb	r3, [r3, #15]
 80005da:	b29b      	uxth	r3, r3
 80005dc:	4619      	mov	r1, r3
 80005de:	0149      	lsls	r1, r1, #5
 80005e0:	1ac9      	subs	r1, r1, r3
 80005e2:	0089      	lsls	r1, r1, #2
 80005e4:	440b      	add	r3, r1
 80005e6:	4619      	mov	r1, r3
 80005e8:	0088      	lsls	r0, r1, #2
 80005ea:	4619      	mov	r1, r3
 80005ec:	4603      	mov	r3, r0
 80005ee:	440b      	add	r3, r1
 80005f0:	011b      	lsls	r3, r3, #4
 80005f2:	b299      	uxth	r1, r3
 80005f4:	4b5c      	ldr	r3, [pc, #368]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80005f6:	7c1b      	ldrb	r3, [r3, #16]
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	4618      	mov	r0, r3
 80005fc:	0140      	lsls	r0, r0, #5
 80005fe:	1ac0      	subs	r0, r0, r3
 8000600:	0080      	lsls	r0, r0, #2
 8000602:	4403      	add	r3, r0
 8000604:	00db      	lsls	r3, r3, #3
 8000606:	b29b      	uxth	r3, r3
 8000608:	440b      	add	r3, r1
 800060a:	b29b      	uxth	r3, r3
 800060c:	4413      	add	r3, r2
 800060e:	82bb      	strh	r3, [r7, #20]
	ReceivePLCData2 = Uart_rx_buffer[24]+(Uart_rx_buffer[23]*10)+(Uart_rx_buffer[22]*100)+(Uart_rx_buffer[21]*1000)+(Uart_rx_buffer[20]*10000);//Rejection
 8000610:	4b55      	ldr	r3, [pc, #340]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000612:	7e1b      	ldrb	r3, [r3, #24]
 8000614:	b29a      	uxth	r2, r3
 8000616:	4b54      	ldr	r3, [pc, #336]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000618:	7d9b      	ldrb	r3, [r3, #22]
 800061a:	b29b      	uxth	r3, r3
 800061c:	4619      	mov	r1, r3
 800061e:	0089      	lsls	r1, r1, #2
 8000620:	440b      	add	r3, r1
 8000622:	4619      	mov	r1, r3
 8000624:	0088      	lsls	r0, r1, #2
 8000626:	4619      	mov	r1, r3
 8000628:	4603      	mov	r3, r0
 800062a:	440b      	add	r3, r1
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	b299      	uxth	r1, r3
 8000630:	4b4d      	ldr	r3, [pc, #308]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000632:	7ddb      	ldrb	r3, [r3, #23]
 8000634:	b29b      	uxth	r3, r3
 8000636:	4618      	mov	r0, r3
 8000638:	0080      	lsls	r0, r0, #2
 800063a:	4403      	add	r3, r0
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	b29b      	uxth	r3, r3
 8000640:	440b      	add	r3, r1
 8000642:	b29b      	uxth	r3, r3
 8000644:	4413      	add	r3, r2
 8000646:	b29a      	uxth	r2, r3
 8000648:	4b47      	ldr	r3, [pc, #284]	; (8000768 <ESPRXDataSeg+0x1e4>)
 800064a:	7d1b      	ldrb	r3, [r3, #20]
 800064c:	b29b      	uxth	r3, r3
 800064e:	4619      	mov	r1, r3
 8000650:	0149      	lsls	r1, r1, #5
 8000652:	1ac9      	subs	r1, r1, r3
 8000654:	0089      	lsls	r1, r1, #2
 8000656:	440b      	add	r3, r1
 8000658:	4619      	mov	r1, r3
 800065a:	0088      	lsls	r0, r1, #2
 800065c:	4619      	mov	r1, r3
 800065e:	4603      	mov	r3, r0
 8000660:	440b      	add	r3, r1
 8000662:	011b      	lsls	r3, r3, #4
 8000664:	b299      	uxth	r1, r3
 8000666:	4b40      	ldr	r3, [pc, #256]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000668:	7d5b      	ldrb	r3, [r3, #21]
 800066a:	b29b      	uxth	r3, r3
 800066c:	4618      	mov	r0, r3
 800066e:	0140      	lsls	r0, r0, #5
 8000670:	1ac0      	subs	r0, r0, r3
 8000672:	0080      	lsls	r0, r0, #2
 8000674:	4403      	add	r3, r0
 8000676:	00db      	lsls	r3, r3, #3
 8000678:	b29b      	uxth	r3, r3
 800067a:	440b      	add	r3, r1
 800067c:	b29b      	uxth	r3, r3
 800067e:	4413      	add	r3, r2
 8000680:	827b      	strh	r3, [r7, #18]
/*	ReceivePLCData3 = Uart_rx_buffer[11]+(Uart_rx_buffer[10]*10)+(Uart_rx_buffer[9]*100)+(Uart_rx_buffer[8]*1000); //Metal Temperature Low set
	ReceivePLCData4 = Uart_rx_buffer[15]+(Uart_rx_buffer[14]*10)+(Uart_rx_buffer[13]*100)+(Uart_rx_buffer[12]*1000);//Process Time
*/
	ReceivePLCData4 = Uart_rx_buffer[2]+Uart_rx_buffer[1]*100+(Uart_rx_buffer[0]*10);
 8000682:	4b39      	ldr	r3, [pc, #228]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000684:	789b      	ldrb	r3, [r3, #2]
 8000686:	b29a      	uxth	r2, r3
 8000688:	4b37      	ldr	r3, [pc, #220]	; (8000768 <ESPRXDataSeg+0x1e4>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	b29b      	uxth	r3, r3
 800068e:	4619      	mov	r1, r3
 8000690:	0089      	lsls	r1, r1, #2
 8000692:	440b      	add	r3, r1
 8000694:	005b      	lsls	r3, r3, #1
 8000696:	b299      	uxth	r1, r3
 8000698:	4b33      	ldr	r3, [pc, #204]	; (8000768 <ESPRXDataSeg+0x1e4>)
 800069a:	785b      	ldrb	r3, [r3, #1]
 800069c:	b29b      	uxth	r3, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	0080      	lsls	r0, r0, #2
 80006a2:	4403      	add	r3, r0
 80006a4:	4618      	mov	r0, r3
 80006a6:	0084      	lsls	r4, r0, #2
 80006a8:	4618      	mov	r0, r3
 80006aa:	4623      	mov	r3, r4
 80006ac:	4403      	add	r3, r0
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	440b      	add	r3, r1
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	4413      	add	r3, r2
 80006b8:	823b      	strh	r3, [r7, #16]
	//Date,Month,Year
	ReceivePLCData5 = Uart_rx_buffer[4]+(Uart_rx_buffer[3]*10);//SW_Date
 80006ba:	4b2b      	ldr	r3, [pc, #172]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80006bc:	791a      	ldrb	r2, [r3, #4]
 80006be:	4b2a      	ldr	r3, [pc, #168]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80006c0:	78db      	ldrb	r3, [r3, #3]
 80006c2:	4619      	mov	r1, r3
 80006c4:	0089      	lsls	r1, r1, #2
 80006c6:	440b      	add	r3, r1
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	4413      	add	r3, r2
 80006ce:	73fb      	strb	r3, [r7, #15]
	ReceivePLCData6 = Uart_rx_buffer[6]+(Uart_rx_buffer[5]*10);//SW_Month
 80006d0:	4b25      	ldr	r3, [pc, #148]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80006d2:	799a      	ldrb	r2, [r3, #6]
 80006d4:	4b24      	ldr	r3, [pc, #144]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80006d6:	795b      	ldrb	r3, [r3, #5]
 80006d8:	4619      	mov	r1, r3
 80006da:	0089      	lsls	r1, r1, #2
 80006dc:	440b      	add	r3, r1
 80006de:	005b      	lsls	r3, r3, #1
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	4413      	add	r3, r2
 80006e4:	73bb      	strb	r3, [r7, #14]
	ReceivePLCData7 = Uart_rx_buffer[8]+(Uart_rx_buffer[7]*10);//SW_Year
 80006e6:	4b20      	ldr	r3, [pc, #128]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80006e8:	7a1b      	ldrb	r3, [r3, #8]
 80006ea:	b29a      	uxth	r2, r3
 80006ec:	4b1e      	ldr	r3, [pc, #120]	; (8000768 <ESPRXDataSeg+0x1e4>)
 80006ee:	79db      	ldrb	r3, [r3, #7]
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	0089      	lsls	r1, r1, #2
 80006f6:	440b      	add	r3, r1
 80006f8:	005b      	lsls	r3, r3, #1
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	4413      	add	r3, r2
 80006fe:	81bb      	strh	r3, [r7, #12]
	ReceivePLCData8 = Uart_rx_buffer[10]+(Uart_rx_buffer[9]*10);//SW_Hour
 8000700:	4b19      	ldr	r3, [pc, #100]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000702:	7a9a      	ldrb	r2, [r3, #10]
 8000704:	4b18      	ldr	r3, [pc, #96]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000706:	7a5b      	ldrb	r3, [r3, #9]
 8000708:	4619      	mov	r1, r3
 800070a:	0089      	lsls	r1, r1, #2
 800070c:	440b      	add	r3, r1
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	b2db      	uxtb	r3, r3
 8000712:	4413      	add	r3, r2
 8000714:	72fb      	strb	r3, [r7, #11]
	ReceivePLCData9 = Uart_rx_buffer[12]+(Uart_rx_buffer[11]*10);//SW_Minute
 8000716:	4b14      	ldr	r3, [pc, #80]	; (8000768 <ESPRXDataSeg+0x1e4>)
 8000718:	7b1a      	ldrb	r2, [r3, #12]
 800071a:	4b13      	ldr	r3, [pc, #76]	; (8000768 <ESPRXDataSeg+0x1e4>)
 800071c:	7adb      	ldrb	r3, [r3, #11]
 800071e:	4619      	mov	r1, r3
 8000720:	0089      	lsls	r1, r1, #2
 8000722:	440b      	add	r3, r1
 8000724:	005b      	lsls	r3, r3, #1
 8000726:	b2db      	uxtb	r3, r3
 8000728:	4413      	add	r3, r2
 800072a:	72bb      	strb	r3, [r7, #10]
	ReceivePLCData11 = Uart_rx_buffer[30]+(Uart_rx_buffer[29]*10);//Hys +
	ReceivePLCData12 = Uart_rx_buffer[32]+(Uart_rx_buffer[31]*10);//Hys -
	ReceivePLCData13 = Uart_rx_buffer[34]+(Uart_rx_buffer[33]*10);//Production reset status
	ReceivePLCData14 = Uart_rx_buffer[36]+(Uart_rx_buffer[35]*10);//Entry Status
*/
	SW_Hour = ReceivePLCData8;
 800072c:	4a0f      	ldr	r2, [pc, #60]	; (800076c <ESPRXDataSeg+0x1e8>)
 800072e:	7afb      	ldrb	r3, [r7, #11]
 8000730:	7013      	strb	r3, [r2, #0]
	SW_Minute = ReceivePLCData9;
 8000732:	4a0f      	ldr	r2, [pc, #60]	; (8000770 <ESPRXDataSeg+0x1ec>)
 8000734:	7abb      	ldrb	r3, [r7, #10]
 8000736:	7013      	strb	r3, [r2, #0]
	SW_Date = ReceivePLCData5;
 8000738:	4a0e      	ldr	r2, [pc, #56]	; (8000774 <ESPRXDataSeg+0x1f0>)
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	7013      	strb	r3, [r2, #0]
	SW_Month = ReceivePLCData6;
 800073e:	4a0e      	ldr	r2, [pc, #56]	; (8000778 <ESPRXDataSeg+0x1f4>)
 8000740:	7bbb      	ldrb	r3, [r7, #14]
 8000742:	7013      	strb	r3, [r2, #0]
	SW_Year = ReceivePLCData7;
 8000744:	89bb      	ldrh	r3, [r7, #12]
 8000746:	b2da      	uxtb	r2, r3
 8000748:	4b0c      	ldr	r3, [pc, #48]	; (800077c <ESPRXDataSeg+0x1f8>)
 800074a:	701a      	strb	r2, [r3, #0]

	Production_Total = ReceivePLCData;
 800074c:	4a0c      	ldr	r2, [pc, #48]	; (8000780 <ESPRXDataSeg+0x1fc>)
 800074e:	8abb      	ldrh	r3, [r7, #20]
 8000750:	8013      	strh	r3, [r2, #0]
	Rejection_Total = ReceivePLCData2;
 8000752:	4a0c      	ldr	r2, [pc, #48]	; (8000784 <ESPRXDataSeg+0x200>)
 8000754:	8a7b      	ldrh	r3, [r7, #18]
 8000756:	8013      	strh	r3, [r2, #0]
 8000758:	e000      	b.n	800075c <ESPRXDataSeg+0x1d8>
	if(!RxCompleteU2C1WIFI){return;}
 800075a:	bf00      	nop


}
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bc90      	pop	{r4, r7}
 8000762:	4770      	bx	lr
 8000764:	200000df 	.word	0x200000df
 8000768:	20000094 	.word	0x20000094
 800076c:	200000e1 	.word	0x200000e1
 8000770:	200000e2 	.word	0x200000e2
 8000774:	200000e3 	.word	0x200000e3
 8000778:	200000e4 	.word	0x200000e4
 800077c:	200000e5 	.word	0x200000e5
 8000780:	200000ee 	.word	0x200000ee
 8000784:	200000f0 	.word	0x200000f0

08000788 <ESPRxDecoder>:
	productionhysNegSetOL   = FlashReadOLdata[9];
}


void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	460a      	mov	r2, r1
 8000792:	71fb      	strb	r3, [r7, #7]
 8000794:	4613      	mov	r3, r2
 8000796:	71bb      	strb	r3, [r7, #6]

   static unsigned char Error_Retry;
	 switch(Rxseqdecoder)
 8000798:	79bb      	ldrb	r3, [r7, #6]
 800079a:	3b01      	subs	r3, #1
 800079c:	2b07      	cmp	r3, #7
 800079e:	f200 8692 	bhi.w	80014c6 <ESPRxDecoder+0xd3e>
 80007a2:	a201      	add	r2, pc, #4	; (adr r2, 80007a8 <ESPRxDecoder+0x20>)
 80007a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007a8:	080007c9 	.word	0x080007c9
 80007ac:	080008df 	.word	0x080008df
 80007b0:	0800091d 	.word	0x0800091d
 80007b4:	08000ad1 	.word	0x08000ad1
 80007b8:	08000b0f 	.word	0x08000b0f
 80007bc:	08000d1b 	.word	0x08000d1b
 80007c0:	08000d3f 	.word	0x08000d3f
 80007c4:	08001491 	.word	0x08001491
	   {
	   	case 1:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 80007c8:	79fb      	ldrb	r3, [r7, #7]
 80007ca:	2b4f      	cmp	r3, #79	; 0x4f
 80007cc:	d107      	bne.n	80007de <ESPRxDecoder+0x56>
 80007ce:	4b8a      	ldr	r3, [pc, #552]	; (80009f8 <ESPRxDecoder+0x270>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d103      	bne.n	80007de <ESPRxDecoder+0x56>
			 {
			 	bufferptr=1;
 80007d6:	4b88      	ldr	r3, [pc, #544]	; (80009f8 <ESPRxDecoder+0x270>)
 80007d8:	2201      	movs	r2, #1
 80007da:	701a      	strb	r2, [r3, #0]
 80007dc:	e011      	b.n	8000802 <ESPRxDecoder+0x7a>
			 }
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	2b4b      	cmp	r3, #75	; 0x4b
 80007e2:	d10e      	bne.n	8000802 <ESPRxDecoder+0x7a>
 80007e4:	4b84      	ldr	r3, [pc, #528]	; (80009f8 <ESPRxDecoder+0x270>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d10a      	bne.n	8000802 <ESPRxDecoder+0x7a>
			 {
			 	bufferptr=0;
 80007ec:	4b82      	ldr	r3, [pc, #520]	; (80009f8 <ESPRxDecoder+0x270>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 80007f6:	4b81      	ldr	r3, [pc, #516]	; (80009fc <ESPRxDecoder+0x274>)
 80007f8:	221e      	movs	r2, #30
 80007fa:	701a      	strb	r2, [r3, #0]
//				WifiStatusVar = 1;
				Check_CWMODE_For_Hang=0;
 80007fc:	4b80      	ldr	r3, [pc, #512]	; (8000a00 <ESPRxDecoder+0x278>)
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
			 }
			 else{;}

			 if((Rxwifi_data=='n')&&(bufferptr==0))
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	2b6e      	cmp	r3, #110	; 0x6e
 8000806:	d107      	bne.n	8000818 <ESPRxDecoder+0x90>
 8000808:	4b7b      	ldr	r3, [pc, #492]	; (80009f8 <ESPRxDecoder+0x270>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d103      	bne.n	8000818 <ESPRxDecoder+0x90>
			 {
			 	bufferptr=1;
 8000810:	4b79      	ldr	r3, [pc, #484]	; (80009f8 <ESPRxDecoder+0x270>)
 8000812:	2201      	movs	r2, #1
 8000814:	701a      	strb	r2, [r3, #0]
 8000816:	e060      	b.n	80008da <ESPRxDecoder+0x152>
			 }
			 else if((Rxwifi_data=='o')&&(bufferptr==1))
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	2b6f      	cmp	r3, #111	; 0x6f
 800081c:	d107      	bne.n	800082e <ESPRxDecoder+0xa6>
 800081e:	4b76      	ldr	r3, [pc, #472]	; (80009f8 <ESPRxDecoder+0x270>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d103      	bne.n	800082e <ESPRxDecoder+0xa6>
			 {
			 	bufferptr=2;
 8000826:	4b74      	ldr	r3, [pc, #464]	; (80009f8 <ESPRxDecoder+0x270>)
 8000828:	2202      	movs	r2, #2
 800082a:	701a      	strb	r2, [r3, #0]
 800082c:	e055      	b.n	80008da <ESPRxDecoder+0x152>
			 }
			 else if(bufferptr==2)
 800082e:	4b72      	ldr	r3, [pc, #456]	; (80009f8 <ESPRxDecoder+0x270>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b02      	cmp	r3, #2
 8000834:	d104      	bne.n	8000840 <ESPRxDecoder+0xb8>
			 {
			 	bufferptr=3;
 8000836:	4b70      	ldr	r3, [pc, #448]	; (80009f8 <ESPRxDecoder+0x270>)
 8000838:	2203      	movs	r2, #3
 800083a:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
				wifi_command=30;
				Check_CWMODE_For_Hang=0;
			 }
			 else{;}
		break;
 800083c:	f000 be45 	b.w	80014ca <ESPRxDecoder+0xd42>
			 else if((Rxwifi_data=='c')&&(bufferptr==3))
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	2b63      	cmp	r3, #99	; 0x63
 8000844:	d107      	bne.n	8000856 <ESPRxDecoder+0xce>
 8000846:	4b6c      	ldr	r3, [pc, #432]	; (80009f8 <ESPRxDecoder+0x270>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b03      	cmp	r3, #3
 800084c:	d103      	bne.n	8000856 <ESPRxDecoder+0xce>
			 	bufferptr=4;
 800084e:	4b6a      	ldr	r3, [pc, #424]	; (80009f8 <ESPRxDecoder+0x270>)
 8000850:	2204      	movs	r2, #4
 8000852:	701a      	strb	r2, [r3, #0]
 8000854:	e041      	b.n	80008da <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='h')&&(bufferptr==4))
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	2b68      	cmp	r3, #104	; 0x68
 800085a:	d107      	bne.n	800086c <ESPRxDecoder+0xe4>
 800085c:	4b66      	ldr	r3, [pc, #408]	; (80009f8 <ESPRxDecoder+0x270>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	2b04      	cmp	r3, #4
 8000862:	d103      	bne.n	800086c <ESPRxDecoder+0xe4>
			 	bufferptr=5;
 8000864:	4b64      	ldr	r3, [pc, #400]	; (80009f8 <ESPRxDecoder+0x270>)
 8000866:	2205      	movs	r2, #5
 8000868:	701a      	strb	r2, [r3, #0]
 800086a:	e036      	b.n	80008da <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='a')&&(bufferptr==5))
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	2b61      	cmp	r3, #97	; 0x61
 8000870:	d107      	bne.n	8000882 <ESPRxDecoder+0xfa>
 8000872:	4b61      	ldr	r3, [pc, #388]	; (80009f8 <ESPRxDecoder+0x270>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	2b05      	cmp	r3, #5
 8000878:	d103      	bne.n	8000882 <ESPRxDecoder+0xfa>
			 	bufferptr=6;
 800087a:	4b5f      	ldr	r3, [pc, #380]	; (80009f8 <ESPRxDecoder+0x270>)
 800087c:	2206      	movs	r2, #6
 800087e:	701a      	strb	r2, [r3, #0]
 8000880:	e02b      	b.n	80008da <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='n')&&(bufferptr==6))
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b6e      	cmp	r3, #110	; 0x6e
 8000886:	d107      	bne.n	8000898 <ESPRxDecoder+0x110>
 8000888:	4b5b      	ldr	r3, [pc, #364]	; (80009f8 <ESPRxDecoder+0x270>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b06      	cmp	r3, #6
 800088e:	d103      	bne.n	8000898 <ESPRxDecoder+0x110>
			 	bufferptr=7;
 8000890:	4b59      	ldr	r3, [pc, #356]	; (80009f8 <ESPRxDecoder+0x270>)
 8000892:	2207      	movs	r2, #7
 8000894:	701a      	strb	r2, [r3, #0]
 8000896:	e020      	b.n	80008da <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='g')&&(bufferptr==7))
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	2b67      	cmp	r3, #103	; 0x67
 800089c:	d107      	bne.n	80008ae <ESPRxDecoder+0x126>
 800089e:	4b56      	ldr	r3, [pc, #344]	; (80009f8 <ESPRxDecoder+0x270>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	2b07      	cmp	r3, #7
 80008a4:	d103      	bne.n	80008ae <ESPRxDecoder+0x126>
			 	bufferptr=8;
 80008a6:	4b54      	ldr	r3, [pc, #336]	; (80009f8 <ESPRxDecoder+0x270>)
 80008a8:	2208      	movs	r2, #8
 80008aa:	701a      	strb	r2, [r3, #0]
 80008ac:	e015      	b.n	80008da <ESPRxDecoder+0x152>
			 else if((Rxwifi_data=='e')&&(bufferptr==8))
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b65      	cmp	r3, #101	; 0x65
 80008b2:	f040 860a 	bne.w	80014ca <ESPRxDecoder+0xd42>
 80008b6:	4b50      	ldr	r3, [pc, #320]	; (80009f8 <ESPRxDecoder+0x270>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	2b08      	cmp	r3, #8
 80008bc:	f040 8605 	bne.w	80014ca <ESPRxDecoder+0xd42>
			 	bufferptr=0;
 80008c0:	4b4d      	ldr	r3, [pc, #308]	; (80009f8 <ESPRxDecoder+0x270>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	71bb      	strb	r3, [r7, #6]
				wifi_command=30;
 80008ca:	4b4c      	ldr	r3, [pc, #304]	; (80009fc <ESPRxDecoder+0x274>)
 80008cc:	221e      	movs	r2, #30
 80008ce:	701a      	strb	r2, [r3, #0]
				Check_CWMODE_For_Hang=0;
 80008d0:	4b4b      	ldr	r3, [pc, #300]	; (8000a00 <ESPRxDecoder+0x278>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	701a      	strb	r2, [r3, #0]
		break;
 80008d6:	f000 bdf8 	b.w	80014ca <ESPRxDecoder+0xd42>
 80008da:	f000 bdf6 	b.w	80014ca <ESPRxDecoder+0xd42>
		case 2:
			if((Rxwifi_data=='O')&&(bufferptr==0))
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	2b4f      	cmp	r3, #79	; 0x4f
 80008e2:	d108      	bne.n	80008f6 <ESPRxDecoder+0x16e>
 80008e4:	4b44      	ldr	r3, [pc, #272]	; (80009f8 <ESPRxDecoder+0x270>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d104      	bne.n	80008f6 <ESPRxDecoder+0x16e>
			 {
			 	bufferptr=1;
 80008ec:	4b42      	ldr	r3, [pc, #264]	; (80009f8 <ESPRxDecoder+0x270>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=49;
			 }
		break;
 80008f2:	f000 bdec 	b.w	80014ce <ESPRxDecoder+0xd46>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	2b4b      	cmp	r3, #75	; 0x4b
 80008fa:	f040 85e8 	bne.w	80014ce <ESPRxDecoder+0xd46>
 80008fe:	4b3e      	ldr	r3, [pc, #248]	; (80009f8 <ESPRxDecoder+0x270>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	2b01      	cmp	r3, #1
 8000904:	f040 85e3 	bne.w	80014ce <ESPRxDecoder+0xd46>
			 	bufferptr=0;
 8000908:	4b3b      	ldr	r3, [pc, #236]	; (80009f8 <ESPRxDecoder+0x270>)
 800090a:	2200      	movs	r2, #0
 800090c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800090e:	2300      	movs	r3, #0
 8000910:	71bb      	strb	r3, [r7, #6]
				wifi_command=49;
 8000912:	4b3a      	ldr	r3, [pc, #232]	; (80009fc <ESPRxDecoder+0x274>)
 8000914:	2231      	movs	r2, #49	; 0x31
 8000916:	701a      	strb	r2, [r3, #0]
		break;
 8000918:	f000 bdd9 	b.w	80014ce <ESPRxDecoder+0xd46>
		case 3:
			if((Rxwifi_data=='s')&&(bufferptr==0))    //  skyfastspms
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	2b73      	cmp	r3, #115	; 0x73
 8000920:	d107      	bne.n	8000932 <ESPRxDecoder+0x1aa>
 8000922:	4b35      	ldr	r3, [pc, #212]	; (80009f8 <ESPRxDecoder+0x270>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d103      	bne.n	8000932 <ESPRxDecoder+0x1aa>
			 {
				bufferptr=1;
 800092a:	4b33      	ldr	r3, [pc, #204]	; (80009f8 <ESPRxDecoder+0x270>)
 800092c:	2201      	movs	r2, #1
 800092e:	701a      	strb	r2, [r3, #0]
 8000930:	e080      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==1)) //  skyfastspms
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	2b6b      	cmp	r3, #107	; 0x6b
 8000936:	d107      	bne.n	8000948 <ESPRxDecoder+0x1c0>
 8000938:	4b2f      	ldr	r3, [pc, #188]	; (80009f8 <ESPRxDecoder+0x270>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	2b01      	cmp	r3, #1
 800093e:	d103      	bne.n	8000948 <ESPRxDecoder+0x1c0>
			 {
				bufferptr=2;
 8000940:	4b2d      	ldr	r3, [pc, #180]	; (80009f8 <ESPRxDecoder+0x270>)
 8000942:	2202      	movs	r2, #2
 8000944:	701a      	strb	r2, [r3, #0]
 8000946:	e075      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='y')&&(bufferptr==2)) //  skyfastspms
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	2b79      	cmp	r3, #121	; 0x79
 800094c:	d107      	bne.n	800095e <ESPRxDecoder+0x1d6>
 800094e:	4b2a      	ldr	r3, [pc, #168]	; (80009f8 <ESPRxDecoder+0x270>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b02      	cmp	r3, #2
 8000954:	d103      	bne.n	800095e <ESPRxDecoder+0x1d6>
			 {
				bufferptr=3;
 8000956:	4b28      	ldr	r3, [pc, #160]	; (80009f8 <ESPRxDecoder+0x270>)
 8000958:	2203      	movs	r2, #3
 800095a:	701a      	strb	r2, [r3, #0]
 800095c:	e06a      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }

			 else if((Rxwifi_data=='f')&&(bufferptr==3)) //  skyfastspms
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2b66      	cmp	r3, #102	; 0x66
 8000962:	d107      	bne.n	8000974 <ESPRxDecoder+0x1ec>
 8000964:	4b24      	ldr	r3, [pc, #144]	; (80009f8 <ESPRxDecoder+0x270>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b03      	cmp	r3, #3
 800096a:	d103      	bne.n	8000974 <ESPRxDecoder+0x1ec>
			 {
				bufferptr=4;
 800096c:	4b22      	ldr	r3, [pc, #136]	; (80009f8 <ESPRxDecoder+0x270>)
 800096e:	2204      	movs	r2, #4
 8000970:	701a      	strb	r2, [r3, #0]
 8000972:	e05f      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='a')&&(bufferptr==4)) //  skyfastspms
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	2b61      	cmp	r3, #97	; 0x61
 8000978:	d107      	bne.n	800098a <ESPRxDecoder+0x202>
 800097a:	4b1f      	ldr	r3, [pc, #124]	; (80009f8 <ESPRxDecoder+0x270>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b04      	cmp	r3, #4
 8000980:	d103      	bne.n	800098a <ESPRxDecoder+0x202>
			 {
				bufferptr=5;
 8000982:	4b1d      	ldr	r3, [pc, #116]	; (80009f8 <ESPRxDecoder+0x270>)
 8000984:	2205      	movs	r2, #5
 8000986:	701a      	strb	r2, [r3, #0]
 8000988:	e054      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='s')&&(bufferptr==5)) //  skyfastspms
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	2b73      	cmp	r3, #115	; 0x73
 800098e:	d107      	bne.n	80009a0 <ESPRxDecoder+0x218>
 8000990:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <ESPRxDecoder+0x270>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b05      	cmp	r3, #5
 8000996:	d103      	bne.n	80009a0 <ESPRxDecoder+0x218>
			 {
				bufferptr=6;
 8000998:	4b17      	ldr	r3, [pc, #92]	; (80009f8 <ESPRxDecoder+0x270>)
 800099a:	2206      	movs	r2, #6
 800099c:	701a      	strb	r2, [r3, #0]
 800099e:	e049      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='t')&&(bufferptr==6)) //  skyfastspms
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	2b74      	cmp	r3, #116	; 0x74
 80009a4:	d107      	bne.n	80009b6 <ESPRxDecoder+0x22e>
 80009a6:	4b14      	ldr	r3, [pc, #80]	; (80009f8 <ESPRxDecoder+0x270>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b06      	cmp	r3, #6
 80009ac:	d103      	bne.n	80009b6 <ESPRxDecoder+0x22e>
			 {
				bufferptr=7;
 80009ae:	4b12      	ldr	r3, [pc, #72]	; (80009f8 <ESPRxDecoder+0x270>)
 80009b0:	2207      	movs	r2, #7
 80009b2:	701a      	strb	r2, [r3, #0]
 80009b4:	e03e      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='s')&&(bufferptr==7))
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	2b73      	cmp	r3, #115	; 0x73
 80009ba:	d107      	bne.n	80009cc <ESPRxDecoder+0x244>
 80009bc:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <ESPRxDecoder+0x270>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b07      	cmp	r3, #7
 80009c2:	d103      	bne.n	80009cc <ESPRxDecoder+0x244>
			 {
				bufferptr=8;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <ESPRxDecoder+0x270>)
 80009c6:	2208      	movs	r2, #8
 80009c8:	701a      	strb	r2, [r3, #0]
 80009ca:	e033      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='p')&&(bufferptr==8))
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	2b70      	cmp	r3, #112	; 0x70
 80009d0:	d107      	bne.n	80009e2 <ESPRxDecoder+0x25a>
 80009d2:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <ESPRxDecoder+0x270>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b08      	cmp	r3, #8
 80009d8:	d103      	bne.n	80009e2 <ESPRxDecoder+0x25a>
			 {
				bufferptr=9;
 80009da:	4b07      	ldr	r3, [pc, #28]	; (80009f8 <ESPRxDecoder+0x270>)
 80009dc:	2209      	movs	r2, #9
 80009de:	701a      	strb	r2, [r3, #0]
 80009e0:	e028      	b.n	8000a34 <ESPRxDecoder+0x2ac>
			 }
			 else if((Rxwifi_data=='m')&&(bufferptr==9))
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b6d      	cmp	r3, #109	; 0x6d
 80009e6:	d10d      	bne.n	8000a04 <ESPRxDecoder+0x27c>
 80009e8:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <ESPRxDecoder+0x270>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b09      	cmp	r3, #9
 80009ee:	d109      	bne.n	8000a04 <ESPRxDecoder+0x27c>
			 {
				bufferptr=10;
 80009f0:	4b01      	ldr	r3, [pc, #4]	; (80009f8 <ESPRxDecoder+0x270>)
 80009f2:	220a      	movs	r2, #10
 80009f4:	701a      	strb	r2, [r3, #0]
 80009f6:	e01d      	b.n	8000a34 <ESPRxDecoder+0x2ac>
 80009f8:	20000b54 	.word	0x20000b54
 80009fc:	2000098d 	.word	0x2000098d
 8000a00:	20000b56 	.word	0x20000b56
			 }
			 else if((Rxwifi_data=='s')&&(bufferptr==10)) //  skyfastspms
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	2b73      	cmp	r3, #115	; 0x73
 8000a08:	d114      	bne.n	8000a34 <ESPRxDecoder+0x2ac>
 8000a0a:	4b99      	ldr	r3, [pc, #612]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b0a      	cmp	r3, #10
 8000a10:	d110      	bne.n	8000a34 <ESPRxDecoder+0x2ac>
			 {

				bufferptr=0;
 8000a12:	4b97      	ldr	r3, [pc, #604]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000a18:	4b96      	ldr	r3, [pc, #600]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	71bb      	strb	r3, [r7, #6]
				wifi_command=70;
 8000a22:	4b95      	ldr	r3, [pc, #596]	; (8000c78 <ESPRxDecoder+0x4f0>)
 8000a24:	2246      	movs	r2, #70	; 0x46
 8000a26:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000a28:	4b94      	ldr	r3, [pc, #592]	; (8000c7c <ESPRxDecoder+0x4f4>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
				WifiDisplay = 1;
 8000a2e:	4b94      	ldr	r3, [pc, #592]	; (8000c80 <ESPRxDecoder+0x4f8>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	701a      	strb	r2, [r3, #0]
			 }



			 if((Rxwifi_data=='N')&&(Err_bufferptr==0))
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	2b4e      	cmp	r3, #78	; 0x4e
 8000a38:	d107      	bne.n	8000a4a <ESPRxDecoder+0x2c2>
 8000a3a:	4b8e      	ldr	r3, [pc, #568]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d103      	bne.n	8000a4a <ESPRxDecoder+0x2c2>
			 {
			 	Err_bufferptr=1;
 8000a42:	4b8c      	ldr	r3, [pc, #560]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	701a      	strb	r2, [r3, #0]
 8000a48:	e040      	b.n	8000acc <ESPRxDecoder+0x344>
			 }
			 else if((Rxwifi_data=='o')&&(Err_bufferptr==1))
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	2b6f      	cmp	r3, #111	; 0x6f
 8000a4e:	d107      	bne.n	8000a60 <ESPRxDecoder+0x2d8>
 8000a50:	4b88      	ldr	r3, [pc, #544]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d103      	bne.n	8000a60 <ESPRxDecoder+0x2d8>
			 {
			 	Err_bufferptr=2;
 8000a58:	4b86      	ldr	r3, [pc, #536]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a5a:	2202      	movs	r2, #2
 8000a5c:	701a      	strb	r2, [r3, #0]
 8000a5e:	e035      	b.n	8000acc <ESPRxDecoder+0x344>
			 }
			 else if((Rxwifi_data=='A')&&(Err_bufferptr==2))
 8000a60:	79fb      	ldrb	r3, [r7, #7]
 8000a62:	2b41      	cmp	r3, #65	; 0x41
 8000a64:	d107      	bne.n	8000a76 <ESPRxDecoder+0x2ee>
 8000a66:	4b83      	ldr	r3, [pc, #524]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b02      	cmp	r3, #2
 8000a6c:	d103      	bne.n	8000a76 <ESPRxDecoder+0x2ee>
			 {
			 	Err_bufferptr=3;
 8000a6e:	4b81      	ldr	r3, [pc, #516]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a70:	2203      	movs	r2, #3
 8000a72:	701a      	strb	r2, [r3, #0]
 8000a74:	e02a      	b.n	8000acc <ESPRxDecoder+0x344>
			 }
			 else if((Rxwifi_data=='P')&&(Err_bufferptr==3))
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	2b50      	cmp	r3, #80	; 0x50
 8000a7a:	f040 852a 	bne.w	80014d2 <ESPRxDecoder+0xd4a>
 8000a7e:	4b7d      	ldr	r3, [pc, #500]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	f040 8525 	bne.w	80014d2 <ESPRxDecoder+0xd4a>
			 {
			 	Err_bufferptr=0;
 8000a88:	4b7a      	ldr	r3, [pc, #488]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000a8e:	4b78      	ldr	r3, [pc, #480]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 3;
 8000a98:	4b79      	ldr	r3, [pc, #484]	; (8000c80 <ESPRxDecoder+0x4f8>)
 8000a9a:	2203      	movs	r2, #3
 8000a9c:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000a9e:	4b77      	ldr	r3, [pc, #476]	; (8000c7c <ESPRxDecoder+0x4f4>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	4b75      	ldr	r3, [pc, #468]	; (8000c7c <ESPRxDecoder+0x4f4>)
 8000aa8:	701a      	strb	r2, [r3, #0]
 8000aaa:	4b74      	ldr	r3, [pc, #464]	; (8000c7c <ESPRxDecoder+0x4f4>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d804      	bhi.n	8000abc <ESPRxDecoder+0x334>
				{
				   wifi_command=50;
 8000ab2:	4b71      	ldr	r3, [pc, #452]	; (8000c78 <ESPRxDecoder+0x4f0>)
 8000ab4:	2232      	movs	r2, #50	; 0x32
 8000ab6:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=10;
				   Error_Retry=0;
				}
			 }
		break;
 8000ab8:	f000 bd0b 	b.w	80014d2 <ESPRxDecoder+0xd4a>
				   wifi_command=10;
 8000abc:	4b6e      	ldr	r3, [pc, #440]	; (8000c78 <ESPRxDecoder+0x4f0>)
 8000abe:	220a      	movs	r2, #10
 8000ac0:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000ac2:	4b6e      	ldr	r3, [pc, #440]	; (8000c7c <ESPRxDecoder+0x4f4>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	701a      	strb	r2, [r3, #0]
		break;
 8000ac8:	f000 bd03 	b.w	80014d2 <ESPRxDecoder+0xd4a>
 8000acc:	f000 bd01 	b.w	80014d2 <ESPRxDecoder+0xd4a>
		case 4:	   //retry need to be added
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	2b4f      	cmp	r3, #79	; 0x4f
 8000ad4:	d108      	bne.n	8000ae8 <ESPRxDecoder+0x360>
 8000ad6:	4b66      	ldr	r3, [pc, #408]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d104      	bne.n	8000ae8 <ESPRxDecoder+0x360>
			 {
			 	bufferptr=1;
 8000ade:	4b64      	ldr	r3, [pc, #400]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=80;
			 }
		break;
 8000ae4:	f000 bcf7 	b.w	80014d6 <ESPRxDecoder+0xd4e>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	2b4b      	cmp	r3, #75	; 0x4b
 8000aec:	f040 84f3 	bne.w	80014d6 <ESPRxDecoder+0xd4e>
 8000af0:	4b5f      	ldr	r3, [pc, #380]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	f040 84ee 	bne.w	80014d6 <ESPRxDecoder+0xd4e>
			 	bufferptr=0;
 8000afa:	4b5d      	ldr	r3, [pc, #372]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	71bb      	strb	r3, [r7, #6]
				wifi_command=80;
 8000b04:	4b5c      	ldr	r3, [pc, #368]	; (8000c78 <ESPRxDecoder+0x4f0>)
 8000b06:	2250      	movs	r2, #80	; 0x50
 8000b08:	701a      	strb	r2, [r3, #0]
		break;
 8000b0a:	f000 bce4 	b.w	80014d6 <ESPRxDecoder+0xd4e>
		case 5:

			if((Rxwifi_data=='C')&&(bufferptr==0))
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2b43      	cmp	r3, #67	; 0x43
 8000b12:	d107      	bne.n	8000b24 <ESPRxDecoder+0x39c>
 8000b14:	4b56      	ldr	r3, [pc, #344]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d103      	bne.n	8000b24 <ESPRxDecoder+0x39c>
			 {
			 	bufferptr=1;
 8000b1c:	4b54      	ldr	r3, [pc, #336]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	701a      	strb	r2, [r3, #0]
 8000b22:	e04e      	b.n	8000bc2 <ESPRxDecoder+0x43a>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==1))
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	2b4f      	cmp	r3, #79	; 0x4f
 8000b28:	d107      	bne.n	8000b3a <ESPRxDecoder+0x3b2>
 8000b2a:	4b51      	ldr	r3, [pc, #324]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d103      	bne.n	8000b3a <ESPRxDecoder+0x3b2>
			 {
			 	bufferptr=2;
 8000b32:	4b4f      	ldr	r3, [pc, #316]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b34:	2202      	movs	r2, #2
 8000b36:	701a      	strb	r2, [r3, #0]
 8000b38:	e043      	b.n	8000bc2 <ESPRxDecoder+0x43a>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==2))
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	2b4e      	cmp	r3, #78	; 0x4e
 8000b3e:	d107      	bne.n	8000b50 <ESPRxDecoder+0x3c8>
 8000b40:	4b4b      	ldr	r3, [pc, #300]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d103      	bne.n	8000b50 <ESPRxDecoder+0x3c8>
			 {
			 	bufferptr=3;
 8000b48:	4b49      	ldr	r3, [pc, #292]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b4a:	2203      	movs	r2, #3
 8000b4c:	701a      	strb	r2, [r3, #0]
 8000b4e:	e038      	b.n	8000bc2 <ESPRxDecoder+0x43a>
			 }
			 else if((Rxwifi_data=='N')&&(bufferptr==3))
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	2b4e      	cmp	r3, #78	; 0x4e
 8000b54:	d107      	bne.n	8000b66 <ESPRxDecoder+0x3de>
 8000b56:	4b46      	ldr	r3, [pc, #280]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	d103      	bne.n	8000b66 <ESPRxDecoder+0x3de>
			 {
			 	bufferptr=4;
 8000b5e:	4b44      	ldr	r3, [pc, #272]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b60:	2204      	movs	r2, #4
 8000b62:	701a      	strb	r2, [r3, #0]
 8000b64:	e02d      	b.n	8000bc2 <ESPRxDecoder+0x43a>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	2b45      	cmp	r3, #69	; 0x45
 8000b6a:	d107      	bne.n	8000b7c <ESPRxDecoder+0x3f4>
 8000b6c:	4b40      	ldr	r3, [pc, #256]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b04      	cmp	r3, #4
 8000b72:	d103      	bne.n	8000b7c <ESPRxDecoder+0x3f4>
			 {
			 	bufferptr=5;
 8000b74:	4b3e      	ldr	r3, [pc, #248]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b76:	2205      	movs	r2, #5
 8000b78:	701a      	strb	r2, [r3, #0]
 8000b7a:	e022      	b.n	8000bc2 <ESPRxDecoder+0x43a>
			 }
			 else if((Rxwifi_data=='C')&&(bufferptr==5))
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	2b43      	cmp	r3, #67	; 0x43
 8000b80:	d107      	bne.n	8000b92 <ESPRxDecoder+0x40a>
 8000b82:	4b3b      	ldr	r3, [pc, #236]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b05      	cmp	r3, #5
 8000b88:	d103      	bne.n	8000b92 <ESPRxDecoder+0x40a>
			 {
			 	bufferptr=6;
 8000b8a:	4b39      	ldr	r3, [pc, #228]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b8c:	2206      	movs	r2, #6
 8000b8e:	701a      	strb	r2, [r3, #0]
 8000b90:	e017      	b.n	8000bc2 <ESPRxDecoder+0x43a>
			 }
			 else if((Rxwifi_data=='T')&&(bufferptr==6))
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	2b54      	cmp	r3, #84	; 0x54
 8000b96:	d114      	bne.n	8000bc2 <ESPRxDecoder+0x43a>
 8000b98:	4b35      	ldr	r3, [pc, #212]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b06      	cmp	r3, #6
 8000b9e:	d110      	bne.n	8000bc2 <ESPRxDecoder+0x43a>
			 {
			 	Rxseqdecoder=0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000ba4:	4b34      	ldr	r3, [pc, #208]	; (8000c78 <ESPRxDecoder+0x4f0>)
 8000ba6:	225a      	movs	r2, #90	; 0x5a
 8000ba8:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000baa:	4b31      	ldr	r3, [pc, #196]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000bb0:	4b32      	ldr	r3, [pc, #200]	; (8000c7c <ESPRxDecoder+0x4f4>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0; //wifi connected
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
			   WifiDisplay = 2;
 8000bbc:	4b30      	ldr	r3, [pc, #192]	; (8000c80 <ESPRxDecoder+0x4f8>)
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	701a      	strb	r2, [r3, #0]
			 }
			 	if((Rxwifi_data=='L')&&(bufferptr==0))	  //linked
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	2b4c      	cmp	r3, #76	; 0x4c
 8000bc6:	d107      	bne.n	8000bd8 <ESPRxDecoder+0x450>
 8000bc8:	4b29      	ldr	r3, [pc, #164]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d103      	bne.n	8000bd8 <ESPRxDecoder+0x450>
			 {
			 	bufferptr=1;
 8000bd0:	4b27      	ldr	r3, [pc, #156]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	701a      	strb	r2, [r3, #0]
 8000bd6:	e040      	b.n	8000c5a <ESPRxDecoder+0x4d2>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==1))
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	2b69      	cmp	r3, #105	; 0x69
 8000bdc:	d107      	bne.n	8000bee <ESPRxDecoder+0x466>
 8000bde:	4b24      	ldr	r3, [pc, #144]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d103      	bne.n	8000bee <ESPRxDecoder+0x466>
			 {
			 	bufferptr=2;
 8000be6:	4b22      	ldr	r3, [pc, #136]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000be8:	2202      	movs	r2, #2
 8000bea:	701a      	strb	r2, [r3, #0]
 8000bec:	e035      	b.n	8000c5a <ESPRxDecoder+0x4d2>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==2))
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	2b6e      	cmp	r3, #110	; 0x6e
 8000bf2:	d107      	bne.n	8000c04 <ESPRxDecoder+0x47c>
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d103      	bne.n	8000c04 <ESPRxDecoder+0x47c>
			 {
			 	bufferptr=3;
 8000bfc:	4b1c      	ldr	r3, [pc, #112]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000bfe:	2203      	movs	r2, #3
 8000c00:	701a      	strb	r2, [r3, #0]
 8000c02:	e02a      	b.n	8000c5a <ESPRxDecoder+0x4d2>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==3))
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	2b6b      	cmp	r3, #107	; 0x6b
 8000c08:	d107      	bne.n	8000c1a <ESPRxDecoder+0x492>
 8000c0a:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	d103      	bne.n	8000c1a <ESPRxDecoder+0x492>
			 {
			 	bufferptr=4;
 8000c12:	4b17      	ldr	r3, [pc, #92]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000c14:	2204      	movs	r2, #4
 8000c16:	701a      	strb	r2, [r3, #0]
 8000c18:	e01f      	b.n	8000c5a <ESPRxDecoder+0x4d2>
			 }
			 else if((Rxwifi_data=='e')&&(bufferptr==4))
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b65      	cmp	r3, #101	; 0x65
 8000c1e:	d107      	bne.n	8000c30 <ESPRxDecoder+0x4a8>
 8000c20:	4b13      	ldr	r3, [pc, #76]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	2b04      	cmp	r3, #4
 8000c26:	d103      	bne.n	8000c30 <ESPRxDecoder+0x4a8>
			 {
			 	bufferptr=5;
 8000c28:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000c2a:	2205      	movs	r2, #5
 8000c2c:	701a      	strb	r2, [r3, #0]
 8000c2e:	e014      	b.n	8000c5a <ESPRxDecoder+0x4d2>
			 }
			 else if((Rxwifi_data=='d')&&(bufferptr==5))
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	2b64      	cmp	r3, #100	; 0x64
 8000c34:	d111      	bne.n	8000c5a <ESPRxDecoder+0x4d2>
 8000c36:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b05      	cmp	r3, #5
 8000c3c:	d10d      	bne.n	8000c5a <ESPRxDecoder+0x4d2>
			 {
			 	Rxseqdecoder=0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	71bb      	strb	r3, [r7, #6]
				wifi_command=90;
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <ESPRxDecoder+0x4f0>)
 8000c44:	225a      	movs	r2, #90	; 0x5a
 8000c46:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000c48:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <ESPRxDecoder+0x4e8>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
				Error_Retry=0;
 8000c4e:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <ESPRxDecoder+0x4f4>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
				Err_bufferptr=0;
 8000c54:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
			 }
			 if((Rxwifi_data=='E')&&(Err_bufferptr==0))
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	2b45      	cmp	r3, #69	; 0x45
 8000c5e:	d111      	bne.n	8000c84 <ESPRxDecoder+0x4fc>
 8000c60:	4b04      	ldr	r3, [pc, #16]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d10d      	bne.n	8000c84 <ESPRxDecoder+0x4fc>
			 {
			 	Err_bufferptr=1;
 8000c68:	4b02      	ldr	r3, [pc, #8]	; (8000c74 <ESPRxDecoder+0x4ec>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	701a      	strb	r2, [r3, #0]
 8000c6e:	e053      	b.n	8000d18 <ESPRxDecoder+0x590>
 8000c70:	20000b54 	.word	0x20000b54
 8000c74:	200000db 	.word	0x200000db
 8000c78:	2000098d 	.word	0x2000098d
 8000c7c:	200000f2 	.word	0x200000f2
 8000c80:	200000dc 	.word	0x200000dc
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==1))
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	2b52      	cmp	r3, #82	; 0x52
 8000c88:	d107      	bne.n	8000c9a <ESPRxDecoder+0x512>
 8000c8a:	4ba2      	ldr	r3, [pc, #648]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d103      	bne.n	8000c9a <ESPRxDecoder+0x512>
			 {
			 	Err_bufferptr=2;
 8000c92:	4ba0      	ldr	r3, [pc, #640]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000c94:	2202      	movs	r2, #2
 8000c96:	701a      	strb	r2, [r3, #0]
 8000c98:	e03e      	b.n	8000d18 <ESPRxDecoder+0x590>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==2))
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	2b52      	cmp	r3, #82	; 0x52
 8000c9e:	d107      	bne.n	8000cb0 <ESPRxDecoder+0x528>
 8000ca0:	4b9c      	ldr	r3, [pc, #624]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d103      	bne.n	8000cb0 <ESPRxDecoder+0x528>
			 {
			 	Err_bufferptr=3;
 8000ca8:	4b9a      	ldr	r3, [pc, #616]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000caa:	2203      	movs	r2, #3
 8000cac:	701a      	strb	r2, [r3, #0]
 8000cae:	e033      	b.n	8000d18 <ESPRxDecoder+0x590>
			 }
			 else if((Rxwifi_data=='O')&&(Err_bufferptr==3))
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	2b4f      	cmp	r3, #79	; 0x4f
 8000cb4:	d107      	bne.n	8000cc6 <ESPRxDecoder+0x53e>
 8000cb6:	4b97      	ldr	r3, [pc, #604]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	2b03      	cmp	r3, #3
 8000cbc:	d103      	bne.n	8000cc6 <ESPRxDecoder+0x53e>
			 {
			 	Err_bufferptr=4;
 8000cbe:	4b95      	ldr	r3, [pc, #596]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000cc0:	2204      	movs	r2, #4
 8000cc2:	701a      	strb	r2, [r3, #0]
 8000cc4:	e028      	b.n	8000d18 <ESPRxDecoder+0x590>
			 }
			 else if((Rxwifi_data=='R')&&(Err_bufferptr==4))
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	2b52      	cmp	r3, #82	; 0x52
 8000cca:	f040 8406 	bne.w	80014da <ESPRxDecoder+0xd52>
 8000cce:	4b91      	ldr	r3, [pc, #580]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b04      	cmp	r3, #4
 8000cd4:	f040 8401 	bne.w	80014da <ESPRxDecoder+0xd52>
			 {
			   	Err_bufferptr=0;
 8000cd8:	4b8e      	ldr	r3, [pc, #568]	; (8000f14 <ESPRxDecoder+0x78c>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
				bufferptr=0;
 8000cde:	4b8e      	ldr	r3, [pc, #568]	; (8000f18 <ESPRxDecoder+0x790>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	71bb      	strb	r3, [r7, #6]
				WifiDisplay = 4;
 8000ce8:	4b8c      	ldr	r3, [pc, #560]	; (8000f1c <ESPRxDecoder+0x794>)
 8000cea:	2204      	movs	r2, #4
 8000cec:	701a      	strb	r2, [r3, #0]
				if(++Error_Retry<3)		//retry for error
 8000cee:	4b8c      	ldr	r3, [pc, #560]	; (8000f20 <ESPRxDecoder+0x798>)
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	4b8a      	ldr	r3, [pc, #552]	; (8000f20 <ESPRxDecoder+0x798>)
 8000cf8:	701a      	strb	r2, [r3, #0]
 8000cfa:	4b89      	ldr	r3, [pc, #548]	; (8000f20 <ESPRxDecoder+0x798>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d803      	bhi.n	8000d0a <ESPRxDecoder+0x582>
				{
				   wifi_command=80;
 8000d02:	4b88      	ldr	r3, [pc, #544]	; (8000f24 <ESPRxDecoder+0x79c>)
 8000d04:	2250      	movs	r2, #80	; 0x50
 8000d06:	701a      	strb	r2, [r3, #0]
				{
				   wifi_command=50;	 // modified by satheesh
				   Error_Retry=0;
				}
			 }
		break;
 8000d08:	e3e7      	b.n	80014da <ESPRxDecoder+0xd52>
				   wifi_command=50;	 // modified by satheesh
 8000d0a:	4b86      	ldr	r3, [pc, #536]	; (8000f24 <ESPRxDecoder+0x79c>)
 8000d0c:	2232      	movs	r2, #50	; 0x32
 8000d0e:	701a      	strb	r2, [r3, #0]
				   Error_Retry=0;
 8000d10:	4b83      	ldr	r3, [pc, #524]	; (8000f20 <ESPRxDecoder+0x798>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
		break;
 8000d16:	e3e0      	b.n	80014da <ESPRxDecoder+0xd52>
 8000d18:	e3df      	b.n	80014da <ESPRxDecoder+0xd52>
		case 6:
			 if((Rxwifi_data=='>')&&(bufferptr==0))
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	2b3e      	cmp	r3, #62	; 0x3e
 8000d1e:	f040 83de 	bne.w	80014de <ESPRxDecoder+0xd56>
 8000d22:	4b7d      	ldr	r3, [pc, #500]	; (8000f18 <ESPRxDecoder+0x790>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f040 83d9 	bne.w	80014de <ESPRxDecoder+0xd56>
			 {
			 	bufferptr=0;
 8000d2c:	4b7a      	ldr	r3, [pc, #488]	; (8000f18 <ESPRxDecoder+0x790>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	71bb      	strb	r3, [r7, #6]
				wifi_command=100;
 8000d36:	4b7b      	ldr	r3, [pc, #492]	; (8000f24 <ESPRxDecoder+0x79c>)
 8000d38:	2264      	movs	r2, #100	; 0x64
 8000d3a:	701a      	strb	r2, [r3, #0]
			 }
		break;
 8000d3c:	e3cf      	b.n	80014de <ESPRxDecoder+0xd56>
		case 7:
			checkbuff[refinc]= Rxwifi_data;
 8000d3e:	4b7a      	ldr	r3, [pc, #488]	; (8000f28 <ESPRxDecoder+0x7a0>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	4619      	mov	r1, r3
 8000d44:	4a79      	ldr	r2, [pc, #484]	; (8000f2c <ESPRxDecoder+0x7a4>)
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	5453      	strb	r3, [r2, r1]
			refinc++;
 8000d4a:	4b77      	ldr	r3, [pc, #476]	; (8000f28 <ESPRxDecoder+0x7a0>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	b2da      	uxtb	r2, r3
 8000d52:	4b75      	ldr	r3, [pc, #468]	; (8000f28 <ESPRxDecoder+0x7a0>)
 8000d54:	701a      	strb	r2, [r3, #0]
			if((Rxwifi_data=='$')&&(Data_bufferptr==0))
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2b24      	cmp	r3, #36	; 0x24
 8000d5a:	d10a      	bne.n	8000d72 <ESPRxDecoder+0x5ea>
 8000d5c:	4b74      	ldr	r3, [pc, #464]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d106      	bne.n	8000d72 <ESPRxDecoder+0x5ea>
			{
				 Data_bufferptr=1;
 8000d64:	4b72      	ldr	r3, [pc, #456]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	701a      	strb	r2, [r3, #0]
				 Valid_DataWifi1= 1;
 8000d6a:	4b72      	ldr	r3, [pc, #456]	; (8000f34 <ESPRxDecoder+0x7ac>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	701a      	strb	r2, [r3, #0]
 8000d70:	e23b      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==1)
 8000d72:	4b6f      	ldr	r3, [pc, #444]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d10b      	bne.n	8000d92 <ESPRxDecoder+0x60a>
			 {
				Uart_rx_buffer[0] = DecToASCIIFun(Rxwifi_data);
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 fbbf 	bl	8001500 <DecToASCIIFun>
 8000d82:	4603      	mov	r3, r0
 8000d84:	461a      	mov	r2, r3
 8000d86:	4b6c      	ldr	r3, [pc, #432]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000d88:	701a      	strb	r2, [r3, #0]
				Data_bufferptr=2;
 8000d8a:	4b69      	ldr	r3, [pc, #420]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	701a      	strb	r2, [r3, #0]
 8000d90:	e22b      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==2)
 8000d92:	4b67      	ldr	r3, [pc, #412]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d10b      	bne.n	8000db2 <ESPRxDecoder+0x62a>
			{
				 Uart_rx_buffer[1] = DecToASCIIFun(Rxwifi_data);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f000 fbaf 	bl	8001500 <DecToASCIIFun>
 8000da2:	4603      	mov	r3, r0
 8000da4:	461a      	mov	r2, r3
 8000da6:	4b64      	ldr	r3, [pc, #400]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000da8:	705a      	strb	r2, [r3, #1]
				 Data_bufferptr=3;
 8000daa:	4b61      	ldr	r3, [pc, #388]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000dac:	2203      	movs	r2, #3
 8000dae:	701a      	strb	r2, [r3, #0]
 8000db0:	e21b      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==3)//,
 8000db2:	4b5f      	ldr	r3, [pc, #380]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	2b03      	cmp	r3, #3
 8000db8:	d10b      	bne.n	8000dd2 <ESPRxDecoder+0x64a>
			{
				 Data_bufferptr=4;
 8000dba:	4b5d      	ldr	r3, [pc, #372]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000dbc:	2204      	movs	r2, #4
 8000dbe:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[2] = DecToASCIIFun(Rxwifi_data);//cyclic time
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 fb9c 	bl	8001500 <DecToASCIIFun>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	461a      	mov	r2, r3
 8000dcc:	4b5a      	ldr	r3, [pc, #360]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000dce:	709a      	strb	r2, [r3, #2]
 8000dd0:	e20b      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==4)
 8000dd2:	4b57      	ldr	r3, [pc, #348]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	d103      	bne.n	8000de2 <ESPRxDecoder+0x65a>
			{
				 Data_bufferptr=5;
 8000dda:	4b55      	ldr	r3, [pc, #340]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000ddc:	2205      	movs	r2, #5
 8000dde:	701a      	strb	r2, [r3, #0]
 8000de0:	e203      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==5)
 8000de2:	4b53      	ldr	r3, [pc, #332]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	2b05      	cmp	r3, #5
 8000de8:	d10b      	bne.n	8000e02 <ESPRxDecoder+0x67a>
			{
				Uart_rx_buffer[3] = DecToASCIIFun(Rxwifi_data);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 fb87 	bl	8001500 <DecToASCIIFun>
 8000df2:	4603      	mov	r3, r0
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b50      	ldr	r3, [pc, #320]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000df8:	70da      	strb	r2, [r3, #3]
				 Data_bufferptr=6;
 8000dfa:	4b4d      	ldr	r3, [pc, #308]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000dfc:	2206      	movs	r2, #6
 8000dfe:	701a      	strb	r2, [r3, #0]
 8000e00:	e1f3      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==6)
 8000e02:	4b4b      	ldr	r3, [pc, #300]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b06      	cmp	r3, #6
 8000e08:	d10b      	bne.n	8000e22 <ESPRxDecoder+0x69a>
			{
				Uart_rx_buffer[4] = DecToASCIIFun(Rxwifi_data);//date
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 fb77 	bl	8001500 <DecToASCIIFun>
 8000e12:	4603      	mov	r3, r0
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b48      	ldr	r3, [pc, #288]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000e18:	711a      	strb	r2, [r3, #4]
				Data_bufferptr=7;
 8000e1a:	4b45      	ldr	r3, [pc, #276]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e1c:	2207      	movs	r2, #7
 8000e1e:	701a      	strb	r2, [r3, #0]
 8000e20:	e1e3      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==7)// '/'
 8000e22:	4b43      	ldr	r3, [pc, #268]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b07      	cmp	r3, #7
 8000e28:	d103      	bne.n	8000e32 <ESPRxDecoder+0x6aa>
			{
				 Data_bufferptr=8;
 8000e2a:	4b41      	ldr	r3, [pc, #260]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e2c:	2208      	movs	r2, #8
 8000e2e:	701a      	strb	r2, [r3, #0]
 8000e30:	e1db      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==8)
 8000e32:	4b3f      	ldr	r3, [pc, #252]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b08      	cmp	r3, #8
 8000e38:	d10b      	bne.n	8000e52 <ESPRxDecoder+0x6ca>
			{
				 Uart_rx_buffer[5] = DecToASCIIFun(Rxwifi_data);
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 fb5f 	bl	8001500 <DecToASCIIFun>
 8000e42:	4603      	mov	r3, r0
 8000e44:	461a      	mov	r2, r3
 8000e46:	4b3c      	ldr	r3, [pc, #240]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000e48:	715a      	strb	r2, [r3, #5]
				 Data_bufferptr=9;
 8000e4a:	4b39      	ldr	r3, [pc, #228]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e4c:	2209      	movs	r2, #9
 8000e4e:	701a      	strb	r2, [r3, #0]
 8000e50:	e1cb      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==9)
 8000e52:	4b37      	ldr	r3, [pc, #220]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b09      	cmp	r3, #9
 8000e58:	d10b      	bne.n	8000e72 <ESPRxDecoder+0x6ea>
			{
				Uart_rx_buffer[6] = DecToASCIIFun(Rxwifi_data);
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f000 fb4f 	bl	8001500 <DecToASCIIFun>
 8000e62:	4603      	mov	r3, r0
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b34      	ldr	r3, [pc, #208]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000e68:	719a      	strb	r2, [r3, #6]
				 Data_bufferptr=10;//month
 8000e6a:	4b31      	ldr	r3, [pc, #196]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e6c:	220a      	movs	r2, #10
 8000e6e:	701a      	strb	r2, [r3, #0]
 8000e70:	e1bb      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==10)
 8000e72:	4b2f      	ldr	r3, [pc, #188]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2b0a      	cmp	r3, #10
 8000e78:	d103      	bne.n	8000e82 <ESPRxDecoder+0x6fa>
			{
				 Data_bufferptr=11;//month
 8000e7a:	4b2d      	ldr	r3, [pc, #180]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e7c:	220b      	movs	r2, #11
 8000e7e:	701a      	strb	r2, [r3, #0]
 8000e80:	e1b3      	b.n	80011ea <ESPRxDecoder+0xa62>
			}

			else if(Data_bufferptr==11)// '/'
 8000e82:	4b2b      	ldr	r3, [pc, #172]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b0b      	cmp	r3, #11
 8000e88:	d10b      	bne.n	8000ea2 <ESPRxDecoder+0x71a>
			 {
				Uart_rx_buffer[7] = DecToASCIIFun(Rxwifi_data);
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f000 fb37 	bl	8001500 <DecToASCIIFun>
 8000e92:	4603      	mov	r3, r0
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b28      	ldr	r3, [pc, #160]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000e98:	71da      	strb	r2, [r3, #7]
				Data_bufferptr=12;
 8000e9a:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000e9c:	220c      	movs	r2, #12
 8000e9e:	701a      	strb	r2, [r3, #0]
 8000ea0:	e1a3      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==12)////year
 8000ea2:	4b23      	ldr	r3, [pc, #140]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	2b0c      	cmp	r3, #12
 8000ea8:	d10b      	bne.n	8000ec2 <ESPRxDecoder+0x73a>
			{
				Uart_rx_buffer[8] = DecToASCIIFun(Rxwifi_data);
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fb27 	bl	8001500 <DecToASCIIFun>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4b20      	ldr	r3, [pc, #128]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000eb8:	721a      	strb	r2, [r3, #8]
				 Data_bufferptr=13;
 8000eba:	4b1d      	ldr	r3, [pc, #116]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000ebc:	220d      	movs	r2, #13
 8000ebe:	701a      	strb	r2, [r3, #0]
 8000ec0:	e193      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==13)//_
 8000ec2:	4b1b      	ldr	r3, [pc, #108]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b0d      	cmp	r3, #13
 8000ec8:	d103      	bne.n	8000ed2 <ESPRxDecoder+0x74a>
			{

				 Data_bufferptr=14;
 8000eca:	4b19      	ldr	r3, [pc, #100]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000ecc:	220e      	movs	r2, #14
 8000ece:	701a      	strb	r2, [r3, #0]
 8000ed0:	e18b      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==14)//
 8000ed2:	4b17      	ldr	r3, [pc, #92]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b0e      	cmp	r3, #14
 8000ed8:	d10b      	bne.n	8000ef2 <ESPRxDecoder+0x76a>
			{
				Uart_rx_buffer[9] = DecToASCIIFun(Rxwifi_data);
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 fb0f 	bl	8001500 <DecToASCIIFun>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	4b14      	ldr	r3, [pc, #80]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000ee8:	725a      	strb	r2, [r3, #9]
				Data_bufferptr=15;
 8000eea:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000eec:	220f      	movs	r2, #15
 8000eee:	701a      	strb	r2, [r3, #0]
 8000ef0:	e17b      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==15)
 8000ef2:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b0f      	cmp	r3, #15
 8000ef8:	d120      	bne.n	8000f3c <ESPRxDecoder+0x7b4>
			{
				Uart_rx_buffer[10] = DecToASCIIFun(Rxwifi_data);
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 faff 	bl	8001500 <DecToASCIIFun>
 8000f02:	4603      	mov	r3, r0
 8000f04:	461a      	mov	r2, r3
 8000f06:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <ESPRxDecoder+0x7b0>)
 8000f08:	729a      	strb	r2, [r3, #10]
				Data_bufferptr=16;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <ESPRxDecoder+0x7a8>)
 8000f0c:	2210      	movs	r2, #16
 8000f0e:	701a      	strb	r2, [r3, #0]
 8000f10:	e16b      	b.n	80011ea <ESPRxDecoder+0xa62>
 8000f12:	bf00      	nop
 8000f14:	200000db 	.word	0x200000db
 8000f18:	20000b54 	.word	0x20000b54
 8000f1c:	200000dc 	.word	0x200000dc
 8000f20:	200000f2 	.word	0x200000f2
 8000f24:	2000098d 	.word	0x2000098d
 8000f28:	200001c0 	.word	0x200001c0
 8000f2c:	200000f8 	.word	0x200000f8
 8000f30:	200000da 	.word	0x200000da
 8000f34:	200000e0 	.word	0x200000e0
 8000f38:	20000094 	.word	0x20000094
			}

			else if(Data_bufferptr==16)
 8000f3c:	4ba2      	ldr	r3, [pc, #648]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b10      	cmp	r3, #16
 8000f42:	d103      	bne.n	8000f4c <ESPRxDecoder+0x7c4>
			 {

				Data_bufferptr=17;//hour
 8000f44:	4ba0      	ldr	r3, [pc, #640]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f46:	2211      	movs	r2, #17
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	e14e      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==17)//:
 8000f4c:	4b9e      	ldr	r3, [pc, #632]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b11      	cmp	r3, #17
 8000f52:	d10b      	bne.n	8000f6c <ESPRxDecoder+0x7e4>
			{
				Uart_rx_buffer[11] = DecToASCIIFun(Rxwifi_data);
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fad2 	bl	8001500 <DecToASCIIFun>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4b9a      	ldr	r3, [pc, #616]	; (80011cc <ESPRxDecoder+0xa44>)
 8000f62:	72da      	strb	r2, [r3, #11]
				 Data_bufferptr=18;//minute
 8000f64:	4b98      	ldr	r3, [pc, #608]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f66:	2212      	movs	r2, #18
 8000f68:	701a      	strb	r2, [r3, #0]
 8000f6a:	e13e      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==18)
 8000f6c:	4b96      	ldr	r3, [pc, #600]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b12      	cmp	r3, #18
 8000f72:	d10b      	bne.n	8000f8c <ESPRxDecoder+0x804>
			{
				Uart_rx_buffer[12] = DecToASCIIFun(Rxwifi_data);
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 fac2 	bl	8001500 <DecToASCIIFun>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4b92      	ldr	r3, [pc, #584]	; (80011cc <ESPRxDecoder+0xa44>)
 8000f82:	731a      	strb	r2, [r3, #12]
				Data_bufferptr=19;
 8000f84:	4b90      	ldr	r3, [pc, #576]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f86:	2213      	movs	r2, #19
 8000f88:	701a      	strb	r2, [r3, #0]
 8000f8a:	e12e      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==19)
 8000f8c:	4b8e      	ldr	r3, [pc, #568]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b13      	cmp	r3, #19
 8000f92:	d103      	bne.n	8000f9c <ESPRxDecoder+0x814>
			{

				 Data_bufferptr=20;
 8000f94:	4b8c      	ldr	r3, [pc, #560]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f96:	2214      	movs	r2, #20
 8000f98:	701a      	strb	r2, [r3, #0]
 8000f9a:	e126      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==20)//:
 8000f9c:	4b8a      	ldr	r3, [pc, #552]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b14      	cmp	r3, #20
 8000fa2:	d10b      	bne.n	8000fbc <ESPRxDecoder+0x834>
			{
				Data_bufferptr=21;
 8000fa4:	4b88      	ldr	r3, [pc, #544]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000fa6:	2215      	movs	r2, #21
 8000fa8:	701a      	strb	r2, [r3, #0]
				Uart_rx_buffer[13] = DecToASCIIFun(Rxwifi_data);
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	4618      	mov	r0, r3
 8000fae:	f000 faa7 	bl	8001500 <DecToASCIIFun>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4b85      	ldr	r3, [pc, #532]	; (80011cc <ESPRxDecoder+0xa44>)
 8000fb8:	735a      	strb	r2, [r3, #13]
 8000fba:	e116      	b.n	80011ea <ESPRxDecoder+0xa62>
			}

			else if(Data_bufferptr==21)       	//seconds
 8000fbc:	4b82      	ldr	r3, [pc, #520]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b15      	cmp	r3, #21
 8000fc2:	d10b      	bne.n	8000fdc <ESPRxDecoder+0x854>
			 {
				Uart_rx_buffer[14] = DecToASCIIFun(Rxwifi_data);
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 fa9a 	bl	8001500 <DecToASCIIFun>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4b7e      	ldr	r3, [pc, #504]	; (80011cc <ESPRxDecoder+0xa44>)
 8000fd2:	739a      	strb	r2, [r3, #14]
				Data_bufferptr=22;
 8000fd4:	4b7c      	ldr	r3, [pc, #496]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000fd6:	2216      	movs	r2, #22
 8000fd8:	701a      	strb	r2, [r3, #0]
 8000fda:	e106      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==22)
 8000fdc:	4b7a      	ldr	r3, [pc, #488]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2b16      	cmp	r3, #22
 8000fe2:	d103      	bne.n	8000fec <ESPRxDecoder+0x864>
			{

				 Data_bufferptr=23;
 8000fe4:	4b78      	ldr	r3, [pc, #480]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000fe6:	2217      	movs	r2, #23
 8000fe8:	701a      	strb	r2, [r3, #0]
 8000fea:	e0fe      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==23)      //,(to seperate data)
 8000fec:	4b76      	ldr	r3, [pc, #472]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b17      	cmp	r3, #23
 8000ff2:	d10b      	bne.n	800100c <ESPRxDecoder+0x884>
			{
				 Data_bufferptr=24;
 8000ff4:	4b74      	ldr	r3, [pc, #464]	; (80011c8 <ESPRxDecoder+0xa40>)
 8000ff6:	2218      	movs	r2, #24
 8000ff8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[15] = DecToASCIIFun(Rxwifi_data);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f000 fa7f 	bl	8001500 <DecToASCIIFun>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	4b71      	ldr	r3, [pc, #452]	; (80011cc <ESPRxDecoder+0xa44>)
 8001008:	73da      	strb	r2, [r3, #15]
 800100a:	e0ee      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==24)
 800100c:	4b6e      	ldr	r3, [pc, #440]	; (80011c8 <ESPRxDecoder+0xa40>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b18      	cmp	r3, #24
 8001012:	d10b      	bne.n	800102c <ESPRxDecoder+0x8a4>
			{
				Uart_rx_buffer[16] = DecToASCIIFun(Rxwifi_data);
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	4618      	mov	r0, r3
 8001018:	f000 fa72 	bl	8001500 <DecToASCIIFun>
 800101c:	4603      	mov	r3, r0
 800101e:	461a      	mov	r2, r3
 8001020:	4b6a      	ldr	r3, [pc, #424]	; (80011cc <ESPRxDecoder+0xa44>)
 8001022:	741a      	strb	r2, [r3, #16]
				 Data_bufferptr=25;
 8001024:	4b68      	ldr	r3, [pc, #416]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001026:	2219      	movs	r2, #25
 8001028:	701a      	strb	r2, [r3, #0]
 800102a:	e0de      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==25)
 800102c:	4b66      	ldr	r3, [pc, #408]	; (80011c8 <ESPRxDecoder+0xa40>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b19      	cmp	r3, #25
 8001032:	d10b      	bne.n	800104c <ESPRxDecoder+0x8c4>
			{
				Uart_rx_buffer[17] = DecToASCIIFun(Rxwifi_data);
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fa62 	bl	8001500 <DecToASCIIFun>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	4b62      	ldr	r3, [pc, #392]	; (80011cc <ESPRxDecoder+0xa44>)
 8001042:	745a      	strb	r2, [r3, #17]
				 Data_bufferptr=26;
 8001044:	4b60      	ldr	r3, [pc, #384]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001046:	221a      	movs	r2, #26
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	e0ce      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==26)
 800104c:	4b5e      	ldr	r3, [pc, #376]	; (80011c8 <ESPRxDecoder+0xa40>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b1a      	cmp	r3, #26
 8001052:	d10b      	bne.n	800106c <ESPRxDecoder+0x8e4>
			{
				 Data_bufferptr=27;
 8001054:	4b5c      	ldr	r3, [pc, #368]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001056:	221b      	movs	r2, #27
 8001058:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[18] = DecToASCIIFun(Rxwifi_data);
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fa4f 	bl	8001500 <DecToASCIIFun>
 8001062:	4603      	mov	r3, r0
 8001064:	461a      	mov	r2, r3
 8001066:	4b59      	ldr	r3, [pc, #356]	; (80011cc <ESPRxDecoder+0xa44>)
 8001068:	749a      	strb	r2, [r3, #18]
 800106a:	e0be      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==27)
 800106c:	4b56      	ldr	r3, [pc, #344]	; (80011c8 <ESPRxDecoder+0xa40>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b1b      	cmp	r3, #27
 8001072:	d10b      	bne.n	800108c <ESPRxDecoder+0x904>
			 {
				Uart_rx_buffer[19] = DecToASCIIFun(Rxwifi_data);
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	4618      	mov	r0, r3
 8001078:	f000 fa42 	bl	8001500 <DecToASCIIFun>
 800107c:	4603      	mov	r3, r0
 800107e:	461a      	mov	r2, r3
 8001080:	4b52      	ldr	r3, [pc, #328]	; (80011cc <ESPRxDecoder+0xa44>)
 8001082:	74da      	strb	r2, [r3, #19]
				Data_bufferptr=28;//production
 8001084:	4b50      	ldr	r3, [pc, #320]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001086:	221c      	movs	r2, #28
 8001088:	701a      	strb	r2, [r3, #0]
 800108a:	e0ae      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==28)//,
 800108c:	4b4e      	ldr	r3, [pc, #312]	; (80011c8 <ESPRxDecoder+0xa40>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b1c      	cmp	r3, #28
 8001092:	d103      	bne.n	800109c <ESPRxDecoder+0x914>
			{

				 Data_bufferptr=29;
 8001094:	4b4c      	ldr	r3, [pc, #304]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001096:	221d      	movs	r2, #29
 8001098:	701a      	strb	r2, [r3, #0]
 800109a:	e0a6      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==29)//rejection
 800109c:	4b4a      	ldr	r3, [pc, #296]	; (80011c8 <ESPRxDecoder+0xa40>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b1d      	cmp	r3, #29
 80010a2:	d10b      	bne.n	80010bc <ESPRxDecoder+0x934>
			{
				 Data_bufferptr=30;
 80010a4:	4b48      	ldr	r3, [pc, #288]	; (80011c8 <ESPRxDecoder+0xa40>)
 80010a6:	221e      	movs	r2, #30
 80010a8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[20] = DecToASCIIFun(Rxwifi_data);
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fa27 	bl	8001500 <DecToASCIIFun>
 80010b2:	4603      	mov	r3, r0
 80010b4:	461a      	mov	r2, r3
 80010b6:	4b45      	ldr	r3, [pc, #276]	; (80011cc <ESPRxDecoder+0xa44>)
 80010b8:	751a      	strb	r2, [r3, #20]
 80010ba:	e096      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==30)
 80010bc:	4b42      	ldr	r3, [pc, #264]	; (80011c8 <ESPRxDecoder+0xa40>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b1e      	cmp	r3, #30
 80010c2:	d10b      	bne.n	80010dc <ESPRxDecoder+0x954>
			{
				Uart_rx_buffer[21] = DecToASCIIFun(Rxwifi_data);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 fa1a 	bl	8001500 <DecToASCIIFun>
 80010cc:	4603      	mov	r3, r0
 80010ce:	461a      	mov	r2, r3
 80010d0:	4b3e      	ldr	r3, [pc, #248]	; (80011cc <ESPRxDecoder+0xa44>)
 80010d2:	755a      	strb	r2, [r3, #21]
				 Data_bufferptr=31;
 80010d4:	4b3c      	ldr	r3, [pc, #240]	; (80011c8 <ESPRxDecoder+0xa40>)
 80010d6:	221f      	movs	r2, #31
 80010d8:	701a      	strb	r2, [r3, #0]
 80010da:	e086      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==31)
 80010dc:	4b3a      	ldr	r3, [pc, #232]	; (80011c8 <ESPRxDecoder+0xa40>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b1f      	cmp	r3, #31
 80010e2:	d10b      	bne.n	80010fc <ESPRxDecoder+0x974>
			{
				 Data_bufferptr=32;
 80010e4:	4b38      	ldr	r3, [pc, #224]	; (80011c8 <ESPRxDecoder+0xa40>)
 80010e6:	2220      	movs	r2, #32
 80010e8:	701a      	strb	r2, [r3, #0]
				 Uart_rx_buffer[22] = DecToASCIIFun(Rxwifi_data);
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 fa07 	bl	8001500 <DecToASCIIFun>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b35      	ldr	r3, [pc, #212]	; (80011cc <ESPRxDecoder+0xa44>)
 80010f8:	759a      	strb	r2, [r3, #22]
 80010fa:	e076      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==32)
 80010fc:	4b32      	ldr	r3, [pc, #200]	; (80011c8 <ESPRxDecoder+0xa40>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b20      	cmp	r3, #32
 8001102:	d10b      	bne.n	800111c <ESPRxDecoder+0x994>
			{
				 Uart_rx_buffer[23] = DecToASCIIFun(Rxwifi_data);
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f9fa 	bl	8001500 <DecToASCIIFun>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	4b2e      	ldr	r3, [pc, #184]	; (80011cc <ESPRxDecoder+0xa44>)
 8001112:	75da      	strb	r2, [r3, #23]
				 Data_bufferptr=33;
 8001114:	4b2c      	ldr	r3, [pc, #176]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001116:	2221      	movs	r2, #33	; 0x21
 8001118:	701a      	strb	r2, [r3, #0]
 800111a:	e066      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==33)
 800111c:	4b2a      	ldr	r3, [pc, #168]	; (80011c8 <ESPRxDecoder+0xa40>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b21      	cmp	r3, #33	; 0x21
 8001122:	d114      	bne.n	800114e <ESPRxDecoder+0x9c6>
			{
				 Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f9ea 	bl	8001500 <DecToASCIIFun>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	4b26      	ldr	r3, [pc, #152]	; (80011cc <ESPRxDecoder+0xa44>)
 8001132:	761a      	strb	r2, [r3, #24]
				 Data_bufferptr=0;
 8001134:	4b24      	ldr	r3, [pc, #144]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 800113a:	4b25      	ldr	r3, [pc, #148]	; (80011d0 <ESPRxDecoder+0xa48>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 8001140:	4b24      	ldr	r3, [pc, #144]	; (80011d4 <ESPRxDecoder+0xa4c>)
 8001142:	2201      	movs	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 8001146:	4b24      	ldr	r3, [pc, #144]	; (80011d8 <ESPRxDecoder+0xa50>)
 8001148:	2201      	movs	r2, #1
 800114a:	701a      	strb	r2, [r3, #0]
 800114c:	e04d      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==36)      //rejection
 800114e:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b24      	cmp	r3, #36	; 0x24
 8001154:	d10c      	bne.n	8001170 <ESPRxDecoder+0x9e8>
			{
				//Uart_rx_buffer[24] = DecToASCIIFun(Rxwifi_data);
				Data_bufferptr=0;
 8001156:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 800115c:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <ESPRxDecoder+0xa48>)
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 8001162:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <ESPRxDecoder+0xa4c>)
 8001164:	2201      	movs	r2, #1
 8001166:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 8001168:	4b1b      	ldr	r3, [pc, #108]	; (80011d8 <ESPRxDecoder+0xa50>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
 800116e:	e03c      	b.n	80011ea <ESPRxDecoder+0xa62>
				/* Data_bufferptr=0;
				   RefreshBlockInfo = 0;
		  		   RxCompleteU2C1WIFI=1;
				   Updatetimeinfo=1;*/
			}
			else if(Data_bufferptr==35)      //System Minute
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b23      	cmp	r3, #35	; 0x23
 8001176:	d10c      	bne.n	8001192 <ESPRxDecoder+0xa0a>
			 {
				Data_bufferptr=0;
 8001178:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <ESPRxDecoder+0xa40>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 800117e:	4b14      	ldr	r3, [pc, #80]	; (80011d0 <ESPRxDecoder+0xa48>)
 8001180:	2200      	movs	r2, #0
 8001182:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 8001184:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <ESPRxDecoder+0xa4c>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 800118a:	4b13      	ldr	r3, [pc, #76]	; (80011d8 <ESPRxDecoder+0xa50>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
 8001190:	e02b      	b.n	80011ea <ESPRxDecoder+0xa62>
			}
			else if(Data_bufferptr==50)
 8001192:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <ESPRxDecoder+0xa40>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b32      	cmp	r3, #50	; 0x32
 8001198:	d120      	bne.n	80011dc <ESPRxDecoder+0xa54>
			 {
				Uart_rx_buffer[36] = DecToASCIIFun(Rxwifi_data);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	4618      	mov	r0, r3
 800119e:	f000 f9af 	bl	8001500 <DecToASCIIFun>
 80011a2:	4603      	mov	r3, r0
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <ESPRxDecoder+0xa44>)
 80011a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				Data_bufferptr=0;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <ESPRxDecoder+0xa40>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
				RefreshBlockInfo = 0;
 80011b2:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <ESPRxDecoder+0xa48>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
				RxCompleteU2C1WIFI=1;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <ESPRxDecoder+0xa4c>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	701a      	strb	r2, [r3, #0]
				Updatetimeinfo=1;
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <ESPRxDecoder+0xa50>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
 80011c4:	e011      	b.n	80011ea <ESPRxDecoder+0xa62>
 80011c6:	bf00      	nop
 80011c8:	200000da 	.word	0x200000da
 80011cc:	20000094 	.word	0x20000094
 80011d0:	20000b5e 	.word	0x20000b5e
 80011d4:	200000df 	.word	0x200000df
 80011d8:	200000de 	.word	0x200000de
			}
			else if(Data_bufferptr==51)      //Dummy
 80011dc:	4b8f      	ldr	r3, [pc, #572]	; (800141c <ESPRxDecoder+0xc94>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b33      	cmp	r3, #51	; 0x33
 80011e2:	d102      	bne.n	80011ea <ESPRxDecoder+0xa62>
			{
				 Data_bufferptr=0;
 80011e4:	4b8d      	ldr	r3, [pc, #564]	; (800141c <ESPRxDecoder+0xc94>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	701a      	strb	r2, [r3, #0]
			}

		   if(Valid_DataWifi1)
 80011ea:	4b8d      	ldr	r3, [pc, #564]	; (8001420 <ESPRxDecoder+0xc98>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	f000 809b 	beq.w	800132a <ESPRxDecoder+0xba2>
		   {
			 if((Rxwifi_data=='U')&&(bufferptr==0))
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	2b55      	cmp	r3, #85	; 0x55
 80011f8:	d107      	bne.n	800120a <ESPRxDecoder+0xa82>
 80011fa:	4b8a      	ldr	r3, [pc, #552]	; (8001424 <ESPRxDecoder+0xc9c>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d103      	bne.n	800120a <ESPRxDecoder+0xa82>
			 {
			 	bufferptr=1;
 8001202:	4b88      	ldr	r3, [pc, #544]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001204:	2201      	movs	r2, #1
 8001206:	701a      	strb	r2, [r3, #0]
 8001208:	e040      	b.n	800128c <ESPRxDecoder+0xb04>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	2b6e      	cmp	r3, #110	; 0x6e
 800120e:	d107      	bne.n	8001220 <ESPRxDecoder+0xa98>
 8001210:	4b84      	ldr	r3, [pc, #528]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d103      	bne.n	8001220 <ESPRxDecoder+0xa98>
			 {
			 	bufferptr=2;
 8001218:	4b82      	ldr	r3, [pc, #520]	; (8001424 <ESPRxDecoder+0xc9c>)
 800121a:	2202      	movs	r2, #2
 800121c:	701a      	strb	r2, [r3, #0]
 800121e:	e035      	b.n	800128c <ESPRxDecoder+0xb04>
			 }
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b6c      	cmp	r3, #108	; 0x6c
 8001224:	d107      	bne.n	8001236 <ESPRxDecoder+0xaae>
 8001226:	4b7f      	ldr	r3, [pc, #508]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b02      	cmp	r3, #2
 800122c:	d103      	bne.n	8001236 <ESPRxDecoder+0xaae>
			 {
			    bufferptr=3;
 800122e:	4b7d      	ldr	r3, [pc, #500]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001230:	2203      	movs	r2, #3
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	e02a      	b.n	800128c <ESPRxDecoder+0xb04>
			 }
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2b69      	cmp	r3, #105	; 0x69
 800123a:	d107      	bne.n	800124c <ESPRxDecoder+0xac4>
 800123c:	4b79      	ldr	r3, [pc, #484]	; (8001424 <ESPRxDecoder+0xc9c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b03      	cmp	r3, #3
 8001242:	d103      	bne.n	800124c <ESPRxDecoder+0xac4>
			 {
			    bufferptr=4;
 8001244:	4b77      	ldr	r3, [pc, #476]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001246:	2204      	movs	r2, #4
 8001248:	701a      	strb	r2, [r3, #0]
 800124a:	e01f      	b.n	800128c <ESPRxDecoder+0xb04>
			 }
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	2b6e      	cmp	r3, #110	; 0x6e
 8001250:	d107      	bne.n	8001262 <ESPRxDecoder+0xada>
 8001252:	4b74      	ldr	r3, [pc, #464]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b04      	cmp	r3, #4
 8001258:	d103      	bne.n	8001262 <ESPRxDecoder+0xada>
			 {
			    bufferptr=5;
 800125a:	4b72      	ldr	r3, [pc, #456]	; (8001424 <ESPRxDecoder+0xc9c>)
 800125c:	2205      	movs	r2, #5
 800125e:	701a      	strb	r2, [r3, #0]
 8001260:	e014      	b.n	800128c <ESPRxDecoder+0xb04>
			 }
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	2b6b      	cmp	r3, #107	; 0x6b
 8001266:	d111      	bne.n	800128c <ESPRxDecoder+0xb04>
 8001268:	4b6e      	ldr	r3, [pc, #440]	; (8001424 <ESPRxDecoder+0xc9c>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b05      	cmp	r3, #5
 800126e:	d10d      	bne.n	800128c <ESPRxDecoder+0xb04>
			 {
			    bufferptr=0;
 8001270:	4b6c      	ldr	r3, [pc, #432]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001276:	2300      	movs	r3, #0
 8001278:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 800127a:	4b6b      	ldr	r3, [pc, #428]	; (8001428 <ESPRxDecoder+0xca0>)
 800127c:	2266      	movs	r2, #102	; 0x66
 800127e:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 8001280:	4b6a      	ldr	r3, [pc, #424]	; (800142c <ESPRxDecoder+0xca4>)
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001286:	4b66      	ldr	r3, [pc, #408]	; (8001420 <ESPRxDecoder+0xc98>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
				//RxCompleteU2C1WIFI=1;			  /*receive complete*/
			 }
			 if((Rxwifi_data=='C')&&(bufferptr==0))
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	2b43      	cmp	r3, #67	; 0x43
 8001290:	d107      	bne.n	80012a2 <ESPRxDecoder+0xb1a>
 8001292:	4b64      	ldr	r3, [pc, #400]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d103      	bne.n	80012a2 <ESPRxDecoder+0xb1a>
			 {
			 	bufferptr=1;
 800129a:	4b62      	ldr	r3, [pc, #392]	; (8001424 <ESPRxDecoder+0xc9c>)
 800129c:	2201      	movs	r2, #1
 800129e:	701a      	strb	r2, [r3, #0]
 80012a0:	e0f5      	b.n	800148e <ESPRxDecoder+0xd06>
			 }
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	2b4c      	cmp	r3, #76	; 0x4c
 80012a6:	d107      	bne.n	80012b8 <ESPRxDecoder+0xb30>
 80012a8:	4b5e      	ldr	r3, [pc, #376]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d103      	bne.n	80012b8 <ESPRxDecoder+0xb30>
			 {
			 	bufferptr=2;
 80012b0:	4b5c      	ldr	r3, [pc, #368]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012b2:	2202      	movs	r2, #2
 80012b4:	701a      	strb	r2, [r3, #0]
 80012b6:	e0ea      	b.n	800148e <ESPRxDecoder+0xd06>
			 }
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	2b4f      	cmp	r3, #79	; 0x4f
 80012bc:	d107      	bne.n	80012ce <ESPRxDecoder+0xb46>
 80012be:	4b59      	ldr	r3, [pc, #356]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d103      	bne.n	80012ce <ESPRxDecoder+0xb46>
			 {
			    bufferptr=3;
 80012c6:	4b57      	ldr	r3, [pc, #348]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012c8:	2203      	movs	r2, #3
 80012ca:	701a      	strb	r2, [r3, #0]
 80012cc:	e0df      	b.n	800148e <ESPRxDecoder+0xd06>
			 }
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2b53      	cmp	r3, #83	; 0x53
 80012d2:	d107      	bne.n	80012e4 <ESPRxDecoder+0xb5c>
 80012d4:	4b53      	ldr	r3, [pc, #332]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b03      	cmp	r3, #3
 80012da:	d103      	bne.n	80012e4 <ESPRxDecoder+0xb5c>
			 {
			    bufferptr=4;
 80012dc:	4b51      	ldr	r3, [pc, #324]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012de:	2204      	movs	r2, #4
 80012e0:	701a      	strb	r2, [r3, #0]
 80012e2:	e0d4      	b.n	800148e <ESPRxDecoder+0xd06>
			 }
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	2b45      	cmp	r3, #69	; 0x45
 80012e8:	d107      	bne.n	80012fa <ESPRxDecoder+0xb72>
 80012ea:	4b4e      	ldr	r3, [pc, #312]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	d103      	bne.n	80012fa <ESPRxDecoder+0xb72>
			 {
			    bufferptr=5;
 80012f2:	4b4c      	ldr	r3, [pc, #304]	; (8001424 <ESPRxDecoder+0xc9c>)
 80012f4:	2205      	movs	r2, #5
 80012f6:	701a      	strb	r2, [r3, #0]
 80012f8:	e0c9      	b.n	800148e <ESPRxDecoder+0xd06>
			 }
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	2b44      	cmp	r3, #68	; 0x44
 80012fe:	f040 80f0 	bne.w	80014e2 <ESPRxDecoder+0xd5a>
 8001302:	4b48      	ldr	r3, [pc, #288]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b05      	cmp	r3, #5
 8001308:	f040 80eb 	bne.w	80014e2 <ESPRxDecoder+0xd5a>
			 {
			    bufferptr=0;
 800130c:	4b45      	ldr	r3, [pc, #276]	; (8001424 <ESPRxDecoder+0xc9c>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 8001312:	2300      	movs	r3, #0
 8001314:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 8001316:	4b44      	ldr	r3, [pc, #272]	; (8001428 <ESPRxDecoder+0xca0>)
 8001318:	2266      	movs	r2, #102	; 0x66
 800131a:	701a      	strb	r2, [r3, #0]
				//RefreshBlockInfo=0;//update at rx end
				Error_Close=0;
 800131c:	4b43      	ldr	r3, [pc, #268]	; (800142c <ESPRxDecoder+0xca4>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001322:	4b3f      	ldr	r3, [pc, #252]	; (8001420 <ESPRxDecoder+0xc98>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
					wifi_command=102;}
				Valid_DataWifi1=0;
				//RxCompleteU2C1WIFI=0;   /*Wrong receive*/
			 }
			}
		break;
 8001328:	e0db      	b.n	80014e2 <ESPRxDecoder+0xd5a>
			  if((Rxwifi_data=='U')&&(bufferptr==0))
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	2b55      	cmp	r3, #85	; 0x55
 800132e:	d107      	bne.n	8001340 <ESPRxDecoder+0xbb8>
 8001330:	4b3c      	ldr	r3, [pc, #240]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d103      	bne.n	8001340 <ESPRxDecoder+0xbb8>
			 	bufferptr=1;
 8001338:	4b3a      	ldr	r3, [pc, #232]	; (8001424 <ESPRxDecoder+0xc9c>)
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
 800133e:	e040      	b.n	80013c2 <ESPRxDecoder+0xc3a>
			 else if((Rxwifi_data=='n')&&(bufferptr==1))
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	2b6e      	cmp	r3, #110	; 0x6e
 8001344:	d107      	bne.n	8001356 <ESPRxDecoder+0xbce>
 8001346:	4b37      	ldr	r3, [pc, #220]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d103      	bne.n	8001356 <ESPRxDecoder+0xbce>
			 	bufferptr=2;
 800134e:	4b35      	ldr	r3, [pc, #212]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001350:	2202      	movs	r2, #2
 8001352:	701a      	strb	r2, [r3, #0]
 8001354:	e035      	b.n	80013c2 <ESPRxDecoder+0xc3a>
			 else if((Rxwifi_data=='l')&&(bufferptr==2))
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	2b6c      	cmp	r3, #108	; 0x6c
 800135a:	d107      	bne.n	800136c <ESPRxDecoder+0xbe4>
 800135c:	4b31      	ldr	r3, [pc, #196]	; (8001424 <ESPRxDecoder+0xc9c>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d103      	bne.n	800136c <ESPRxDecoder+0xbe4>
			    bufferptr=3;
 8001364:	4b2f      	ldr	r3, [pc, #188]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001366:	2203      	movs	r2, #3
 8001368:	701a      	strb	r2, [r3, #0]
 800136a:	e02a      	b.n	80013c2 <ESPRxDecoder+0xc3a>
			 else if((Rxwifi_data=='i')&&(bufferptr==3))
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	2b69      	cmp	r3, #105	; 0x69
 8001370:	d107      	bne.n	8001382 <ESPRxDecoder+0xbfa>
 8001372:	4b2c      	ldr	r3, [pc, #176]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b03      	cmp	r3, #3
 8001378:	d103      	bne.n	8001382 <ESPRxDecoder+0xbfa>
			    bufferptr=4;
 800137a:	4b2a      	ldr	r3, [pc, #168]	; (8001424 <ESPRxDecoder+0xc9c>)
 800137c:	2204      	movs	r2, #4
 800137e:	701a      	strb	r2, [r3, #0]
 8001380:	e01f      	b.n	80013c2 <ESPRxDecoder+0xc3a>
			 else if((Rxwifi_data=='n')&&(bufferptr==4))
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	2b6e      	cmp	r3, #110	; 0x6e
 8001386:	d107      	bne.n	8001398 <ESPRxDecoder+0xc10>
 8001388:	4b26      	ldr	r3, [pc, #152]	; (8001424 <ESPRxDecoder+0xc9c>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b04      	cmp	r3, #4
 800138e:	d103      	bne.n	8001398 <ESPRxDecoder+0xc10>
			    bufferptr=5;
 8001390:	4b24      	ldr	r3, [pc, #144]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001392:	2205      	movs	r2, #5
 8001394:	701a      	strb	r2, [r3, #0]
 8001396:	e014      	b.n	80013c2 <ESPRxDecoder+0xc3a>
			 else if((Rxwifi_data=='k')&&(bufferptr==5))
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b6b      	cmp	r3, #107	; 0x6b
 800139c:	d111      	bne.n	80013c2 <ESPRxDecoder+0xc3a>
 800139e:	4b21      	ldr	r3, [pc, #132]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b05      	cmp	r3, #5
 80013a4:	d10d      	bne.n	80013c2 <ESPRxDecoder+0xc3a>
			    bufferptr=0;
 80013a6:	4b1f      	ldr	r3, [pc, #124]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	71bb      	strb	r3, [r7, #6]
				wifi_command=102;
 80013b0:	4b1d      	ldr	r3, [pc, #116]	; (8001428 <ESPRxDecoder+0xca0>)
 80013b2:	2266      	movs	r2, #102	; 0x66
 80013b4:	701a      	strb	r2, [r3, #0]
				Error_Close=0;
 80013b6:	4b1d      	ldr	r3, [pc, #116]	; (800142c <ESPRxDecoder+0xca4>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <ESPRxDecoder+0xc98>)
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
			   if((Rxwifi_data=='C')&&(bufferptr==0))
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	2b43      	cmp	r3, #67	; 0x43
 80013c6:	d107      	bne.n	80013d8 <ESPRxDecoder+0xc50>
 80013c8:	4b16      	ldr	r3, [pc, #88]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d103      	bne.n	80013d8 <ESPRxDecoder+0xc50>
			 	bufferptr=1;
 80013d0:	4b14      	ldr	r3, [pc, #80]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	e05a      	b.n	800148e <ESPRxDecoder+0xd06>
			 else if((Rxwifi_data=='L')&&(bufferptr==1))
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	2b4c      	cmp	r3, #76	; 0x4c
 80013dc:	d107      	bne.n	80013ee <ESPRxDecoder+0xc66>
 80013de:	4b11      	ldr	r3, [pc, #68]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d103      	bne.n	80013ee <ESPRxDecoder+0xc66>
			 	bufferptr=2;
 80013e6:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013e8:	2202      	movs	r2, #2
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e04f      	b.n	800148e <ESPRxDecoder+0xd06>
			 else if((Rxwifi_data=='O')&&(bufferptr==2))
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2b4f      	cmp	r3, #79	; 0x4f
 80013f2:	d107      	bne.n	8001404 <ESPRxDecoder+0xc7c>
 80013f4:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d103      	bne.n	8001404 <ESPRxDecoder+0xc7c>
			    bufferptr=3;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <ESPRxDecoder+0xc9c>)
 80013fe:	2203      	movs	r2, #3
 8001400:	701a      	strb	r2, [r3, #0]
 8001402:	e044      	b.n	800148e <ESPRxDecoder+0xd06>
			 else if((Rxwifi_data=='S')&&(bufferptr==3))
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	2b53      	cmp	r3, #83	; 0x53
 8001408:	d112      	bne.n	8001430 <ESPRxDecoder+0xca8>
 800140a:	4b06      	ldr	r3, [pc, #24]	; (8001424 <ESPRxDecoder+0xc9c>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b03      	cmp	r3, #3
 8001410:	d10e      	bne.n	8001430 <ESPRxDecoder+0xca8>
			    bufferptr=4;
 8001412:	4b04      	ldr	r3, [pc, #16]	; (8001424 <ESPRxDecoder+0xc9c>)
 8001414:	2204      	movs	r2, #4
 8001416:	701a      	strb	r2, [r3, #0]
 8001418:	e039      	b.n	800148e <ESPRxDecoder+0xd06>
 800141a:	bf00      	nop
 800141c:	200000da 	.word	0x200000da
 8001420:	200000e0 	.word	0x200000e0
 8001424:	20000b54 	.word	0x20000b54
 8001428:	2000098d 	.word	0x2000098d
 800142c:	200000dd 	.word	0x200000dd
			 else if((Rxwifi_data=='E')&&(bufferptr==4))
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	2b45      	cmp	r3, #69	; 0x45
 8001434:	d107      	bne.n	8001446 <ESPRxDecoder+0xcbe>
 8001436:	4b2e      	ldr	r3, [pc, #184]	; (80014f0 <ESPRxDecoder+0xd68>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b04      	cmp	r3, #4
 800143c:	d103      	bne.n	8001446 <ESPRxDecoder+0xcbe>
			    bufferptr=5;
 800143e:	4b2c      	ldr	r3, [pc, #176]	; (80014f0 <ESPRxDecoder+0xd68>)
 8001440:	2205      	movs	r2, #5
 8001442:	701a      	strb	r2, [r3, #0]
 8001444:	e023      	b.n	800148e <ESPRxDecoder+0xd06>
			 else if((Rxwifi_data=='D')&&(bufferptr==5))
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	2b44      	cmp	r3, #68	; 0x44
 800144a:	d14a      	bne.n	80014e2 <ESPRxDecoder+0xd5a>
 800144c:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <ESPRxDecoder+0xd68>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b05      	cmp	r3, #5
 8001452:	d146      	bne.n	80014e2 <ESPRxDecoder+0xd5a>
			    bufferptr=0;
 8001454:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <ESPRxDecoder+0xd68>)
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 800145a:	2300      	movs	r3, #0
 800145c:	71bb      	strb	r3, [r7, #6]
				if(++Error_Close>3){wifi_command=10;Error_Close=0;}
 800145e:	4b25      	ldr	r3, [pc, #148]	; (80014f4 <ESPRxDecoder+0xd6c>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	3301      	adds	r3, #1
 8001464:	b2da      	uxtb	r2, r3
 8001466:	4b23      	ldr	r3, [pc, #140]	; (80014f4 <ESPRxDecoder+0xd6c>)
 8001468:	701a      	strb	r2, [r3, #0]
 800146a:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <ESPRxDecoder+0xd6c>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b03      	cmp	r3, #3
 8001470:	d906      	bls.n	8001480 <ESPRxDecoder+0xcf8>
 8001472:	4b21      	ldr	r3, [pc, #132]	; (80014f8 <ESPRxDecoder+0xd70>)
 8001474:	220a      	movs	r2, #10
 8001476:	701a      	strb	r2, [r3, #0]
 8001478:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <ESPRxDecoder+0xd6c>)
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
 800147e:	e002      	b.n	8001486 <ESPRxDecoder+0xcfe>
					wifi_command=102;}
 8001480:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <ESPRxDecoder+0xd70>)
 8001482:	2266      	movs	r2, #102	; 0x66
 8001484:	701a      	strb	r2, [r3, #0]
				Valid_DataWifi1=0;
 8001486:	4b1d      	ldr	r3, [pc, #116]	; (80014fc <ESPRxDecoder+0xd74>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
		break;
 800148c:	e029      	b.n	80014e2 <ESPRxDecoder+0xd5a>
 800148e:	e028      	b.n	80014e2 <ESPRxDecoder+0xd5a>
		case 8:
			 if((Rxwifi_data=='O')&&(bufferptr==0))
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	2b4f      	cmp	r3, #79	; 0x4f
 8001494:	d107      	bne.n	80014a6 <ESPRxDecoder+0xd1e>
 8001496:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <ESPRxDecoder+0xd68>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d103      	bne.n	80014a6 <ESPRxDecoder+0xd1e>
			 {
			 	bufferptr=1;
 800149e:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <ESPRxDecoder+0xd68>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	701a      	strb	r2, [r3, #0]
			 {
			 	bufferptr=0;
				Rxseqdecoder=0;
				wifi_command=20;
			 }
		break;
 80014a4:	e01f      	b.n	80014e6 <ESPRxDecoder+0xd5e>
			 else if((Rxwifi_data=='K')&&(bufferptr==1))
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	2b4b      	cmp	r3, #75	; 0x4b
 80014aa:	d11c      	bne.n	80014e6 <ESPRxDecoder+0xd5e>
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <ESPRxDecoder+0xd68>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d118      	bne.n	80014e6 <ESPRxDecoder+0xd5e>
			 	bufferptr=0;
 80014b4:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <ESPRxDecoder+0xd68>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	701a      	strb	r2, [r3, #0]
				Rxseqdecoder=0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	71bb      	strb	r3, [r7, #6]
				wifi_command=20;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <ESPRxDecoder+0xd70>)
 80014c0:	2214      	movs	r2, #20
 80014c2:	701a      	strb	r2, [r3, #0]
		break;
 80014c4:	e00f      	b.n	80014e6 <ESPRxDecoder+0xd5e>
	   	default:
		break;
 80014c6:	bf00      	nop
 80014c8:	e00e      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014ca:	bf00      	nop
 80014cc:	e00c      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014ce:	bf00      	nop
 80014d0:	e00a      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014d2:	bf00      	nop
 80014d4:	e008      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014d6:	bf00      	nop
 80014d8:	e006      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014da:	bf00      	nop
 80014dc:	e004      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014de:	bf00      	nop
 80014e0:	e002      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014e2:	bf00      	nop
 80014e4:	e000      	b.n	80014e8 <ESPRxDecoder+0xd60>
		break;
 80014e6:	bf00      	nop
		}
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000b54 	.word	0x20000b54
 80014f4:	200000dd 	.word	0x200000dd
 80014f8:	2000098d 	.word	0x2000098d
 80014fc:	200000e0 	.word	0x200000e0

08001500 <DecToASCIIFun>:

unsigned char DecToASCIIFun(unsigned char TempVar)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	unsigned char  ASCIIHex;
	switch(TempVar)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	3b30      	subs	r3, #48	; 0x30
 800150e:	2b16      	cmp	r3, #22
 8001510:	d860      	bhi.n	80015d4 <DecToASCIIFun+0xd4>
 8001512:	a201      	add	r2, pc, #4	; (adr r2, 8001518 <DecToASCIIFun+0x18>)
 8001514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001518:	08001575 	.word	0x08001575
 800151c:	0800157b 	.word	0x0800157b
 8001520:	08001581 	.word	0x08001581
 8001524:	08001587 	.word	0x08001587
 8001528:	0800158d 	.word	0x0800158d
 800152c:	08001593 	.word	0x08001593
 8001530:	08001599 	.word	0x08001599
 8001534:	0800159f 	.word	0x0800159f
 8001538:	080015a5 	.word	0x080015a5
 800153c:	080015ab 	.word	0x080015ab
 8001540:	080015d5 	.word	0x080015d5
 8001544:	080015d5 	.word	0x080015d5
 8001548:	080015d5 	.word	0x080015d5
 800154c:	080015d5 	.word	0x080015d5
 8001550:	080015d5 	.word	0x080015d5
 8001554:	080015d5 	.word	0x080015d5
 8001558:	080015d5 	.word	0x080015d5
 800155c:	080015b1 	.word	0x080015b1
 8001560:	080015b7 	.word	0x080015b7
 8001564:	080015bd 	.word	0x080015bd
 8001568:	080015c3 	.word	0x080015c3
 800156c:	080015c9 	.word	0x080015c9
 8001570:	080015cf 	.word	0x080015cf
	{
	case 48:
			ASCIIHex = 0x00;
 8001574:	2300      	movs	r3, #0
 8001576:	73fb      	strb	r3, [r7, #15]
			break;
 8001578:	e02c      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 49:
			ASCIIHex = 0x01;
 800157a:	2301      	movs	r3, #1
 800157c:	73fb      	strb	r3, [r7, #15]
			break;
 800157e:	e029      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 50:
			ASCIIHex = 0x02;
 8001580:	2302      	movs	r3, #2
 8001582:	73fb      	strb	r3, [r7, #15]
			break;
 8001584:	e026      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 51:
			ASCIIHex = 0x03;
 8001586:	2303      	movs	r3, #3
 8001588:	73fb      	strb	r3, [r7, #15]
			break;
 800158a:	e023      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 52:
			ASCIIHex = 0x04;
 800158c:	2304      	movs	r3, #4
 800158e:	73fb      	strb	r3, [r7, #15]
			break;
 8001590:	e020      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 53:
			ASCIIHex = 0x05;
 8001592:	2305      	movs	r3, #5
 8001594:	73fb      	strb	r3, [r7, #15]
			break;
 8001596:	e01d      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 54:
			ASCIIHex = 0x06;
 8001598:	2306      	movs	r3, #6
 800159a:	73fb      	strb	r3, [r7, #15]
			break;
 800159c:	e01a      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 55:
			ASCIIHex = 0x07;
 800159e:	2307      	movs	r3, #7
 80015a0:	73fb      	strb	r3, [r7, #15]
			break;
 80015a2:	e017      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 56:
			ASCIIHex = 0x08;
 80015a4:	2308      	movs	r3, #8
 80015a6:	73fb      	strb	r3, [r7, #15]
			break;
 80015a8:	e014      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 57:
			ASCIIHex = 0x09;
 80015aa:	2309      	movs	r3, #9
 80015ac:	73fb      	strb	r3, [r7, #15]
			break;
 80015ae:	e011      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 65:
			ASCIIHex = 0x0A;
 80015b0:	230a      	movs	r3, #10
 80015b2:	73fb      	strb	r3, [r7, #15]
			break;
 80015b4:	e00e      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 66:
			ASCIIHex = 0x0B;
 80015b6:	230b      	movs	r3, #11
 80015b8:	73fb      	strb	r3, [r7, #15]
			break;
 80015ba:	e00b      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 67:
			ASCIIHex = 0x0C;
 80015bc:	230c      	movs	r3, #12
 80015be:	73fb      	strb	r3, [r7, #15]
			break;
 80015c0:	e008      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 68:
			ASCIIHex = 0x0D;
 80015c2:	230d      	movs	r3, #13
 80015c4:	73fb      	strb	r3, [r7, #15]
			break;
 80015c6:	e005      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 69:
			ASCIIHex = 0x0E;
 80015c8:	230e      	movs	r3, #14
 80015ca:	73fb      	strb	r3, [r7, #15]
			break;
 80015cc:	e002      	b.n	80015d4 <DecToASCIIFun+0xd4>
	case 70:
			ASCIIHex = 0x0F;
 80015ce:	230f      	movs	r3, #15
 80015d0:	73fb      	strb	r3, [r7, #15]
			break;
 80015d2:	bf00      	nop
	}
	return (ASCIIHex);
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop

080015e4 <HAL_TIM_PeriodElapsedCallback>:
 uint8_t LocCount1S;
 extern uint8_t MAC_A_Prod_Input1_StartTimer;
 extern uint16_t MAC_A_Prod_Input1_CountBase;
 
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 	if(htim == &htim7)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a1e      	ldr	r2, [pc, #120]	; (8001668 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d102      	bne.n	80015fa <HAL_TIM_PeriodElapsedCallback+0x16>
 	{
 		Flag1MS=1;
 80015f4:	4b1d      	ldr	r3, [pc, #116]	; (800166c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	701a      	strb	r2, [r3, #0]
 	}
 	if(htim == &htim6)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a1c      	ldr	r2, [pc, #112]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d12d      	bne.n	800165e <HAL_TIM_PeriodElapsedCallback+0x7a>
	{
 		Flag100milliSeconds=1;
 8001602:	4b1c      	ldr	r3, [pc, #112]	; (8001674 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001604:	2201      	movs	r2, #1
 8001606:	701a      	strb	r2, [r3, #0]
 		if(++LocCount1S >= 10)
 8001608:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	3301      	adds	r3, #1
 800160e:	b2da      	uxtb	r2, r3
 8001610:	4b19      	ldr	r3, [pc, #100]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001612:	701a      	strb	r2, [r3, #0]
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b09      	cmp	r3, #9
 800161a:	d916      	bls.n	800164a <HAL_TIM_PeriodElapsedCallback+0x66>
		{
			LocCount1S=0;
 800161c:	4b16      	ldr	r3, [pc, #88]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]
			if(++SimCount >= 20)
 8001622:	4b16      	ldr	r3, [pc, #88]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	3301      	adds	r3, #1
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4b14      	ldr	r3, [pc, #80]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800162c:	701a      	strb	r2, [r3, #0]
 800162e:	4b13      	ldr	r3, [pc, #76]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b13      	cmp	r3, #19
 8001634:	d906      	bls.n	8001644 <HAL_TIM_PeriodElapsedCallback+0x60>
			{
				SimCount=0;
 8001636:	4b11      	ldr	r3, [pc, #68]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001638:	2200      	movs	r2, #0
 800163a:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, RELAY4_Pin);
 800163c:	2120      	movs	r1, #32
 800163e:	4810      	ldr	r0, [pc, #64]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001640:	f008 ff1a 	bl	800a478 <HAL_GPIO_TogglePin>
			}
			Flag1Second =1;
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001646:	2201      	movs	r2, #1
 8001648:	701a      	strb	r2, [r3, #0]
		}
		if(MAC_A_Prod_Input1_StartTimer)
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d005      	beq.n	800165e <HAL_TIM_PeriodElapsedCallback+0x7a>
		{
		   ++MAC_A_Prod_Input1_CountBase;
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	3301      	adds	r3, #1
 8001658:	b29a      	uxth	r2, r3
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800165c:	801a      	strh	r2, [r3, #0]
		}

	}
 
 }
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200006e0 	.word	0x200006e0
 800166c:	200000f3 	.word	0x200000f3
 8001670:	20000694 	.word	0x20000694
 8001674:	200000f5 	.word	0x200000f5
 8001678:	200000f7 	.word	0x200000f7
 800167c:	200000f6 	.word	0x200000f6
 8001680:	48000800 	.word	0x48000800
 8001684:	200000f4 	.word	0x200000f4
 8001688:	2000076b 	.word	0x2000076b
 800168c:	2000076c 	.word	0x2000076c

08001690 <HAL_UART_RxCpltCallback>:
extern void ESPRxDecoder(unsigned char Rxwifi_data,unsigned char Rxseqdecoder);
void DwinFrameDecode(uint8_t Dwindatarx);


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a3e      	ldr	r2, [pc, #248]	; (8001794 <HAL_UART_RxCpltCallback+0x104>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d10c      	bne.n	80016ba <HAL_UART_RxCpltCallback+0x2a>
	{
		ESPRxDecoder(rxTempBuff[0],Rxseqdecoder);
 80016a0:	4b3d      	ldr	r3, [pc, #244]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	4a3d      	ldr	r2, [pc, #244]	; (800179c <HAL_UART_RxCpltCallback+0x10c>)
 80016a6:	7812      	ldrb	r2, [r2, #0]
 80016a8:	4611      	mov	r1, r2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff f86c 	bl	8000788 <ESPRxDecoder>

		HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 80016b0:	2201      	movs	r2, #1
 80016b2:	4939      	ldr	r1, [pc, #228]	; (8001798 <HAL_UART_RxCpltCallback+0x108>)
 80016b4:	4837      	ldr	r0, [pc, #220]	; (8001794 <HAL_UART_RxCpltCallback+0x104>)
 80016b6:	f00c fb23 	bl	800dd00 <HAL_UART_Receive_IT>
	}

	if(huart == &huart1)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a38      	ldr	r2, [pc, #224]	; (80017a0 <HAL_UART_RxCpltCallback+0x110>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d141      	bne.n	8001746 <HAL_UART_RxCpltCallback+0xb6>
	{
		if((u8rxbuf[0]==1)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 80016c2:	4b38      	ldr	r3, [pc, #224]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d11c      	bne.n	8001704 <HAL_UART_RxCpltCallback+0x74>
 80016ca:	4b36      	ldr	r3, [pc, #216]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 80016cc:	785b      	ldrb	r3, [r3, #1]
 80016ce:	2b03      	cmp	r3, #3
 80016d0:	d118      	bne.n	8001704 <HAL_UART_RxCpltCallback+0x74>
 80016d2:	4b34      	ldr	r3, [pc, #208]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 80016d4:	789b      	ldrb	r3, [r3, #2]
 80016d6:	2b08      	cmp	r3, #8
 80016d8:	d114      	bne.n	8001704 <HAL_UART_RxCpltCallback+0x74>
		{
			Dye_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 80016da:	4b32      	ldr	r3, [pc, #200]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 80016dc:	78db      	ldrb	r3, [r3, #3]
 80016de:	021b      	lsls	r3, r3, #8
 80016e0:	b21a      	sxth	r2, r3
 80016e2:	4b30      	ldr	r3, [pc, #192]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 80016e4:	791b      	ldrb	r3, [r3, #4]
 80016e6:	b21b      	sxth	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	4b2e      	ldr	r3, [pc, #184]	; (80017a8 <HAL_UART_RxCpltCallback+0x118>)
 80016f0:	801a      	strh	r2, [r3, #0]
			Dye_Temperature = Dye_Temperature/10;
 80016f2:	4b2d      	ldr	r3, [pc, #180]	; (80017a8 <HAL_UART_RxCpltCallback+0x118>)
 80016f4:	881b      	ldrh	r3, [r3, #0]
 80016f6:	4a2d      	ldr	r2, [pc, #180]	; (80017ac <HAL_UART_RxCpltCallback+0x11c>)
 80016f8:	fba2 2303 	umull	r2, r3, r2, r3
 80016fc:	08db      	lsrs	r3, r3, #3
 80016fe:	b29a      	uxth	r2, r3
 8001700:	4b29      	ldr	r3, [pc, #164]	; (80017a8 <HAL_UART_RxCpltCallback+0x118>)
 8001702:	801a      	strh	r2, [r3, #0]
		}
		if((u8rxbuf[0]==2)&&(u8rxbuf[1]==3)&&(u8rxbuf[2]==8))
 8001704:	4b27      	ldr	r3, [pc, #156]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b02      	cmp	r3, #2
 800170a:	d11c      	bne.n	8001746 <HAL_UART_RxCpltCallback+0xb6>
 800170c:	4b25      	ldr	r3, [pc, #148]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 800170e:	785b      	ldrb	r3, [r3, #1]
 8001710:	2b03      	cmp	r3, #3
 8001712:	d118      	bne.n	8001746 <HAL_UART_RxCpltCallback+0xb6>
 8001714:	4b23      	ldr	r3, [pc, #140]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 8001716:	789b      	ldrb	r3, [r3, #2]
 8001718:	2b08      	cmp	r3, #8
 800171a:	d114      	bne.n	8001746 <HAL_UART_RxCpltCallback+0xb6>
		{
			Connector_Temperature = (u8rxbuf[3]<<8|u8rxbuf[4]);
 800171c:	4b21      	ldr	r3, [pc, #132]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 800171e:	78db      	ldrb	r3, [r3, #3]
 8001720:	021b      	lsls	r3, r3, #8
 8001722:	b21a      	sxth	r2, r3
 8001724:	4b1f      	ldr	r3, [pc, #124]	; (80017a4 <HAL_UART_RxCpltCallback+0x114>)
 8001726:	791b      	ldrb	r3, [r3, #4]
 8001728:	b21b      	sxth	r3, r3
 800172a:	4313      	orrs	r3, r2
 800172c:	b21b      	sxth	r3, r3
 800172e:	b29a      	uxth	r2, r3
 8001730:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <HAL_UART_RxCpltCallback+0x120>)
 8001732:	801a      	strh	r2, [r3, #0]
			Connector_Temperature = Connector_Temperature/10;
 8001734:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <HAL_UART_RxCpltCallback+0x120>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	4a1c      	ldr	r2, [pc, #112]	; (80017ac <HAL_UART_RxCpltCallback+0x11c>)
 800173a:	fba2 2303 	umull	r2, r3, r2, r3
 800173e:	08db      	lsrs	r3, r3, #3
 8001740:	b29a      	uxth	r2, r3
 8001742:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_UART_RxCpltCallback+0x120>)
 8001744:	801a      	strh	r2, [r3, #0]
		}
	}

	if(huart == &huart2)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a1a      	ldr	r2, [pc, #104]	; (80017b4 <HAL_UART_RxCpltCallback+0x124>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d11d      	bne.n	800178a <HAL_UART_RxCpltCallback+0xfa>
	{
		DwinFrameDecode(rxDwinBuff[0]);
 800174e:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <HAL_UART_RxCpltCallback+0x128>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f836 	bl	80017c4 <DwinFrameDecode>
		check[trackpoint]=rxDwinBuff[0];
 8001758:	4b18      	ldr	r3, [pc, #96]	; (80017bc <HAL_UART_RxCpltCallback+0x12c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <HAL_UART_RxCpltCallback+0x128>)
 8001760:	7819      	ldrb	r1, [r3, #0]
 8001762:	4b17      	ldr	r3, [pc, #92]	; (80017c0 <HAL_UART_RxCpltCallback+0x130>)
 8001764:	5499      	strb	r1, [r3, r2]
		if(++trackpoint>200){trackpoint=0;}
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <HAL_UART_RxCpltCallback+0x12c>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	3301      	adds	r3, #1
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4b13      	ldr	r3, [pc, #76]	; (80017bc <HAL_UART_RxCpltCallback+0x12c>)
 8001770:	701a      	strb	r2, [r3, #0]
 8001772:	4b12      	ldr	r3, [pc, #72]	; (80017bc <HAL_UART_RxCpltCallback+0x12c>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2bc8      	cmp	r3, #200	; 0xc8
 8001778:	d902      	bls.n	8001780 <HAL_UART_RxCpltCallback+0xf0>
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <HAL_UART_RxCpltCallback+0x12c>)
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 8001780:	2201      	movs	r2, #1
 8001782:	490d      	ldr	r1, [pc, #52]	; (80017b8 <HAL_UART_RxCpltCallback+0x128>)
 8001784:	480b      	ldr	r0, [pc, #44]	; (80017b4 <HAL_UART_RxCpltCallback+0x124>)
 8001786:	f00c fabb 	bl	800dd00 <HAL_UART_Receive_IT>
	}
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200003f4 	.word	0x200003f4
 8001798:	2000072c 	.word	0x2000072c
 800179c:	20000b55 	.word	0x20000b55
 80017a0:	20000478 	.word	0x20000478
 80017a4:	2000078c 	.word	0x2000078c
 80017a8:	200001c2 	.word	0x200001c2
 80017ac:	cccccccd 	.word	0xcccccccd
 80017b0:	200001c4 	.word	0x200001c4
 80017b4:	200004fc 	.word	0x200004fc
 80017b8:	20000734 	.word	0x20000734
 80017bc:	2000029a 	.word	0x2000029a
 80017c0:	200001c8 	.word	0x200001c8

080017c4 <DwinFrameDecode>:

void DwinFrameDecode(uint8_t Dwindatarx){
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]

	switch(Dwinseq)
 80017ce:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <DwinFrameDecode+0xf8>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	2b06      	cmp	r3, #6
 80017d4:	d869      	bhi.n	80018aa <DwinFrameDecode+0xe6>
 80017d6:	a201      	add	r2, pc, #4	; (adr r2, 80017dc <DwinFrameDecode+0x18>)
 80017d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017dc:	080017f9 	.word	0x080017f9
 80017e0:	0800180f 	.word	0x0800180f
 80017e4:	08001825 	.word	0x08001825
 80017e8:	08001837 	.word	0x08001837
 80017ec:	0800183f 	.word	0x0800183f
 80017f0:	08001855 	.word	0x08001855
 80017f4:	08001871 	.word	0x08001871
	{
		case 0:
			if(Dwindatarx == 0x5A){
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	2b5a      	cmp	r3, #90	; 0x5a
 80017fc:	d103      	bne.n	8001806 <DwinFrameDecode+0x42>
				Dwinseq=1;
 80017fe:	4b2f      	ldr	r3, [pc, #188]	; (80018bc <DwinFrameDecode+0xf8>)
 8001800:	2201      	movs	r2, #1
 8001802:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8001804:	e054      	b.n	80018b0 <DwinFrameDecode+0xec>
				Dwinseq=0;
 8001806:	4b2d      	ldr	r3, [pc, #180]	; (80018bc <DwinFrameDecode+0xf8>)
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]
		break;
 800180c:	e050      	b.n	80018b0 <DwinFrameDecode+0xec>
		case 1:
			if(Dwindatarx == 0xA5){
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	2ba5      	cmp	r3, #165	; 0xa5
 8001812:	d103      	bne.n	800181c <DwinFrameDecode+0x58>
				Dwinseq=2;
 8001814:	4b29      	ldr	r3, [pc, #164]	; (80018bc <DwinFrameDecode+0xf8>)
 8001816:	2202      	movs	r2, #2
 8001818:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 800181a:	e049      	b.n	80018b0 <DwinFrameDecode+0xec>
				Dwinseq=0;
 800181c:	4b27      	ldr	r3, [pc, #156]	; (80018bc <DwinFrameDecode+0xf8>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]
		break;
 8001822:	e045      	b.n	80018b0 <DwinFrameDecode+0xec>
		case 2:
			NoOfDwinRxdata = Dwindatarx-3;
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	3b03      	subs	r3, #3
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b25      	ldr	r3, [pc, #148]	; (80018c0 <DwinFrameDecode+0xfc>)
 800182c:	701a      	strb	r2, [r3, #0]
			Dwinseq=3;
 800182e:	4b23      	ldr	r3, [pc, #140]	; (80018bc <DwinFrameDecode+0xf8>)
 8001830:	2203      	movs	r2, #3
 8001832:	701a      	strb	r2, [r3, #0]
		break;
 8001834:	e03c      	b.n	80018b0 <DwinFrameDecode+0xec>
		case 3:
			Dwinseq=4;
 8001836:	4b21      	ldr	r3, [pc, #132]	; (80018bc <DwinFrameDecode+0xf8>)
 8001838:	2204      	movs	r2, #4
 800183a:	701a      	strb	r2, [r3, #0]
		break;
 800183c:	e038      	b.n	80018b0 <DwinFrameDecode+0xec>
		case 4:
			if(Dwindatarx == 0x30){
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2b30      	cmp	r3, #48	; 0x30
 8001842:	d103      	bne.n	800184c <DwinFrameDecode+0x88>
				Dwinseq=5;
 8001844:	4b1d      	ldr	r3, [pc, #116]	; (80018bc <DwinFrameDecode+0xf8>)
 8001846:	2205      	movs	r2, #5
 8001848:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 800184a:	e031      	b.n	80018b0 <DwinFrameDecode+0xec>
				Dwinseq=0;
 800184c:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <DwinFrameDecode+0xf8>)
 800184e:	2200      	movs	r2, #0
 8001850:	701a      	strb	r2, [r3, #0]
		break;
 8001852:	e02d      	b.n	80018b0 <DwinFrameDecode+0xec>
		case 5:
			if(Dwindatarx == 0x09){
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	2b09      	cmp	r3, #9
 8001858:	d106      	bne.n	8001868 <DwinFrameDecode+0xa4>
				Dwinseq=6;
 800185a:	4b18      	ldr	r3, [pc, #96]	; (80018bc <DwinFrameDecode+0xf8>)
 800185c:	2206      	movs	r2, #6
 800185e:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point=0;
 8001860:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <DwinFrameDecode+0x100>)
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				Dwinseq=0;
			}
		break;
 8001866:	e023      	b.n	80018b0 <DwinFrameDecode+0xec>
				Dwinseq=0;
 8001868:	4b14      	ldr	r3, [pc, #80]	; (80018bc <DwinFrameDecode+0xf8>)
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
		break;
 800186e:	e01f      	b.n	80018b0 <DwinFrameDecode+0xec>
		case 6:
				DwinDatabuffer[Rx_Dwin_Data_Buff_Point]=Dwindatarx;
 8001870:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <DwinFrameDecode+0x100>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4619      	mov	r1, r3
 8001876:	4a14      	ldr	r2, [pc, #80]	; (80018c8 <DwinFrameDecode+0x104>)
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	5453      	strb	r3, [r2, r1]
				NoOfDwinRxdata= NoOfDwinRxdata-1;
 800187c:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <DwinFrameDecode+0xfc>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	3b01      	subs	r3, #1
 8001882:	b2da      	uxtb	r2, r3
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <DwinFrameDecode+0xfc>)
 8001886:	701a      	strb	r2, [r3, #0]
				Rx_Dwin_Data_Buff_Point = Rx_Dwin_Data_Buff_Point+1;
 8001888:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <DwinFrameDecode+0x100>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	3301      	adds	r3, #1
 800188e:	b2da      	uxtb	r2, r3
 8001890:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <DwinFrameDecode+0x100>)
 8001892:	701a      	strb	r2, [r3, #0]
				if(NoOfDwinRxdata == 0){
 8001894:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <DwinFrameDecode+0xfc>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d108      	bne.n	80018ae <DwinFrameDecode+0xea>
					Dwinseq=0;
 800189c:	4b07      	ldr	r3, [pc, #28]	; (80018bc <DwinFrameDecode+0xf8>)
 800189e:	2200      	movs	r2, #0
 80018a0:	701a      	strb	r2, [r3, #0]
					Rx_Dwin_Complete=1;
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <DwinFrameDecode+0x108>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]
				}
		break;
 80018a8:	e001      	b.n	80018ae <DwinFrameDecode+0xea>
		default:
		break;
 80018aa:	bf00      	nop
 80018ac:	e000      	b.n	80018b0 <DwinFrameDecode+0xec>
		break;
 80018ae:	bf00      	nop
	}
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	20000785 	.word	0x20000785
 80018c0:	2000029b 	.word	0x2000029b
 80018c4:	2000029c 	.word	0x2000029c
 80018c8:	200002a0 	.word	0x200002a0
 80018cc:	2000029d 	.word	0x2000029d

080018d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018d4:	f008 f9fe 	bl	8009cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d8:	f000 f84c 	bl	8001974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018dc:	f000 faba 	bl	8001e54 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80018e0:	f000 f936 	bl	8001b50 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80018e4:	f000 f898 	bl	8001a18 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80018e8:	f000 f902 	bl	8001af0 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80018ec:	f000 fa44 	bl	8001d78 <MX_TIM6_Init>
  MX_SPI2_Init();
 80018f0:	f000 f9a6 	bl	8001c40 <MX_SPI2_Init>
  MX_TIM1_Init();
 80018f4:	f000 f9ec 	bl	8001cd0 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 80018f8:	f000 f8ce 	bl	8001a98 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 80018fc:	f000 f958 	bl	8001bb0 <MX_SPI1_Init>
  MX_TIM7_Init();
 8001900:	f000 fa70 	bl	8001de4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8001904:	4814      	ldr	r0, [pc, #80]	; (8001958 <main+0x88>)
 8001906:	f00b fd59 	bl	800d3bc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 800190a:	4814      	ldr	r0, [pc, #80]	; (800195c <main+0x8c>)
 800190c:	f00b fd56 	bl	800d3bc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8001910:	4813      	ldr	r0, [pc, #76]	; (8001960 <main+0x90>)
 8001912:	f00b fd07 	bl	800d324 <HAL_TIM_Base_Start>
//  for(i=0;i<=250;i++)
//  {
//	  data[i]=i;
//  }

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001916:	2200      	movs	r2, #0
 8001918:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800191c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001920:	f008 fd92 	bl	800a448 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8001924:	2002      	movs	r0, #2
 8001926:	f008 fa49 	bl	8009dbc <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800192a:	2201      	movs	r2, #1
 800192c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001930:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001934:	f008 fd88 	bl	800a448 <HAL_GPIO_WritePin>
  {
	  while(1);
  }
#endif
 // HAL_UART_Transmit_IT(&huart1,data,sizeof(data));
  HAL_UART_Receive_IT(&hlpuart1,rxTempBuff,1);
 8001938:	2201      	movs	r2, #1
 800193a:	490a      	ldr	r1, [pc, #40]	; (8001964 <main+0x94>)
 800193c:	480a      	ldr	r0, [pc, #40]	; (8001968 <main+0x98>)
 800193e:	f00c f9df 	bl	800dd00 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2,rxDwinBuff,1);
 8001942:	2201      	movs	r2, #1
 8001944:	4909      	ldr	r1, [pc, #36]	; (800196c <main+0x9c>)
 8001946:	480a      	ldr	r0, [pc, #40]	; (8001970 <main+0xa0>)
 8001948:	f00c f9da 	bl	800dd00 <HAL_UART_Receive_IT>
  W25qxx_Init();
 800194c:	f001 f884 	bl	8002a58 <W25qxx_Init>
  //rtc_set_time(13,14,30);
  //rtc_set_date(2,20,2,23);
  while (1)
  {
	  cppMain();
 8001950:	f008 f930 	bl	8009bb4 <cppMain>
 8001954:	e7fc      	b.n	8001950 <main+0x80>
 8001956:	bf00      	nop
 8001958:	20000694 	.word	0x20000694
 800195c:	200006e0 	.word	0x200006e0
 8001960:	20000648 	.word	0x20000648
 8001964:	2000072c 	.word	0x2000072c
 8001968:	200003f4 	.word	0x200003f4
 800196c:	20000734 	.word	0x20000734
 8001970:	200004fc 	.word	0x200004fc

08001974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b096      	sub	sp, #88	; 0x58
 8001978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	2244      	movs	r2, #68	; 0x44
 8001980:	2100      	movs	r1, #0
 8001982:	4618      	mov	r0, r3
 8001984:	f00d fcec 	bl	800f360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001988:	463b      	mov	r3, r7
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
 8001990:	609a      	str	r2, [r3, #8]
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001996:	f44f 7000 	mov.w	r0, #512	; 0x200
 800199a:	f009 fb91 	bl	800b0c0 <HAL_PWREx_ControlVoltageScaling>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019a4:	f000 fb48 	bl	8002038 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019a8:	2310      	movs	r3, #16
 80019aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019ac:	2301      	movs	r3, #1
 80019ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019b0:	2300      	movs	r3, #0
 80019b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80019b4:	2360      	movs	r3, #96	; 0x60
 80019b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019b8:	2302      	movs	r3, #2
 80019ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80019bc:	2301      	movs	r3, #1
 80019be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019c0:	2301      	movs	r3, #1
 80019c2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 86;
 80019c4:	2356      	movs	r3, #86	; 0x56
 80019c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80019c8:	2307      	movs	r3, #7
 80019ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019cc:	2302      	movs	r3, #2
 80019ce:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80019d0:	2308      	movs	r3, #8
 80019d2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	4618      	mov	r0, r3
 80019da:	f009 fbc7 	bl	800b16c <HAL_RCC_OscConfig>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80019e4:	f000 fb28 	bl	8002038 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019e8:	230f      	movs	r3, #15
 80019ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ec:	2303      	movs	r3, #3
 80019ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019fc:	463b      	mov	r3, r7
 80019fe:	2102      	movs	r1, #2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f009 ffc7 	bl	800b994 <HAL_RCC_ClockConfig>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a0c:	f000 fb14 	bl	8002038 <Error_Handler>
  }
}
 8001a10:	bf00      	nop
 8001a12:	3758      	adds	r7, #88	; 0x58
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a1e:	4a1c      	ldr	r2, [pc, #112]	; (8001a90 <MX_I2C1_Init+0x78>)
 8001a20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00A0A7FD;
 8001a22:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a24:	4a1b      	ldr	r2, [pc, #108]	; (8001a94 <MX_I2C1_Init+0x7c>)
 8001a26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a28:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a2e:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a34:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a3a:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a40:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a4c:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a52:	480e      	ldr	r0, [pc, #56]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a54:	f008 fd2a 	bl	800a4ac <HAL_I2C_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a5e:	f000 faeb 	bl	8002038 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a62:	2100      	movs	r1, #0
 8001a64:	4809      	ldr	r0, [pc, #36]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a66:	f009 fa85 	bl	800af74 <HAL_I2CEx_ConfigAnalogFilter>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a70:	f000 fae2 	bl	8002038 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a74:	2100      	movs	r1, #0
 8001a76:	4805      	ldr	r0, [pc, #20]	; (8001a8c <MX_I2C1_Init+0x74>)
 8001a78:	f009 fac7 	bl	800b00a <HAL_I2CEx_ConfigDigitalFilter>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a82:	f000 fad9 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	200003a0 	.word	0x200003a0
 8001a90:	40005400 	.word	0x40005400
 8001a94:	00a0a7fd 	.word	0x00a0a7fd

08001a98 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001a9c:	4b12      	ldr	r3, [pc, #72]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001a9e:	4a13      	ldr	r2, [pc, #76]	; (8001aec <MX_LPUART1_UART_Init+0x54>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001aa2:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001aa4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001aa8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001ab0:	4b0d      	ldr	r3, [pc, #52]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001abc:	4b0a      	ldr	r3, [pc, #40]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001abe:	220c      	movs	r2, #12
 8001ac0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ac2:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ac8:	4b07      	ldr	r3, [pc, #28]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ace:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001ad4:	4804      	ldr	r0, [pc, #16]	; (8001ae8 <MX_LPUART1_UART_Init+0x50>)
 8001ad6:	f00c f857 	bl	800db88 <HAL_UART_Init>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001ae0:	f000 faaa 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	200003f4 	.word	0x200003f4
 8001aec:	40008000 	.word	0x40008000

08001af0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001af4:	4b14      	ldr	r3, [pc, #80]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001af6:	4a15      	ldr	r2, [pc, #84]	; (8001b4c <MX_USART1_UART_Init+0x5c>)
 8001af8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001afa:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001afc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b16:	220c      	movs	r2, #12
 8001b18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b26:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b2c:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b32:	4805      	ldr	r0, [pc, #20]	; (8001b48 <MX_USART1_UART_Init+0x58>)
 8001b34:	f00c f828 	bl	800db88 <HAL_UART_Init>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b3e:	f000 fa7b 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000478 	.word	0x20000478
 8001b4c:	40013800 	.word	0x40013800

08001b50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b54:	4b14      	ldr	r3, [pc, #80]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b56:	4a15      	ldr	r2, [pc, #84]	; (8001bac <MX_USART2_UART_Init+0x5c>)
 8001b58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001b5a:	4b13      	ldr	r3, [pc, #76]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b5c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001b60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b68:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b76:	220c      	movs	r2, #12
 8001b78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b80:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b86:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b92:	4805      	ldr	r0, [pc, #20]	; (8001ba8 <MX_USART2_UART_Init+0x58>)
 8001b94:	f00b fff8 	bl	800db88 <HAL_UART_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b9e:	f000 fa4b 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200004fc 	.word	0x200004fc
 8001bac:	40004400 	.word	0x40004400

08001bb0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bb4:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bb6:	4a20      	ldr	r2, [pc, #128]	; (8001c38 <MX_SPI1_Init+0x88>)
 8001bb8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bba:	4b1e      	ldr	r3, [pc, #120]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bc0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bca:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001bce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bd6:	4b17      	ldr	r3, [pc, #92]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bdc:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001be2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001be6:	2210      	movs	r2, #16
 8001be8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bf0:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bf6:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bfc:	4b0d      	ldr	r3, [pc, #52]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001bfe:	2207      	movs	r2, #7
 8001c00:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c02:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c08:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001c0a:	2208      	movs	r2, #8
 8001c0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c0e:	4809      	ldr	r0, [pc, #36]	; (8001c34 <MX_SPI1_Init+0x84>)
 8001c10:	f00a fc20 	bl	800c454 <HAL_SPI_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001c1a:	f000 fa0d 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi2);
 8001c1e:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <MX_SPI1_Init+0x8c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b05      	ldr	r3, [pc, #20]	; (8001c3c <MX_SPI1_Init+0x8c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c2c:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000580 	.word	0x20000580
 8001c38:	40013000 	.word	0x40013000
 8001c3c:	200005e4 	.word	0x200005e4

08001c40 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001c44:	4b1f      	ldr	r3, [pc, #124]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c46:	4a20      	ldr	r2, [pc, #128]	; (8001cc8 <MX_SPI2_Init+0x88>)
 8001c48:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c4a:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c50:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c52:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001c58:	4b1a      	ldr	r3, [pc, #104]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c5a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001c5e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c60:	4b18      	ldr	r3, [pc, #96]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c66:	4b17      	ldr	r3, [pc, #92]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c6c:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c72:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001c74:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c76:	2208      	movs	r2, #8
 8001c78:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c7a:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c80:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c86:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001c8c:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c8e:	2207      	movs	r2, #7
 8001c90:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c98:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001c9a:	2208      	movs	r2, #8
 8001c9c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c9e:	4809      	ldr	r0, [pc, #36]	; (8001cc4 <MX_SPI2_Init+0x84>)
 8001ca0:	f00a fbd8 	bl	800c454 <HAL_SPI_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001caa:	f000 f9c5 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8001cae:	4b07      	ldr	r3, [pc, #28]	; (8001ccc <MX_SPI2_Init+0x8c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <MX_SPI2_Init+0x8c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cbc:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI2_Init 2 */

}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200005e4 	.word	0x200005e4
 8001cc8:	40003800 	.word	0x40003800
 8001ccc:	20000580 	.word	0x20000580

08001cd0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cd6:	f107 0310 	add.w	r3, r7, #16
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cee:	4b20      	ldr	r3, [pc, #128]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001cf0:	4a20      	ldr	r2, [pc, #128]	; (8001d74 <MX_TIM1_Init+0xa4>)
 8001cf2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001cf4:	4b1e      	ldr	r3, [pc, #120]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d00:	4b1b      	ldr	r3, [pc, #108]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001d02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d08:	4b19      	ldr	r3, [pc, #100]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d0e:	4b18      	ldr	r3, [pc, #96]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d14:	4b16      	ldr	r3, [pc, #88]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d1a:	4815      	ldr	r0, [pc, #84]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001d1c:	f00b faaa 	bl	800d274 <HAL_TIM_Base_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001d26:	f000 f987 	bl	8002038 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d30:	f107 0310 	add.w	r3, r7, #16
 8001d34:	4619      	mov	r1, r3
 8001d36:	480e      	ldr	r0, [pc, #56]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001d38:	f00b fcb3 	bl	800d6a2 <HAL_TIM_ConfigClockSource>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001d42:	f000 f979 	bl	8002038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d52:	1d3b      	adds	r3, r7, #4
 8001d54:	4619      	mov	r1, r3
 8001d56:	4806      	ldr	r0, [pc, #24]	; (8001d70 <MX_TIM1_Init+0xa0>)
 8001d58:	f00b fe92 	bl	800da80 <HAL_TIMEx_MasterConfigSynchronization>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001d62:	f000 f969 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d66:	bf00      	nop
 8001d68:	3720      	adds	r7, #32
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000648 	.word	0x20000648
 8001d74:	40012c00 	.word	0x40012c00

08001d78 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d7e:	1d3b      	adds	r3, r7, #4
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001d88:	4b14      	ldr	r3, [pc, #80]	; (8001ddc <MX_TIM6_Init+0x64>)
 8001d8a:	4a15      	ldr	r2, [pc, #84]	; (8001de0 <MX_TIM6_Init+0x68>)
 8001d8c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 43000-1;
 8001d8e:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <MX_TIM6_Init+0x64>)
 8001d90:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8001d94:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d96:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <MX_TIM6_Init+0x64>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8001d9c:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <MX_TIM6_Init+0x64>)
 8001d9e:	2264      	movs	r2, #100	; 0x64
 8001da0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da2:	4b0e      	ldr	r3, [pc, #56]	; (8001ddc <MX_TIM6_Init+0x64>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001da8:	480c      	ldr	r0, [pc, #48]	; (8001ddc <MX_TIM6_Init+0x64>)
 8001daa:	f00b fa63 	bl	800d274 <HAL_TIM_Base_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001db4:	f000 f940 	bl	8002038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db8:	2300      	movs	r3, #0
 8001dba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4805      	ldr	r0, [pc, #20]	; (8001ddc <MX_TIM6_Init+0x64>)
 8001dc6:	f00b fe5b 	bl	800da80 <HAL_TIMEx_MasterConfigSynchronization>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001dd0:	f000 f932 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001dd4:	bf00      	nop
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000694 	.word	0x20000694
 8001de0:	40001000 	.word	0x40001000

08001de4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dea:	1d3b      	adds	r3, r7, #4
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001df4:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <MX_TIM7_Init+0x68>)
 8001df6:	4a16      	ldr	r2, [pc, #88]	; (8001e50 <MX_TIM7_Init+0x6c>)
 8001df8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 43000-1;
 8001dfa:	4b14      	ldr	r3, [pc, #80]	; (8001e4c <MX_TIM7_Init+0x68>)
 8001dfc:	f24a 72f7 	movw	r2, #42999	; 0xa7f7
 8001e00:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <MX_TIM7_Init+0x68>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8001e08:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <MX_TIM7_Init+0x68>)
 8001e0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e0e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e10:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <MX_TIM7_Init+0x68>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e16:	480d      	ldr	r0, [pc, #52]	; (8001e4c <MX_TIM7_Init+0x68>)
 8001e18:	f00b fa2c 	bl	800d274 <HAL_TIM_Base_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001e22:	f000 f909 	bl	8002038 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e26:	2300      	movs	r3, #0
 8001e28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e2e:	1d3b      	adds	r3, r7, #4
 8001e30:	4619      	mov	r1, r3
 8001e32:	4806      	ldr	r0, [pc, #24]	; (8001e4c <MX_TIM7_Init+0x68>)
 8001e34:	f00b fe24 	bl	800da80 <HAL_TIMEx_MasterConfigSynchronization>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001e3e:	f000 f8fb 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200006e0 	.word	0x200006e0
 8001e50:	40001400 	.word	0x40001400

08001e54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	; 0x28
 8001e58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]
 8001e68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e6a:	4b6f      	ldr	r3, [pc, #444]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e6e:	4a6e      	ldr	r2, [pc, #440]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001e70:	f043 0304 	orr.w	r3, r3, #4
 8001e74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e76:	4b6c      	ldr	r3, [pc, #432]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e7a:	f003 0304 	and.w	r3, r3, #4
 8001e7e:	613b      	str	r3, [r7, #16]
 8001e80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e82:	4b69      	ldr	r3, [pc, #420]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e86:	4a68      	ldr	r2, [pc, #416]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e8e:	4b66      	ldr	r3, [pc, #408]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9a:	4b63      	ldr	r3, [pc, #396]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9e:	4a62      	ldr	r2, [pc, #392]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001ea0:	f043 0302 	orr.w	r3, r3, #2
 8001ea4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ea6:	4b60      	ldr	r3, [pc, #384]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	60bb      	str	r3, [r7, #8]
 8001eb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb2:	4b5d      	ldr	r3, [pc, #372]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb6:	4a5c      	ldr	r2, [pc, #368]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001eb8:	f043 0308 	orr.w	r3, r3, #8
 8001ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ebe:	4b5a      	ldr	r3, [pc, #360]	; (8002028 <MX_GPIO_Init+0x1d4>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f64f 417f 	movw	r1, #64639	; 0xfc7f
 8001ed0:	4856      	ldr	r0, [pc, #344]	; (800202c <MX_GPIO_Init+0x1d8>)
 8001ed2:	f008 fab9 	bl	800a448 <HAL_GPIO_WritePin>
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|GLCDEN_Pin|GLCDCS2_Pin
                          |GLCDRW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RELAY2_Pin|LCDRS_Pin, GPIO_PIN_RESET);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2112      	movs	r1, #18
 8001eda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ede:	f008 fab3 	bl	800a448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin, GPIO_PIN_RESET);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2125      	movs	r1, #37	; 0x25
 8001ee6:	4852      	ldr	r0, [pc, #328]	; (8002030 <MX_GPIO_Init+0x1dc>)
 8001ee8:	f008 faae 	bl	800a448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8001eec:	2201      	movs	r2, #1
 8001eee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ef2:	484f      	ldr	r0, [pc, #316]	; (8002030 <MX_GPIO_Init+0x1dc>)
 8001ef4:	f008 faa8 	bl	800a448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500RST_GPIO_Port, W5500RST_Pin, GPIO_PIN_SET);
 8001ef8:	2201      	movs	r2, #1
 8001efa:	2180      	movs	r1, #128	; 0x80
 8001efc:	484b      	ldr	r0, [pc, #300]	; (800202c <MX_GPIO_Init+0x1d8>)
 8001efe:	f008 faa3 	bl	800a448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(InputMachine_GPIO_Port, InputMachine_Pin, GPIO_PIN_SET);
 8001f02:	2201      	movs	r2, #1
 8001f04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f0c:	f008 fa9c 	bl	800a448 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8001f10:	2200      	movs	r2, #0
 8001f12:	2104      	movs	r1, #4
 8001f14:	4847      	ldr	r0, [pc, #284]	; (8002034 <MX_GPIO_Init+0x1e0>)
 8001f16:	f008 fa97 	bl	800a448 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCDD6_Pin LCDD5_Pin LCDD4_Pin LCDD3_Pin
                           LCDD2_Pin LCDD1_Pin LCDD0_Pin RELAY3_Pin
                           RELAY4_Pin W5500_INT_Pin W5500RST_Pin */
  GPIO_InitStruct.Pin = LCDD6_Pin|LCDD5_Pin|LCDD4_Pin|LCDD3_Pin
 8001f1a:	f24e 03ff 	movw	r3, #57599	; 0xe0ff
 8001f1e:	617b      	str	r3, [r7, #20]
                          |LCDD2_Pin|LCDD1_Pin|LCDD0_Pin|RELAY3_Pin
                          |RELAY4_Pin|W5500_INT_Pin|W5500RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f20:	2301      	movs	r3, #1
 8001f22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	4619      	mov	r1, r3
 8001f32:	483e      	ldr	r0, [pc, #248]	; (800202c <MX_GPIO_Init+0x1d8>)
 8001f34:	f008 f8f6 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY2_Pin InputMachine_Pin */
  GPIO_InitStruct.Pin = RELAY2_Pin|InputMachine_Pin;
 8001f38:	f241 0302 	movw	r3, #4098	; 0x1002
 8001f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	2300      	movs	r3, #0
 8001f48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f4a:	f107 0314 	add.w	r3, r7, #20
 8001f4e:	4619      	mov	r1, r3
 8001f50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f54:	f008 f8e6 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCDRS_Pin */
  GPIO_InitStruct.Pin = LCDRS_Pin;
 8001f58:	2310      	movs	r3, #16
 8001f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f60:	2301      	movs	r3, #1
 8001f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f64:	2300      	movs	r3, #0
 8001f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCDRS_GPIO_Port, &GPIO_InitStruct);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f72:	f008 f8d7 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pins : _W25QXX_CS_PIN_Pin WIFIRST_Pin LCDD7_Pin */
  GPIO_InitStruct.Pin = _W25QXX_CS_PIN_Pin|WIFIRST_Pin|LCDD7_Pin;
 8001f76:	2325      	movs	r3, #37	; 0x25
 8001f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f82:	2300      	movs	r3, #0
 8001f84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f86:	f107 0314 	add.w	r3, r7, #20
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4828      	ldr	r0, [pc, #160]	; (8002030 <MX_GPIO_Init+0x1dc>)
 8001f8e:	f008 f8c9 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_CS_Pin;
 8001f92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W5500_CS_GPIO_Port, &GPIO_InitStruct);
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4821      	ldr	r0, [pc, #132]	; (8002030 <MX_GPIO_Init+0x1dc>)
 8001fac:	f008 f8ba 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine1_Pin InputMachine2_Pin */
  GPIO_InitStruct.Pin = InputMachine1_Pin|InputMachine2_Pin;
 8001fb0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbe:	f107 0314 	add.w	r3, r7, #20
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4819      	ldr	r0, [pc, #100]	; (800202c <MX_GPIO_Init+0x1d8>)
 8001fc6:	f008 f8ad 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pins : InputMachine3_Pin InputMachine4_Pin InputMachine5_Pin InputMachine6_Pin */
  GPIO_InitStruct.Pin = InputMachine3_Pin|InputMachine4_Pin|InputMachine5_Pin|InputMachine6_Pin;
 8001fca:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd8:	f107 0314 	add.w	r3, r7, #20
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fe2:	f008 f89f 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pins : GLCDEN_Pin GLCDCS2_Pin GLCDRW_Pin */
  GPIO_InitStruct.Pin = GLCDEN_Pin|GLCDCS2_Pin|GLCDRW_Pin;
 8001fe6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fec:	2301      	movs	r3, #1
 8001fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	480b      	ldr	r0, [pc, #44]	; (800202c <MX_GPIO_Init+0x1d8>)
 8002000:	f008 f890 	bl	800a124 <HAL_GPIO_Init>

  /*Configure GPIO pin : GLCDCS1_Pin */
  GPIO_InitStruct.Pin = GLCDCS1_Pin;
 8002004:	2304      	movs	r3, #4
 8002006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002008:	2301      	movs	r3, #1
 800200a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800200c:	2301      	movs	r3, #1
 800200e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GLCDCS1_GPIO_Port, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	4806      	ldr	r0, [pc, #24]	; (8002034 <MX_GPIO_Init+0x1e0>)
 800201c:	f008 f882 	bl	800a124 <HAL_GPIO_Init>

}
 8002020:	bf00      	nop
 8002022:	3728      	adds	r7, #40	; 0x28
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40021000 	.word	0x40021000
 800202c:	48000800 	.word	0x48000800
 8002030:	48000400 	.word	0x48000400
 8002034:	48000c00 	.word	0x48000c00

08002038 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800203c:	b672      	cpsid	i
}
 800203e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002040:	e7fe      	b.n	8002040 <Error_Handler+0x8>
	...

08002044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204a:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <HAL_MspInit+0x44>)
 800204c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800204e:	4a0e      	ldr	r2, [pc, #56]	; (8002088 <HAL_MspInit+0x44>)
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	6613      	str	r3, [r2, #96]	; 0x60
 8002056:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <HAL_MspInit+0x44>)
 8002058:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	607b      	str	r3, [r7, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002062:	4b09      	ldr	r3, [pc, #36]	; (8002088 <HAL_MspInit+0x44>)
 8002064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002066:	4a08      	ldr	r2, [pc, #32]	; (8002088 <HAL_MspInit+0x44>)
 8002068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800206c:	6593      	str	r3, [r2, #88]	; 0x58
 800206e:	4b06      	ldr	r3, [pc, #24]	; (8002088 <HAL_MspInit+0x44>)
 8002070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002076:	603b      	str	r3, [r7, #0]
 8002078:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000

0800208c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b0a2      	sub	sp, #136	; 0x88
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002094:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020a4:	f107 0314 	add.w	r3, r7, #20
 80020a8:	2260      	movs	r2, #96	; 0x60
 80020aa:	2100      	movs	r1, #0
 80020ac:	4618      	mov	r0, r3
 80020ae:	f00d f957 	bl	800f360 <memset>
  if(hi2c->Instance==I2C1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a20      	ldr	r2, [pc, #128]	; (8002138 <HAL_I2C_MspInit+0xac>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d138      	bne.n	800212e <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020bc:	2340      	movs	r3, #64	; 0x40
 80020be:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020c0:	2300      	movs	r3, #0
 80020c2:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020c4:	f107 0314 	add.w	r3, r7, #20
 80020c8:	4618      	mov	r0, r3
 80020ca:	f009 fe87 	bl	800bddc <HAL_RCCEx_PeriphCLKConfig>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80020d4:	f7ff ffb0 	bl	8002038 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d8:	4b18      	ldr	r3, [pc, #96]	; (800213c <HAL_I2C_MspInit+0xb0>)
 80020da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020dc:	4a17      	ldr	r2, [pc, #92]	; (800213c <HAL_I2C_MspInit+0xb0>)
 80020de:	f043 0302 	orr.w	r3, r3, #2
 80020e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020e4:	4b15      	ldr	r3, [pc, #84]	; (800213c <HAL_I2C_MspInit+0xb0>)
 80020e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020f4:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f6:	2312      	movs	r3, #18
 80020f8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fa:	2300      	movs	r3, #0
 80020fc:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fe:	2303      	movs	r3, #3
 8002100:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002104:	2304      	movs	r3, #4
 8002106:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800210a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800210e:	4619      	mov	r1, r3
 8002110:	480b      	ldr	r0, [pc, #44]	; (8002140 <HAL_I2C_MspInit+0xb4>)
 8002112:	f008 f807 	bl	800a124 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <HAL_I2C_MspInit+0xb0>)
 8002118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800211a:	4a08      	ldr	r2, [pc, #32]	; (800213c <HAL_I2C_MspInit+0xb0>)
 800211c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002120:	6593      	str	r3, [r2, #88]	; 0x58
 8002122:	4b06      	ldr	r3, [pc, #24]	; (800213c <HAL_I2C_MspInit+0xb0>)
 8002124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002126:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800212e:	bf00      	nop
 8002130:	3788      	adds	r7, #136	; 0x88
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40005400 	.word	0x40005400
 800213c:	40021000 	.word	0x40021000
 8002140:	48000400 	.word	0x48000400

08002144 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b0a6      	sub	sp, #152	; 0x98
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800215c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002160:	2260      	movs	r2, #96	; 0x60
 8002162:	2100      	movs	r1, #0
 8002164:	4618      	mov	r0, r3
 8002166:	f00d f8fb 	bl	800f360 <memset>
  if(huart->Instance==LPUART1)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a6f      	ldr	r2, [pc, #444]	; (800232c <HAL_UART_MspInit+0x1e8>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d144      	bne.n	80021fe <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002174:	2320      	movs	r3, #32
 8002176:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002178:	2300      	movs	r3, #0
 800217a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800217c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002180:	4618      	mov	r0, r3
 8002182:	f009 fe2b 	bl	800bddc <HAL_RCCEx_PeriphCLKConfig>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800218c:	f7ff ff54 	bl	8002038 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002190:	4b67      	ldr	r3, [pc, #412]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 8002192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002194:	4a66      	ldr	r2, [pc, #408]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 8002196:	f043 0301 	orr.w	r3, r3, #1
 800219a:	65d3      	str	r3, [r2, #92]	; 0x5c
 800219c:	4b64      	ldr	r3, [pc, #400]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 800219e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	623b      	str	r3, [r7, #32]
 80021a6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a8:	4b61      	ldr	r3, [pc, #388]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80021aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ac:	4a60      	ldr	r2, [pc, #384]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80021ae:	f043 0302 	orr.w	r3, r3, #2
 80021b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021b4:	4b5e      	ldr	r3, [pc, #376]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80021b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	61fb      	str	r3, [r7, #28]
 80021be:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d4:	2303      	movs	r3, #3
 80021d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80021da:	2308      	movs	r3, #8
 80021dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80021e4:	4619      	mov	r1, r3
 80021e6:	4853      	ldr	r0, [pc, #332]	; (8002334 <HAL_UART_MspInit+0x1f0>)
 80021e8:	f007 ff9c 	bl	800a124 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80021ec:	2200      	movs	r2, #0
 80021ee:	2100      	movs	r1, #0
 80021f0:	2046      	movs	r0, #70	; 0x46
 80021f2:	f007 fee2 	bl	8009fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80021f6:	2046      	movs	r0, #70	; 0x46
 80021f8:	f007 fefb 	bl	8009ff2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80021fc:	e091      	b.n	8002322 <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART1)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a4d      	ldr	r2, [pc, #308]	; (8002338 <HAL_UART_MspInit+0x1f4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d143      	bne.n	8002290 <HAL_UART_MspInit+0x14c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002208:	2301      	movs	r3, #1
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800220c:	2300      	movs	r3, #0
 800220e:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002210:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002214:	4618      	mov	r0, r3
 8002216:	f009 fde1 	bl	800bddc <HAL_RCCEx_PeriphCLKConfig>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8002220:	f7ff ff0a 	bl	8002038 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002224:	4b42      	ldr	r3, [pc, #264]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 8002226:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002228:	4a41      	ldr	r2, [pc, #260]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 800222a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800222e:	6613      	str	r3, [r2, #96]	; 0x60
 8002230:	4b3f      	ldr	r3, [pc, #252]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 8002232:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002238:	61bb      	str	r3, [r7, #24]
 800223a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800223c:	4b3c      	ldr	r3, [pc, #240]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 800223e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002240:	4a3b      	ldr	r2, [pc, #236]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 8002242:	f043 0302 	orr.w	r3, r3, #2
 8002246:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002248:	4b39      	ldr	r3, [pc, #228]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 800224a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002254:	23c0      	movs	r3, #192	; 0xc0
 8002256:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800226c:	2307      	movs	r3, #7
 800226e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002272:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002276:	4619      	mov	r1, r3
 8002278:	482e      	ldr	r0, [pc, #184]	; (8002334 <HAL_UART_MspInit+0x1f0>)
 800227a:	f007 ff53 	bl	800a124 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	2025      	movs	r0, #37	; 0x25
 8002284:	f007 fe99 	bl	8009fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002288:	2025      	movs	r0, #37	; 0x25
 800228a:	f007 feb2 	bl	8009ff2 <HAL_NVIC_EnableIRQ>
}
 800228e:	e048      	b.n	8002322 <HAL_UART_MspInit+0x1de>
  else if(huart->Instance==USART2)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a29      	ldr	r2, [pc, #164]	; (800233c <HAL_UART_MspInit+0x1f8>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d143      	bne.n	8002322 <HAL_UART_MspInit+0x1de>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800229a:	2302      	movs	r3, #2
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800229e:	2300      	movs	r3, #0
 80022a0:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a6:	4618      	mov	r0, r3
 80022a8:	f009 fd98 	bl	800bddc <HAL_RCCEx_PeriphCLKConfig>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_UART_MspInit+0x172>
      Error_Handler();
 80022b2:	f7ff fec1 	bl	8002038 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80022b6:	4b1e      	ldr	r3, [pc, #120]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80022b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ba:	4a1d      	ldr	r2, [pc, #116]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80022bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022c0:	6593      	str	r3, [r2, #88]	; 0x58
 80022c2:	4b1b      	ldr	r3, [pc, #108]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80022c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ce:	4b18      	ldr	r3, [pc, #96]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80022d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d2:	4a17      	ldr	r2, [pc, #92]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022da:	4b15      	ldr	r3, [pc, #84]	; (8002330 <HAL_UART_MspInit+0x1ec>)
 80022dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80022e6:	230c      	movs	r3, #12
 80022e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f8:	2303      	movs	r3, #3
 80022fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022fe:	2307      	movs	r3, #7
 8002300:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002304:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002308:	4619      	mov	r1, r3
 800230a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230e:	f007 ff09 	bl	800a124 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002312:	2200      	movs	r2, #0
 8002314:	2100      	movs	r1, #0
 8002316:	2026      	movs	r0, #38	; 0x26
 8002318:	f007 fe4f 	bl	8009fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800231c:	2026      	movs	r0, #38	; 0x26
 800231e:	f007 fe68 	bl	8009ff2 <HAL_NVIC_EnableIRQ>
}
 8002322:	bf00      	nop
 8002324:	3798      	adds	r7, #152	; 0x98
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40008000 	.word	0x40008000
 8002330:	40021000 	.word	0x40021000
 8002334:	48000400 	.word	0x48000400
 8002338:	40013800 	.word	0x40013800
 800233c:	40004400 	.word	0x40004400

08002340 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	; 0x30
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002348:	f107 031c 	add.w	r3, r7, #28
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a2f      	ldr	r2, [pc, #188]	; (800241c <HAL_SPI_MspInit+0xdc>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d129      	bne.n	80023b6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002362:	4b2f      	ldr	r3, [pc, #188]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 8002364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002366:	4a2e      	ldr	r2, [pc, #184]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 8002368:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800236c:	6613      	str	r3, [r2, #96]	; 0x60
 800236e:	4b2c      	ldr	r3, [pc, #176]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 8002370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002372:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002376:	61bb      	str	r3, [r7, #24]
 8002378:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237a:	4b29      	ldr	r3, [pc, #164]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237e:	4a28      	ldr	r2, [pc, #160]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002386:	4b26      	ldr	r3, [pc, #152]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002392:	23e0      	movs	r3, #224	; 0xe0
 8002394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239e:	2303      	movs	r3, #3
 80023a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023a2:	2305      	movs	r3, #5
 80023a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a6:	f107 031c 	add.w	r3, r7, #28
 80023aa:	4619      	mov	r1, r3
 80023ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023b0:	f007 feb8 	bl	800a124 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80023b4:	e02d      	b.n	8002412 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a1a      	ldr	r2, [pc, #104]	; (8002424 <HAL_SPI_MspInit+0xe4>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d128      	bne.n	8002412 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023c0:	4b17      	ldr	r3, [pc, #92]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 80023c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c4:	4a16      	ldr	r2, [pc, #88]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 80023c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023ca:	6593      	str	r3, [r2, #88]	; 0x58
 80023cc:	4b14      	ldr	r3, [pc, #80]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 80023ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d4:	613b      	str	r3, [r7, #16]
 80023d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 80023da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023dc:	4a10      	ldr	r2, [pc, #64]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 80023de:	f043 0302 	orr.w	r3, r3, #2
 80023e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e4:	4b0e      	ldr	r3, [pc, #56]	; (8002420 <HAL_SPI_MspInit+0xe0>)
 80023e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80023f0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80023f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023fe:	2303      	movs	r3, #3
 8002400:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002402:	2305      	movs	r3, #5
 8002404:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002406:	f107 031c 	add.w	r3, r7, #28
 800240a:	4619      	mov	r1, r3
 800240c:	4806      	ldr	r0, [pc, #24]	; (8002428 <HAL_SPI_MspInit+0xe8>)
 800240e:	f007 fe89 	bl	800a124 <HAL_GPIO_Init>
}
 8002412:	bf00      	nop
 8002414:	3730      	adds	r7, #48	; 0x30
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40013000 	.word	0x40013000
 8002420:	40021000 	.word	0x40021000
 8002424:	40003800 	.word	0x40003800
 8002428:	48000400 	.word	0x48000400

0800242c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a23      	ldr	r2, [pc, #140]	; (80024c8 <HAL_TIM_Base_MspInit+0x9c>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d10c      	bne.n	8002458 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800243e:	4b23      	ldr	r3, [pc, #140]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 8002440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002442:	4a22      	ldr	r2, [pc, #136]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 8002444:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002448:	6613      	str	r3, [r2, #96]	; 0x60
 800244a:	4b20      	ldr	r3, [pc, #128]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 800244c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800244e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002456:	e032      	b.n	80024be <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a1c      	ldr	r2, [pc, #112]	; (80024d0 <HAL_TIM_Base_MspInit+0xa4>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d114      	bne.n	800248c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002462:	4b1a      	ldr	r3, [pc, #104]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 8002464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002466:	4a19      	ldr	r2, [pc, #100]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	6593      	str	r3, [r2, #88]	; 0x58
 800246e:	4b17      	ldr	r3, [pc, #92]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 8002470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800247a:	2200      	movs	r2, #0
 800247c:	2100      	movs	r1, #0
 800247e:	2036      	movs	r0, #54	; 0x36
 8002480:	f007 fd9b 	bl	8009fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002484:	2036      	movs	r0, #54	; 0x36
 8002486:	f007 fdb4 	bl	8009ff2 <HAL_NVIC_EnableIRQ>
}
 800248a:	e018      	b.n	80024be <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a10      	ldr	r2, [pc, #64]	; (80024d4 <HAL_TIM_Base_MspInit+0xa8>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d113      	bne.n	80024be <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002496:	4b0d      	ldr	r3, [pc, #52]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 8002498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249a:	4a0c      	ldr	r2, [pc, #48]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 800249c:	f043 0320 	orr.w	r3, r3, #32
 80024a0:	6593      	str	r3, [r2, #88]	; 0x58
 80024a2:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <HAL_TIM_Base_MspInit+0xa0>)
 80024a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024a6:	f003 0320 	and.w	r3, r3, #32
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80024ae:	2200      	movs	r2, #0
 80024b0:	2100      	movs	r1, #0
 80024b2:	2037      	movs	r0, #55	; 0x37
 80024b4:	f007 fd81 	bl	8009fba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80024b8:	2037      	movs	r0, #55	; 0x37
 80024ba:	f007 fd9a 	bl	8009ff2 <HAL_NVIC_EnableIRQ>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	40012c00 	.word	0x40012c00
 80024cc:	40021000 	.word	0x40021000
 80024d0:	40001000 	.word	0x40001000
 80024d4:	40001400 	.word	0x40001400

080024d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024dc:	e7fe      	b.n	80024dc <NMI_Handler+0x4>

080024de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024e2:	e7fe      	b.n	80024e2 <HardFault_Handler+0x4>

080024e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e8:	e7fe      	b.n	80024e8 <MemManage_Handler+0x4>

080024ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024ea:	b480      	push	{r7}
 80024ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ee:	e7fe      	b.n	80024ee <BusFault_Handler+0x4>

080024f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f4:	e7fe      	b.n	80024f4 <UsageFault_Handler+0x4>

080024f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024f6:	b480      	push	{r7}
 80024f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002512:	b480      	push	{r7}
 8002514:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002524:	f007 fc2a 	bl	8009d7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002528:	bf00      	nop
 800252a:	bd80      	pop	{r7, pc}

0800252c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002530:	4802      	ldr	r0, [pc, #8]	; (800253c <USART1_IRQHandler+0x10>)
 8002532:	f00b fc3b 	bl	800ddac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	20000478 	.word	0x20000478

08002540 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002544:	4802      	ldr	r0, [pc, #8]	; (8002550 <USART2_IRQHandler+0x10>)
 8002546:	f00b fc31 	bl	800ddac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	200004fc 	.word	0x200004fc

08002554 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002558:	4802      	ldr	r0, [pc, #8]	; (8002564 <TIM6_DAC_IRQHandler+0x10>)
 800255a:	f00a ff83 	bl	800d464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000694 	.word	0x20000694

08002568 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800256c:	4802      	ldr	r0, [pc, #8]	; (8002578 <TIM7_IRQHandler+0x10>)
 800256e:	f00a ff79 	bl	800d464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	200006e0 	.word	0x200006e0

0800257c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002580:	4802      	ldr	r0, [pc, #8]	; (800258c <LPUART1_IRQHandler+0x10>)
 8002582:	f00b fc13 	bl	800ddac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	200003f4 	.word	0x200003f4

08002590 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002598:	4a14      	ldr	r2, [pc, #80]	; (80025ec <_sbrk+0x5c>)
 800259a:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <_sbrk+0x60>)
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025a4:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <_sbrk+0x64>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d102      	bne.n	80025b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <_sbrk+0x64>)
 80025ae:	4a12      	ldr	r2, [pc, #72]	; (80025f8 <_sbrk+0x68>)
 80025b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025b2:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <_sbrk+0x64>)
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4413      	add	r3, r2
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d207      	bcs.n	80025d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025c0:	f00c fe8e 	bl	800f2e0 <__errno>
 80025c4:	4603      	mov	r3, r0
 80025c6:	220c      	movs	r2, #12
 80025c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025ca:	f04f 33ff 	mov.w	r3, #4294967295
 80025ce:	e009      	b.n	80025e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025d0:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <_sbrk+0x64>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025d6:	4b07      	ldr	r3, [pc, #28]	; (80025f4 <_sbrk+0x64>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	4a05      	ldr	r2, [pc, #20]	; (80025f4 <_sbrk+0x64>)
 80025e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025e2:	68fb      	ldr	r3, [r7, #12]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20010000 	.word	0x20010000
 80025f0:	00000400 	.word	0x00000400
 80025f4:	2000073c 	.word	0x2000073c
 80025f8:	20000ed0 	.word	0x20000ed0

080025fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002600:	4b06      	ldr	r3, [pc, #24]	; (800261c <SystemInit+0x20>)
 8002602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002606:	4a05      	ldr	r2, [pc, #20]	; (800261c <SystemInit+0x20>)
 8002608:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800260c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002610:	bf00      	nop
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <bcd2bin>:
#include "ds1307.h"

extern I2C_HandleTypeDef hi2c1;


uint8_t bcd2bin(uint8_t data){
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
 return ((data>>4)*10)+(data&0x0F);
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	091b      	lsrs	r3, r3, #4
 800262e:	b2db      	uxtb	r3, r3
 8002630:	461a      	mov	r2, r3
 8002632:	0092      	lsls	r2, r2, #2
 8002634:	4413      	add	r3, r2
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	b2da      	uxtb	r2, r3
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	f003 030f 	and.w	r3, r3, #15
 8002640:	b2db      	uxtb	r3, r3
 8002642:	4413      	add	r3, r2
 8002644:	b2db      	uxtb	r3, r3
}
 8002646:	4618      	mov	r0, r3
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
	...

08002654 <bin2bcd>:

uint8_t bin2bcd(uint8_t data){
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
	return ((data/10)<<4)|(data%10);
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	4a0d      	ldr	r2, [pc, #52]	; (8002698 <bin2bcd+0x44>)
 8002662:	fba2 2303 	umull	r2, r3, r2, r3
 8002666:	08db      	lsrs	r3, r3, #3
 8002668:	b2db      	uxtb	r3, r3
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	b258      	sxtb	r0, r3
 800266e:	79fa      	ldrb	r2, [r7, #7]
 8002670:	4b09      	ldr	r3, [pc, #36]	; (8002698 <bin2bcd+0x44>)
 8002672:	fba3 1302 	umull	r1, r3, r3, r2
 8002676:	08d9      	lsrs	r1, r3, #3
 8002678:	460b      	mov	r3, r1
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	b2db      	uxtb	r3, r3
 8002684:	b25b      	sxtb	r3, r3
 8002686:	4303      	orrs	r3, r0
 8002688:	b25b      	sxtb	r3, r3
 800268a:	b2db      	uxtb	r3, r3
}
 800268c:	4618      	mov	r0, r3
 800268e:	370c      	adds	r7, #12
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	cccccccd 	.word	0xcccccccd

0800269c <rtc_get_time>:

	rtc_write(0x07,rs);
}

void rtc_get_time(uint8_t *hour,uint8_t *min,uint8_t *sec)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08a      	sub	sp, #40	; 0x28
 80026a0:	af04      	add	r7, sp, #16
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
	uint8_t data[3];
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 80026a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026ac:	9302      	str	r3, [sp, #8]
 80026ae:	2303      	movs	r3, #3
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	f107 0314 	add.w	r3, r7, #20
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	2301      	movs	r3, #1
 80026ba:	2200      	movs	r2, #0
 80026bc:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 80026c0:	480f      	ldr	r0, [pc, #60]	; (8002700 <rtc_get_time+0x64>)
 80026c2:	f008 f897 	bl	800a7f4 <HAL_I2C_Mem_Read>
		//_Error_Handler(__FILE__,__LINE__);
	}

	*sec=bcd2bin(data[0]);
 80026c6:	7d3b      	ldrb	r3, [r7, #20]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ffa9 	bl	8002620 <bcd2bin>
 80026ce:	4603      	mov	r3, r0
 80026d0:	461a      	mov	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	701a      	strb	r2, [r3, #0]
	*min=bcd2bin(data[1]);
 80026d6:	7d7b      	ldrb	r3, [r7, #21]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff ffa1 	bl	8002620 <bcd2bin>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	701a      	strb	r2, [r3, #0]
	*hour=bcd2bin(data[2]);
 80026e6:	7dbb      	ldrb	r3, [r7, #22]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff ff99 	bl	8002620 <bcd2bin>
 80026ee:	4603      	mov	r3, r0
 80026f0:	461a      	mov	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	701a      	strb	r2, [r3, #0]
}
 80026f6:	bf00      	nop
 80026f8:	3718      	adds	r7, #24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	200003a0 	.word	0x200003a0

08002704 <rtc_set_time>:

void rtc_set_time(uint8_t hour,uint8_t min,uint8_t sec)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b088      	sub	sp, #32
 8002708:	af04      	add	r7, sp, #16
 800270a:	4603      	mov	r3, r0
 800270c:	71fb      	strb	r3, [r7, #7]
 800270e:	460b      	mov	r3, r1
 8002710:	71bb      	strb	r3, [r7, #6]
 8002712:	4613      	mov	r3, r2
 8002714:	717b      	strb	r3, [r7, #5]
	uint8_t data[3]={bin2bcd(sec),bin2bcd(min),bin2bcd(hour)};
 8002716:	797b      	ldrb	r3, [r7, #5]
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff ff9b 	bl	8002654 <bin2bcd>
 800271e:	4603      	mov	r3, r0
 8002720:	733b      	strb	r3, [r7, #12]
 8002722:	79bb      	ldrb	r3, [r7, #6]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff ff95 	bl	8002654 <bin2bcd>
 800272a:	4603      	mov	r3, r0
 800272c:	737b      	strb	r3, [r7, #13]
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff ff8f 	bl	8002654 <bin2bcd>
 8002736:	4603      	mov	r3, r0
 8002738:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x00,I2C_MEMADD_SIZE_8BIT,data,3,1000)!=HAL_OK){
 800273a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800273e:	9302      	str	r3, [sp, #8]
 8002740:	2303      	movs	r3, #3
 8002742:	9301      	str	r3, [sp, #4]
 8002744:	f107 030c 	add.w	r3, r7, #12
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	2301      	movs	r3, #1
 800274c:	2200      	movs	r2, #0
 800274e:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8002752:	4803      	ldr	r0, [pc, #12]	; (8002760 <rtc_set_time+0x5c>)
 8002754:	f007 ff3a 	bl	800a5cc <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 8002758:	bf00      	nop
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	200003a0 	.word	0x200003a0

08002764 <rtc_get_date>:

void rtc_get_date(uint8_t *week_day,uint8_t *day,uint8_t *month,uint8_t *year)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b08a      	sub	sp, #40	; 0x28
 8002768:	af04      	add	r7, sp, #16
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
 8002770:	603b      	str	r3, [r7, #0]
	uint8_t data[4]={0,0,0,0};
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
	if(HAL_I2C_Mem_Read(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 8002776:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800277a:	9302      	str	r3, [sp, #8]
 800277c:	2304      	movs	r3, #4
 800277e:	9301      	str	r3, [sp, #4]
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	9300      	str	r3, [sp, #0]
 8002786:	2301      	movs	r3, #1
 8002788:	2203      	movs	r2, #3
 800278a:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 800278e:	4811      	ldr	r0, [pc, #68]	; (80027d4 <rtc_get_date+0x70>)
 8002790:	f008 f830 	bl	800a7f4 <HAL_I2C_Mem_Read>
	//	_Error_Handler(__FILE__,__LINE__);
	}

	*week_day=data[0];
 8002794:	7d3a      	ldrb	r2, [r7, #20]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	701a      	strb	r2, [r3, #0]
	*day=bcd2bin(data[1]);
 800279a:	7d7b      	ldrb	r3, [r7, #21]
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff ff3f 	bl	8002620 <bcd2bin>
 80027a2:	4603      	mov	r3, r0
 80027a4:	461a      	mov	r2, r3
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	701a      	strb	r2, [r3, #0]
	*month=bcd2bin(data[2]);
 80027aa:	7dbb      	ldrb	r3, [r7, #22]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff37 	bl	8002620 <bcd2bin>
 80027b2:	4603      	mov	r3, r0
 80027b4:	461a      	mov	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	701a      	strb	r2, [r3, #0]
	*year=bcd2bin(data[3]);
 80027ba:	7dfb      	ldrb	r3, [r7, #23]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff ff2f 	bl	8002620 <bcd2bin>
 80027c2:	4603      	mov	r3, r0
 80027c4:	461a      	mov	r2, r3
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	701a      	strb	r2, [r3, #0]
}
 80027ca:	bf00      	nop
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	200003a0 	.word	0x200003a0

080027d8 <rtc_set_date>:

void rtc_set_date(uint8_t week_day,uint8_t day,uint8_t month,uint8_t year)
{
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b089      	sub	sp, #36	; 0x24
 80027dc:	af04      	add	r7, sp, #16
 80027de:	4604      	mov	r4, r0
 80027e0:	4608      	mov	r0, r1
 80027e2:	4611      	mov	r1, r2
 80027e4:	461a      	mov	r2, r3
 80027e6:	4623      	mov	r3, r4
 80027e8:	71fb      	strb	r3, [r7, #7]
 80027ea:	4603      	mov	r3, r0
 80027ec:	71bb      	strb	r3, [r7, #6]
 80027ee:	460b      	mov	r3, r1
 80027f0:	717b      	strb	r3, [r7, #5]
 80027f2:	4613      	mov	r3, r2
 80027f4:	713b      	strb	r3, [r7, #4]
	uint8_t data[4]={week_day,bin2bcd(day),bin2bcd(month),bin2bcd(year)};
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	733b      	strb	r3, [r7, #12]
 80027fa:	79bb      	ldrb	r3, [r7, #6]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff ff29 	bl	8002654 <bin2bcd>
 8002802:	4603      	mov	r3, r0
 8002804:	737b      	strb	r3, [r7, #13]
 8002806:	797b      	ldrb	r3, [r7, #5]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff23 	bl	8002654 <bin2bcd>
 800280e:	4603      	mov	r3, r0
 8002810:	73bb      	strb	r3, [r7, #14]
 8002812:	793b      	ldrb	r3, [r7, #4]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff ff1d 	bl	8002654 <bin2bcd>
 800281a:	4603      	mov	r3, r0
 800281c:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1,addr_ds1307,0x03,I2C_MEMADD_SIZE_8BIT,data,4,1000)!=HAL_OK){
 800281e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002822:	9302      	str	r3, [sp, #8]
 8002824:	2304      	movs	r3, #4
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	f107 030c 	add.w	r3, r7, #12
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	2301      	movs	r3, #1
 8002830:	2203      	movs	r2, #3
 8002832:	f64f 71d0 	movw	r1, #65488	; 0xffd0
 8002836:	4803      	ldr	r0, [pc, #12]	; (8002844 <rtc_set_date+0x6c>)
 8002838:	f007 fec8 	bl	800a5cc <HAL_I2C_Mem_Write>
	//	_Error_Handler(__FILE__,__LINE__);
	}
}
 800283c:	bf00      	nop
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	bd90      	pop	{r4, r7, pc}
 8002844:	200003a0 	.word	0x200003a0

08002848 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af02      	add	r7, sp, #8
 800284e:	4603      	mov	r3, r0
 8002850:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8002852:	f107 020f 	add.w	r2, r7, #15
 8002856:	1df9      	adds	r1, r7, #7
 8002858:	2364      	movs	r3, #100	; 0x64
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	2301      	movs	r3, #1
 800285e:	4804      	ldr	r0, [pc, #16]	; (8002870 <W25qxx_Spi+0x28>)
 8002860:	f00a f939 	bl	800cad6 <HAL_SPI_TransmitReceive>
	return ret;
 8002864:	7bfb      	ldrb	r3, [r7, #15]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000580 	.word	0x20000580

08002874 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	2300      	movs	r3, #0
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	2300      	movs	r3, #0
 8002884:	607b      	str	r3, [r7, #4]
 8002886:	2300      	movs	r3, #0
 8002888:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800288a:	2200      	movs	r2, #0
 800288c:	2101      	movs	r1, #1
 800288e:	4813      	ldr	r0, [pc, #76]	; (80028dc <W25qxx_ReadID+0x68>)
 8002890:	f007 fdda 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8002894:	209f      	movs	r0, #159	; 0x9f
 8002896:	f7ff ffd7 	bl	8002848 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800289a:	20a5      	movs	r0, #165	; 0xa5
 800289c:	f7ff ffd4 	bl	8002848 <W25qxx_Spi>
 80028a0:	4603      	mov	r3, r0
 80028a2:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80028a4:	20a5      	movs	r0, #165	; 0xa5
 80028a6:	f7ff ffcf 	bl	8002848 <W25qxx_Spi>
 80028aa:	4603      	mov	r3, r0
 80028ac:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80028ae:	20a5      	movs	r0, #165	; 0xa5
 80028b0:	f7ff ffca 	bl	8002848 <W25qxx_Spi>
 80028b4:	4603      	mov	r3, r0
 80028b6:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80028b8:	2201      	movs	r2, #1
 80028ba:	2101      	movs	r1, #1
 80028bc:	4807      	ldr	r0, [pc, #28]	; (80028dc <W25qxx_ReadID+0x68>)
 80028be:	f007 fdc3 	bl	800a448 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	041a      	lsls	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	021b      	lsls	r3, r3, #8
 80028ca:	4313      	orrs	r3, r2
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60fb      	str	r3, [r7, #12]
	return Temp;
 80028d2:	68fb      	ldr	r3, [r7, #12]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	48000400 	.word	0x48000400

080028e0 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80028e0:	b590      	push	{r4, r7, lr}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80028e6:	2200      	movs	r2, #0
 80028e8:	2101      	movs	r1, #1
 80028ea:	4816      	ldr	r0, [pc, #88]	; (8002944 <W25qxx_ReadUniqID+0x64>)
 80028ec:	f007 fdac 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80028f0:	204b      	movs	r0, #75	; 0x4b
 80028f2:	f7ff ffa9 	bl	8002848 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80028f6:	2300      	movs	r3, #0
 80028f8:	71fb      	strb	r3, [r7, #7]
 80028fa:	e005      	b.n	8002908 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80028fc:	20a5      	movs	r0, #165	; 0xa5
 80028fe:	f7ff ffa3 	bl	8002848 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	3301      	adds	r3, #1
 8002906:	71fb      	strb	r3, [r7, #7]
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	2b03      	cmp	r3, #3
 800290c:	d9f6      	bls.n	80028fc <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 800290e:	2300      	movs	r3, #0
 8002910:	71bb      	strb	r3, [r7, #6]
 8002912:	e00b      	b.n	800292c <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002914:	79bc      	ldrb	r4, [r7, #6]
 8002916:	20a5      	movs	r0, #165	; 0xa5
 8002918:	f7ff ff96 	bl	8002848 <W25qxx_Spi>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	4b09      	ldr	r3, [pc, #36]	; (8002948 <W25qxx_ReadUniqID+0x68>)
 8002922:	4423      	add	r3, r4
 8002924:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8002926:	79bb      	ldrb	r3, [r7, #6]
 8002928:	3301      	adds	r3, #1
 800292a:	71bb      	strb	r3, [r7, #6]
 800292c:	79bb      	ldrb	r3, [r7, #6]
 800292e:	2b07      	cmp	r3, #7
 8002930:	d9f0      	bls.n	8002914 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002932:	2201      	movs	r2, #1
 8002934:	2101      	movs	r1, #1
 8002936:	4803      	ldr	r0, [pc, #12]	; (8002944 <W25qxx_ReadUniqID+0x64>)
 8002938:	f007 fd86 	bl	800a448 <HAL_GPIO_WritePin>
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	bd90      	pop	{r4, r7, pc}
 8002944:	48000400 	.word	0x48000400
 8002948:	20000740 	.word	0x20000740

0800294c <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002950:	2200      	movs	r2, #0
 8002952:	2101      	movs	r1, #1
 8002954:	4807      	ldr	r0, [pc, #28]	; (8002974 <W25qxx_WriteEnable+0x28>)
 8002956:	f007 fd77 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 800295a:	2006      	movs	r0, #6
 800295c:	f7ff ff74 	bl	8002848 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002960:	2201      	movs	r2, #1
 8002962:	2101      	movs	r1, #1
 8002964:	4803      	ldr	r0, [pc, #12]	; (8002974 <W25qxx_WriteEnable+0x28>)
 8002966:	f007 fd6f 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800296a:	2001      	movs	r0, #1
 800296c:	f007 fa26 	bl	8009dbc <HAL_Delay>
}
 8002970:	bf00      	nop
 8002972:	bd80      	pop	{r7, pc}
 8002974:	48000400 	.word	0x48000400

08002978 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8002982:	2300      	movs	r3, #0
 8002984:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002986:	2200      	movs	r2, #0
 8002988:	2101      	movs	r1, #1
 800298a:	481c      	ldr	r0, [pc, #112]	; (80029fc <W25qxx_ReadStatusRegister+0x84>)
 800298c:	f007 fd5c 	bl	800a448 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d10c      	bne.n	80029b0 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8002996:	2005      	movs	r0, #5
 8002998:	f7ff ff56 	bl	8002848 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800299c:	20a5      	movs	r0, #165	; 0xa5
 800299e:	f7ff ff53 	bl	8002848 <W25qxx_Spi>
 80029a2:	4603      	mov	r3, r0
 80029a4:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80029a6:	4a16      	ldr	r2, [pc, #88]	; (8002a00 <W25qxx_ReadStatusRegister+0x88>)
 80029a8:	7bfb      	ldrb	r3, [r7, #15]
 80029aa:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80029ae:	e01b      	b.n	80029e8 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80029b0:	79fb      	ldrb	r3, [r7, #7]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d10c      	bne.n	80029d0 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80029b6:	2035      	movs	r0, #53	; 0x35
 80029b8:	f7ff ff46 	bl	8002848 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80029bc:	20a5      	movs	r0, #165	; 0xa5
 80029be:	f7ff ff43 	bl	8002848 <W25qxx_Spi>
 80029c2:	4603      	mov	r3, r0
 80029c4:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80029c6:	4a0e      	ldr	r2, [pc, #56]	; (8002a00 <W25qxx_ReadStatusRegister+0x88>)
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
 80029ca:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80029ce:	e00b      	b.n	80029e8 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80029d0:	2015      	movs	r0, #21
 80029d2:	f7ff ff39 	bl	8002848 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80029d6:	20a5      	movs	r0, #165	; 0xa5
 80029d8:	f7ff ff36 	bl	8002848 <W25qxx_Spi>
 80029dc:	4603      	mov	r3, r0
 80029de:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80029e0:	4a07      	ldr	r2, [pc, #28]	; (8002a00 <W25qxx_ReadStatusRegister+0x88>)
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
 80029e4:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80029e8:	2201      	movs	r2, #1
 80029ea:	2101      	movs	r1, #1
 80029ec:	4803      	ldr	r0, [pc, #12]	; (80029fc <W25qxx_ReadStatusRegister+0x84>)
 80029ee:	f007 fd2b 	bl	800a448 <HAL_GPIO_WritePin>
	return status;
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3710      	adds	r7, #16
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	48000400 	.word	0x48000400
 8002a00:	20000740 	.word	0x20000740

08002a04 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8002a08:	2001      	movs	r0, #1
 8002a0a:	f007 f9d7 	bl	8009dbc <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2101      	movs	r1, #1
 8002a12:	480f      	ldr	r0, [pc, #60]	; (8002a50 <W25qxx_WaitForWriteEnd+0x4c>)
 8002a14:	f007 fd18 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8002a18:	2005      	movs	r0, #5
 8002a1a:	f7ff ff15 	bl	8002848 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8002a1e:	20a5      	movs	r0, #165	; 0xa5
 8002a20:	f7ff ff12 	bl	8002848 <W25qxx_Spi>
 8002a24:	4603      	mov	r3, r0
 8002a26:	461a      	mov	r2, r3
 8002a28:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <W25qxx_WaitForWriteEnd+0x50>)
 8002a2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8002a2e:	2001      	movs	r0, #1
 8002a30:	f007 f9c4 	bl	8009dbc <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <W25qxx_WaitForWriteEnd+0x50>)
 8002a36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1ed      	bne.n	8002a1e <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002a42:	2201      	movs	r2, #1
 8002a44:	2101      	movs	r1, #1
 8002a46:	4802      	ldr	r0, [pc, #8]	; (8002a50 <W25qxx_WaitForWriteEnd+0x4c>)
 8002a48:	f007 fcfe 	bl	800a448 <HAL_GPIO_WritePin>
}
 8002a4c:	bf00      	nop
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	48000400 	.word	0x48000400
 8002a54:	20000740 	.word	0x20000740

08002a58 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8002a5e:	4b65      	ldr	r3, [pc, #404]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8002a66:	e002      	b.n	8002a6e <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8002a68:	2001      	movs	r0, #1
 8002a6a:	f007 f9a7 	bl	8009dbc <HAL_Delay>
	while (HAL_GetTick() < 100)
 8002a6e:	f007 f999 	bl	8009da4 <HAL_GetTick>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b63      	cmp	r3, #99	; 0x63
 8002a76:	d9f7      	bls.n	8002a68 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002a78:	2201      	movs	r2, #1
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	485e      	ldr	r0, [pc, #376]	; (8002bf8 <W25qxx_Init+0x1a0>)
 8002a7e:	f007 fce3 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8002a82:	2064      	movs	r0, #100	; 0x64
 8002a84:	f007 f99a 	bl	8009dbc <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 8002a88:	f7ff fef4 	bl	8002874 <W25qxx_ReadID>
 8002a8c:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	3b11      	subs	r3, #17
 8002a94:	2b0f      	cmp	r3, #15
 8002a96:	d86c      	bhi.n	8002b72 <W25qxx_Init+0x11a>
 8002a98:	a201      	add	r2, pc, #4	; (adr r2, 8002aa0 <W25qxx_Init+0x48>)
 8002a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9e:	bf00      	nop
 8002aa0:	08002b65 	.word	0x08002b65
 8002aa4:	08002b57 	.word	0x08002b57
 8002aa8:	08002b49 	.word	0x08002b49
 8002aac:	08002b3b 	.word	0x08002b3b
 8002ab0:	08002b2d 	.word	0x08002b2d
 8002ab4:	08002b1f 	.word	0x08002b1f
 8002ab8:	08002b11 	.word	0x08002b11
 8002abc:	08002b01 	.word	0x08002b01
 8002ac0:	08002af1 	.word	0x08002af1
 8002ac4:	08002b73 	.word	0x08002b73
 8002ac8:	08002b73 	.word	0x08002b73
 8002acc:	08002b73 	.word	0x08002b73
 8002ad0:	08002b73 	.word	0x08002b73
 8002ad4:	08002b73 	.word	0x08002b73
 8002ad8:	08002b73 	.word	0x08002b73
 8002adc:	08002ae1 	.word	0x08002ae1
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8002ae0:	4b44      	ldr	r3, [pc, #272]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002ae2:	220a      	movs	r2, #10
 8002ae4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8002ae6:	4b43      	ldr	r3, [pc, #268]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002ae8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aec:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 8002aee:	e046      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8002af0:	4b40      	ldr	r3, [pc, #256]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002af2:	2209      	movs	r2, #9
 8002af4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8002af6:	4b3f      	ldr	r3, [pc, #252]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002af8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002afc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 8002afe:	e03e      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8002b00:	4b3c      	ldr	r3, [pc, #240]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b02:	2208      	movs	r2, #8
 8002b04:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8002b06:	4b3b      	ldr	r3, [pc, #236]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b0c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 8002b0e:	e036      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8002b10:	4b38      	ldr	r3, [pc, #224]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b12:	2207      	movs	r2, #7
 8002b14:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8002b16:	4b37      	ldr	r3, [pc, #220]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b18:	2280      	movs	r2, #128	; 0x80
 8002b1a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8002b1c:	e02f      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8002b1e:	4b35      	ldr	r3, [pc, #212]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b20:	2206      	movs	r2, #6
 8002b22:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8002b24:	4b33      	ldr	r3, [pc, #204]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b26:	2240      	movs	r2, #64	; 0x40
 8002b28:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8002b2a:	e028      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8002b2c:	4b31      	ldr	r3, [pc, #196]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b2e:	2205      	movs	r2, #5
 8002b30:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8002b32:	4b30      	ldr	r3, [pc, #192]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b34:	2220      	movs	r2, #32
 8002b36:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8002b38:	e021      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8002b3a:	4b2e      	ldr	r3, [pc, #184]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b3c:	2204      	movs	r2, #4
 8002b3e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8002b40:	4b2c      	ldr	r3, [pc, #176]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b42:	2210      	movs	r2, #16
 8002b44:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 8002b46:	e01a      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8002b48:	4b2a      	ldr	r3, [pc, #168]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8002b4e:	4b29      	ldr	r3, [pc, #164]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b50:	2208      	movs	r2, #8
 8002b52:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 8002b54:	e013      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8002b56:	4b27      	ldr	r3, [pc, #156]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b58:	2202      	movs	r2, #2
 8002b5a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8002b5c:	4b25      	ldr	r3, [pc, #148]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b5e:	2204      	movs	r2, #4
 8002b60:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 8002b62:	e00c      	b.n	8002b7e <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8002b64:	4b23      	ldr	r3, [pc, #140]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b66:	2201      	movs	r2, #1
 8002b68:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8002b6a:	4b22      	ldr	r3, [pc, #136]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 8002b70:	e005      	b.n	8002b7e <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 8002b72:	4b20      	ldr	r3, [pc, #128]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e036      	b.n	8002bec <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 8002b7e:	4b1d      	ldr	r3, [pc, #116]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b84:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8002b86:	4b1b      	ldr	r3, [pc, #108]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b8c:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8002b8e:	4b19      	ldr	r3, [pc, #100]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	4a17      	ldr	r2, [pc, #92]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b96:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8002b98:	4b16      	ldr	r3, [pc, #88]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b9a:	695b      	ldr	r3, [r3, #20]
 8002b9c:	4a15      	ldr	r2, [pc, #84]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002b9e:	6912      	ldr	r2, [r2, #16]
 8002ba0:	fb02 f303 	mul.w	r3, r2, r3
 8002ba4:	4a13      	ldr	r2, [pc, #76]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002ba6:	8952      	ldrh	r2, [r2, #10]
 8002ba8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bac:	4a11      	ldr	r2, [pc, #68]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002bae:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8002bb0:	4b10      	ldr	r3, [pc, #64]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	011b      	lsls	r3, r3, #4
 8002bb6:	4a0f      	ldr	r2, [pc, #60]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002bb8:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	4a0d      	ldr	r2, [pc, #52]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002bc0:	6912      	ldr	r2, [r2, #16]
 8002bc2:	fb02 f303 	mul.w	r3, r2, r3
 8002bc6:	0a9b      	lsrs	r3, r3, #10
 8002bc8:	4a0a      	ldr	r2, [pc, #40]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002bca:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8002bcc:	f7ff fe88 	bl	80028e0 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8002bd0:	2001      	movs	r0, #1
 8002bd2:	f7ff fed1 	bl	8002978 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8002bd6:	2002      	movs	r0, #2
 8002bd8:	f7ff fece 	bl	8002978 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8002bdc:	2003      	movs	r0, #3
 8002bde:	f7ff fecb 	bl	8002978 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8002be2:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <W25qxx_Init+0x19c>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8002bea:	2301      	movs	r3, #1
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20000740 	.word	0x20000740
 8002bf8:	48000400 	.word	0x48000400

08002bfc <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8002c04:	e002      	b.n	8002c0c <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8002c06:	2001      	movs	r0, #1
 8002c08:	f007 f8d8 	bl	8009dbc <HAL_Delay>
	while (w25qxx.Lock == 1)
 8002c0c:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <W25qxx_EraseSector+0xa8>)
 8002c0e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d0f7      	beq.n	8002c06 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8002c16:	4b23      	ldr	r3, [pc, #140]	; (8002ca4 <W25qxx_EraseSector+0xa8>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8002c1e:	f7ff fef1 	bl	8002a04 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8002c22:	4b20      	ldr	r3, [pc, #128]	; (8002ca4 <W25qxx_EraseSector+0xa8>)
 8002c24:	691a      	ldr	r2, [r3, #16]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	fb02 f303 	mul.w	r3, r2, r3
 8002c2c:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8002c2e:	f7ff fe8d 	bl	800294c <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002c32:	2200      	movs	r2, #0
 8002c34:	2101      	movs	r1, #1
 8002c36:	481c      	ldr	r0, [pc, #112]	; (8002ca8 <W25qxx_EraseSector+0xac>)
 8002c38:	f007 fc06 	bl	800a448 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8002c3c:	4b19      	ldr	r3, [pc, #100]	; (8002ca4 <W25qxx_EraseSector+0xa8>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	d909      	bls.n	8002c58 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8002c44:	2021      	movs	r0, #33	; 0x21
 8002c46:	f7ff fdff 	bl	8002848 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	0e1b      	lsrs	r3, r3, #24
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fdf9 	bl	8002848 <W25qxx_Spi>
 8002c56:	e002      	b.n	8002c5e <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8002c58:	2020      	movs	r0, #32
 8002c5a:	f7ff fdf5 	bl	8002848 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	0c1b      	lsrs	r3, r3, #16
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fdef 	bl	8002848 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	0a1b      	lsrs	r3, r3, #8
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff fde9 	bl	8002848 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff fde4 	bl	8002848 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002c80:	2201      	movs	r2, #1
 8002c82:	2101      	movs	r1, #1
 8002c84:	4808      	ldr	r0, [pc, #32]	; (8002ca8 <W25qxx_EraseSector+0xac>)
 8002c86:	f007 fbdf 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8002c8a:	f7ff febb 	bl	8002a04 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8002c8e:	2001      	movs	r0, #1
 8002c90:	f007 f894 	bl	8009dbc <HAL_Delay>
	w25qxx.Lock = 0;
 8002c94:	4b03      	ldr	r3, [pc, #12]	; (8002ca4 <W25qxx_EraseSector+0xa8>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002c9c:	bf00      	nop
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	20000740 	.word	0x20000740
 8002ca8:	48000400 	.word	0x48000400

08002cac <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8002cb4:	4b07      	ldr	r3, [pc, #28]	; (8002cd4 <W25qxx_SectorToPage+0x28>)
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	fb02 f303 	mul.w	r3, r2, r3
 8002cbe:	4a05      	ldr	r2, [pc, #20]	; (8002cd4 <W25qxx_SectorToPage+0x28>)
 8002cc0:	8952      	ldrh	r2, [r2, #10]
 8002cc2:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	20000740 	.word	0x20000740

08002cd8 <W25qxx_IsEmptySector>:
	w25qxx.Lock = 0;
	return false;
}
//###################################################################################################################
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b090      	sub	sp, #64	; 0x40
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	607a      	str	r2, [r7, #4]
	while (w25qxx.Lock == 1)
 8002ce4:	e002      	b.n	8002cec <W25qxx_IsEmptySector+0x14>
		W25qxx_Delay(1);
 8002ce6:	2001      	movs	r0, #1
 8002ce8:	f007 f868 	bl	8009dbc <HAL_Delay>
	while (w25qxx.Lock == 1)
 8002cec:	4b6c      	ldr	r3, [pc, #432]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002cee:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d0f7      	beq.n	8002ce6 <W25qxx_IsEmptySector+0xe>
	w25qxx.Lock = 1;
 8002cf6:	4b6a      	ldr	r3, [pc, #424]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToCheck_up_to_SectorSize == 0))
 8002cfe:	4b68      	ldr	r3, [pc, #416]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d802      	bhi.n	8002d0e <W25qxx_IsEmptySector+0x36>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d102      	bne.n	8002d14 <W25qxx_IsEmptySector+0x3c>
		NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 8002d0e:	4b64      	ldr	r3, [pc, #400]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	607b      	str	r3, [r7, #4]
	uint32_t StartTime = HAL_GetTick();
#endif
	uint8_t pBuffer[32];
	uint32_t WorkAddress;
	uint32_t i;
	for (i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer))
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d18:	e055      	b.n	8002dc6 <W25qxx_IsEmptySector+0xee>
	{
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	4861      	ldr	r0, [pc, #388]	; (8002ea4 <W25qxx_IsEmptySector+0x1cc>)
 8002d20:	f007 fb92 	bl	800a448 <HAL_GPIO_WritePin>
		WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8002d24:	4b5e      	ldr	r3, [pc, #376]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	fb02 f303 	mul.w	r3, r2, r3
 8002d2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d30:	4413      	add	r3, r2
 8002d32:	637b      	str	r3, [r7, #52]	; 0x34
		if (w25qxx.ID >= W25Q256)
 8002d34:	4b5a      	ldr	r3, [pc, #360]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	2b08      	cmp	r3, #8
 8002d3a:	d909      	bls.n	8002d50 <W25qxx_IsEmptySector+0x78>
		{
			W25qxx_Spi(0x0C);
 8002d3c:	200c      	movs	r0, #12
 8002d3e:	f7ff fd83 	bl	8002848 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 8002d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d44:	0e1b      	lsrs	r3, r3, #24
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff fd7d 	bl	8002848 <W25qxx_Spi>
 8002d4e:	e002      	b.n	8002d56 <W25qxx_IsEmptySector+0x7e>
		}
		else
		{
			W25qxx_Spi(0x0B);
 8002d50:	200b      	movs	r0, #11
 8002d52:	f7ff fd79 	bl	8002848 <W25qxx_Spi>
		}
		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8002d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d58:	0c1b      	lsrs	r3, r3, #16
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fd73 	bl	8002848 <W25qxx_Spi>
		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8002d62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d64:	0a1b      	lsrs	r3, r3, #8
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff fd6d 	bl	8002848 <W25qxx_Spi>
		W25qxx_Spi(WorkAddress & 0xFF);
 8002d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff fd68 	bl	8002848 <W25qxx_Spi>
		W25qxx_Spi(0);
 8002d78:	2000      	movs	r0, #0
 8002d7a:	f7ff fd65 	bl	8002848 <W25qxx_Spi>
		HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, sizeof(pBuffer), 100);
 8002d7e:	f107 0114 	add.w	r1, r7, #20
 8002d82:	2364      	movs	r3, #100	; 0x64
 8002d84:	2220      	movs	r2, #32
 8002d86:	4848      	ldr	r0, [pc, #288]	; (8002ea8 <W25qxx_IsEmptySector+0x1d0>)
 8002d88:	f009 fd75 	bl	800c876 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	2101      	movs	r1, #1
 8002d90:	4844      	ldr	r0, [pc, #272]	; (8002ea4 <W25qxx_IsEmptySector+0x1cc>)
 8002d92:	f007 fb59 	bl	800a448 <HAL_GPIO_WritePin>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 8002d96:	2300      	movs	r3, #0
 8002d98:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8002d9c:	e00c      	b.n	8002db8 <W25qxx_IsEmptySector+0xe0>
		{
			if (pBuffer[x] != 0xFF)
 8002d9e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002da2:	3340      	adds	r3, #64	; 0x40
 8002da4:	443b      	add	r3, r7
 8002da6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8002daa:	2bff      	cmp	r3, #255	; 0xff
 8002dac:	d16b      	bne.n	8002e86 <W25qxx_IsEmptySector+0x1ae>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 8002dae:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002db2:	3301      	adds	r3, #1
 8002db4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8002db8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002dbc:	2b1f      	cmp	r3, #31
 8002dbe:	d9ee      	bls.n	8002d9e <W25qxx_IsEmptySector+0xc6>
	for (i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer))
 8002dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dc2:	3320      	adds	r3, #32
 8002dc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002dc6:	4b36      	ldr	r3, [pc, #216]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d3a4      	bcc.n	8002d1a <W25qxx_IsEmptySector+0x42>
				goto NOT_EMPTY;
		}
	}
	if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0)
 8002dd0:	4b33      	ldr	r3, [pc, #204]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002dd2:	691a      	ldr	r2, [r3, #16]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	f003 031f 	and.w	r3, r3, #31
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d04c      	beq.n	8002e7a <W25qxx_IsEmptySector+0x1a2>
	{
		i -= sizeof(pBuffer);
 8002de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002de2:	3b20      	subs	r3, #32
 8002de4:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (; i < w25qxx.SectorSize; i++)
 8002de6:	e043      	b.n	8002e70 <W25qxx_IsEmptySector+0x198>
		{
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2101      	movs	r1, #1
 8002dec:	482d      	ldr	r0, [pc, #180]	; (8002ea4 <W25qxx_IsEmptySector+0x1cc>)
 8002dee:	f007 fb2b 	bl	800a448 <HAL_GPIO_WritePin>
			WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 8002df2:	4b2b      	ldr	r3, [pc, #172]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	fb02 f303 	mul.w	r3, r2, r3
 8002dfc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dfe:	4413      	add	r3, r2
 8002e00:	637b      	str	r3, [r7, #52]	; 0x34
			if (w25qxx.ID >= W25Q256)
 8002e02:	4b27      	ldr	r3, [pc, #156]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b08      	cmp	r3, #8
 8002e08:	d909      	bls.n	8002e1e <W25qxx_IsEmptySector+0x146>
			{
				W25qxx_Spi(0x0C);
 8002e0a:	200c      	movs	r0, #12
 8002e0c:	f7ff fd1c 	bl	8002848 <W25qxx_Spi>
				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 8002e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e12:	0e1b      	lsrs	r3, r3, #24
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff fd16 	bl	8002848 <W25qxx_Spi>
 8002e1c:	e002      	b.n	8002e24 <W25qxx_IsEmptySector+0x14c>
			}
			else
			{
				W25qxx_Spi(0x0B);
 8002e1e:	200b      	movs	r0, #11
 8002e20:	f7ff fd12 	bl	8002848 <W25qxx_Spi>
			}
			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8002e24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e26:	0c1b      	lsrs	r3, r3, #16
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff fd0c 	bl	8002848 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8002e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e32:	0a1b      	lsrs	r3, r3, #8
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff fd06 	bl	8002848 <W25qxx_Spi>
			W25qxx_Spi(WorkAddress & 0xFF);
 8002e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fd01 	bl	8002848 <W25qxx_Spi>
			W25qxx_Spi(0);
 8002e46:	2000      	movs	r0, #0
 8002e48:	f7ff fcfe 	bl	8002848 <W25qxx_Spi>
			HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, 1, 100);
 8002e4c:	f107 0114 	add.w	r1, r7, #20
 8002e50:	2364      	movs	r3, #100	; 0x64
 8002e52:	2201      	movs	r2, #1
 8002e54:	4814      	ldr	r0, [pc, #80]	; (8002ea8 <W25qxx_IsEmptySector+0x1d0>)
 8002e56:	f009 fd0e 	bl	800c876 <HAL_SPI_Receive>
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	4811      	ldr	r0, [pc, #68]	; (8002ea4 <W25qxx_IsEmptySector+0x1cc>)
 8002e60:	f007 faf2 	bl	800a448 <HAL_GPIO_WritePin>
			if (pBuffer[0] != 0xFF)
 8002e64:	7d3b      	ldrb	r3, [r7, #20]
 8002e66:	2bff      	cmp	r3, #255	; 0xff
 8002e68:	d10f      	bne.n	8002e8a <W25qxx_IsEmptySector+0x1b2>
		for (; i < w25qxx.SectorSize; i++)
 8002e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e70:	4b0b      	ldr	r3, [pc, #44]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d3b6      	bcc.n	8002de8 <W25qxx_IsEmptySector+0x110>
	}
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckSector is Empty in %d ms\r\n", HAL_GetTick() - StartTime);
	W25qxx_Delay(100);
#endif
	w25qxx.Lock = 0;
 8002e7a:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e007      	b.n	8002e96 <W25qxx_IsEmptySector+0x1be>
				goto NOT_EMPTY;
 8002e86:	bf00      	nop
 8002e88:	e000      	b.n	8002e8c <W25qxx_IsEmptySector+0x1b4>
				goto NOT_EMPTY;
 8002e8a:	bf00      	nop
NOT_EMPTY:
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckSector is Not Empty in %d ms\r\n", HAL_GetTick() - StartTime);
	W25qxx_Delay(100);
#endif
	w25qxx.Lock = 0;
 8002e8c:	4b04      	ldr	r3, [pc, #16]	; (8002ea0 <W25qxx_IsEmptySector+0x1c8>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return false;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3740      	adds	r7, #64	; 0x40
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20000740 	.word	0x20000740
 8002ea4:	48000400 	.word	0x48000400
 8002ea8:	20000580 	.word	0x20000580

08002eac <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
 8002eb8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8002eba:	e002      	b.n	8002ec2 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	f006 ff7d 	bl	8009dbc <HAL_Delay>
	while (w25qxx.Lock == 1)
 8002ec2:	4b39      	ldr	r3, [pc, #228]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002ec4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d0f7      	beq.n	8002ebc <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8002ecc:	4b36      	ldr	r3, [pc, #216]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4413      	add	r3, r2
 8002eda:	4a33      	ldr	r2, [pc, #204]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002edc:	8952      	ldrh	r2, [r2, #10]
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d802      	bhi.n	8002ee8 <W25qxx_WritePage+0x3c>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d105      	bne.n	8002ef4 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8002ee8:	4b2f      	ldr	r3, [pc, #188]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002eea:	895b      	ldrh	r3, [r3, #10]
 8002eec:	461a      	mov	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	4413      	add	r3, r2
 8002efa:	4a2b      	ldr	r2, [pc, #172]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002efc:	8952      	ldrh	r2, [r2, #10]
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d905      	bls.n	8002f0e <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8002f02:	4b29      	ldr	r3, [pc, #164]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002f04:	895b      	ldrh	r3, [r3, #10]
 8002f06:	461a      	mov	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8002f0e:	f7ff fd79 	bl	8002a04 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8002f12:	f7ff fd1b 	bl	800294c <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8002f16:	2200      	movs	r2, #0
 8002f18:	2101      	movs	r1, #1
 8002f1a:	4824      	ldr	r0, [pc, #144]	; (8002fac <W25qxx_WritePage+0x100>)
 8002f1c:	f007 fa94 	bl	800a448 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8002f20:	4b21      	ldr	r3, [pc, #132]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002f22:	895b      	ldrh	r3, [r3, #10]
 8002f24:	461a      	mov	r2, r3
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	fb02 f303 	mul.w	r3, r2, r3
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	4413      	add	r3, r2
 8002f30:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8002f32:	4b1d      	ldr	r3, [pc, #116]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b08      	cmp	r3, #8
 8002f38:	d909      	bls.n	8002f4e <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8002f3a:	2012      	movs	r0, #18
 8002f3c:	f7ff fc84 	bl	8002848 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	0e1b      	lsrs	r3, r3, #24
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fc7e 	bl	8002848 <W25qxx_Spi>
 8002f4c:	e002      	b.n	8002f54 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8002f4e:	2002      	movs	r0, #2
 8002f50:	f7ff fc7a 	bl	8002848 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	0c1b      	lsrs	r3, r3, #16
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff fc74 	bl	8002848 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	0a1b      	lsrs	r3, r3, #8
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7ff fc6e 	bl	8002848 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff fc69 	bl	8002848 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	2364      	movs	r3, #100	; 0x64
 8002f7c:	68f9      	ldr	r1, [r7, #12]
 8002f7e:	480c      	ldr	r0, [pc, #48]	; (8002fb0 <W25qxx_WritePage+0x104>)
 8002f80:	f009 fb0b 	bl	800c59a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8002f84:	2201      	movs	r2, #1
 8002f86:	2101      	movs	r1, #1
 8002f88:	4808      	ldr	r0, [pc, #32]	; (8002fac <W25qxx_WritePage+0x100>)
 8002f8a:	f007 fa5d 	bl	800a448 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8002f8e:	f7ff fd39 	bl	8002a04 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8002f92:	2001      	movs	r0, #1
 8002f94:	f006 ff12 	bl	8009dbc <HAL_Delay>
	w25qxx.Lock = 0;
 8002f98:	4b03      	ldr	r3, [pc, #12]	; (8002fa8 <W25qxx_WritePage+0xfc>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002fa0:	bf00      	nop
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	20000740 	.word	0x20000740
 8002fac:	48000400 	.word	0x48000400
 8002fb0:	20000580 	.word	0x20000580

08002fb4 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b088      	sub	sp, #32
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	607a      	str	r2, [r7, #4]
 8002fc0:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8002fc2:	4b2c      	ldr	r3, [pc, #176]	; (8003074 <W25qxx_WriteSector+0xc0>)
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	683a      	ldr	r2, [r7, #0]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d802      	bhi.n	8002fd2 <W25qxx_WriteSector+0x1e>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d102      	bne.n	8002fd8 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8002fd2:	4b28      	ldr	r3, [pc, #160]	; (8003074 <W25qxx_WriteSector+0xc0>)
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8002fd8:	4b26      	ldr	r3, [pc, #152]	; (8003074 <W25qxx_WriteSector+0xc0>)
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d243      	bcs.n	800306a <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	441a      	add	r2, r3
 8002fe8:	4b22      	ldr	r3, [pc, #136]	; (8003074 <W25qxx_WriteSector+0xc0>)
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d905      	bls.n	8002ffc <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8002ff0:	4b20      	ldr	r3, [pc, #128]	; (8003074 <W25qxx_WriteSector+0xc0>)
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	61bb      	str	r3, [r7, #24]
 8002ffa:	e001      	b.n	8003000 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003000:	68b8      	ldr	r0, [r7, #8]
 8003002:	f7ff fe53 	bl	8002cac <W25qxx_SectorToPage>
 8003006:	4602      	mov	r2, r0
 8003008:	4b1a      	ldr	r3, [pc, #104]	; (8003074 <W25qxx_WriteSector+0xc0>)
 800300a:	895b      	ldrh	r3, [r3, #10]
 800300c:	4619      	mov	r1, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	fbb3 f3f1 	udiv	r3, r3, r1
 8003014:	4413      	add	r3, r2
 8003016:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003018:	4b16      	ldr	r3, [pc, #88]	; (8003074 <W25qxx_WriteSector+0xc0>)
 800301a:	895b      	ldrh	r3, [r3, #10]
 800301c:	461a      	mov	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	fbb3 f1f2 	udiv	r1, r3, r2
 8003024:	fb01 f202 	mul.w	r2, r1, r2
 8003028:	1a9b      	subs	r3, r3, r2
 800302a:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	69f9      	ldr	r1, [r7, #28]
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f7ff ff3a 	bl	8002eac <W25qxx_WritePage>
		StartPage++;
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	3301      	adds	r3, #1
 800303c:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 800303e:	4b0d      	ldr	r3, [pc, #52]	; (8003074 <W25qxx_WriteSector+0xc0>)
 8003040:	895b      	ldrh	r3, [r3, #10]
 8003042:	461a      	mov	r2, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	1a9a      	subs	r2, r3, r2
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	4413      	add	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800304e:	4b09      	ldr	r3, [pc, #36]	; (8003074 <W25qxx_WriteSector+0xc0>)
 8003050:	895b      	ldrh	r3, [r3, #10]
 8003052:	461a      	mov	r2, r3
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4413      	add	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800305e:	2300      	movs	r3, #0
 8003060:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	2b00      	cmp	r3, #0
 8003066:	dce1      	bgt.n	800302c <W25qxx_WriteSector+0x78>
 8003068:	e000      	b.n	800306c <W25qxx_WriteSector+0xb8>
		return;
 800306a:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 800306c:	3720      	adds	r7, #32
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20000740 	.word	0x20000740

08003078 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003086:	e002      	b.n	800308e <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8003088:	2001      	movs	r0, #1
 800308a:	f006 fe97 	bl	8009dbc <HAL_Delay>
	while (w25qxx.Lock == 1)
 800308e:	4b36      	ldr	r3, [pc, #216]	; (8003168 <W25qxx_ReadPage+0xf0>)
 8003090:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003094:	2b01      	cmp	r3, #1
 8003096:	d0f7      	beq.n	8003088 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8003098:	4b33      	ldr	r3, [pc, #204]	; (8003168 <W25qxx_ReadPage+0xf0>)
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80030a0:	4b31      	ldr	r3, [pc, #196]	; (8003168 <W25qxx_ReadPage+0xf0>)
 80030a2:	895b      	ldrh	r3, [r3, #10]
 80030a4:	461a      	mov	r2, r3
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d802      	bhi.n	80030b2 <W25qxx_ReadPage+0x3a>
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d102      	bne.n	80030b8 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80030b2:	4b2d      	ldr	r3, [pc, #180]	; (8003168 <W25qxx_ReadPage+0xf0>)
 80030b4:	895b      	ldrh	r3, [r3, #10]
 80030b6:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	4413      	add	r3, r2
 80030be:	4a2a      	ldr	r2, [pc, #168]	; (8003168 <W25qxx_ReadPage+0xf0>)
 80030c0:	8952      	ldrh	r2, [r2, #10]
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d905      	bls.n	80030d2 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80030c6:	4b28      	ldr	r3, [pc, #160]	; (8003168 <W25qxx_ReadPage+0xf0>)
 80030c8:	895b      	ldrh	r3, [r3, #10]
 80030ca:	461a      	mov	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80030d2:	4b25      	ldr	r3, [pc, #148]	; (8003168 <W25qxx_ReadPage+0xf0>)
 80030d4:	895b      	ldrh	r3, [r3, #10]
 80030d6:	461a      	mov	r2, r3
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	fb02 f303 	mul.w	r3, r2, r3
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	4413      	add	r3, r2
 80030e2:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80030e4:	2200      	movs	r2, #0
 80030e6:	2101      	movs	r1, #1
 80030e8:	4820      	ldr	r0, [pc, #128]	; (800316c <W25qxx_ReadPage+0xf4>)
 80030ea:	f007 f9ad 	bl	800a448 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80030ee:	4b1e      	ldr	r3, [pc, #120]	; (8003168 <W25qxx_ReadPage+0xf0>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	d909      	bls.n	800310a <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 80030f6:	200c      	movs	r0, #12
 80030f8:	f7ff fba6 	bl	8002848 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	0e1b      	lsrs	r3, r3, #24
 8003100:	b2db      	uxtb	r3, r3
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fba0 	bl	8002848 <W25qxx_Spi>
 8003108:	e002      	b.n	8003110 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 800310a:	200b      	movs	r0, #11
 800310c:	f7ff fb9c 	bl	8002848 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	0c1b      	lsrs	r3, r3, #16
 8003114:	b2db      	uxtb	r3, r3
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff fb96 	bl	8002848 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	0a1b      	lsrs	r3, r3, #8
 8003120:	b2db      	uxtb	r3, r3
 8003122:	4618      	mov	r0, r3
 8003124:	f7ff fb90 	bl	8002848 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	b2db      	uxtb	r3, r3
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff fb8b 	bl	8002848 <W25qxx_Spi>
	W25qxx_Spi(0);
 8003132:	2000      	movs	r0, #0
 8003134:	f7ff fb88 	bl	8002848 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	b29a      	uxth	r2, r3
 800313c:	2364      	movs	r3, #100	; 0x64
 800313e:	68f9      	ldr	r1, [r7, #12]
 8003140:	480b      	ldr	r0, [pc, #44]	; (8003170 <W25qxx_ReadPage+0xf8>)
 8003142:	f009 fb98 	bl	800c876 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003146:	2201      	movs	r2, #1
 8003148:	2101      	movs	r1, #1
 800314a:	4808      	ldr	r0, [pc, #32]	; (800316c <W25qxx_ReadPage+0xf4>)
 800314c:	f007 f97c 	bl	800a448 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003150:	2001      	movs	r0, #1
 8003152:	f006 fe33 	bl	8009dbc <HAL_Delay>
	w25qxx.Lock = 0;
 8003156:	4b04      	ldr	r3, [pc, #16]	; (8003168 <W25qxx_ReadPage+0xf0>)
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	20000740 	.word	0x20000740
 800316c:	48000400 	.word	0x48000400
 8003170:	20000580 	.word	0x20000580

08003174 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b088      	sub	sp, #32
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
 8003180:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8003182:	4b2c      	ldr	r3, [pc, #176]	; (8003234 <W25qxx_ReadSector+0xc0>)
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d802      	bhi.n	8003192 <W25qxx_ReadSector+0x1e>
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d102      	bne.n	8003198 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8003192:	4b28      	ldr	r3, [pc, #160]	; (8003234 <W25qxx_ReadSector+0xc0>)
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003198:	4b26      	ldr	r3, [pc, #152]	; (8003234 <W25qxx_ReadSector+0xc0>)
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d243      	bcs.n	800322a <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	441a      	add	r2, r3
 80031a8:	4b22      	ldr	r3, [pc, #136]	; (8003234 <W25qxx_ReadSector+0xc0>)
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d905      	bls.n	80031bc <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 80031b0:	4b20      	ldr	r3, [pc, #128]	; (8003234 <W25qxx_ReadSector+0xc0>)
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	61bb      	str	r3, [r7, #24]
 80031ba:	e001      	b.n	80031c0 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80031c0:	68b8      	ldr	r0, [r7, #8]
 80031c2:	f7ff fd73 	bl	8002cac <W25qxx_SectorToPage>
 80031c6:	4602      	mov	r2, r0
 80031c8:	4b1a      	ldr	r3, [pc, #104]	; (8003234 <W25qxx_ReadSector+0xc0>)
 80031ca:	895b      	ldrh	r3, [r3, #10]
 80031cc:	4619      	mov	r1, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	fbb3 f3f1 	udiv	r3, r3, r1
 80031d4:	4413      	add	r3, r2
 80031d6:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80031d8:	4b16      	ldr	r3, [pc, #88]	; (8003234 <W25qxx_ReadSector+0xc0>)
 80031da:	895b      	ldrh	r3, [r3, #10]
 80031dc:	461a      	mov	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80031e4:	fb01 f202 	mul.w	r2, r1, r2
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	697a      	ldr	r2, [r7, #20]
 80031f0:	69f9      	ldr	r1, [r7, #28]
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f7ff ff40 	bl	8003078 <W25qxx_ReadPage>
		StartPage++;
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	3301      	adds	r3, #1
 80031fc:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 80031fe:	4b0d      	ldr	r3, [pc, #52]	; (8003234 <W25qxx_ReadSector+0xc0>)
 8003200:	895b      	ldrh	r3, [r3, #10]
 8003202:	461a      	mov	r2, r3
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	1a9a      	subs	r2, r3, r2
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	4413      	add	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800320e:	4b09      	ldr	r3, [pc, #36]	; (8003234 <W25qxx_ReadSector+0xc0>)
 8003210:	895b      	ldrh	r3, [r3, #10]
 8003212:	461a      	mov	r2, r3
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	4413      	add	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b00      	cmp	r3, #0
 8003226:	dce1      	bgt.n	80031ec <W25qxx_ReadSector+0x78>
 8003228:	e000      	b.n	800322c <W25qxx_ReadSector+0xb8>
		return;
 800322a:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 800322c:	3720      	adds	r7, #32
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	20000740 	.word	0x20000740

08003238 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003238:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003270 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800323c:	f7ff f9de 	bl	80025fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003240:	480c      	ldr	r0, [pc, #48]	; (8003274 <LoopForever+0x6>)
  ldr r1, =_edata
 8003242:	490d      	ldr	r1, [pc, #52]	; (8003278 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003244:	4a0d      	ldr	r2, [pc, #52]	; (800327c <LoopForever+0xe>)
  movs r3, #0
 8003246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003248:	e002      	b.n	8003250 <LoopCopyDataInit>

0800324a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800324a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800324c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800324e:	3304      	adds	r3, #4

08003250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003254:	d3f9      	bcc.n	800324a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003256:	4a0a      	ldr	r2, [pc, #40]	; (8003280 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003258:	4c0a      	ldr	r4, [pc, #40]	; (8003284 <LoopForever+0x16>)
  movs r3, #0
 800325a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800325c:	e001      	b.n	8003262 <LoopFillZerobss>

0800325e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800325e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003260:	3204      	adds	r2, #4

08003262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003264:	d3fb      	bcc.n	800325e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003266:	f00c f841 	bl	800f2ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800326a:	f7fe fb31 	bl	80018d0 <main>

0800326e <LoopForever>:

LoopForever:
    b LoopForever
 800326e:	e7fe      	b.n	800326e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003270:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003278:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800327c:	080101dc 	.word	0x080101dc
  ldr r2, =_sbss
 8003280:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003284:	20000ecc 	.word	0x20000ecc

08003288 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003288:	e7fe      	b.n	8003288 <ADC1_IRQHandler>
	...

0800328c <_ZN9LpdcLogicC1Ev>:
extern uint16_t productiontimeSetOL;
extern uint8_t productionhysPosSetOL,productionhysNegSetOL,productChangeOL;
extern uint8_t alarmOnOff;


LpdcLogic::LpdcLogic() {
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	4a06      	ldr	r2, [pc, #24]	; (80032b0 <_ZN9LpdcLogicC1Ev+0x24>)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2201      	movs	r2, #1
 800329e:	721a      	strb	r2, [r3, #8]
	// TODO Auto-generated constructor stub

}
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4618      	mov	r0, r3
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	080100f8 	.word	0x080100f8

080032b4 <_ZN9LpdcLogicD1Ev>:

LpdcLogic::~LpdcLogic() {
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	4a04      	ldr	r2, [pc, #16]	; (80032d0 <_ZN9LpdcLogicD1Ev+0x1c>)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4618      	mov	r0, r3
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	080100f8 	.word	0x080100f8

080032d4 <_ZN9LpdcLogicD0Ev>:
LpdcLogic::~LpdcLogic() {
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
}
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7ff ffe9 	bl	80032b4 <_ZN9LpdcLogicD1Ev>
 80032e2:	210c      	movs	r1, #12
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f00b fff6 	bl	800f2d6 <_ZdlPvj>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4618      	mov	r0, r3
 80032ee:	3708      	adds	r7, #8
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <_ZN9LpdcLogic3runEv>:

void LpdcLogic::run()
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
	shiftChange();
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 f811 	bl	8003324 <_ZN9LpdcLogic11shiftChangeEv>
	productChange();
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f84e 	bl	80033a4 <_ZN9LpdcLogic13productChangeEv>
	production();
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 f883 	bl	8003414 <_ZN9LpdcLogic10productionEv>
	manualRejection();
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f8ca 	bl	80034a8 <_ZN9LpdcLogic15manualRejectionEv>
	mAlarmControl();
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 f8fd 	bl	8003514 <_ZN9LpdcLogic13mAlarmControlEv>
}
 800331a:	bf00      	nop
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
	...

08003324 <_ZN9LpdcLogic11shiftChangeEv>:

void LpdcLogic::shiftChange()
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
	if((CurrentShift != CurrentShift_K1)&&(UpdateShiftInfo==1))
 800332c:	4b14      	ldr	r3, [pc, #80]	; (8003380 <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 800332e:	781a      	ldrb	r2, [r3, #0]
 8003330:	4b14      	ldr	r3, [pc, #80]	; (8003384 <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	429a      	cmp	r2, r3
 8003336:	d01c      	beq.n	8003372 <_ZN9LpdcLogic11shiftChangeEv+0x4e>
 8003338:	4b13      	ldr	r3, [pc, #76]	; (8003388 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d118      	bne.n	8003372 <_ZN9LpdcLogic11shiftChangeEv+0x4e>
	{
		MAC_Gen_Prod_Input1_Production=0;
 8003340:	4b12      	ldr	r3, [pc, #72]	; (800338c <_ZN9LpdcLogic11shiftChangeEv+0x68>)
 8003342:	2200      	movs	r2, #0
 8003344:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 8003346:	4b12      	ldr	r3, [pc, #72]	; (8003390 <_ZN9LpdcLogic11shiftChangeEv+0x6c>)
 8003348:	2200      	movs	r2, #0
 800334a:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 800334c:	4b11      	ldr	r3, [pc, #68]	; (8003394 <_ZN9LpdcLogic11shiftChangeEv+0x70>)
 800334e:	2200      	movs	r2, #0
 8003350:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 8003352:	4b11      	ldr	r3, [pc, #68]	; (8003398 <_ZN9LpdcLogic11shiftChangeEv+0x74>)
 8003354:	2200      	movs	r2, #0
 8003356:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 8003358:	4b10      	ldr	r3, [pc, #64]	; (800339c <_ZN9LpdcLogic11shiftChangeEv+0x78>)
 800335a:	2200      	movs	r2, #0
 800335c:	801a      	strh	r2, [r3, #0]
		UpdateShiftInfo=0;
 800335e:	4b0a      	ldr	r3, [pc, #40]	; (8003388 <_ZN9LpdcLogic11shiftChangeEv+0x64>)
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
		CurrentShift_K1= CurrentShift;
 8003364:	4b06      	ldr	r3, [pc, #24]	; (8003380 <_ZN9LpdcLogic11shiftChangeEv+0x5c>)
 8003366:	781a      	ldrb	r2, [r3, #0]
 8003368:	4b06      	ldr	r3, [pc, #24]	; (8003384 <_ZN9LpdcLogic11shiftChangeEv+0x60>)
 800336a:	701a      	strb	r2, [r3, #0]
		IsCurrentShiftUpdated=1;
 800336c:	4b0c      	ldr	r3, [pc, #48]	; (80033a0 <_ZN9LpdcLogic11shiftChangeEv+0x7c>)
 800336e:	2201      	movs	r2, #1
 8003370:	701a      	strb	r2, [r3, #0]
	}
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	2000098b 	.word	0x2000098b
 8003384:	20000778 	.word	0x20000778
 8003388:	2000098c 	.word	0x2000098c
 800338c:	2000076e 	.word	0x2000076e
 8003390:	20000772 	.word	0x20000772
 8003394:	20000776 	.word	0x20000776
 8003398:	20000770 	.word	0x20000770
 800339c:	20000774 	.word	0x20000774
 80033a0:	20000779 	.word	0x20000779

080033a4 <_ZN9LpdcLogic13productChangeEv>:

void LpdcLogic::productChange()
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
	if((productChangeOL ==1)&&(Debounce_productChangeOL ==1))	  /*reset due to product change*/
 80033ac:	4b13      	ldr	r3, [pc, #76]	; (80033fc <_ZN9LpdcLogic13productChangeEv+0x58>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d116      	bne.n	80033e2 <_ZN9LpdcLogic13productChangeEv+0x3e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	7a1b      	ldrb	r3, [r3, #8]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d112      	bne.n	80033e2 <_ZN9LpdcLogic13productChangeEv+0x3e>
	  {
		MAC_Gen_Prod_Input1_Production=0;
 80033bc:	4b10      	ldr	r3, [pc, #64]	; (8003400 <_ZN9LpdcLogic13productChangeEv+0x5c>)
 80033be:	2200      	movs	r2, #0
 80033c0:	801a      	strh	r2, [r3, #0]
		MAC_Gen_Rej_Input_Production=0;
 80033c2:	4b10      	ldr	r3, [pc, #64]	; (8003404 <_ZN9LpdcLogic13productChangeEv+0x60>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	801a      	strh	r2, [r3, #0]
		Manual_RejectionCount=0;
 80033c8:	4b0f      	ldr	r3, [pc, #60]	; (8003408 <_ZN9LpdcLogic13productChangeEv+0x64>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	801a      	strh	r2, [r3, #0]
		Production_Zeit=0;
 80033ce:	4b0f      	ldr	r3, [pc, #60]	; (800340c <_ZN9LpdcLogic13productChangeEv+0x68>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	801a      	strh	r2, [r3, #0]
		Rejection_Zeit=0;
 80033d4:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <_ZN9LpdcLogic13productChangeEv+0x6c>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	801a      	strh	r2, [r3, #0]
		Debounce_productChangeOL=0;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	721a      	strb	r2, [r3, #8]
	  }
	  else if(productChangeOL==0)
	  {
	  	Debounce_productChangeOL=1;
	  }
}
 80033e0:	e006      	b.n	80033f0 <_ZN9LpdcLogic13productChangeEv+0x4c>
	  else if(productChangeOL==0)
 80033e2:	4b06      	ldr	r3, [pc, #24]	; (80033fc <_ZN9LpdcLogic13productChangeEv+0x58>)
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d102      	bne.n	80033f0 <_ZN9LpdcLogic13productChangeEv+0x4c>
	  	Debounce_productChangeOL=1;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	721a      	strb	r2, [r3, #8]
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr
 80033fc:	200000ec 	.word	0x200000ec
 8003400:	2000076e 	.word	0x2000076e
 8003404:	20000772 	.word	0x20000772
 8003408:	20000776 	.word	0x20000776
 800340c:	20000770 	.word	0x20000770
 8003410:	20000774 	.word	0x20000774

08003414 <_ZN9LpdcLogic10productionEv>:

void LpdcLogic::production()
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]

GPIO_PinStateMac = HAL_GPIO_ReadPin(GPIOC,InputMachine1_Pin);
 800341c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003420:	481b      	ldr	r0, [pc, #108]	; (8003490 <_ZN9LpdcLogic10productionEv+0x7c>)
 8003422:	f006 fff9 	bl	800a418 <HAL_GPIO_ReadPin>
 8003426:	4603      	mov	r3, r0
 8003428:	461a      	mov	r2, r3
 800342a:	4b1a      	ldr	r3, [pc, #104]	; (8003494 <_ZN9LpdcLogic10productionEv+0x80>)
 800342c:	701a      	strb	r2, [r3, #0]
GPIO_PinStateEjection = HAL_GPIO_ReadPin(GPIOC,InputMachine2_Pin);
 800342e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003432:	4817      	ldr	r0, [pc, #92]	; (8003490 <_ZN9LpdcLogic10productionEv+0x7c>)
 8003434:	f006 fff0 	bl	800a418 <HAL_GPIO_ReadPin>
 8003438:	4603      	mov	r3, r0
 800343a:	461a      	mov	r2, r3
 800343c:	4b16      	ldr	r3, [pc, #88]	; (8003498 <_ZN9LpdcLogic10productionEv+0x84>)
 800343e:	701a      	strb	r2, [r3, #0]
if(GPIO_PinStateMac == GPIO_PIN_RESET){
 8003440:	4b14      	ldr	r3, [pc, #80]	; (8003494 <_ZN9LpdcLogic10productionEv+0x80>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d11f      	bne.n	8003488 <_ZN9LpdcLogic10productionEv+0x74>
	if((GPIO_PinStateEjection ==GPIO_PIN_RESET)&&(MAC_A_Prod_Input1_DeBounce))
 8003448:	4b13      	ldr	r3, [pc, #76]	; (8003498 <_ZN9LpdcLogic10productionEv+0x84>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d110      	bne.n	8003472 <_ZN9LpdcLogic10productionEv+0x5e>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	791b      	ldrb	r3, [r3, #4]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00c      	beq.n	8003472 <_ZN9LpdcLogic10productionEv+0x5e>
	{
		  MAC_A_Prod_Input1_DeBounce	= 0;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	711a      	strb	r2, [r3, #4]
		  MAC_Gen_Prod_Input1_Production =1;
 800345e:	4b0f      	ldr	r3, [pc, #60]	; (800349c <_ZN9LpdcLogic10productionEv+0x88>)
 8003460:	2201      	movs	r2, #1
 8003462:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 0;
 8003464:	4b0e      	ldr	r3, [pc, #56]	; (80034a0 <_ZN9LpdcLogic10productionEv+0x8c>)
 8003466:	2200      	movs	r2, #0
 8003468:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 800346a:	4b0e      	ldr	r3, [pc, #56]	; (80034a4 <_ZN9LpdcLogic10productionEv+0x90>)
 800346c:	2201      	movs	r2, #1
 800346e:	701a      	strb	r2, [r3, #0]

	}
	else{}
}

}
 8003470:	e00a      	b.n	8003488 <_ZN9LpdcLogic10productionEv+0x74>
	else if((GPIO_PinStateEjection==GPIO_PIN_SET)&&(!MAC_A_Prod_Input1_DeBounce))
 8003472:	4b09      	ldr	r3, [pc, #36]	; (8003498 <_ZN9LpdcLogic10productionEv+0x84>)
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d106      	bne.n	8003488 <_ZN9LpdcLogic10productionEv+0x74>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	791b      	ldrb	r3, [r3, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d102      	bne.n	8003488 <_ZN9LpdcLogic10productionEv+0x74>
		   MAC_A_Prod_Input1_DeBounce	 =1;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	711a      	strb	r2, [r3, #4]
}
 8003488:	bf00      	nop
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	48000800 	.word	0x48000800
 8003494:	20000768 	.word	0x20000768
 8003498:	20000769 	.word	0x20000769
 800349c:	2000076e 	.word	0x2000076e
 80034a0:	20000772 	.word	0x20000772
 80034a4:	2000077a 	.word	0x2000077a

080034a8 <_ZN9LpdcLogic15manualRejectionEv>:

void LpdcLogic::manualRejection()
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
	GPIO_PinStateRej = HAL_GPIO_ReadPin(GPIOA,InputMachine3_Pin);
 80034b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034b8:	f006 ffae 	bl	800a418 <HAL_GPIO_ReadPin>
 80034bc:	4603      	mov	r3, r0
 80034be:	461a      	mov	r2, r3
 80034c0:	4b10      	ldr	r3, [pc, #64]	; (8003504 <_ZN9LpdcLogic15manualRejectionEv+0x5c>)
 80034c2:	701a      	strb	r2, [r3, #0]
	if((GPIO_PinStateRej ==GPIO_PIN_RESET)&&(DebounceMACA_Rej))
 80034c4:	4b0f      	ldr	r3, [pc, #60]	; (8003504 <_ZN9LpdcLogic15manualRejectionEv+0x5c>)
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d110      	bne.n	80034ee <_ZN9LpdcLogic15manualRejectionEv+0x46>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	795b      	ldrb	r3, [r3, #5]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00c      	beq.n	80034ee <_ZN9LpdcLogic15manualRejectionEv+0x46>
	 {
		  DebounceMACA_Rej=0;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	715a      	strb	r2, [r3, #5]
		  //Manual_RejectionCount	=  Manual_RejectionCount+1;
		  MAC_Gen_Prod_Input1_Production =0;
 80034da:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <_ZN9LpdcLogic15manualRejectionEv+0x60>)
 80034dc:	2200      	movs	r2, #0
 80034de:	801a      	strh	r2, [r3, #0]
		  MAC_Gen_Rej_Input_Production = 1;
 80034e0:	4b0a      	ldr	r3, [pc, #40]	; (800350c <_ZN9LpdcLogic15manualRejectionEv+0x64>)
 80034e2:	2201      	movs	r2, #1
 80034e4:	801a      	strh	r2, [r3, #0]
		  UpdateStorage=1;
 80034e6:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <_ZN9LpdcLogic15manualRejectionEv+0x68>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	701a      	strb	r2, [r3, #0]
	 }
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
	 {
		 DebounceMACA_Rej=1;
	 }
}
 80034ec:	e006      	b.n	80034fc <_ZN9LpdcLogic15manualRejectionEv+0x54>
	 else if(GPIO_PinStateRej ==GPIO_PIN_SET)
 80034ee:	4b05      	ldr	r3, [pc, #20]	; (8003504 <_ZN9LpdcLogic15manualRejectionEv+0x5c>)
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d102      	bne.n	80034fc <_ZN9LpdcLogic15manualRejectionEv+0x54>
		 DebounceMACA_Rej=1;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	715a      	strb	r2, [r3, #5]
}
 80034fc:	bf00      	nop
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	2000076a 	.word	0x2000076a
 8003508:	2000076e 	.word	0x2000076e
 800350c:	20000772 	.word	0x20000772
 8003510:	2000077a 	.word	0x2000077a

08003514 <_ZN9LpdcLogic13mAlarmControlEv>:

void LpdcLogic::mAlarmControl(void)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
	}
	else
	{
	//	HAL_GPIO_WritePin(GPIOC, RELAY4_Pin, GPIO_PIN_RESET);
	}
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <_ZN6commonC1Ev>:
 *      Author: MKS
 */

#include "common.h"

common::common() {
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	4a04      	ldr	r2, [pc, #16]	; (8003544 <_ZN6commonC1Ev+0x1c>)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4618      	mov	r0, r3
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	08010108 	.word	0x08010108

08003548 <_ZN6commonD1Ev>:

common::~common() {
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	4a04      	ldr	r2, [pc, #16]	; (8003564 <_ZN6commonD1Ev+0x1c>)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	08010108 	.word	0x08010108

08003568 <_ZN6commonD0Ev>:
common::~common() {
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
}
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f7ff ffe9 	bl	8003548 <_ZN6commonD1Ev>
 8003576:	2104      	movs	r1, #4
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f00b feac 	bl	800f2d6 <_ZdlPvj>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <_ZN14DisplayRoutineC1Ev>:
extern uint16_t productiontimeSetOL;

char GLCDNumericArray[2];
char gLCDNumericArraySize_4[4];

DisplayRoutine::DisplayRoutine() {
 8003588:	b5b0      	push	{r4, r5, r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	4a26      	ldr	r2, [pc, #152]	; (800362c <_ZN14DisplayRoutineC1Ev+0xa4>)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	601a      	str	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	3304      	adds	r3, #4
 800359a:	4618      	mov	r0, r3
 800359c:	f000 fa2a 	bl	80039f4 <_ZN4GLCDC1Ev>
 80035a0:	687d      	ldr	r5, [r7, #4]
 80035a2:	4b23      	ldr	r3, [pc, #140]	; (8003630 <_ZN14DisplayRoutineC1Ev+0xa8>)
 80035a4:	f605 2408 	addw	r4, r5, #2568	; 0xa08
 80035a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035aa:	c407      	stmia	r4!, {r0, r1, r2}
 80035ac:	8023      	strh	r3, [r4, #0]
 80035ae:	2300      	movs	r3, #0
 80035b0:	f885 3a16 	strb.w	r3, [r5, #2582]	; 0xa16
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a1f      	ldr	r2, [pc, #124]	; (8003634 <_ZN14DisplayRoutineC1Ev+0xac>)
 80035b8:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 80035bc:	8812      	ldrh	r2, [r2, #0]
 80035be:	801a      	strh	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	491d      	ldr	r1, [pc, #116]	; (8003638 <_ZN14DisplayRoutineC1Ev+0xb0>)
 80035c4:	f603 2219 	addw	r2, r3, #2585	; 0xa19
 80035c8:	8808      	ldrh	r0, [r1, #0]
 80035ca:	7889      	ldrb	r1, [r1, #2]
 80035cc:	8010      	strh	r0, [r2, #0]
 80035ce:	7091      	strb	r1, [r2, #2]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2a1c 	strb.w	r2, [r3, #2588]	; 0xa1c
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a18      	ldr	r2, [pc, #96]	; (800363c <_ZN14DisplayRoutineC1Ev+0xb4>)
 80035da:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 80035de:	8812      	ldrh	r2, [r2, #0]
 80035e0:	801a      	strh	r2, [r3, #0]
 80035e2:	687d      	ldr	r5, [r7, #4]
 80035e4:	4b16      	ldr	r3, [pc, #88]	; (8003640 <_ZN14DisplayRoutineC1Ev+0xb8>)
 80035e6:	f605 241f 	addw	r4, r5, #2591	; 0xa1f
 80035ea:	cb07      	ldmia	r3!, {r0, r1, r2}
 80035ec:	6020      	str	r0, [r4, #0]
 80035ee:	6061      	str	r1, [r4, #4]
 80035f0:	60a2      	str	r2, [r4, #8]
 80035f2:	2300      	movs	r3, #0
 80035f4:	f885 3a2b 	strb.w	r3, [r5, #2603]	; 0xa2b
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a12      	ldr	r2, [pc, #72]	; (8003644 <_ZN14DisplayRoutineC1Ev+0xbc>)
 80035fc:	f603 242c 	addw	r4, r3, #2604	; 0xa2c
 8003600:	ca07      	ldmia	r2, {r0, r1, r2}
 8003602:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2a38 	strb.w	r2, [r3, #2616]	; 0xa38
 800360c:	687d      	ldr	r5, [r7, #4]
 800360e:	4b0e      	ldr	r3, [pc, #56]	; (8003648 <_ZN14DisplayRoutineC1Ev+0xc0>)
 8003610:	f605 2439 	addw	r4, r5, #2617	; 0xa39
 8003614:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003616:	6020      	str	r0, [r4, #0]
 8003618:	6061      	str	r1, [r4, #4]
 800361a:	60a2      	str	r2, [r4, #8]
 800361c:	2300      	movs	r3, #0
 800361e:	f885 3a45 	strb.w	r3, [r5, #2629]	; 0xa45
	// TODO Auto-generated constructor stub

}
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4618      	mov	r0, r3
 8003626:	3708      	adds	r7, #8
 8003628:	46bd      	mov	sp, r7
 800362a:	bdb0      	pop	{r4, r5, r7, pc}
 800362c:	08010118 	.word	0x08010118
 8003630:	0800fc48 	.word	0x0800fc48
 8003634:	0800fc58 	.word	0x0800fc58
 8003638:	0800fc5c 	.word	0x0800fc5c
 800363c:	0800fc60 	.word	0x0800fc60
 8003640:	0800fc64 	.word	0x0800fc64
 8003644:	0800fc74 	.word	0x0800fc74
 8003648:	0800fc84 	.word	0x0800fc84

0800364c <_ZN14DisplayRoutineD1Ev>:

DisplayRoutine::~DisplayRoutine() {
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	4a06      	ldr	r2, [pc, #24]	; (8003670 <_ZN14DisplayRoutineD1Ev+0x24>)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3304      	adds	r3, #4
 800365e:	4618      	mov	r0, r3
 8003660:	f004 f944 	bl	80078ec <_ZN4GLCDD1Ev>
	// TODO Auto-generated destructor stub
}
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	08010118 	.word	0x08010118

08003674 <_ZN14DisplayRoutineD0Ev>:
DisplayRoutine::~DisplayRoutine() {
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
}
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f7ff ffe5 	bl	800364c <_ZN14DisplayRoutineD1Ev>
 8003682:	f640 2148 	movw	r1, #2632	; 0xa48
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f00b fe25 	bl	800f2d6 <_ZdlPvj>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <_ZN14DisplayRoutine3runEv>:

void DisplayRoutine::run()
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
	//m_gLCDDrive.m_clrlcd();/*  Try in local if not need comment out*/
	m_gLCDDrive.m_lcdputs1(0,1,Lpdc);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	1d18      	adds	r0, r3, #4
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f603 2308 	addw	r3, r3, #2568	; 0xa08
 80036aa:	2201      	movs	r2, #1
 80036ac:	2100      	movs	r1, #0
 80036ae:	f004 fbdd 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(hour_t,2,0);
 80036b2:	4b51      	ldr	r3, [pc, #324]	; (80037f8 <_ZN14DisplayRoutine3runEv+0x160>)
 80036b4:	7819      	ldrb	r1, [r3, #0]
 80036b6:	2300      	movs	r3, #0
 80036b8:	2202      	movs	r2, #2
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f8b2 	bl	8003824 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(15,2,colon);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	1d18      	adds	r0, r3, #4
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 80036ca:	2202      	movs	r2, #2
 80036cc:	210f      	movs	r1, #15
 80036ce:	f004 fbcd 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(min_t,2,20);
 80036d2:	4b4a      	ldr	r3, [pc, #296]	; (80037fc <_ZN14DisplayRoutine3runEv+0x164>)
 80036d4:	7819      	ldrb	r1, [r3, #0]
 80036d6:	2314      	movs	r3, #20
 80036d8:	2202      	movs	r2, #2
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f8a2 	bl	8003824 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(35,2,colon);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	1d18      	adds	r0, r3, #4
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f603 2317 	addw	r3, r3, #2583	; 0xa17
 80036ea:	2202      	movs	r2, #2
 80036ec:	2123      	movs	r1, #35	; 0x23
 80036ee:	f004 fbbd 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(sec_t,2,40);
 80036f2:	4b43      	ldr	r3, [pc, #268]	; (8003800 <_ZN14DisplayRoutine3runEv+0x168>)
 80036f4:	7819      	ldrb	r1, [r3, #0]
 80036f6:	2328      	movs	r3, #40	; 0x28
 80036f8:	2202      	movs	r2, #2
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f892 	bl	8003824 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(54,2,space);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	1d18      	adds	r0, r3, #4
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 800370a:	2202      	movs	r2, #2
 800370c:	2136      	movs	r1, #54	; 0x36
 800370e:	f004 fbad 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(date_Rtc,2,65);
 8003712:	4b3c      	ldr	r3, [pc, #240]	; (8003804 <_ZN14DisplayRoutine3runEv+0x16c>)
 8003714:	7819      	ldrb	r1, [r3, #0]
 8003716:	2341      	movs	r3, #65	; 0x41
 8003718:	2202      	movs	r2, #2
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f882 	bl	8003824 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(81,2,backslash);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	1d18      	adds	r0, r3, #4
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 800372a:	2202      	movs	r2, #2
 800372c:	2151      	movs	r1, #81	; 0x51
 800372e:	f004 fb9d 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(month_Rtc,2,86);
 8003732:	4b35      	ldr	r3, [pc, #212]	; (8003808 <_ZN14DisplayRoutine3runEv+0x170>)
 8003734:	7819      	ldrb	r1, [r3, #0]
 8003736:	2356      	movs	r3, #86	; 0x56
 8003738:	2202      	movs	r2, #2
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f872 	bl	8003824 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(103,2,backslash);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	1d18      	adds	r0, r3, #4
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f603 231d 	addw	r3, r3, #2589	; 0xa1d
 800374a:	2202      	movs	r2, #2
 800374c:	2167      	movs	r1, #103	; 0x67
 800374e:	f004 fb8d 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value2Digit(year_Rtc,2,110);
 8003752:	4b2e      	ldr	r3, [pc, #184]	; (800380c <_ZN14DisplayRoutine3runEv+0x174>)
 8003754:	7819      	ldrb	r1, [r3, #0]
 8003756:	236e      	movs	r3, #110	; 0x6e
 8003758:	2202      	movs	r2, #2
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f862 	bl	8003824 <_ZN14DisplayRoutine11value2DigitEhhh>
	m_gLCDDrive.m_lcdputs1(0,3,production);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	1d18      	adds	r0, r3, #4
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f603 231f 	addw	r3, r3, #2591	; 0xa1f
 800376a:	2203      	movs	r2, #3
 800376c:	2100      	movs	r1, #0
 800376e:	f004 fb7d 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Production_Total,3,85);
 8003772:	4b27      	ldr	r3, [pc, #156]	; (8003810 <_ZN14DisplayRoutine3runEv+0x178>)
 8003774:	8819      	ldrh	r1, [r3, #0]
 8003776:	2355      	movs	r3, #85	; 0x55
 8003778:	2203      	movs	r2, #3
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f892 	bl	80038a4 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,4,rejection);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	1d18      	adds	r0, r3, #4
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f603 232c 	addw	r3, r3, #2604	; 0xa2c
 800378a:	2204      	movs	r2, #4
 800378c:	2100      	movs	r1, #0
 800378e:	f004 fb6d 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(Rejection_Total,4,85);
 8003792:	4b20      	ldr	r3, [pc, #128]	; (8003814 <_ZN14DisplayRoutine3runEv+0x17c>)
 8003794:	8819      	ldrh	r1, [r3, #0]
 8003796:	2355      	movs	r3, #85	; 0x55
 8003798:	2204      	movs	r2, #4
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f882 	bl	80038a4 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(0,5,Mrejection);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	1d18      	adds	r0, r3, #4
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f603 2339 	addw	r3, r3, #2617	; 0xa39
 80037aa:	2205      	movs	r2, #5
 80037ac:	2100      	movs	r1, #0
 80037ae:	f004 fb5d 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(productiontimeSetOL,5,90);
 80037b2:	4b19      	ldr	r3, [pc, #100]	; (8003818 <_ZN14DisplayRoutine3runEv+0x180>)
 80037b4:	8819      	ldrh	r1, [r3, #0]
 80037b6:	235a      	movs	r3, #90	; 0x5a
 80037b8:	2205      	movs	r2, #5
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f872 	bl	80038a4 <_ZN14DisplayRoutine11value4DigitEthh>
	value4Digit(wifi_command,6,0);
 80037c0:	4b16      	ldr	r3, [pc, #88]	; (800381c <_ZN14DisplayRoutine3runEv+0x184>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	b299      	uxth	r1, r3
 80037c6:	2300      	movs	r3, #0
 80037c8:	2206      	movs	r2, #6
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f86a 	bl	80038a4 <_ZN14DisplayRoutine11value4DigitEthh>
	m_gLCDDrive.m_lcdputs1(40,6,space);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	1d18      	adds	r0, r3, #4
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f603 2319 	addw	r3, r3, #2585	; 0xa19
 80037da:	2206      	movs	r2, #6
 80037dc:	2128      	movs	r1, #40	; 0x28
 80037de:	f004 fb45 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
	value4Digit(SectorPos,6,80);
 80037e2:	4b0f      	ldr	r3, [pc, #60]	; (8003820 <_ZN14DisplayRoutine3runEv+0x188>)
 80037e4:	8819      	ldrh	r1, [r3, #0]
 80037e6:	2350      	movs	r3, #80	; 0x50
 80037e8:	2206      	movs	r2, #6
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f85a 	bl	80038a4 <_ZN14DisplayRoutine11value4DigitEthh>

}
 80037f0:	bf00      	nop
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	20000984 	.word	0x20000984
 80037fc:	20000985 	.word	0x20000985
 8003800:	20000986 	.word	0x20000986
 8003804:	20000988 	.word	0x20000988
 8003808:	20000989 	.word	0x20000989
 800380c:	2000098a 	.word	0x2000098a
 8003810:	200000ee 	.word	0x200000ee
 8003814:	200000f0 	.word	0x200000f0
 8003818:	20000000 	.word	0x20000000
 800381c:	2000098d 	.word	0x2000098d
 8003820:	2000095a 	.word	0x2000095a

08003824 <_ZN14DisplayRoutine11value2DigitEhhh>:

void DisplayRoutine::value2Digit(uint8_t value,uint8_t posLine,uint8_t posCol)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	4608      	mov	r0, r1
 800382e:	4611      	mov	r1, r2
 8003830:	461a      	mov	r2, r3
 8003832:	4603      	mov	r3, r0
 8003834:	70fb      	strb	r3, [r7, #3]
 8003836:	460b      	mov	r3, r1
 8003838:	70bb      	strb	r3, [r7, #2]
 800383a:	4613      	mov	r3, r2
 800383c:	707b      	strb	r3, [r7, #1]
	GLCDNumericArray[0] =(unsigned char)(((value%100)/10)+0x30);
 800383e:	78fb      	ldrb	r3, [r7, #3]
 8003840:	4a15      	ldr	r2, [pc, #84]	; (8003898 <_ZN14DisplayRoutine11value2DigitEhhh+0x74>)
 8003842:	fba2 1203 	umull	r1, r2, r2, r3
 8003846:	0952      	lsrs	r2, r2, #5
 8003848:	2164      	movs	r1, #100	; 0x64
 800384a:	fb01 f202 	mul.w	r2, r1, r2
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	b2db      	uxtb	r3, r3
 8003852:	4a12      	ldr	r2, [pc, #72]	; (800389c <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 8003854:	fba2 2303 	umull	r2, r3, r2, r3
 8003858:	08db      	lsrs	r3, r3, #3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	3330      	adds	r3, #48	; 0x30
 800385e:	b2da      	uxtb	r2, r3
 8003860:	4b0f      	ldr	r3, [pc, #60]	; (80038a0 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8003862:	701a      	strb	r2, [r3, #0]
    GLCDNumericArray[1] =(unsigned char)((value%10)+0x30);
 8003864:	78fa      	ldrb	r2, [r7, #3]
 8003866:	4b0d      	ldr	r3, [pc, #52]	; (800389c <_ZN14DisplayRoutine11value2DigitEhhh+0x78>)
 8003868:	fba3 1302 	umull	r1, r3, r3, r2
 800386c:	08d9      	lsrs	r1, r3, #3
 800386e:	460b      	mov	r3, r1
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	440b      	add	r3, r1
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	b2db      	uxtb	r3, r3
 800387a:	3330      	adds	r3, #48	; 0x30
 800387c:	b2da      	uxtb	r2, r3
 800387e:	4b08      	ldr	r3, [pc, #32]	; (80038a0 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 8003880:	705a      	strb	r2, [r3, #1]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,GLCDNumericArray);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	1d18      	adds	r0, r3, #4
 8003886:	78ba      	ldrb	r2, [r7, #2]
 8003888:	7879      	ldrb	r1, [r7, #1]
 800388a:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <_ZN14DisplayRoutine11value2DigitEhhh+0x7c>)
 800388c:	f004 faee 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
}
 8003890:	bf00      	nop
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	51eb851f 	.word	0x51eb851f
 800389c:	cccccccd 	.word	0xcccccccd
 80038a0:	2000077c 	.word	0x2000077c

080038a4 <_ZN14DisplayRoutine11value4DigitEthh>:
void DisplayRoutine::value4Digit(uint16_t value4dig,uint8_t posLine,uint8_t posCol)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	4608      	mov	r0, r1
 80038ae:	4611      	mov	r1, r2
 80038b0:	461a      	mov	r2, r3
 80038b2:	4603      	mov	r3, r0
 80038b4:	807b      	strh	r3, [r7, #2]
 80038b6:	460b      	mov	r3, r1
 80038b8:	707b      	strb	r3, [r7, #1]
 80038ba:	4613      	mov	r3, r2
 80038bc:	703b      	strb	r3, [r7, #0]
	gLCDNumericArraySize_4[0] =(unsigned char)(((value4dig%10000)/1000)+0x30);
 80038be:	887b      	ldrh	r3, [r7, #2]
 80038c0:	4a2b      	ldr	r2, [pc, #172]	; (8003970 <_ZN14DisplayRoutine11value4DigitEthh+0xcc>)
 80038c2:	fba2 1203 	umull	r1, r2, r2, r3
 80038c6:	0b52      	lsrs	r2, r2, #13
 80038c8:	f242 7110 	movw	r1, #10000	; 0x2710
 80038cc:	fb01 f202 	mul.w	r2, r1, r2
 80038d0:	1a9b      	subs	r3, r3, r2
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	4a27      	ldr	r2, [pc, #156]	; (8003974 <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	099b      	lsrs	r3, r3, #6
 80038dc:	b29b      	uxth	r3, r3
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	3330      	adds	r3, #48	; 0x30
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	4b24      	ldr	r3, [pc, #144]	; (8003978 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 80038e6:	701a      	strb	r2, [r3, #0]
	gLCDNumericArraySize_4[1] =(unsigned char)((value4dig%1000)/100+0x30);
 80038e8:	887b      	ldrh	r3, [r7, #2]
 80038ea:	4a22      	ldr	r2, [pc, #136]	; (8003974 <_ZN14DisplayRoutine11value4DigitEthh+0xd0>)
 80038ec:	fba2 1203 	umull	r1, r2, r2, r3
 80038f0:	0992      	lsrs	r2, r2, #6
 80038f2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80038f6:	fb01 f202 	mul.w	r2, r1, r2
 80038fa:	1a9b      	subs	r3, r3, r2
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	4a1f      	ldr	r2, [pc, #124]	; (800397c <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 8003900:	fba2 2303 	umull	r2, r3, r2, r3
 8003904:	095b      	lsrs	r3, r3, #5
 8003906:	b29b      	uxth	r3, r3
 8003908:	b2db      	uxtb	r3, r3
 800390a:	3330      	adds	r3, #48	; 0x30
 800390c:	b2da      	uxtb	r2, r3
 800390e:	4b1a      	ldr	r3, [pc, #104]	; (8003978 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003910:	705a      	strb	r2, [r3, #1]
	gLCDNumericArraySize_4[2] =(unsigned char)(((value4dig%100)/10)+0x30);
 8003912:	887b      	ldrh	r3, [r7, #2]
 8003914:	4a19      	ldr	r2, [pc, #100]	; (800397c <_ZN14DisplayRoutine11value4DigitEthh+0xd8>)
 8003916:	fba2 1203 	umull	r1, r2, r2, r3
 800391a:	0952      	lsrs	r2, r2, #5
 800391c:	2164      	movs	r1, #100	; 0x64
 800391e:	fb01 f202 	mul.w	r2, r1, r2
 8003922:	1a9b      	subs	r3, r3, r2
 8003924:	b29b      	uxth	r3, r3
 8003926:	4a16      	ldr	r2, [pc, #88]	; (8003980 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 8003928:	fba2 2303 	umull	r2, r3, r2, r3
 800392c:	08db      	lsrs	r3, r3, #3
 800392e:	b29b      	uxth	r3, r3
 8003930:	b2db      	uxtb	r3, r3
 8003932:	3330      	adds	r3, #48	; 0x30
 8003934:	b2da      	uxtb	r2, r3
 8003936:	4b10      	ldr	r3, [pc, #64]	; (8003978 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003938:	709a      	strb	r2, [r3, #2]
	gLCDNumericArraySize_4[3] =(unsigned char)((value4dig%10)+0x30);
 800393a:	887a      	ldrh	r2, [r7, #2]
 800393c:	4b10      	ldr	r3, [pc, #64]	; (8003980 <_ZN14DisplayRoutine11value4DigitEthh+0xdc>)
 800393e:	fba3 1302 	umull	r1, r3, r3, r2
 8003942:	08d9      	lsrs	r1, r3, #3
 8003944:	460b      	mov	r3, r1
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	b29b      	uxth	r3, r3
 8003950:	b2db      	uxtb	r3, r3
 8003952:	3330      	adds	r3, #48	; 0x30
 8003954:	b2da      	uxtb	r2, r3
 8003956:	4b08      	ldr	r3, [pc, #32]	; (8003978 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003958:	70da      	strb	r2, [r3, #3]
	m_gLCDDrive.m_lcdputs1(posCol,posLine,gLCDNumericArraySize_4);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	1d18      	adds	r0, r3, #4
 800395e:	787a      	ldrb	r2, [r7, #1]
 8003960:	7839      	ldrb	r1, [r7, #0]
 8003962:	4b05      	ldr	r3, [pc, #20]	; (8003978 <_ZN14DisplayRoutine11value4DigitEthh+0xd4>)
 8003964:	f004 fa82 	bl	8007e6c <_ZN4GLCD10m_lcdputs1EhhPc>
}
 8003968:	bf00      	nop
 800396a:	3708      	adds	r7, #8
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	d1b71759 	.word	0xd1b71759
 8003974:	10624dd3 	.word	0x10624dd3
 8003978:	20000780 	.word	0x20000780
 800397c:	51eb851f 	.word	0x51eb851f
 8003980:	cccccccd 	.word	0xcccccccd

08003984 <_ZN14DisplayRoutine4InitEv>:

void DisplayRoutine::Init()
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
	m_gLCDDrive.m_displayon();
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3304      	adds	r3, #4
 8003990:	4618      	mov	r0, r3
 8003992:	f004 f88d 	bl	8007ab0 <_ZN4GLCD11m_displayonEv>
	m_gLCDDrive.m_setstartline(0);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3304      	adds	r3, #4
 800399a:	2100      	movs	r1, #0
 800399c:	4618      	mov	r0, r3
 800399e:	f004 f989 	bl	8007cb4 <_ZN4GLCD14m_setstartlineEh>
	m_gLCDDrive.m_clrlcd();
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	3304      	adds	r3, #4
 80039a6:	4618      	mov	r0, r3
 80039a8:	f004 faa0 	bl	8007eec <_ZN4GLCD8m_clrlcdEv>


}
 80039ac:	bf00      	nop
 80039ae:	3708      	adds	r7, #8
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>:

class common {
public:
	common();
	virtual ~common();
	GPIO_PinState ReadtheValueAssignPinstate(uint8_t position, uint8_t value)
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	460b      	mov	r3, r1
 80039be:	70fb      	strb	r3, [r7, #3]
 80039c0:	4613      	mov	r3, r2
 80039c2:	70bb      	strb	r3, [r7, #2]
	{
		GPIO_PinState pinstate;
		position = 1 << position;
 80039c4:	78fb      	ldrb	r3, [r7, #3]
 80039c6:	2201      	movs	r2, #1
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	70fb      	strb	r3, [r7, #3]
		if(position & value){
 80039ce:	78fa      	ldrb	r2, [r7, #3]
 80039d0:	78bb      	ldrb	r3, [r7, #2]
 80039d2:	4013      	ands	r3, r2
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <_ZN6common26ReadtheValueAssignPinstateEhh+0x2c>
			pinstate = GPIO_PIN_SET;
 80039da:	2301      	movs	r3, #1
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	e001      	b.n	80039e4 <_ZN6common26ReadtheValueAssignPinstateEhh+0x30>
		}
		else
		{
			pinstate = GPIO_PIN_RESET;
 80039e0:	2300      	movs	r3, #0
 80039e2:	73fb      	strb	r3, [r7, #15]
		}
		return(pinstate);
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
	}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <_ZN4GLCDC1Ev>:
#include "main.h"
#include <string.h>
#define GLCDDELAY 10
extern TIM_HandleTypeDef htim1;
uint8_t length;
GLCD::GLCD() {
 80039f4:	b5b0      	push	{r4, r5, r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7ff fd92 	bl	8003528 <_ZN6commonC1Ev>
 8003a04:	4ac8      	ldr	r2, [pc, #800]	; (8003d28 <_ZN4GLCDC1Ev+0x334>)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	687d      	ldr	r5, [r7, #4]
 8003a0c:	4bc7      	ldr	r3, [pc, #796]	; (8003d2c <_ZN4GLCDC1Ev+0x338>)
 8003a0e:	1d2c      	adds	r4, r5, #4
 8003a10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a12:	c407      	stmia	r4!, {r0, r1, r2}
 8003a14:	8023      	strh	r3, [r4, #0]
 8003a16:	2300      	movs	r3, #0
 8003a18:	74ab      	strb	r3, [r5, #18]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	615a      	str	r2, [r3, #20]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	619a      	str	r2, [r3, #24]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	775a      	strb	r2, [r3, #29]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	331e      	adds	r3, #30
 8003a30:	f640 0208 	movw	r2, #2056	; 0x808
 8003a34:	2100      	movs	r1, #0
 8003a36:	4618      	mov	r0, r3
 8003a38:	f00b fc92 	bl	800f360 <memset>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	227e      	movs	r2, #126	; 0x7e
 8003a40:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2281      	movs	r2, #129	; 0x81
 8003a48:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2295      	movs	r2, #149	; 0x95
 8003a50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	22b1      	movs	r2, #177	; 0xb1
 8003a58:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	22b1      	movs	r2, #177	; 0xb1
 8003a60:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2295      	movs	r2, #149	; 0x95
 8003a68:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2281      	movs	r2, #129	; 0x81
 8003a70:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	227e      	movs	r2, #126	; 0x7e
 8003a78:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	227e      	movs	r2, #126	; 0x7e
 8003a80:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	22ff      	movs	r2, #255	; 0xff
 8003a88:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	22eb      	movs	r2, #235	; 0xeb
 8003a90:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	22cf      	movs	r2, #207	; 0xcf
 8003a98:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	22cf      	movs	r2, #207	; 0xcf
 8003aa0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	22eb      	movs	r2, #235	; 0xeb
 8003aa8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	22ff      	movs	r2, #255	; 0xff
 8003ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	227e      	movs	r2, #126	; 0x7e
 8003ab8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	220e      	movs	r2, #14
 8003ac0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	221f      	movs	r2, #31
 8003ac8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	223f      	movs	r2, #63	; 0x3f
 8003ad0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	227e      	movs	r2, #126	; 0x7e
 8003ad8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	223f      	movs	r2, #63	; 0x3f
 8003ae0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	221f      	movs	r2, #31
 8003ae8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	220e      	movs	r2, #14
 8003af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2208      	movs	r2, #8
 8003af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	221c      	movs	r2, #28
 8003b00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	223e      	movs	r2, #62	; 0x3e
 8003b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	227f      	movs	r2, #127	; 0x7f
 8003b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	223e      	movs	r2, #62	; 0x3e
 8003b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	221c      	movs	r2, #28
 8003b20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2208      	movs	r2, #8
 8003b28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2218      	movs	r2, #24
 8003b30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	22ba      	movs	r2, #186	; 0xba
 8003b38:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	22ff      	movs	r2, #255	; 0xff
 8003b40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	22ff      	movs	r2, #255	; 0xff
 8003b48:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	22ff      	movs	r2, #255	; 0xff
 8003b50:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	22ba      	movs	r2, #186	; 0xba
 8003b58:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2218      	movs	r2, #24
 8003b60:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2210      	movs	r2, #16
 8003b68:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	22b8      	movs	r2, #184	; 0xb8
 8003b70:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	22fc      	movs	r2, #252	; 0xfc
 8003b78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	22ff      	movs	r2, #255	; 0xff
 8003b80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	22fc      	movs	r2, #252	; 0xfc
 8003b88:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	22b8      	movs	r2, #184	; 0xb8
 8003b90:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2210      	movs	r2, #16
 8003b98:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2218      	movs	r2, #24
 8003ba0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	223c      	movs	r2, #60	; 0x3c
 8003ba8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	223c      	movs	r2, #60	; 0x3c
 8003bb0:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2218      	movs	r2, #24
 8003bb8:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	22ff      	movs	r2, #255	; 0xff
 8003bc0:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	22ff      	movs	r2, #255	; 0xff
 8003bc8:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	22e7      	movs	r2, #231	; 0xe7
 8003bd0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	22c3      	movs	r2, #195	; 0xc3
 8003bd8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	22c3      	movs	r2, #195	; 0xc3
 8003be0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	22e7      	movs	r2, #231	; 0xe7
 8003be8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	22ff      	movs	r2, #255	; 0xff
 8003bf0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	22ff      	movs	r2, #255	; 0xff
 8003bf8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	223c      	movs	r2, #60	; 0x3c
 8003c00:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2266      	movs	r2, #102	; 0x66
 8003c08:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2242      	movs	r2, #66	; 0x42
 8003c10:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2242      	movs	r2, #66	; 0x42
 8003c18:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2266      	movs	r2, #102	; 0x66
 8003c20:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	223c      	movs	r2, #60	; 0x3c
 8003c28:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	22ff      	movs	r2, #255	; 0xff
 8003c30:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	22c3      	movs	r2, #195	; 0xc3
 8003c38:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2299      	movs	r2, #153	; 0x99
 8003c40:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	22bd      	movs	r2, #189	; 0xbd
 8003c48:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	22bd      	movs	r2, #189	; 0xbd
 8003c50:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2299      	movs	r2, #153	; 0x99
 8003c58:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	22c3      	movs	r2, #195	; 0xc3
 8003c60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	22ff      	movs	r2, #255	; 0xff
 8003c68:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2270      	movs	r2, #112	; 0x70
 8003c70:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	22f8      	movs	r2, #248	; 0xf8
 8003c78:	f883 2077 	strb.w	r2, [r3, #119]	; 0x77
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2288      	movs	r2, #136	; 0x88
 8003c80:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2288      	movs	r2, #136	; 0x88
 8003c88:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	22fd      	movs	r2, #253	; 0xfd
 8003c90:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	227f      	movs	r2, #127	; 0x7f
 8003c98:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2207      	movs	r2, #7
 8003ca0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	220f      	movs	r2, #15
 8003ca8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	224e      	movs	r2, #78	; 0x4e
 8003cb0:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	225f      	movs	r2, #95	; 0x5f
 8003cb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	22f1      	movs	r2, #241	; 0xf1
 8003cc0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	22f1      	movs	r2, #241	; 0xf1
 8003cc8:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	225f      	movs	r2, #95	; 0x5f
 8003cd0:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	224e      	movs	r2, #78	; 0x4e
 8003cd8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	22c0      	movs	r2, #192	; 0xc0
 8003ce0:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	22e0      	movs	r2, #224	; 0xe0
 8003ce8:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	22ff      	movs	r2, #255	; 0xff
 8003cf0:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	227f      	movs	r2, #127	; 0x7f
 8003cf8:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2205      	movs	r2, #5
 8003d00:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2205      	movs	r2, #5
 8003d08:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2207      	movs	r2, #7
 8003d10:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2207      	movs	r2, #7
 8003d18:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	22c0      	movs	r2, #192	; 0xc0
 8003d20:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8003d24:	e004      	b.n	8003d30 <_ZN4GLCDC1Ev+0x33c>
 8003d26:	bf00      	nop
 8003d28:	08010128 	.word	0x08010128
 8003d2c:	0800fc94 	.word	0x0800fc94
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	22ff      	movs	r2, #255	; 0xff
 8003d34:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	227f      	movs	r2, #127	; 0x7f
 8003d3c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2205      	movs	r2, #5
 8003d44:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2205      	movs	r2, #5
 8003d4c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2265      	movs	r2, #101	; 0x65
 8003d54:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	227f      	movs	r2, #127	; 0x7f
 8003d5c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	223f      	movs	r2, #63	; 0x3f
 8003d64:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2299      	movs	r2, #153	; 0x99
 8003d6c:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	225a      	movs	r2, #90	; 0x5a
 8003d74:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	223c      	movs	r2, #60	; 0x3c
 8003d7c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	22e7      	movs	r2, #231	; 0xe7
 8003d84:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	22e7      	movs	r2, #231	; 0xe7
 8003d8c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	223c      	movs	r2, #60	; 0x3c
 8003d94:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	225a      	movs	r2, #90	; 0x5a
 8003d9c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2299      	movs	r2, #153	; 0x99
 8003da4:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	227f      	movs	r2, #127	; 0x7f
 8003dac:	f883 209e 	strb.w	r2, [r3, #158]	; 0x9e
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	223e      	movs	r2, #62	; 0x3e
 8003db4:	f883 209f 	strb.w	r2, [r3, #159]	; 0x9f
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	223e      	movs	r2, #62	; 0x3e
 8003dbc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	221c      	movs	r2, #28
 8003dc4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	221c      	movs	r2, #28
 8003dcc:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2208      	movs	r2, #8
 8003ddc:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2208      	movs	r2, #8
 8003de4:	f883 20a6 	strb.w	r2, [r3, #166]	; 0xa6
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2208      	movs	r2, #8
 8003dec:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	221c      	movs	r2, #28
 8003df4:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	221c      	movs	r2, #28
 8003dfc:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	223e      	movs	r2, #62	; 0x3e
 8003e04:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	223e      	movs	r2, #62	; 0x3e
 8003e0c:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	227f      	movs	r2, #127	; 0x7f
 8003e14:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2224      	movs	r2, #36	; 0x24
 8003e1c:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2266      	movs	r2, #102	; 0x66
 8003e24:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	22ff      	movs	r2, #255	; 0xff
 8003e2c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	22ff      	movs	r2, #255	; 0xff
 8003e34:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2266      	movs	r2, #102	; 0x66
 8003e3c:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2224      	movs	r2, #36	; 0x24
 8003e44:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	225f      	movs	r2, #95	; 0x5f
 8003e4c:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	225f      	movs	r2, #95	; 0x5f
 8003e54:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	225f      	movs	r2, #95	; 0x5f
 8003e5c:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	225f      	movs	r2, #95	; 0x5f
 8003e64:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2206      	movs	r2, #6
 8003e6c:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	220f      	movs	r2, #15
 8003e74:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2209      	movs	r2, #9
 8003e7c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	227f      	movs	r2, #127	; 0x7f
 8003e84:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	227f      	movs	r2, #127	; 0x7f
 8003e8c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	227f      	movs	r2, #127	; 0x7f
 8003e9c:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	227f      	movs	r2, #127	; 0x7f
 8003ea4:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2240      	movs	r2, #64	; 0x40
 8003eac:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	22da      	movs	r2, #218	; 0xda
 8003eb4:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	22bf      	movs	r2, #191	; 0xbf
 8003ebc:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	22a5      	movs	r2, #165	; 0xa5
 8003ec4:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	22fd      	movs	r2, #253	; 0xfd
 8003ecc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2259      	movs	r2, #89	; 0x59
 8003ed4:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2203      	movs	r2, #3
 8003edc:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2270      	movs	r2, #112	; 0x70
 8003eec:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2270      	movs	r2, #112	; 0x70
 8003ef4:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2270      	movs	r2, #112	; 0x70
 8003efc:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2270      	movs	r2, #112	; 0x70
 8003f04:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2270      	movs	r2, #112	; 0x70
 8003f0c:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2270      	movs	r2, #112	; 0x70
 8003f14:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2280      	movs	r2, #128	; 0x80
 8003f1c:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2294      	movs	r2, #148	; 0x94
 8003f24:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	22b6      	movs	r2, #182	; 0xb6
 8003f2c:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	22ff      	movs	r2, #255	; 0xff
 8003f34:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	22ff      	movs	r2, #255	; 0xff
 8003f3c:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	22b6      	movs	r2, #182	; 0xb6
 8003f44:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2294      	movs	r2, #148	; 0x94
 8003f4c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2280      	movs	r2, #128	; 0x80
 8003f54:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2204      	movs	r2, #4
 8003f5c:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2206      	movs	r2, #6
 8003f64:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	227f      	movs	r2, #127	; 0x7f
 8003f6c:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	227f      	movs	r2, #127	; 0x7f
 8003f74:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2206      	movs	r2, #6
 8003f7c:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2204      	movs	r2, #4
 8003f84:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2210      	movs	r2, #16
 8003f8c:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2230      	movs	r2, #48	; 0x30
 8003f94:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	227f      	movs	r2, #127	; 0x7f
 8003f9c:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	227f      	movs	r2, #127	; 0x7f
 8003fa4:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2230      	movs	r2, #48	; 0x30
 8003fac:	f883 20eb 	strb.w	r2, [r3, #235]	; 0xeb
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2210      	movs	r2, #16
 8003fb4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2208      	movs	r2, #8
 8003fbc:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2208      	movs	r2, #8
 8003fc4:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2208      	movs	r2, #8
 8003fcc:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	222a      	movs	r2, #42	; 0x2a
 8003fd4:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	223e      	movs	r2, #62	; 0x3e
 8003fdc:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	221c      	movs	r2, #28
 8003fe4:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2208      	movs	r2, #8
 8003fec:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2208      	movs	r2, #8
 8003ff4:	f883 20f6 	strb.w	r2, [r3, #246]	; 0xf6
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	221c      	movs	r2, #28
 8003ffc:	f883 20f7 	strb.w	r2, [r3, #247]	; 0xf7
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	223e      	movs	r2, #62	; 0x3e
 8004004:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	222a      	movs	r2, #42	; 0x2a
 800400c:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2208      	movs	r2, #8
 8004014:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2208      	movs	r2, #8
 800401c:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2208      	movs	r2, #8
 8004024:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	223c      	movs	r2, #60	; 0x3c
 800402c:	f883 20fe 	strb.w	r2, [r3, #254]	; 0xfe
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	223c      	movs	r2, #60	; 0x3c
 8004034:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2220      	movs	r2, #32
 800403c:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2220      	movs	r2, #32
 800404c:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2220      	movs	r2, #32
 8004054:	f883 2103 	strb.w	r2, [r3, #259]	; 0x103
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2208      	movs	r2, #8
 8004064:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	221c      	movs	r2, #28
 800406c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	223e      	movs	r2, #62	; 0x3e
 8004074:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2208      	movs	r2, #8
 800407c:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2208      	movs	r2, #8
 8004084:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	223e      	movs	r2, #62	; 0x3e
 800408c:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	221c      	movs	r2, #28
 8004094:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2208      	movs	r2, #8
 800409c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2230      	movs	r2, #48	; 0x30
 80040a4:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2238      	movs	r2, #56	; 0x38
 80040ac:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	223c      	movs	r2, #60	; 0x3c
 80040b4:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	223e      	movs	r2, #62	; 0x3e
 80040bc:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	223e      	movs	r2, #62	; 0x3e
 80040c4:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	223c      	movs	r2, #60	; 0x3c
 80040cc:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2238      	movs	r2, #56	; 0x38
 80040d4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2230      	movs	r2, #48	; 0x30
 80040dc:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2206      	movs	r2, #6
 80040e4:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	220e      	movs	r2, #14
 80040ec:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	221e      	movs	r2, #30
 80040f4:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	223e      	movs	r2, #62	; 0x3e
 80040fc:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	223e      	movs	r2, #62	; 0x3e
 8004104:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	221e      	movs	r2, #30
 800410c:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	220e      	movs	r2, #14
 8004114:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2206      	movs	r2, #6
 800411c:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2206      	movs	r2, #6
 8004124:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	225f      	movs	r2, #95	; 0x5f
 800412c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	225f      	movs	r2, #95	; 0x5f
 8004134:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2206      	movs	r2, #6
 800413c:	f883 212a 	strb.w	r2, [r3, #298]	; 0x12a
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2207      	movs	r2, #7
 8004144:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2207      	movs	r2, #7
 800414c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2207      	movs	r2, #7
 8004154:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2207      	movs	r2, #7
 800415c:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2214      	movs	r2, #20
 8004164:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	227f      	movs	r2, #127	; 0x7f
 800416c:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	227f      	movs	r2, #127	; 0x7f
 8004174:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2214      	movs	r2, #20
 800417c:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	227f      	movs	r2, #127	; 0x7f
 8004184:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	227f      	movs	r2, #127	; 0x7f
 800418c:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2214      	movs	r2, #20
 8004194:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2224      	movs	r2, #36	; 0x24
 800419c:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	222e      	movs	r2, #46	; 0x2e
 80041a4:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	226b      	movs	r2, #107	; 0x6b
 80041ac:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	226b      	movs	r2, #107	; 0x6b
 80041b4:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	223a      	movs	r2, #58	; 0x3a
 80041bc:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2212      	movs	r2, #18
 80041c4:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2246      	movs	r2, #70	; 0x46
 80041cc:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2266      	movs	r2, #102	; 0x66
 80041d4:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2230      	movs	r2, #48	; 0x30
 80041dc:	f883 2148 	strb.w	r2, [r3, #328]	; 0x148
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2218      	movs	r2, #24
 80041e4:	f883 2149 	strb.w	r2, [r3, #329]	; 0x149
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	220c      	movs	r2, #12
 80041ec:	f883 214a 	strb.w	r2, [r3, #330]	; 0x14a
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2266      	movs	r2, #102	; 0x66
 80041f4:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2262      	movs	r2, #98	; 0x62
 80041fc:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2230      	movs	r2, #48	; 0x30
 8004204:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	227a      	movs	r2, #122	; 0x7a
 800420c:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	224f      	movs	r2, #79	; 0x4f
 8004214:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	225d      	movs	r2, #93	; 0x5d
 800421c:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2237      	movs	r2, #55	; 0x37
 8004224:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	227a      	movs	r2, #122	; 0x7a
 800422c:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2248      	movs	r2, #72	; 0x48
 8004234:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2204      	movs	r2, #4
 800423c:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2207      	movs	r2, #7
 8004244:	f883 2157 	strb.w	r2, [r3, #343]	; 0x157
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2203      	movs	r2, #3
 800424c:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	221c      	movs	r2, #28
 8004254:	f883 215f 	strb.w	r2, [r3, #351]	; 0x15f
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	223e      	movs	r2, #62	; 0x3e
 800425c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2263      	movs	r2, #99	; 0x63
 8004264:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2241      	movs	r2, #65	; 0x41
 800426c:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2241      	movs	r2, #65	; 0x41
 8004274:	f883 2167 	strb.w	r2, [r3, #359]	; 0x167
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2263      	movs	r2, #99	; 0x63
 800427c:	f883 2168 	strb.w	r2, [r3, #360]	; 0x168
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	223e      	movs	r2, #62	; 0x3e
 8004284:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	221c      	movs	r2, #28
 800428c:	f883 216a 	strb.w	r2, [r3, #362]	; 0x16a
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2208      	movs	r2, #8
 8004294:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	222a      	movs	r2, #42	; 0x2a
 800429c:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	223e      	movs	r2, #62	; 0x3e
 80042a4:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	221c      	movs	r2, #28
 80042ac:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	221c      	movs	r2, #28
 80042b4:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	223e      	movs	r2, #62	; 0x3e
 80042bc:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	222a      	movs	r2, #42	; 0x2a
 80042c4:	f883 2174 	strb.w	r2, [r3, #372]	; 0x174
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2208      	movs	r2, #8
 80042cc:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2208      	movs	r2, #8
 80042d4:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2208      	movs	r2, #8
 80042dc:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	223e      	movs	r2, #62	; 0x3e
 80042e4:	f883 2178 	strb.w	r2, [r3, #376]	; 0x178
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	223e      	movs	r2, #62	; 0x3e
 80042ec:	f883 2179 	strb.w	r2, [r3, #377]	; 0x179
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2208      	movs	r2, #8
 80042f4:	f883 217a 	strb.w	r2, [r3, #378]	; 0x17a
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2208      	movs	r2, #8
 80042fc:	f883 217b 	strb.w	r2, [r3, #379]	; 0x17b
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2280      	movs	r2, #128	; 0x80
 8004304:	f883 217f 	strb.w	r2, [r3, #383]	; 0x17f
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	22e0      	movs	r2, #224	; 0xe0
 800430c:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2260      	movs	r2, #96	; 0x60
 8004314:	f883 2181 	strb.w	r2, [r3, #385]	; 0x181
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2208      	movs	r2, #8
 800431c:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2208      	movs	r2, #8
 8004324:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2208      	movs	r2, #8
 800432c:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2208      	movs	r2, #8
 8004334:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2208      	movs	r2, #8
 800433c:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2208      	movs	r2, #8
 8004344:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2260      	movs	r2, #96	; 0x60
 800434c:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2260      	movs	r2, #96	; 0x60
 8004354:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2260      	movs	r2, #96	; 0x60
 800435c:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2230      	movs	r2, #48	; 0x30
 8004364:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2218      	movs	r2, #24
 800436c:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	220c      	movs	r2, #12
 8004374:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2206      	movs	r2, #6
 800437c:	f883 219a 	strb.w	r2, [r3, #410]	; 0x19a
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2203      	movs	r2, #3
 8004384:	f883 219b 	strb.w	r2, [r3, #411]	; 0x19b
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	223e      	movs	r2, #62	; 0x3e
 8004394:	f883 219e 	strb.w	r2, [r3, #414]	; 0x19e
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	227f      	movs	r2, #127	; 0x7f
 800439c:	f883 219f 	strb.w	r2, [r3, #415]	; 0x19f
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2271      	movs	r2, #113	; 0x71
 80043a4:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2259      	movs	r2, #89	; 0x59
 80043ac:	f883 21a1 	strb.w	r2, [r3, #417]	; 0x1a1
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	224d      	movs	r2, #77	; 0x4d
 80043b4:	f883 21a2 	strb.w	r2, [r3, #418]	; 0x1a2
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	227f      	movs	r2, #127	; 0x7f
 80043bc:	f883 21a3 	strb.w	r2, [r3, #419]	; 0x1a3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	223e      	movs	r2, #62	; 0x3e
 80043c4:	f883 21a4 	strb.w	r2, [r3, #420]	; 0x1a4
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2240      	movs	r2, #64	; 0x40
 80043cc:	f883 21a6 	strb.w	r2, [r3, #422]	; 0x1a6
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2242      	movs	r2, #66	; 0x42
 80043d4:	f883 21a7 	strb.w	r2, [r3, #423]	; 0x1a7
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	227f      	movs	r2, #127	; 0x7f
 80043dc:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	227f      	movs	r2, #127	; 0x7f
 80043e4:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2240      	movs	r2, #64	; 0x40
 80043ec:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2240      	movs	r2, #64	; 0x40
 80043f4:	f883 21ab 	strb.w	r2, [r3, #427]	; 0x1ab
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2262      	movs	r2, #98	; 0x62
 80043fc:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2273      	movs	r2, #115	; 0x73
 8004404:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2259      	movs	r2, #89	; 0x59
 800440c:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2249      	movs	r2, #73	; 0x49
 8004414:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	226f      	movs	r2, #111	; 0x6f
 800441c:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2266      	movs	r2, #102	; 0x66
 8004424:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2222      	movs	r2, #34	; 0x22
 800442c:	f883 21b6 	strb.w	r2, [r3, #438]	; 0x1b6
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2263      	movs	r2, #99	; 0x63
 8004434:	f883 21b7 	strb.w	r2, [r3, #439]	; 0x1b7
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2249      	movs	r2, #73	; 0x49
 800443c:	f883 21b8 	strb.w	r2, [r3, #440]	; 0x1b8
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2249      	movs	r2, #73	; 0x49
 8004444:	f883 21b9 	strb.w	r2, [r3, #441]	; 0x1b9
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	227f      	movs	r2, #127	; 0x7f
 800444c:	f883 21ba 	strb.w	r2, [r3, #442]	; 0x1ba
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2236      	movs	r2, #54	; 0x36
 8004454:	f883 21bb 	strb.w	r2, [r3, #443]	; 0x1bb
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2218      	movs	r2, #24
 800445c:	f883 21be 	strb.w	r2, [r3, #446]	; 0x1be
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	221c      	movs	r2, #28
 8004464:	f883 21bf 	strb.w	r2, [r3, #447]	; 0x1bf
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2216      	movs	r2, #22
 800446c:	f883 21c0 	strb.w	r2, [r3, #448]	; 0x1c0
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2253      	movs	r2, #83	; 0x53
 8004474:	f883 21c1 	strb.w	r2, [r3, #449]	; 0x1c1
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	227f      	movs	r2, #127	; 0x7f
 800447c:	f883 21c2 	strb.w	r2, [r3, #450]	; 0x1c2
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	227f      	movs	r2, #127	; 0x7f
 8004484:	f883 21c3 	strb.w	r2, [r3, #451]	; 0x1c3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2250      	movs	r2, #80	; 0x50
 800448c:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2227      	movs	r2, #39	; 0x27
 8004494:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2267      	movs	r2, #103	; 0x67
 800449c:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2245      	movs	r2, #69	; 0x45
 80044a4:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2245      	movs	r2, #69	; 0x45
 80044ac:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	227d      	movs	r2, #125	; 0x7d
 80044b4:	f883 21ca 	strb.w	r2, [r3, #458]	; 0x1ca
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2239      	movs	r2, #57	; 0x39
 80044bc:	f883 21cb 	strb.w	r2, [r3, #459]	; 0x1cb
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	223c      	movs	r2, #60	; 0x3c
 80044c4:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	227e      	movs	r2, #126	; 0x7e
 80044cc:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	224b      	movs	r2, #75	; 0x4b
 80044d4:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2249      	movs	r2, #73	; 0x49
 80044dc:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2279      	movs	r2, #121	; 0x79
 80044e4:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2230      	movs	r2, #48	; 0x30
 80044ec:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2203      	movs	r2, #3
 80044f4:	f883 21d6 	strb.w	r2, [r3, #470]	; 0x1d6
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2203      	movs	r2, #3
 80044fc:	f883 21d7 	strb.w	r2, [r3, #471]	; 0x1d7
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2271      	movs	r2, #113	; 0x71
 8004504:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2279      	movs	r2, #121	; 0x79
 800450c:	f883 21d9 	strb.w	r2, [r3, #473]	; 0x1d9
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	220f      	movs	r2, #15
 8004514:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2207      	movs	r2, #7
 800451c:	f883 21db 	strb.w	r2, [r3, #475]	; 0x1db
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2236      	movs	r2, #54	; 0x36
 8004524:	f883 21de 	strb.w	r2, [r3, #478]	; 0x1de
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	227f      	movs	r2, #127	; 0x7f
 800452c:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2249      	movs	r2, #73	; 0x49
 8004534:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2249      	movs	r2, #73	; 0x49
 800453c:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	227f      	movs	r2, #127	; 0x7f
 8004544:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2236      	movs	r2, #54	; 0x36
 800454c:	f883 21e3 	strb.w	r2, [r3, #483]	; 0x1e3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2206      	movs	r2, #6
 8004554:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	224f      	movs	r2, #79	; 0x4f
 800455c:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2249      	movs	r2, #73	; 0x49
 8004564:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2269      	movs	r2, #105	; 0x69
 800456c:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	223f      	movs	r2, #63	; 0x3f
 8004574:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	221e      	movs	r2, #30
 800457c:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2266      	movs	r2, #102	; 0x66
 8004584:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2266      	movs	r2, #102	; 0x66
 800458c:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2280      	movs	r2, #128	; 0x80
 8004594:	f883 21f7 	strb.w	r2, [r3, #503]	; 0x1f7
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	22e6      	movs	r2, #230	; 0xe6
 800459c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2266      	movs	r2, #102	; 0x66
 80045a4:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2208      	movs	r2, #8
 80045ac:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	221c      	movs	r2, #28
 80045b4:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2236      	movs	r2, #54	; 0x36
 80045bc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2263      	movs	r2, #99	; 0x63
 80045c4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2241      	movs	r2, #65	; 0x41
 80045cc:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2224      	movs	r2, #36	; 0x24
 80045d4:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2224      	movs	r2, #36	; 0x24
 80045dc:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2224      	movs	r2, #36	; 0x24
 80045e4:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2224      	movs	r2, #36	; 0x24
 80045ec:	f883 2209 	strb.w	r2, [r3, #521]	; 0x209
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2224      	movs	r2, #36	; 0x24
 80045f4:	f883 220a 	strb.w	r2, [r3, #522]	; 0x20a
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2224      	movs	r2, #36	; 0x24
 80045fc:	f883 220b 	strb.w	r2, [r3, #523]	; 0x20b
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2241      	movs	r2, #65	; 0x41
 8004604:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2263      	movs	r2, #99	; 0x63
 800460c:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2236      	movs	r2, #54	; 0x36
 8004614:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	221c      	movs	r2, #28
 800461c:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2208      	movs	r2, #8
 8004624:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2202      	movs	r2, #2
 800462c:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2203      	movs	r2, #3
 8004634:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2251      	movs	r2, #81	; 0x51
 800463c:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2259      	movs	r2, #89	; 0x59
 8004644:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	220f      	movs	r2, #15
 800464c:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2206      	movs	r2, #6
 8004654:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	223e      	movs	r2, #62	; 0x3e
 800465c:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	227f      	movs	r2, #127	; 0x7f
 8004664:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2241      	movs	r2, #65	; 0x41
 800466c:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	225d      	movs	r2, #93	; 0x5d
 8004674:	f883 2221 	strb.w	r2, [r3, #545]	; 0x221
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	225d      	movs	r2, #93	; 0x5d
 800467c:	f883 2222 	strb.w	r2, [r3, #546]	; 0x222
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	221f      	movs	r2, #31
 8004684:	f883 2223 	strb.w	r2, [r3, #547]	; 0x223
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	221e      	movs	r2, #30
 800468c:	f883 2224 	strb.w	r2, [r3, #548]	; 0x224
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	227c      	movs	r2, #124	; 0x7c
 8004694:	f883 2226 	strb.w	r2, [r3, #550]	; 0x226
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	227e      	movs	r2, #126	; 0x7e
 800469c:	f883 2227 	strb.w	r2, [r3, #551]	; 0x227
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2213      	movs	r2, #19
 80046a4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2213      	movs	r2, #19
 80046ac:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	227e      	movs	r2, #126	; 0x7e
 80046b4:	f883 222a 	strb.w	r2, [r3, #554]	; 0x22a
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	227c      	movs	r2, #124	; 0x7c
 80046bc:	f883 222b 	strb.w	r2, [r3, #555]	; 0x22b
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2241      	movs	r2, #65	; 0x41
 80046c4:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	227f      	movs	r2, #127	; 0x7f
 80046cc:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	227f      	movs	r2, #127	; 0x7f
 80046d4:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2249      	movs	r2, #73	; 0x49
 80046dc:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2249      	movs	r2, #73	; 0x49
 80046e4:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	227f      	movs	r2, #127	; 0x7f
 80046ec:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2236      	movs	r2, #54	; 0x36
 80046f4:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	221c      	movs	r2, #28
 80046fc:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	223e      	movs	r2, #62	; 0x3e
 8004704:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2263      	movs	r2, #99	; 0x63
 800470c:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2241      	movs	r2, #65	; 0x41
 8004714:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2241      	movs	r2, #65	; 0x41
 800471c:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2263      	movs	r2, #99	; 0x63
 8004724:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2222      	movs	r2, #34	; 0x22
 800472c:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2241      	movs	r2, #65	; 0x41
 8004734:	f883 223e 	strb.w	r2, [r3, #574]	; 0x23e
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	227f      	movs	r2, #127	; 0x7f
 800473c:	f883 223f 	strb.w	r2, [r3, #575]	; 0x23f
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	227f      	movs	r2, #127	; 0x7f
 8004744:	f883 2240 	strb.w	r2, [r3, #576]	; 0x240
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2241      	movs	r2, #65	; 0x41
 800474c:	f883 2241 	strb.w	r2, [r3, #577]	; 0x241
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2263      	movs	r2, #99	; 0x63
 8004754:	f883 2242 	strb.w	r2, [r3, #578]	; 0x242
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	223e      	movs	r2, #62	; 0x3e
 800475c:	f883 2243 	strb.w	r2, [r3, #579]	; 0x243
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	221c      	movs	r2, #28
 8004764:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2241      	movs	r2, #65	; 0x41
 800476c:	f883 2246 	strb.w	r2, [r3, #582]	; 0x246
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	227f      	movs	r2, #127	; 0x7f
 8004774:	f883 2247 	strb.w	r2, [r3, #583]	; 0x247
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	227f      	movs	r2, #127	; 0x7f
 800477c:	f883 2248 	strb.w	r2, [r3, #584]	; 0x248
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2249      	movs	r2, #73	; 0x49
 8004784:	f883 2249 	strb.w	r2, [r3, #585]	; 0x249
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	225d      	movs	r2, #93	; 0x5d
 800478c:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2241      	movs	r2, #65	; 0x41
 8004794:	f883 224b 	strb.w	r2, [r3, #587]	; 0x24b
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2263      	movs	r2, #99	; 0x63
 800479c:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2241      	movs	r2, #65	; 0x41
 80047a4:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	227f      	movs	r2, #127	; 0x7f
 80047ac:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	227f      	movs	r2, #127	; 0x7f
 80047b4:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2249      	movs	r2, #73	; 0x49
 80047bc:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	221d      	movs	r2, #29
 80047c4:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2203      	movs	r2, #3
 80047d4:	f883 2254 	strb.w	r2, [r3, #596]	; 0x254
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	221c      	movs	r2, #28
 80047dc:	f883 2256 	strb.w	r2, [r3, #598]	; 0x256
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	223e      	movs	r2, #62	; 0x3e
 80047e4:	f883 2257 	strb.w	r2, [r3, #599]	; 0x257
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2263      	movs	r2, #99	; 0x63
 80047ec:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2241      	movs	r2, #65	; 0x41
 80047f4:	f883 2259 	strb.w	r2, [r3, #601]	; 0x259
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2251      	movs	r2, #81	; 0x51
 80047fc:	f883 225a 	strb.w	r2, [r3, #602]	; 0x25a
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2273      	movs	r2, #115	; 0x73
 8004804:	f883 225b 	strb.w	r2, [r3, #603]	; 0x25b
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2272      	movs	r2, #114	; 0x72
 800480c:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	227f      	movs	r2, #127	; 0x7f
 8004814:	f883 225e 	strb.w	r2, [r3, #606]	; 0x25e
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	227f      	movs	r2, #127	; 0x7f
 800481c:	f883 225f 	strb.w	r2, [r3, #607]	; 0x25f
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2208      	movs	r2, #8
 8004824:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2208      	movs	r2, #8
 800482c:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	227f      	movs	r2, #127	; 0x7f
 8004834:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	227f      	movs	r2, #127	; 0x7f
 800483c:	f883 2263 	strb.w	r2, [r3, #611]	; 0x263
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2241      	movs	r2, #65	; 0x41
 8004844:	f883 2267 	strb.w	r2, [r3, #615]	; 0x267
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	227f      	movs	r2, #127	; 0x7f
 800484c:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	227f      	movs	r2, #127	; 0x7f
 8004854:	f883 2269 	strb.w	r2, [r3, #617]	; 0x269
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2241      	movs	r2, #65	; 0x41
 800485c:	f883 226a 	strb.w	r2, [r3, #618]	; 0x26a
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2230      	movs	r2, #48	; 0x30
 8004864:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2270      	movs	r2, #112	; 0x70
 800486c:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2240      	movs	r2, #64	; 0x40
 8004874:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2241      	movs	r2, #65	; 0x41
 800487c:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	227f      	movs	r2, #127	; 0x7f
 8004884:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	223f      	movs	r2, #63	; 0x3f
 800488c:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2241      	movs	r2, #65	; 0x41
 800489c:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	227f      	movs	r2, #127	; 0x7f
 80048a4:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	227f      	movs	r2, #127	; 0x7f
 80048ac:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2208      	movs	r2, #8
 80048b4:	f883 2279 	strb.w	r2, [r3, #633]	; 0x279
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	221c      	movs	r2, #28
 80048bc:	f883 227a 	strb.w	r2, [r3, #634]	; 0x27a
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2277      	movs	r2, #119	; 0x77
 80048c4:	f883 227b 	strb.w	r2, [r3, #635]	; 0x27b
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2263      	movs	r2, #99	; 0x63
 80048cc:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2241      	movs	r2, #65	; 0x41
 80048d4:	f883 227e 	strb.w	r2, [r3, #638]	; 0x27e
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	227f      	movs	r2, #127	; 0x7f
 80048dc:	f883 227f 	strb.w	r2, [r3, #639]	; 0x27f
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	227f      	movs	r2, #127	; 0x7f
 80048e4:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2241      	movs	r2, #65	; 0x41
 80048ec:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2240      	movs	r2, #64	; 0x40
 80048f4:	f883 2282 	strb.w	r2, [r3, #642]	; 0x282
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2260      	movs	r2, #96	; 0x60
 80048fc:	f883 2283 	strb.w	r2, [r3, #643]	; 0x283
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2270      	movs	r2, #112	; 0x70
 8004904:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	227f      	movs	r2, #127	; 0x7f
 800490c:	f883 2286 	strb.w	r2, [r3, #646]	; 0x286
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	227f      	movs	r2, #127	; 0x7f
 8004914:	f883 2287 	strb.w	r2, [r3, #647]	; 0x287
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	220e      	movs	r2, #14
 800491c:	f883 2288 	strb.w	r2, [r3, #648]	; 0x288
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	221c      	movs	r2, #28
 8004924:	f883 2289 	strb.w	r2, [r3, #649]	; 0x289
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	220e      	movs	r2, #14
 800492c:	f883 228a 	strb.w	r2, [r3, #650]	; 0x28a
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	227f      	movs	r2, #127	; 0x7f
 8004934:	f883 228b 	strb.w	r2, [r3, #651]	; 0x28b
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	227f      	movs	r2, #127	; 0x7f
 800493c:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	227f      	movs	r2, #127	; 0x7f
 8004944:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	227f      	movs	r2, #127	; 0x7f
 800494c:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2206      	movs	r2, #6
 8004954:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	220c      	movs	r2, #12
 800495c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2218      	movs	r2, #24
 8004964:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	227f      	movs	r2, #127	; 0x7f
 800496c:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	227f      	movs	r2, #127	; 0x7f
 8004974:	f883 2294 	strb.w	r2, [r3, #660]	; 0x294
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	221c      	movs	r2, #28
 800497c:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	223e      	movs	r2, #62	; 0x3e
 8004984:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2263      	movs	r2, #99	; 0x63
 800498c:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2241      	movs	r2, #65	; 0x41
 8004994:	f883 2299 	strb.w	r2, [r3, #665]	; 0x299
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2263      	movs	r2, #99	; 0x63
 800499c:	f883 229a 	strb.w	r2, [r3, #666]	; 0x29a
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	223e      	movs	r2, #62	; 0x3e
 80049a4:	f883 229b 	strb.w	r2, [r3, #667]	; 0x29b
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	221c      	movs	r2, #28
 80049ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2241      	movs	r2, #65	; 0x41
 80049b4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	227f      	movs	r2, #127	; 0x7f
 80049bc:	f883 229f 	strb.w	r2, [r3, #671]	; 0x29f
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	227f      	movs	r2, #127	; 0x7f
 80049c4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2249      	movs	r2, #73	; 0x49
 80049cc:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2209      	movs	r2, #9
 80049d4:	f883 22a2 	strb.w	r2, [r3, #674]	; 0x2a2
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	220f      	movs	r2, #15
 80049dc:	f883 22a3 	strb.w	r2, [r3, #675]	; 0x2a3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2206      	movs	r2, #6
 80049e4:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	221e      	movs	r2, #30
 80049ec:	f883 22a6 	strb.w	r2, [r3, #678]	; 0x2a6
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	223f      	movs	r2, #63	; 0x3f
 80049f4:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2221      	movs	r2, #33	; 0x21
 80049fc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2271      	movs	r2, #113	; 0x71
 8004a04:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	227f      	movs	r2, #127	; 0x7f
 8004a0c:	f883 22aa 	strb.w	r2, [r3, #682]	; 0x2aa
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	225e      	movs	r2, #94	; 0x5e
 8004a14:	f883 22ab 	strb.w	r2, [r3, #683]	; 0x2ab
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2241      	movs	r2, #65	; 0x41
 8004a1c:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	227f      	movs	r2, #127	; 0x7f
 8004a24:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	227f      	movs	r2, #127	; 0x7f
 8004a2c:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2209      	movs	r2, #9
 8004a34:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2219      	movs	r2, #25
 8004a3c:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	227f      	movs	r2, #127	; 0x7f
 8004a44:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2266      	movs	r2, #102	; 0x66
 8004a4c:	f883 22b4 	strb.w	r2, [r3, #692]	; 0x2b4
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2226      	movs	r2, #38	; 0x26
 8004a54:	f883 22b6 	strb.w	r2, [r3, #694]	; 0x2b6
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	226f      	movs	r2, #111	; 0x6f
 8004a5c:	f883 22b7 	strb.w	r2, [r3, #695]	; 0x2b7
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	224d      	movs	r2, #77	; 0x4d
 8004a64:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2259      	movs	r2, #89	; 0x59
 8004a6c:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2273      	movs	r2, #115	; 0x73
 8004a74:	f883 22ba 	strb.w	r2, [r3, #698]	; 0x2ba
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2232      	movs	r2, #50	; 0x32
 8004a7c:	f883 22bb 	strb.w	r2, [r3, #699]	; 0x2bb
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2203      	movs	r2, #3
 8004a84:	f883 22be 	strb.w	r2, [r3, #702]	; 0x2be
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2241      	movs	r2, #65	; 0x41
 8004a8c:	f883 22bf 	strb.w	r2, [r3, #703]	; 0x2bf
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	227f      	movs	r2, #127	; 0x7f
 8004a94:	f883 22c0 	strb.w	r2, [r3, #704]	; 0x2c0
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	227f      	movs	r2, #127	; 0x7f
 8004a9c:	f883 22c1 	strb.w	r2, [r3, #705]	; 0x2c1
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2241      	movs	r2, #65	; 0x41
 8004aa4:	f883 22c2 	strb.w	r2, [r3, #706]	; 0x2c2
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2203      	movs	r2, #3
 8004aac:	f883 22c3 	strb.w	r2, [r3, #707]	; 0x2c3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	227f      	movs	r2, #127	; 0x7f
 8004ab4:	f883 22c6 	strb.w	r2, [r3, #710]	; 0x2c6
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	227f      	movs	r2, #127	; 0x7f
 8004abc:	f883 22c7 	strb.w	r2, [r3, #711]	; 0x2c7
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2240      	movs	r2, #64	; 0x40
 8004ac4:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2240      	movs	r2, #64	; 0x40
 8004acc:	f883 22c9 	strb.w	r2, [r3, #713]	; 0x2c9
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	227f      	movs	r2, #127	; 0x7f
 8004ad4:	f883 22ca 	strb.w	r2, [r3, #714]	; 0x2ca
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	227f      	movs	r2, #127	; 0x7f
 8004adc:	f883 22cb 	strb.w	r2, [r3, #715]	; 0x2cb
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	221f      	movs	r2, #31
 8004ae4:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	223f      	movs	r2, #63	; 0x3f
 8004aec:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2260      	movs	r2, #96	; 0x60
 8004af4:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2260      	movs	r2, #96	; 0x60
 8004afc:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	223f      	movs	r2, #63	; 0x3f
 8004b04:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	221f      	movs	r2, #31
 8004b0c:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	227f      	movs	r2, #127	; 0x7f
 8004b14:	f883 22d6 	strb.w	r2, [r3, #726]	; 0x2d6
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	227f      	movs	r2, #127	; 0x7f
 8004b1c:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2230      	movs	r2, #48	; 0x30
 8004b24:	f883 22d8 	strb.w	r2, [r3, #728]	; 0x2d8
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2218      	movs	r2, #24
 8004b2c:	f883 22d9 	strb.w	r2, [r3, #729]	; 0x2d9
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2230      	movs	r2, #48	; 0x30
 8004b34:	f883 22da 	strb.w	r2, [r3, #730]	; 0x2da
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	227f      	movs	r2, #127	; 0x7f
 8004b3c:	f883 22db 	strb.w	r2, [r3, #731]	; 0x2db
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	227f      	movs	r2, #127	; 0x7f
 8004b44:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2243      	movs	r2, #67	; 0x43
 8004b4c:	f883 22de 	strb.w	r2, [r3, #734]	; 0x2de
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2267      	movs	r2, #103	; 0x67
 8004b54:	f883 22df 	strb.w	r2, [r3, #735]	; 0x2df
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	223c      	movs	r2, #60	; 0x3c
 8004b5c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2218      	movs	r2, #24
 8004b64:	f883 22e1 	strb.w	r2, [r3, #737]	; 0x2e1
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	223c      	movs	r2, #60	; 0x3c
 8004b6c:	f883 22e2 	strb.w	r2, [r3, #738]	; 0x2e2
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2267      	movs	r2, #103	; 0x67
 8004b74:	f883 22e3 	strb.w	r2, [r3, #739]	; 0x2e3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2243      	movs	r2, #67	; 0x43
 8004b7c:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2207      	movs	r2, #7
 8004b84:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	224f      	movs	r2, #79	; 0x4f
 8004b8c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2278      	movs	r2, #120	; 0x78
 8004b94:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2278      	movs	r2, #120	; 0x78
 8004b9c:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	224f      	movs	r2, #79	; 0x4f
 8004ba4:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2207      	movs	r2, #7
 8004bac:	f883 22eb 	strb.w	r2, [r3, #747]	; 0x2eb
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2247      	movs	r2, #71	; 0x47
 8004bb4:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2263      	movs	r2, #99	; 0x63
 8004bbc:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2271      	movs	r2, #113	; 0x71
 8004bc4:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2259      	movs	r2, #89	; 0x59
 8004bcc:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	224d      	movs	r2, #77	; 0x4d
 8004bd4:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2267      	movs	r2, #103	; 0x67
 8004bdc:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2273      	movs	r2, #115	; 0x73
 8004be4:	f883 22f4 	strb.w	r2, [r3, #756]	; 0x2f4
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	227f      	movs	r2, #127	; 0x7f
 8004bec:	f883 22f7 	strb.w	r2, [r3, #759]	; 0x2f7
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	227f      	movs	r2, #127	; 0x7f
 8004bf4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2241      	movs	r2, #65	; 0x41
 8004bfc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2241      	movs	r2, #65	; 0x41
 8004c04:	f883 22fa 	strb.w	r2, [r3, #762]	; 0x2fa
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 22fe 	strb.w	r2, [r3, #766]	; 0x2fe
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2203      	movs	r2, #3
 8004c14:	f883 22ff 	strb.w	r2, [r3, #767]	; 0x2ff
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2206      	movs	r2, #6
 8004c1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	220c      	movs	r2, #12
 8004c24:	f883 2301 	strb.w	r2, [r3, #769]	; 0x301
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2218      	movs	r2, #24
 8004c2c:	f883 2302 	strb.w	r2, [r3, #770]	; 0x302
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2230      	movs	r2, #48	; 0x30
 8004c34:	f883 2303 	strb.w	r2, [r3, #771]	; 0x303
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2260      	movs	r2, #96	; 0x60
 8004c3c:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2241      	movs	r2, #65	; 0x41
 8004c44:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2241      	movs	r2, #65	; 0x41
 8004c4c:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	227f      	movs	r2, #127	; 0x7f
 8004c54:	f883 2309 	strb.w	r2, [r3, #777]	; 0x309
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	227f      	movs	r2, #127	; 0x7f
 8004c5c:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2208      	movs	r2, #8
 8004c64:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	220c      	movs	r2, #12
 8004c6c:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2206      	movs	r2, #6
 8004c74:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2203      	movs	r2, #3
 8004c7c:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2206      	movs	r2, #6
 8004c84:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	220c      	movs	r2, #12
 8004c8c:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2208      	movs	r2, #8
 8004c94:	f883 2314 	strb.w	r2, [r3, #788]	; 0x314
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2280      	movs	r2, #128	; 0x80
 8004c9c:	f883 2316 	strb.w	r2, [r3, #790]	; 0x316
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2280      	movs	r2, #128	; 0x80
 8004ca4:	f883 2317 	strb.w	r2, [r3, #791]	; 0x317
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2280      	movs	r2, #128	; 0x80
 8004cac:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2280      	movs	r2, #128	; 0x80
 8004cb4:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2280      	movs	r2, #128	; 0x80
 8004cbc:	f883 231a 	strb.w	r2, [r3, #794]	; 0x31a
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2280      	movs	r2, #128	; 0x80
 8004cc4:	f883 231b 	strb.w	r2, [r3, #795]	; 0x31b
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2280      	movs	r2, #128	; 0x80
 8004ccc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2280      	movs	r2, #128	; 0x80
 8004cd4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2203      	movs	r2, #3
 8004cdc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2207      	movs	r2, #7
 8004ce4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2204      	movs	r2, #4
 8004cec:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	f883 2326 	strb.w	r2, [r3, #806]	; 0x326
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2274      	movs	r2, #116	; 0x74
 8004cfc:	f883 2327 	strb.w	r2, [r3, #807]	; 0x327
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2254      	movs	r2, #84	; 0x54
 8004d04:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2254      	movs	r2, #84	; 0x54
 8004d0c:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	223c      	movs	r2, #60	; 0x3c
 8004d14:	f883 232a 	strb.w	r2, [r3, #810]	; 0x32a
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2278      	movs	r2, #120	; 0x78
 8004d1c:	f883 232b 	strb.w	r2, [r3, #811]	; 0x32b
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2240      	movs	r2, #64	; 0x40
 8004d24:	f883 232c 	strb.w	r2, [r3, #812]	; 0x32c
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2241      	movs	r2, #65	; 0x41
 8004d2c:	f883 232e 	strb.w	r2, [r3, #814]	; 0x32e
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	227f      	movs	r2, #127	; 0x7f
 8004d34:	f883 232f 	strb.w	r2, [r3, #815]	; 0x32f
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	223f      	movs	r2, #63	; 0x3f
 8004d3c:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2248      	movs	r2, #72	; 0x48
 8004d44:	f883 2331 	strb.w	r2, [r3, #817]	; 0x331
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2248      	movs	r2, #72	; 0x48
 8004d4c:	f883 2332 	strb.w	r2, [r3, #818]	; 0x332
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2278      	movs	r2, #120	; 0x78
 8004d54:	f883 2333 	strb.w	r2, [r3, #819]	; 0x333
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2230      	movs	r2, #48	; 0x30
 8004d5c:	f883 2334 	strb.w	r2, [r3, #820]	; 0x334
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2238      	movs	r2, #56	; 0x38
 8004d64:	f883 2336 	strb.w	r2, [r3, #822]	; 0x336
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	227c      	movs	r2, #124	; 0x7c
 8004d6c:	f883 2337 	strb.w	r2, [r3, #823]	; 0x337
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2244      	movs	r2, #68	; 0x44
 8004d74:	f883 2338 	strb.w	r2, [r3, #824]	; 0x338
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2244      	movs	r2, #68	; 0x44
 8004d7c:	f883 2339 	strb.w	r2, [r3, #825]	; 0x339
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	226c      	movs	r2, #108	; 0x6c
 8004d84:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2228      	movs	r2, #40	; 0x28
 8004d8c:	f883 233b 	strb.w	r2, [r3, #827]	; 0x33b
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2230      	movs	r2, #48	; 0x30
 8004d94:	f883 233e 	strb.w	r2, [r3, #830]	; 0x33e
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2278      	movs	r2, #120	; 0x78
 8004d9c:	f883 233f 	strb.w	r2, [r3, #831]	; 0x33f
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2248      	movs	r2, #72	; 0x48
 8004da4:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2249      	movs	r2, #73	; 0x49
 8004dac:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	223f      	movs	r2, #63	; 0x3f
 8004db4:	f883 2342 	strb.w	r2, [r3, #834]	; 0x342
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	227f      	movs	r2, #127	; 0x7f
 8004dbc:	f883 2343 	strb.w	r2, [r3, #835]	; 0x343
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2240      	movs	r2, #64	; 0x40
 8004dc4:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2238      	movs	r2, #56	; 0x38
 8004dcc:	f883 2346 	strb.w	r2, [r3, #838]	; 0x346
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	227c      	movs	r2, #124	; 0x7c
 8004dd4:	f883 2347 	strb.w	r2, [r3, #839]	; 0x347
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2254      	movs	r2, #84	; 0x54
 8004ddc:	f883 2348 	strb.w	r2, [r3, #840]	; 0x348
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2254      	movs	r2, #84	; 0x54
 8004de4:	f883 2349 	strb.w	r2, [r3, #841]	; 0x349
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	225c      	movs	r2, #92	; 0x5c
 8004dec:	f883 234a 	strb.w	r2, [r3, #842]	; 0x34a
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2218      	movs	r2, #24
 8004df4:	f883 234b 	strb.w	r2, [r3, #843]	; 0x34b
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2248      	movs	r2, #72	; 0x48
 8004dfc:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	227e      	movs	r2, #126	; 0x7e
 8004e04:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	227f      	movs	r2, #127	; 0x7f
 8004e0c:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2249      	movs	r2, #73	; 0x49
 8004e14:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2203      	movs	r2, #3
 8004e1c:	f883 2352 	strb.w	r2, [r3, #850]	; 0x352
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 2353 	strb.w	r2, [r3, #851]	; 0x353
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2298      	movs	r2, #152	; 0x98
 8004e2c:	f883 2356 	strb.w	r2, [r3, #854]	; 0x356
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	22bc      	movs	r2, #188	; 0xbc
 8004e34:	f883 2357 	strb.w	r2, [r3, #855]	; 0x357
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	22a4      	movs	r2, #164	; 0xa4
 8004e3c:	f883 2358 	strb.w	r2, [r3, #856]	; 0x358
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	22a4      	movs	r2, #164	; 0xa4
 8004e44:	f883 2359 	strb.w	r2, [r3, #857]	; 0x359
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	22f8      	movs	r2, #248	; 0xf8
 8004e4c:	f883 235a 	strb.w	r2, [r3, #858]	; 0x35a
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	227c      	movs	r2, #124	; 0x7c
 8004e54:	f883 235b 	strb.w	r2, [r3, #859]	; 0x35b
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2204      	movs	r2, #4
 8004e5c:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2241      	movs	r2, #65	; 0x41
 8004e64:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	227f      	movs	r2, #127	; 0x7f
 8004e6c:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	227f      	movs	r2, #127	; 0x7f
 8004e74:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2208      	movs	r2, #8
 8004e7c:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2204      	movs	r2, #4
 8004e84:	f883 2362 	strb.w	r2, [r3, #866]	; 0x362
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	227c      	movs	r2, #124	; 0x7c
 8004e8c:	f883 2363 	strb.w	r2, [r3, #867]	; 0x363
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2278      	movs	r2, #120	; 0x78
 8004e94:	f883 2364 	strb.w	r2, [r3, #868]	; 0x364
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2244      	movs	r2, #68	; 0x44
 8004e9c:	f883 2367 	strb.w	r2, [r3, #871]	; 0x367
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	227d      	movs	r2, #125	; 0x7d
 8004ea4:	f883 2368 	strb.w	r2, [r3, #872]	; 0x368
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	227d      	movs	r2, #125	; 0x7d
 8004eac:	f883 2369 	strb.w	r2, [r3, #873]	; 0x369
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2240      	movs	r2, #64	; 0x40
 8004eb4:	f883 236a 	strb.w	r2, [r3, #874]	; 0x36a
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2260      	movs	r2, #96	; 0x60
 8004ebc:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	22e0      	movs	r2, #224	; 0xe0
 8004ec4:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2280      	movs	r2, #128	; 0x80
 8004ecc:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2280      	movs	r2, #128	; 0x80
 8004ed4:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	22fd      	movs	r2, #253	; 0xfd
 8004edc:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	227d      	movs	r2, #125	; 0x7d
 8004ee4:	f883 2373 	strb.w	r2, [r3, #883]	; 0x373
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2241      	movs	r2, #65	; 0x41
 8004eec:	f883 2376 	strb.w	r2, [r3, #886]	; 0x376
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	227f      	movs	r2, #127	; 0x7f
 8004ef4:	f883 2377 	strb.w	r2, [r3, #887]	; 0x377
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	227f      	movs	r2, #127	; 0x7f
 8004efc:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2210      	movs	r2, #16
 8004f04:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2238      	movs	r2, #56	; 0x38
 8004f0c:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	226c      	movs	r2, #108	; 0x6c
 8004f14:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2244      	movs	r2, #68	; 0x44
 8004f1c:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2241      	movs	r2, #65	; 0x41
 8004f24:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	227f      	movs	r2, #127	; 0x7f
 8004f2c:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	227f      	movs	r2, #127	; 0x7f
 8004f34:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2240      	movs	r2, #64	; 0x40
 8004f3c:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	227c      	movs	r2, #124	; 0x7c
 8004f44:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	227c      	movs	r2, #124	; 0x7c
 8004f4c:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2218      	movs	r2, #24
 8004f54:	f883 2388 	strb.w	r2, [r3, #904]	; 0x388
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2238      	movs	r2, #56	; 0x38
 8004f5c:	f883 2389 	strb.w	r2, [r3, #905]	; 0x389
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	221c      	movs	r2, #28
 8004f64:	f883 238a 	strb.w	r2, [r3, #906]	; 0x38a
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	227c      	movs	r2, #124	; 0x7c
 8004f6c:	f883 238b 	strb.w	r2, [r3, #907]	; 0x38b
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2278      	movs	r2, #120	; 0x78
 8004f74:	f883 238c 	strb.w	r2, [r3, #908]	; 0x38c
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	227c      	movs	r2, #124	; 0x7c
 8004f7c:	f883 238e 	strb.w	r2, [r3, #910]	; 0x38e
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	227c      	movs	r2, #124	; 0x7c
 8004f84:	f883 238f 	strb.w	r2, [r3, #911]	; 0x38f
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2204      	movs	r2, #4
 8004f8c:	f883 2390 	strb.w	r2, [r3, #912]	; 0x390
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2204      	movs	r2, #4
 8004f94:	f883 2391 	strb.w	r2, [r3, #913]	; 0x391
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	227c      	movs	r2, #124	; 0x7c
 8004f9c:	f883 2392 	strb.w	r2, [r3, #914]	; 0x392
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2278      	movs	r2, #120	; 0x78
 8004fa4:	f883 2393 	strb.w	r2, [r3, #915]	; 0x393
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2238      	movs	r2, #56	; 0x38
 8004fac:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	227c      	movs	r2, #124	; 0x7c
 8004fb4:	f883 2397 	strb.w	r2, [r3, #919]	; 0x397
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2244      	movs	r2, #68	; 0x44
 8004fbc:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2244      	movs	r2, #68	; 0x44
 8004fc4:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	227c      	movs	r2, #124	; 0x7c
 8004fcc:	f883 239a 	strb.w	r2, [r3, #922]	; 0x39a
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2238      	movs	r2, #56	; 0x38
 8004fd4:	f883 239b 	strb.w	r2, [r3, #923]	; 0x39b
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2284      	movs	r2, #132	; 0x84
 8004fdc:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	22fc      	movs	r2, #252	; 0xfc
 8004fe4:	f883 239f 	strb.w	r2, [r3, #927]	; 0x39f
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	22f8      	movs	r2, #248	; 0xf8
 8004fec:	f883 23a0 	strb.w	r2, [r3, #928]	; 0x3a0
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	22a4      	movs	r2, #164	; 0xa4
 8004ff4:	f883 23a1 	strb.w	r2, [r3, #929]	; 0x3a1
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2224      	movs	r2, #36	; 0x24
 8004ffc:	f883 23a2 	strb.w	r2, [r3, #930]	; 0x3a2
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	223c      	movs	r2, #60	; 0x3c
 8005004:	f883 23a3 	strb.w	r2, [r3, #931]	; 0x3a3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2218      	movs	r2, #24
 800500c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2218      	movs	r2, #24
 8005014:	f883 23a6 	strb.w	r2, [r3, #934]	; 0x3a6
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	223c      	movs	r2, #60	; 0x3c
 800501c:	f883 23a7 	strb.w	r2, [r3, #935]	; 0x3a7
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2224      	movs	r2, #36	; 0x24
 8005024:	f883 23a8 	strb.w	r2, [r3, #936]	; 0x3a8
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	22a4      	movs	r2, #164	; 0xa4
 800502c:	f883 23a9 	strb.w	r2, [r3, #937]	; 0x3a9
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	22f8      	movs	r2, #248	; 0xf8
 8005034:	f883 23aa 	strb.w	r2, [r3, #938]	; 0x3aa
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	22fc      	movs	r2, #252	; 0xfc
 800503c:	f883 23ab 	strb.w	r2, [r3, #939]	; 0x3ab
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2284      	movs	r2, #132	; 0x84
 8005044:	f883 23ac 	strb.w	r2, [r3, #940]	; 0x3ac
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2244      	movs	r2, #68	; 0x44
 800504c:	f883 23ae 	strb.w	r2, [r3, #942]	; 0x3ae
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	227c      	movs	r2, #124	; 0x7c
 8005054:	f883 23af 	strb.w	r2, [r3, #943]	; 0x3af
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2278      	movs	r2, #120	; 0x78
 800505c:	f883 23b0 	strb.w	r2, [r3, #944]	; 0x3b0
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	224c      	movs	r2, #76	; 0x4c
 8005064:	f883 23b1 	strb.w	r2, [r3, #945]	; 0x3b1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2204      	movs	r2, #4
 800506c:	f883 23b2 	strb.w	r2, [r3, #946]	; 0x3b2
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	221c      	movs	r2, #28
 8005074:	f883 23b3 	strb.w	r2, [r3, #947]	; 0x3b3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2218      	movs	r2, #24
 800507c:	f883 23b4 	strb.w	r2, [r3, #948]	; 0x3b4
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2248      	movs	r2, #72	; 0x48
 8005084:	f883 23b6 	strb.w	r2, [r3, #950]	; 0x3b6
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	225c      	movs	r2, #92	; 0x5c
 800508c:	f883 23b7 	strb.w	r2, [r3, #951]	; 0x3b7
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2254      	movs	r2, #84	; 0x54
 8005094:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2254      	movs	r2, #84	; 0x54
 800509c:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2274      	movs	r2, #116	; 0x74
 80050a4:	f883 23ba 	strb.w	r2, [r3, #954]	; 0x3ba
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2224      	movs	r2, #36	; 0x24
 80050ac:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2204      	movs	r2, #4
 80050b4:	f883 23bf 	strb.w	r2, [r3, #959]	; 0x3bf
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	223e      	movs	r2, #62	; 0x3e
 80050bc:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	227f      	movs	r2, #127	; 0x7f
 80050c4:	f883 23c1 	strb.w	r2, [r3, #961]	; 0x3c1
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2244      	movs	r2, #68	; 0x44
 80050cc:	f883 23c2 	strb.w	r2, [r3, #962]	; 0x3c2
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2224      	movs	r2, #36	; 0x24
 80050d4:	f883 23c3 	strb.w	r2, [r3, #963]	; 0x3c3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	223c      	movs	r2, #60	; 0x3c
 80050dc:	f883 23c6 	strb.w	r2, [r3, #966]	; 0x3c6
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	227c      	movs	r2, #124	; 0x7c
 80050e4:	f883 23c7 	strb.w	r2, [r3, #967]	; 0x3c7
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2240      	movs	r2, #64	; 0x40
 80050ec:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2240      	movs	r2, #64	; 0x40
 80050f4:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	223c      	movs	r2, #60	; 0x3c
 80050fc:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	227c      	movs	r2, #124	; 0x7c
 8005104:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2240      	movs	r2, #64	; 0x40
 800510c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	221c      	movs	r2, #28
 8005114:	f883 23ce 	strb.w	r2, [r3, #974]	; 0x3ce
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	223c      	movs	r2, #60	; 0x3c
 800511c:	f883 23cf 	strb.w	r2, [r3, #975]	; 0x3cf
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2260      	movs	r2, #96	; 0x60
 8005124:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2260      	movs	r2, #96	; 0x60
 800512c:	f883 23d1 	strb.w	r2, [r3, #977]	; 0x3d1
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	223c      	movs	r2, #60	; 0x3c
 8005134:	f883 23d2 	strb.w	r2, [r3, #978]	; 0x3d2
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	221c      	movs	r2, #28
 800513c:	f883 23d3 	strb.w	r2, [r3, #979]	; 0x3d3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	223c      	movs	r2, #60	; 0x3c
 8005144:	f883 23d6 	strb.w	r2, [r3, #982]	; 0x3d6
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	227c      	movs	r2, #124	; 0x7c
 800514c:	f883 23d7 	strb.w	r2, [r3, #983]	; 0x3d7
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2270      	movs	r2, #112	; 0x70
 8005154:	f883 23d8 	strb.w	r2, [r3, #984]	; 0x3d8
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2238      	movs	r2, #56	; 0x38
 800515c:	f883 23d9 	strb.w	r2, [r3, #985]	; 0x3d9
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2270      	movs	r2, #112	; 0x70
 8005164:	f883 23da 	strb.w	r2, [r3, #986]	; 0x3da
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	227c      	movs	r2, #124	; 0x7c
 800516c:	f883 23db 	strb.w	r2, [r3, #987]	; 0x3db
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	223c      	movs	r2, #60	; 0x3c
 8005174:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2244      	movs	r2, #68	; 0x44
 800517c:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	226c      	movs	r2, #108	; 0x6c
 8005184:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2238      	movs	r2, #56	; 0x38
 800518c:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2210      	movs	r2, #16
 8005194:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2238      	movs	r2, #56	; 0x38
 800519c:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	226c      	movs	r2, #108	; 0x6c
 80051a4:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2244      	movs	r2, #68	; 0x44
 80051ac:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	229c      	movs	r2, #156	; 0x9c
 80051b4:	f883 23e6 	strb.w	r2, [r3, #998]	; 0x3e6
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	22bc      	movs	r2, #188	; 0xbc
 80051bc:	f883 23e7 	strb.w	r2, [r3, #999]	; 0x3e7
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	22a0      	movs	r2, #160	; 0xa0
 80051c4:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	22a0      	movs	r2, #160	; 0xa0
 80051cc:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	22fc      	movs	r2, #252	; 0xfc
 80051d4:	f883 23ea 	strb.w	r2, [r3, #1002]	; 0x3ea
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	227c      	movs	r2, #124	; 0x7c
 80051dc:	f883 23eb 	strb.w	r2, [r3, #1003]	; 0x3eb
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	224c      	movs	r2, #76	; 0x4c
 80051e4:	f883 23ee 	strb.w	r2, [r3, #1006]	; 0x3ee
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2264      	movs	r2, #100	; 0x64
 80051ec:	f883 23ef 	strb.w	r2, [r3, #1007]	; 0x3ef
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2274      	movs	r2, #116	; 0x74
 80051f4:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	225c      	movs	r2, #92	; 0x5c
 80051fc:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	224c      	movs	r2, #76	; 0x4c
 8005204:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2264      	movs	r2, #100	; 0x64
 800520c:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2208      	movs	r2, #8
 8005214:	f883 23f6 	strb.w	r2, [r3, #1014]	; 0x3f6
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2208      	movs	r2, #8
 800521c:	f883 23f7 	strb.w	r2, [r3, #1015]	; 0x3f7
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	223e      	movs	r2, #62	; 0x3e
 8005224:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2277      	movs	r2, #119	; 0x77
 800522c:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2241      	movs	r2, #65	; 0x41
 8005234:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2241      	movs	r2, #65	; 0x41
 800523c:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2277      	movs	r2, #119	; 0x77
 8005244:	f883 2401 	strb.w	r2, [r3, #1025]	; 0x401
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2277      	movs	r2, #119	; 0x77
 800524c:	f883 2402 	strb.w	r2, [r3, #1026]	; 0x402
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2241      	movs	r2, #65	; 0x41
 8005254:	f883 2406 	strb.w	r2, [r3, #1030]	; 0x406
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2241      	movs	r2, #65	; 0x41
 800525c:	f883 2407 	strb.w	r2, [r3, #1031]	; 0x407
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2277      	movs	r2, #119	; 0x77
 8005264:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	223e      	movs	r2, #62	; 0x3e
 800526c:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2208      	movs	r2, #8
 8005274:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2208      	movs	r2, #8
 800527c:	f883 240b 	strb.w	r2, [r3, #1035]	; 0x40b
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 240e 	strb.w	r2, [r3, #1038]	; 0x40e
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2203      	movs	r2, #3
 800528c:	f883 240f 	strb.w	r2, [r3, #1039]	; 0x40f
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2203      	movs	r2, #3
 800529c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2203      	movs	r2, #3
 80052ac:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2270      	movs	r2, #112	; 0x70
 80052bc:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2278      	movs	r2, #120	; 0x78
 80052c4:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	224c      	movs	r2, #76	; 0x4c
 80052cc:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2246      	movs	r2, #70	; 0x46
 80052d4:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	224c      	movs	r2, #76	; 0x4c
 80052dc:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2278      	movs	r2, #120	; 0x78
 80052e4:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2270      	movs	r2, #112	; 0x70
 80052ec:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	220e      	movs	r2, #14
 80052f4:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	229f      	movs	r2, #159	; 0x9f
 80052fc:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2291      	movs	r2, #145	; 0x91
 8005304:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	22b1      	movs	r2, #177	; 0xb1
 800530c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	22fb      	movs	r2, #251	; 0xfb
 8005314:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	224a      	movs	r2, #74	; 0x4a
 800531c:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	223a      	movs	r2, #58	; 0x3a
 8005324:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	227a      	movs	r2, #122	; 0x7a
 800532c:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2240      	movs	r2, #64	; 0x40
 8005334:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2240      	movs	r2, #64	; 0x40
 800533c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	227a      	movs	r2, #122	; 0x7a
 8005344:	f883 242a 	strb.w	r2, [r3, #1066]	; 0x42a
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	227a      	movs	r2, #122	; 0x7a
 800534c:	f883 242b 	strb.w	r2, [r3, #1067]	; 0x42b
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2240      	movs	r2, #64	; 0x40
 8005354:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2238      	movs	r2, #56	; 0x38
 800535c:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	227c      	movs	r2, #124	; 0x7c
 8005364:	f883 242f 	strb.w	r2, [r3, #1071]	; 0x42f
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2254      	movs	r2, #84	; 0x54
 800536c:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2255      	movs	r2, #85	; 0x55
 8005374:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	225d      	movs	r2, #93	; 0x5d
 800537c:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2219      	movs	r2, #25
 8005384:	f883 2433 	strb.w	r2, [r3, #1075]	; 0x433
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 2436 	strb.w	r2, [r3, #1078]	; 0x436
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2223      	movs	r2, #35	; 0x23
 8005394:	f883 2437 	strb.w	r2, [r3, #1079]	; 0x437
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2275      	movs	r2, #117	; 0x75
 800539c:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2255      	movs	r2, #85	; 0x55
 80053a4:	f883 2439 	strb.w	r2, [r3, #1081]	; 0x439
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2255      	movs	r2, #85	; 0x55
 80053ac:	f883 243a 	strb.w	r2, [r3, #1082]	; 0x43a
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	227d      	movs	r2, #125	; 0x7d
 80053b4:	f883 243b 	strb.w	r2, [r3, #1083]	; 0x43b
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	227b      	movs	r2, #123	; 0x7b
 80053bc:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2242      	movs	r2, #66	; 0x42
 80053c4:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2221      	movs	r2, #33	; 0x21
 80053cc:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2275      	movs	r2, #117	; 0x75
 80053d4:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2254      	movs	r2, #84	; 0x54
 80053dc:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2254      	movs	r2, #84	; 0x54
 80053e4:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	227d      	movs	r2, #125	; 0x7d
 80053ec:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2279      	movs	r2, #121	; 0x79
 80053f4:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2240      	movs	r2, #64	; 0x40
 80053fc:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2221      	movs	r2, #33	; 0x21
 8005404:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2275      	movs	r2, #117	; 0x75
 800540c:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2255      	movs	r2, #85	; 0x55
 8005414:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2254      	movs	r2, #84	; 0x54
 800541c:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	227c      	movs	r2, #124	; 0x7c
 8005424:	f883 244a 	strb.w	r2, [r3, #1098]	; 0x44a
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2278      	movs	r2, #120	; 0x78
 800542c:	f883 244b 	strb.w	r2, [r3, #1099]	; 0x44b
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2240      	movs	r2, #64	; 0x40
 8005434:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2220      	movs	r2, #32
 800543c:	f883 244e 	strb.w	r2, [r3, #1102]	; 0x44e
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2274      	movs	r2, #116	; 0x74
 8005444:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2257      	movs	r2, #87	; 0x57
 800544c:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2257      	movs	r2, #87	; 0x57
 8005454:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	227c      	movs	r2, #124	; 0x7c
 800545c:	f883 2452 	strb.w	r2, [r3, #1106]	; 0x452
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2278      	movs	r2, #120	; 0x78
 8005464:	f883 2453 	strb.w	r2, [r3, #1107]	; 0x453
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2240      	movs	r2, #64	; 0x40
 800546c:	f883 2454 	strb.w	r2, [r3, #1108]	; 0x454
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2218      	movs	r2, #24
 8005474:	f883 2456 	strb.w	r2, [r3, #1110]	; 0x456
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	223c      	movs	r2, #60	; 0x3c
 800547c:	f883 2457 	strb.w	r2, [r3, #1111]	; 0x457
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	22a4      	movs	r2, #164	; 0xa4
 8005484:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	22a4      	movs	r2, #164	; 0xa4
 800548c:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	22e4      	movs	r2, #228	; 0xe4
 8005494:	f883 245a 	strb.w	r2, [r3, #1114]	; 0x45a
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2240      	movs	r2, #64	; 0x40
 800549c:	f883 245b 	strb.w	r2, [r3, #1115]	; 0x45b
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 245e 	strb.w	r2, [r3, #1118]	; 0x45e
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	223b      	movs	r2, #59	; 0x3b
 80054ac:	f883 245f 	strb.w	r2, [r3, #1119]	; 0x45f
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	227d      	movs	r2, #125	; 0x7d
 80054b4:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2255      	movs	r2, #85	; 0x55
 80054bc:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2255      	movs	r2, #85	; 0x55
 80054c4:	f883 2462 	strb.w	r2, [r3, #1122]	; 0x462
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	225d      	movs	r2, #93	; 0x5d
 80054cc:	f883 2463 	strb.w	r2, [r3, #1123]	; 0x463
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	221b      	movs	r2, #27
 80054d4:	f883 2464 	strb.w	r2, [r3, #1124]	; 0x464
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 2465 	strb.w	r2, [r3, #1125]	; 0x465
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2239      	movs	r2, #57	; 0x39
 80054e4:	f883 2466 	strb.w	r2, [r3, #1126]	; 0x466
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	227d      	movs	r2, #125	; 0x7d
 80054ec:	f883 2467 	strb.w	r2, [r3, #1127]	; 0x467
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2254      	movs	r2, #84	; 0x54
 80054f4:	f883 2468 	strb.w	r2, [r3, #1128]	; 0x468
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2254      	movs	r2, #84	; 0x54
 80054fc:	f883 2469 	strb.w	r2, [r3, #1129]	; 0x469
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	225d      	movs	r2, #93	; 0x5d
 8005504:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2219      	movs	r2, #25
 800550c:	f883 246b 	strb.w	r2, [r3, #1131]	; 0x46b
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2239      	movs	r2, #57	; 0x39
 8005514:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	227d      	movs	r2, #125	; 0x7d
 800551c:	f883 246f 	strb.w	r2, [r3, #1135]	; 0x46f
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2255      	movs	r2, #85	; 0x55
 8005524:	f883 2470 	strb.w	r2, [r3, #1136]	; 0x470
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2254      	movs	r2, #84	; 0x54
 800552c:	f883 2471 	strb.w	r2, [r3, #1137]	; 0x471
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	225c      	movs	r2, #92	; 0x5c
 8005534:	f883 2472 	strb.w	r2, [r3, #1138]	; 0x472
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2218      	movs	r2, #24
 800553c:	f883 2473 	strb.w	r2, [r3, #1139]	; 0x473
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2476 	strb.w	r2, [r3, #1142]	; 0x476
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2245      	movs	r2, #69	; 0x45
 800554c:	f883 2477 	strb.w	r2, [r3, #1143]	; 0x477
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	227c      	movs	r2, #124	; 0x7c
 8005554:	f883 2478 	strb.w	r2, [r3, #1144]	; 0x478
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	227c      	movs	r2, #124	; 0x7c
 800555c:	f883 2479 	strb.w	r2, [r3, #1145]	; 0x479
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2241      	movs	r2, #65	; 0x41
 8005564:	f883 247a 	strb.w	r2, [r3, #1146]	; 0x47a
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 247b 	strb.w	r2, [r3, #1147]	; 0x47b
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 247e 	strb.w	r2, [r3, #1150]	; 0x47e
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2203      	movs	r2, #3
 800557c:	f883 247f 	strb.w	r2, [r3, #1151]	; 0x47f
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2245      	movs	r2, #69	; 0x45
 8005584:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	227d      	movs	r2, #125	; 0x7d
 800558c:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	227d      	movs	r2, #125	; 0x7d
 8005594:	f883 2482 	strb.w	r2, [r3, #1154]	; 0x482
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2243      	movs	r2, #67	; 0x43
 800559c:	f883 2483 	strb.w	r2, [r3, #1155]	; 0x483
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 2484 	strb.w	r2, [r3, #1156]	; 0x484
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2486 	strb.w	r2, [r3, #1158]	; 0x486
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2245      	movs	r2, #69	; 0x45
 80055b4:	f883 2487 	strb.w	r2, [r3, #1159]	; 0x487
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	227d      	movs	r2, #125	; 0x7d
 80055bc:	f883 2488 	strb.w	r2, [r3, #1160]	; 0x488
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	227c      	movs	r2, #124	; 0x7c
 80055c4:	f883 2489 	strb.w	r2, [r3, #1161]	; 0x489
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2240      	movs	r2, #64	; 0x40
 80055cc:	f883 248a 	strb.w	r2, [r3, #1162]	; 0x48a
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2279      	movs	r2, #121	; 0x79
 80055d4:	f883 248e 	strb.w	r2, [r3, #1166]	; 0x48e
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	227d      	movs	r2, #125	; 0x7d
 80055dc:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2216      	movs	r2, #22
 80055e4:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2212      	movs	r2, #18
 80055ec:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2216      	movs	r2, #22
 80055f4:	f883 2492 	strb.w	r2, [r3, #1170]	; 0x492
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	227d      	movs	r2, #125	; 0x7d
 80055fc:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2279      	movs	r2, #121	; 0x79
 8005604:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2270      	movs	r2, #112	; 0x70
 800560c:	f883 2496 	strb.w	r2, [r3, #1174]	; 0x496
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2278      	movs	r2, #120	; 0x78
 8005614:	f883 2497 	strb.w	r2, [r3, #1175]	; 0x497
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	222b      	movs	r2, #43	; 0x2b
 800561c:	f883 2498 	strb.w	r2, [r3, #1176]	; 0x498
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	222b      	movs	r2, #43	; 0x2b
 8005624:	f883 2499 	strb.w	r2, [r3, #1177]	; 0x499
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2278      	movs	r2, #120	; 0x78
 800562c:	f883 249a 	strb.w	r2, [r3, #1178]	; 0x49a
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2270      	movs	r2, #112	; 0x70
 8005634:	f883 249b 	strb.w	r2, [r3, #1179]	; 0x49b
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2244      	movs	r2, #68	; 0x44
 800563c:	f883 249e 	strb.w	r2, [r3, #1182]	; 0x49e
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	227c      	movs	r2, #124	; 0x7c
 8005644:	f883 249f 	strb.w	r2, [r3, #1183]	; 0x49f
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	227c      	movs	r2, #124	; 0x7c
 800564c:	f883 24a0 	strb.w	r2, [r3, #1184]	; 0x4a0
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2255      	movs	r2, #85	; 0x55
 8005654:	f883 24a1 	strb.w	r2, [r3, #1185]	; 0x4a1
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2255      	movs	r2, #85	; 0x55
 800565c:	f883 24a2 	strb.w	r2, [r3, #1186]	; 0x4a2
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2245      	movs	r2, #69	; 0x45
 8005664:	f883 24a3 	strb.w	r2, [r3, #1187]	; 0x4a3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2220      	movs	r2, #32
 800566c:	f883 24a6 	strb.w	r2, [r3, #1190]	; 0x4a6
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2274      	movs	r2, #116	; 0x74
 8005674:	f883 24a7 	strb.w	r2, [r3, #1191]	; 0x4a7
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2254      	movs	r2, #84	; 0x54
 800567c:	f883 24a8 	strb.w	r2, [r3, #1192]	; 0x4a8
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2254      	movs	r2, #84	; 0x54
 8005684:	f883 24a9 	strb.w	r2, [r3, #1193]	; 0x4a9
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	227c      	movs	r2, #124	; 0x7c
 800568c:	f883 24aa 	strb.w	r2, [r3, #1194]	; 0x4aa
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	227c      	movs	r2, #124	; 0x7c
 8005694:	f883 24ab 	strb.w	r2, [r3, #1195]	; 0x4ab
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2254      	movs	r2, #84	; 0x54
 800569c:	f883 24ac 	strb.w	r2, [r3, #1196]	; 0x4ac
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2254      	movs	r2, #84	; 0x54
 80056a4:	f883 24ad 	strb.w	r2, [r3, #1197]	; 0x4ad
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	227c      	movs	r2, #124	; 0x7c
 80056ac:	f883 24ae 	strb.w	r2, [r3, #1198]	; 0x4ae
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	227e      	movs	r2, #126	; 0x7e
 80056b4:	f883 24af 	strb.w	r2, [r3, #1199]	; 0x4af
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	220b      	movs	r2, #11
 80056bc:	f883 24b0 	strb.w	r2, [r3, #1200]	; 0x4b0
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2209      	movs	r2, #9
 80056c4:	f883 24b1 	strb.w	r2, [r3, #1201]	; 0x4b1
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	227f      	movs	r2, #127	; 0x7f
 80056cc:	f883 24b2 	strb.w	r2, [r3, #1202]	; 0x4b2
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	227f      	movs	r2, #127	; 0x7f
 80056d4:	f883 24b3 	strb.w	r2, [r3, #1203]	; 0x4b3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2249      	movs	r2, #73	; 0x49
 80056dc:	f883 24b4 	strb.w	r2, [r3, #1204]	; 0x4b4
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2232      	movs	r2, #50	; 0x32
 80056e4:	f883 24b6 	strb.w	r2, [r3, #1206]	; 0x4b6
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	227b      	movs	r2, #123	; 0x7b
 80056ec:	f883 24b7 	strb.w	r2, [r3, #1207]	; 0x4b7
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2249      	movs	r2, #73	; 0x49
 80056f4:	f883 24b8 	strb.w	r2, [r3, #1208]	; 0x4b8
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2249      	movs	r2, #73	; 0x49
 80056fc:	f883 24b9 	strb.w	r2, [r3, #1209]	; 0x4b9
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	227b      	movs	r2, #123	; 0x7b
 8005704:	f883 24ba 	strb.w	r2, [r3, #1210]	; 0x4ba
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2232      	movs	r2, #50	; 0x32
 800570c:	f883 24bb 	strb.w	r2, [r3, #1211]	; 0x4bb
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2232      	movs	r2, #50	; 0x32
 8005714:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	227a      	movs	r2, #122	; 0x7a
 800571c:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2248      	movs	r2, #72	; 0x48
 8005724:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2248      	movs	r2, #72	; 0x48
 800572c:	f883 24c1 	strb.w	r2, [r3, #1217]	; 0x4c1
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	227a      	movs	r2, #122	; 0x7a
 8005734:	f883 24c2 	strb.w	r2, [r3, #1218]	; 0x4c2
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2232      	movs	r2, #50	; 0x32
 800573c:	f883 24c3 	strb.w	r2, [r3, #1219]	; 0x4c3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2232      	movs	r2, #50	; 0x32
 8005744:	f883 24c6 	strb.w	r2, [r3, #1222]	; 0x4c6
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	227a      	movs	r2, #122	; 0x7a
 800574c:	f883 24c7 	strb.w	r2, [r3, #1223]	; 0x4c7
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	224a      	movs	r2, #74	; 0x4a
 8005754:	f883 24c8 	strb.w	r2, [r3, #1224]	; 0x4c8
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2248      	movs	r2, #72	; 0x48
 800575c:	f883 24c9 	strb.w	r2, [r3, #1225]	; 0x4c9
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2278      	movs	r2, #120	; 0x78
 8005764:	f883 24ca 	strb.w	r2, [r3, #1226]	; 0x4ca
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2230      	movs	r2, #48	; 0x30
 800576c:	f883 24cb 	strb.w	r2, [r3, #1227]	; 0x4cb
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	223a      	movs	r2, #58	; 0x3a
 8005774:	f883 24ce 	strb.w	r2, [r3, #1230]	; 0x4ce
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	227b      	movs	r2, #123	; 0x7b
 800577c:	f883 24cf 	strb.w	r2, [r3, #1231]	; 0x4cf
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2241      	movs	r2, #65	; 0x41
 8005784:	f883 24d0 	strb.w	r2, [r3, #1232]	; 0x4d0
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2241      	movs	r2, #65	; 0x41
 800578c:	f883 24d1 	strb.w	r2, [r3, #1233]	; 0x4d1
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	227b      	movs	r2, #123	; 0x7b
 8005794:	f883 24d2 	strb.w	r2, [r3, #1234]	; 0x4d2
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	227a      	movs	r2, #122	; 0x7a
 800579c:	f883 24d3 	strb.w	r2, [r3, #1235]	; 0x4d3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2240      	movs	r2, #64	; 0x40
 80057a4:	f883 24d4 	strb.w	r2, [r3, #1236]	; 0x4d4
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	223a      	movs	r2, #58	; 0x3a
 80057ac:	f883 24d6 	strb.w	r2, [r3, #1238]	; 0x4d6
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	227a      	movs	r2, #122	; 0x7a
 80057b4:	f883 24d7 	strb.w	r2, [r3, #1239]	; 0x4d7
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2242      	movs	r2, #66	; 0x42
 80057bc:	f883 24d8 	strb.w	r2, [r3, #1240]	; 0x4d8
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2240      	movs	r2, #64	; 0x40
 80057c4:	f883 24d9 	strb.w	r2, [r3, #1241]	; 0x4d9
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2278      	movs	r2, #120	; 0x78
 80057cc:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2278      	movs	r2, #120	; 0x78
 80057d4:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2240      	movs	r2, #64	; 0x40
 80057dc:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	229a      	movs	r2, #154	; 0x9a
 80057e4:	f883 24de 	strb.w	r2, [r3, #1246]	; 0x4de
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	22ba      	movs	r2, #186	; 0xba
 80057ec:	f883 24df 	strb.w	r2, [r3, #1247]	; 0x4df
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	22a0      	movs	r2, #160	; 0xa0
 80057f4:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	22a0      	movs	r2, #160	; 0xa0
 80057fc:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	22fa      	movs	r2, #250	; 0xfa
 8005804:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	227a      	movs	r2, #122	; 0x7a
 800580c:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 24e6 	strb.w	r2, [r3, #1254]	; 0x4e6
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2219      	movs	r2, #25
 800581c:	f883 24e7 	strb.w	r2, [r3, #1255]	; 0x4e7
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	223c      	movs	r2, #60	; 0x3c
 8005824:	f883 24e8 	strb.w	r2, [r3, #1256]	; 0x4e8
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2266      	movs	r2, #102	; 0x66
 800582c:	f883 24e9 	strb.w	r2, [r3, #1257]	; 0x4e9
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2266      	movs	r2, #102	; 0x66
 8005834:	f883 24ea 	strb.w	r2, [r3, #1258]	; 0x4ea
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	223c      	movs	r2, #60	; 0x3c
 800583c:	f883 24eb 	strb.w	r2, [r3, #1259]	; 0x4eb
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2219      	movs	r2, #25
 8005844:	f883 24ec 	strb.w	r2, [r3, #1260]	; 0x4ec
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 24ed 	strb.w	r2, [r3, #1261]	; 0x4ed
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	223d      	movs	r2, #61	; 0x3d
 8005854:	f883 24ee 	strb.w	r2, [r3, #1262]	; 0x4ee
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	227d      	movs	r2, #125	; 0x7d
 800585c:	f883 24ef 	strb.w	r2, [r3, #1263]	; 0x4ef
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2240      	movs	r2, #64	; 0x40
 8005864:	f883 24f0 	strb.w	r2, [r3, #1264]	; 0x4f0
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2240      	movs	r2, #64	; 0x40
 800586c:	f883 24f1 	strb.w	r2, [r3, #1265]	; 0x4f1
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	227d      	movs	r2, #125	; 0x7d
 8005874:	f883 24f2 	strb.w	r2, [r3, #1266]	; 0x4f2
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	223d      	movs	r2, #61	; 0x3d
 800587c:	f883 24f3 	strb.w	r2, [r3, #1267]	; 0x4f3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2218      	movs	r2, #24
 8005884:	f883 24f6 	strb.w	r2, [r3, #1270]	; 0x4f6
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	223c      	movs	r2, #60	; 0x3c
 800588c:	f883 24f7 	strb.w	r2, [r3, #1271]	; 0x4f7
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2224      	movs	r2, #36	; 0x24
 8005894:	f883 24f8 	strb.w	r2, [r3, #1272]	; 0x4f8
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	22e7      	movs	r2, #231	; 0xe7
 800589c:	f883 24f9 	strb.w	r2, [r3, #1273]	; 0x4f9
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	22e7      	movs	r2, #231	; 0xe7
 80058a4:	f883 24fa 	strb.w	r2, [r3, #1274]	; 0x4fa
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2224      	movs	r2, #36	; 0x24
 80058ac:	f883 24fb 	strb.w	r2, [r3, #1275]	; 0x4fb
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2224      	movs	r2, #36	; 0x24
 80058b4:	f883 24fc 	strb.w	r2, [r3, #1276]	; 0x4fc
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2268      	movs	r2, #104	; 0x68
 80058bc:	f883 24fe 	strb.w	r2, [r3, #1278]	; 0x4fe
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	227e      	movs	r2, #126	; 0x7e
 80058c4:	f883 24ff 	strb.w	r2, [r3, #1279]	; 0x4ff
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	227f      	movs	r2, #127	; 0x7f
 80058cc:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2249      	movs	r2, #73	; 0x49
 80058d4:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2243      	movs	r2, #67	; 0x43
 80058dc:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2266      	movs	r2, #102	; 0x66
 80058e4:	f883 2503 	strb.w	r2, [r3, #1283]	; 0x503
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	222b      	movs	r2, #43	; 0x2b
 80058f4:	f883 2506 	strb.w	r2, [r3, #1286]	; 0x506
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	222f      	movs	r2, #47	; 0x2f
 80058fc:	f883 2507 	strb.w	r2, [r3, #1287]	; 0x507
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	22fc      	movs	r2, #252	; 0xfc
 8005904:	f883 2508 	strb.w	r2, [r3, #1288]	; 0x508
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	22fc      	movs	r2, #252	; 0xfc
 800590c:	f883 2509 	strb.w	r2, [r3, #1289]	; 0x509
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	222f      	movs	r2, #47	; 0x2f
 8005914:	f883 250a 	strb.w	r2, [r3, #1290]	; 0x50a
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	222b      	movs	r2, #43	; 0x2b
 800591c:	f883 250b 	strb.w	r2, [r3, #1291]	; 0x50b
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	22ff      	movs	r2, #255	; 0xff
 8005924:	f883 250e 	strb.w	r2, [r3, #1294]	; 0x50e
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	22ff      	movs	r2, #255	; 0xff
 800592c:	f883 250f 	strb.w	r2, [r3, #1295]	; 0x50f
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2209      	movs	r2, #9
 8005934:	f883 2510 	strb.w	r2, [r3, #1296]	; 0x510
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2209      	movs	r2, #9
 800593c:	f883 2511 	strb.w	r2, [r3, #1297]	; 0x511
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	222f      	movs	r2, #47	; 0x2f
 8005944:	f883 2512 	strb.w	r2, [r3, #1298]	; 0x512
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	22f6      	movs	r2, #246	; 0xf6
 800594c:	f883 2513 	strb.w	r2, [r3, #1299]	; 0x513
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	22f8      	movs	r2, #248	; 0xf8
 8005954:	f883 2514 	strb.w	r2, [r3, #1300]	; 0x514
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	22a0      	movs	r2, #160	; 0xa0
 800595c:	f883 2515 	strb.w	r2, [r3, #1301]	; 0x515
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2240      	movs	r2, #64	; 0x40
 8005964:	f883 2516 	strb.w	r2, [r3, #1302]	; 0x516
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	22c0      	movs	r2, #192	; 0xc0
 800596c:	f883 2517 	strb.w	r2, [r3, #1303]	; 0x517
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2288      	movs	r2, #136	; 0x88
 8005974:	f883 2518 	strb.w	r2, [r3, #1304]	; 0x518
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	22fe      	movs	r2, #254	; 0xfe
 800597c:	f883 2519 	strb.w	r2, [r3, #1305]	; 0x519
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	227f      	movs	r2, #127	; 0x7f
 8005984:	f883 251a 	strb.w	r2, [r3, #1306]	; 0x51a
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2209      	movs	r2, #9
 800598c:	f883 251b 	strb.w	r2, [r3, #1307]	; 0x51b
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2203      	movs	r2, #3
 8005994:	f883 251c 	strb.w	r2, [r3, #1308]	; 0x51c
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 251d 	strb.w	r2, [r3, #1309]	; 0x51d
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 251e 	strb.w	r2, [r3, #1310]	; 0x51e
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2274      	movs	r2, #116	; 0x74
 80059ac:	f883 251f 	strb.w	r2, [r3, #1311]	; 0x51f
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2254      	movs	r2, #84	; 0x54
 80059b4:	f883 2520 	strb.w	r2, [r3, #1312]	; 0x520
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2255      	movs	r2, #85	; 0x55
 80059bc:	f883 2521 	strb.w	r2, [r3, #1313]	; 0x521
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	227d      	movs	r2, #125	; 0x7d
 80059c4:	f883 2522 	strb.w	r2, [r3, #1314]	; 0x522
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2279      	movs	r2, #121	; 0x79
 80059cc:	f883 2523 	strb.w	r2, [r3, #1315]	; 0x523
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2240      	movs	r2, #64	; 0x40
 80059d4:	f883 2524 	strb.w	r2, [r3, #1316]	; 0x524
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2244      	movs	r2, #68	; 0x44
 80059dc:	f883 2527 	strb.w	r2, [r3, #1319]	; 0x527
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	227d      	movs	r2, #125	; 0x7d
 80059e4:	f883 2528 	strb.w	r2, [r3, #1320]	; 0x528
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	227d      	movs	r2, #125	; 0x7d
 80059ec:	f883 2529 	strb.w	r2, [r3, #1321]	; 0x529
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2241      	movs	r2, #65	; 0x41
 80059f4:	f883 252a 	strb.w	r2, [r3, #1322]	; 0x52a
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2230      	movs	r2, #48	; 0x30
 80059fc:	f883 252e 	strb.w	r2, [r3, #1326]	; 0x52e
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2278      	movs	r2, #120	; 0x78
 8005a04:	f883 252f 	strb.w	r2, [r3, #1327]	; 0x52f
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2248      	movs	r2, #72	; 0x48
 8005a0c:	f883 2530 	strb.w	r2, [r3, #1328]	; 0x530
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	224a      	movs	r2, #74	; 0x4a
 8005a14:	f883 2531 	strb.w	r2, [r3, #1329]	; 0x531
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	227a      	movs	r2, #122	; 0x7a
 8005a1c:	f883 2532 	strb.w	r2, [r3, #1330]	; 0x532
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2232      	movs	r2, #50	; 0x32
 8005a24:	f883 2533 	strb.w	r2, [r3, #1331]	; 0x533
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2238      	movs	r2, #56	; 0x38
 8005a2c:	f883 2536 	strb.w	r2, [r3, #1334]	; 0x536
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2278      	movs	r2, #120	; 0x78
 8005a34:	f883 2537 	strb.w	r2, [r3, #1335]	; 0x537
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2240      	movs	r2, #64	; 0x40
 8005a3c:	f883 2538 	strb.w	r2, [r3, #1336]	; 0x538
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2242      	movs	r2, #66	; 0x42
 8005a44:	f883 2539 	strb.w	r2, [r3, #1337]	; 0x539
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	227a      	movs	r2, #122	; 0x7a
 8005a4c:	f883 253a 	strb.w	r2, [r3, #1338]	; 0x53a
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	227a      	movs	r2, #122	; 0x7a
 8005a54:	f883 253b 	strb.w	r2, [r3, #1339]	; 0x53b
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2240      	movs	r2, #64	; 0x40
 8005a5c:	f883 253c 	strb.w	r2, [r3, #1340]	; 0x53c
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	227a      	movs	r2, #122	; 0x7a
 8005a64:	f883 253e 	strb.w	r2, [r3, #1342]	; 0x53e
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	227a      	movs	r2, #122	; 0x7a
 8005a6c:	f883 253f 	strb.w	r2, [r3, #1343]	; 0x53f
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	220a      	movs	r2, #10
 8005a74:	f883 2540 	strb.w	r2, [r3, #1344]	; 0x540
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	220a      	movs	r2, #10
 8005a7c:	f883 2541 	strb.w	r2, [r3, #1345]	; 0x541
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	227a      	movs	r2, #122	; 0x7a
 8005a84:	f883 2542 	strb.w	r2, [r3, #1346]	; 0x542
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2270      	movs	r2, #112	; 0x70
 8005a8c:	f883 2543 	strb.w	r2, [r3, #1347]	; 0x543
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	227d      	movs	r2, #125	; 0x7d
 8005a94:	f883 2546 	strb.w	r2, [r3, #1350]	; 0x546
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	227d      	movs	r2, #125	; 0x7d
 8005a9c:	f883 2547 	strb.w	r2, [r3, #1351]	; 0x547
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2219      	movs	r2, #25
 8005aa4:	f883 2548 	strb.w	r2, [r3, #1352]	; 0x548
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2231      	movs	r2, #49	; 0x31
 8005aac:	f883 2549 	strb.w	r2, [r3, #1353]	; 0x549
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	227d      	movs	r2, #125	; 0x7d
 8005ab4:	f883 254a 	strb.w	r2, [r3, #1354]	; 0x54a
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	227d      	movs	r2, #125	; 0x7d
 8005abc:	f883 254b 	strb.w	r2, [r3, #1355]	; 0x54b
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2226      	movs	r2, #38	; 0x26
 8005ac4:	f883 254f 	strb.w	r2, [r3, #1359]	; 0x54f
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	222f      	movs	r2, #47	; 0x2f
 8005acc:	f883 2550 	strb.w	r2, [r3, #1360]	; 0x550
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2229      	movs	r2, #41	; 0x29
 8005ad4:	f883 2551 	strb.w	r2, [r3, #1361]	; 0x551
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	222f      	movs	r2, #47	; 0x2f
 8005adc:	f883 2552 	strb.w	r2, [r3, #1362]	; 0x552
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	222f      	movs	r2, #47	; 0x2f
 8005ae4:	f883 2553 	strb.w	r2, [r3, #1363]	; 0x553
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2228      	movs	r2, #40	; 0x28
 8005aec:	f883 2554 	strb.w	r2, [r3, #1364]	; 0x554
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2226      	movs	r2, #38	; 0x26
 8005af4:	f883 2557 	strb.w	r2, [r3, #1367]	; 0x557
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	222f      	movs	r2, #47	; 0x2f
 8005afc:	f883 2558 	strb.w	r2, [r3, #1368]	; 0x558
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2229      	movs	r2, #41	; 0x29
 8005b04:	f883 2559 	strb.w	r2, [r3, #1369]	; 0x559
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	222f      	movs	r2, #47	; 0x2f
 8005b0c:	f883 255a 	strb.w	r2, [r3, #1370]	; 0x55a
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2226      	movs	r2, #38	; 0x26
 8005b14:	f883 255b 	strb.w	r2, [r3, #1371]	; 0x55b
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2230      	movs	r2, #48	; 0x30
 8005b1c:	f883 255e 	strb.w	r2, [r3, #1374]	; 0x55e
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2278      	movs	r2, #120	; 0x78
 8005b24:	f883 255f 	strb.w	r2, [r3, #1375]	; 0x55f
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	224d      	movs	r2, #77	; 0x4d
 8005b2c:	f883 2560 	strb.w	r2, [r3, #1376]	; 0x560
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2245      	movs	r2, #69	; 0x45
 8005b34:	f883 2561 	strb.w	r2, [r3, #1377]	; 0x561
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2260      	movs	r2, #96	; 0x60
 8005b3c:	f883 2562 	strb.w	r2, [r3, #1378]	; 0x562
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 2563 	strb.w	r2, [r3, #1379]	; 0x563
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2238      	movs	r2, #56	; 0x38
 8005b4c:	f883 2566 	strb.w	r2, [r3, #1382]	; 0x566
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2238      	movs	r2, #56	; 0x38
 8005b54:	f883 2567 	strb.w	r2, [r3, #1383]	; 0x567
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2208      	movs	r2, #8
 8005b5c:	f883 2568 	strb.w	r2, [r3, #1384]	; 0x568
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2208      	movs	r2, #8
 8005b64:	f883 2569 	strb.w	r2, [r3, #1385]	; 0x569
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2208      	movs	r2, #8
 8005b6c:	f883 256a 	strb.w	r2, [r3, #1386]	; 0x56a
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2208      	movs	r2, #8
 8005b74:	f883 256b 	strb.w	r2, [r3, #1387]	; 0x56b
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2208      	movs	r2, #8
 8005b7c:	f883 256e 	strb.w	r2, [r3, #1390]	; 0x56e
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2208      	movs	r2, #8
 8005b84:	f883 256f 	strb.w	r2, [r3, #1391]	; 0x56f
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2208      	movs	r2, #8
 8005b8c:	f883 2570 	strb.w	r2, [r3, #1392]	; 0x570
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2208      	movs	r2, #8
 8005b94:	f883 2571 	strb.w	r2, [r3, #1393]	; 0x571
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2238      	movs	r2, #56	; 0x38
 8005b9c:	f883 2572 	strb.w	r2, [r3, #1394]	; 0x572
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2238      	movs	r2, #56	; 0x38
 8005ba4:	f883 2573 	strb.w	r2, [r3, #1395]	; 0x573
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	224f      	movs	r2, #79	; 0x4f
 8005bac:	f883 2576 	strb.w	r2, [r3, #1398]	; 0x576
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	226f      	movs	r2, #111	; 0x6f
 8005bb4:	f883 2577 	strb.w	r2, [r3, #1399]	; 0x577
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2230      	movs	r2, #48	; 0x30
 8005bbc:	f883 2578 	strb.w	r2, [r3, #1400]	; 0x578
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2218      	movs	r2, #24
 8005bc4:	f883 2579 	strb.w	r2, [r3, #1401]	; 0x579
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	22cc      	movs	r2, #204	; 0xcc
 8005bcc:	f883 257a 	strb.w	r2, [r3, #1402]	; 0x57a
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	22ee      	movs	r2, #238	; 0xee
 8005bd4:	f883 257b 	strb.w	r2, [r3, #1403]	; 0x57b
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	22bb      	movs	r2, #187	; 0xbb
 8005bdc:	f883 257c 	strb.w	r2, [r3, #1404]	; 0x57c
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2291      	movs	r2, #145	; 0x91
 8005be4:	f883 257d 	strb.w	r2, [r3, #1405]	; 0x57d
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	224f      	movs	r2, #79	; 0x4f
 8005bec:	f883 257e 	strb.w	r2, [r3, #1406]	; 0x57e
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	226f      	movs	r2, #111	; 0x6f
 8005bf4:	f883 257f 	strb.w	r2, [r3, #1407]	; 0x57f
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2230      	movs	r2, #48	; 0x30
 8005bfc:	f883 2580 	strb.w	r2, [r3, #1408]	; 0x580
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2218      	movs	r2, #24
 8005c04:	f883 2581 	strb.w	r2, [r3, #1409]	; 0x581
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	226c      	movs	r2, #108	; 0x6c
 8005c0c:	f883 2582 	strb.w	r2, [r3, #1410]	; 0x582
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2276      	movs	r2, #118	; 0x76
 8005c14:	f883 2583 	strb.w	r2, [r3, #1411]	; 0x583
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	22fb      	movs	r2, #251	; 0xfb
 8005c1c:	f883 2584 	strb.w	r2, [r3, #1412]	; 0x584
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	22f9      	movs	r2, #249	; 0xf9
 8005c24:	f883 2585 	strb.w	r2, [r3, #1413]	; 0x585
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	227b      	movs	r2, #123	; 0x7b
 8005c2c:	f883 2589 	strb.w	r2, [r3, #1417]	; 0x589
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	227b      	movs	r2, #123	; 0x7b
 8005c34:	f883 258a 	strb.w	r2, [r3, #1418]	; 0x58a
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2208      	movs	r2, #8
 8005c3c:	f883 258e 	strb.w	r2, [r3, #1422]	; 0x58e
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	221c      	movs	r2, #28
 8005c44:	f883 258f 	strb.w	r2, [r3, #1423]	; 0x58f
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2236      	movs	r2, #54	; 0x36
 8005c4c:	f883 2590 	strb.w	r2, [r3, #1424]	; 0x590
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2222      	movs	r2, #34	; 0x22
 8005c54:	f883 2591 	strb.w	r2, [r3, #1425]	; 0x591
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2208      	movs	r2, #8
 8005c5c:	f883 2592 	strb.w	r2, [r3, #1426]	; 0x592
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	221c      	movs	r2, #28
 8005c64:	f883 2593 	strb.w	r2, [r3, #1427]	; 0x593
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2236      	movs	r2, #54	; 0x36
 8005c6c:	f883 2594 	strb.w	r2, [r3, #1428]	; 0x594
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2222      	movs	r2, #34	; 0x22
 8005c74:	f883 2595 	strb.w	r2, [r3, #1429]	; 0x595
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2222      	movs	r2, #34	; 0x22
 8005c7c:	f883 2596 	strb.w	r2, [r3, #1430]	; 0x596
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2236      	movs	r2, #54	; 0x36
 8005c84:	f883 2597 	strb.w	r2, [r3, #1431]	; 0x597
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	221c      	movs	r2, #28
 8005c8c:	f883 2598 	strb.w	r2, [r3, #1432]	; 0x598
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2208      	movs	r2, #8
 8005c94:	f883 2599 	strb.w	r2, [r3, #1433]	; 0x599
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2222      	movs	r2, #34	; 0x22
 8005c9c:	f883 259a 	strb.w	r2, [r3, #1434]	; 0x59a
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2236      	movs	r2, #54	; 0x36
 8005ca4:	f883 259b 	strb.w	r2, [r3, #1435]	; 0x59b
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	221c      	movs	r2, #28
 8005cac:	f883 259c 	strb.w	r2, [r3, #1436]	; 0x59c
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2208      	movs	r2, #8
 8005cb4:	f883 259d 	strb.w	r2, [r3, #1437]	; 0x59d
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	22aa      	movs	r2, #170	; 0xaa
 8005cbc:	f883 259e 	strb.w	r2, [r3, #1438]	; 0x59e
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2255      	movs	r2, #85	; 0x55
 8005cc4:	f883 25a0 	strb.w	r2, [r3, #1440]	; 0x5a0
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	22aa      	movs	r2, #170	; 0xaa
 8005ccc:	f883 25a2 	strb.w	r2, [r3, #1442]	; 0x5a2
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2255      	movs	r2, #85	; 0x55
 8005cd4:	f883 25a4 	strb.w	r2, [r3, #1444]	; 0x5a4
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	22aa      	movs	r2, #170	; 0xaa
 8005cdc:	f883 25a6 	strb.w	r2, [r3, #1446]	; 0x5a6
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2255      	movs	r2, #85	; 0x55
 8005ce4:	f883 25a7 	strb.w	r2, [r3, #1447]	; 0x5a7
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	22aa      	movs	r2, #170	; 0xaa
 8005cec:	f883 25a8 	strb.w	r2, [r3, #1448]	; 0x5a8
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2255      	movs	r2, #85	; 0x55
 8005cf4:	f883 25a9 	strb.w	r2, [r3, #1449]	; 0x5a9
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	22aa      	movs	r2, #170	; 0xaa
 8005cfc:	f883 25aa 	strb.w	r2, [r3, #1450]	; 0x5aa
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2255      	movs	r2, #85	; 0x55
 8005d04:	f883 25ab 	strb.w	r2, [r3, #1451]	; 0x5ab
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	22aa      	movs	r2, #170	; 0xaa
 8005d0c:	f883 25ac 	strb.w	r2, [r3, #1452]	; 0x5ac
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2255      	movs	r2, #85	; 0x55
 8005d14:	f883 25ad 	strb.w	r2, [r3, #1453]	; 0x5ad
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	22dd      	movs	r2, #221	; 0xdd
 8005d1c:	f883 25ae 	strb.w	r2, [r3, #1454]	; 0x5ae
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	22ff      	movs	r2, #255	; 0xff
 8005d24:	f883 25af 	strb.w	r2, [r3, #1455]	; 0x5af
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	22aa      	movs	r2, #170	; 0xaa
 8005d2c:	f883 25b0 	strb.w	r2, [r3, #1456]	; 0x5b0
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2277      	movs	r2, #119	; 0x77
 8005d34:	f883 25b1 	strb.w	r2, [r3, #1457]	; 0x5b1
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	22dd      	movs	r2, #221	; 0xdd
 8005d3c:	f883 25b2 	strb.w	r2, [r3, #1458]	; 0x5b2
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	22aa      	movs	r2, #170	; 0xaa
 8005d44:	f883 25b3 	strb.w	r2, [r3, #1459]	; 0x5b3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	22ff      	movs	r2, #255	; 0xff
 8005d4c:	f883 25b4 	strb.w	r2, [r3, #1460]	; 0x5b4
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2277      	movs	r2, #119	; 0x77
 8005d54:	f883 25b5 	strb.w	r2, [r3, #1461]	; 0x5b5
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	22ff      	movs	r2, #255	; 0xff
 8005d5c:	f883 25b9 	strb.w	r2, [r3, #1465]	; 0x5b9
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	22ff      	movs	r2, #255	; 0xff
 8005d64:	f883 25ba 	strb.w	r2, [r3, #1466]	; 0x5ba
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2210      	movs	r2, #16
 8005d6c:	f883 25be 	strb.w	r2, [r3, #1470]	; 0x5be
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2210      	movs	r2, #16
 8005d74:	f883 25bf 	strb.w	r2, [r3, #1471]	; 0x5bf
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2210      	movs	r2, #16
 8005d7c:	f883 25c0 	strb.w	r2, [r3, #1472]	; 0x5c0
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	22ff      	movs	r2, #255	; 0xff
 8005d84:	f883 25c1 	strb.w	r2, [r3, #1473]	; 0x5c1
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	22ff      	movs	r2, #255	; 0xff
 8005d8c:	f883 25c2 	strb.w	r2, [r3, #1474]	; 0x5c2
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2214      	movs	r2, #20
 8005d94:	f883 25c6 	strb.w	r2, [r3, #1478]	; 0x5c6
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2214      	movs	r2, #20
 8005d9c:	f883 25c7 	strb.w	r2, [r3, #1479]	; 0x5c7
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2214      	movs	r2, #20
 8005da4:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	22ff      	movs	r2, #255	; 0xff
 8005dac:	f883 25c9 	strb.w	r2, [r3, #1481]	; 0x5c9
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	22ff      	movs	r2, #255	; 0xff
 8005db4:	f883 25ca 	strb.w	r2, [r3, #1482]	; 0x5ca
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2210      	movs	r2, #16
 8005dbc:	f883 25ce 	strb.w	r2, [r3, #1486]	; 0x5ce
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2210      	movs	r2, #16
 8005dc4:	f883 25cf 	strb.w	r2, [r3, #1487]	; 0x5cf
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	22ff      	movs	r2, #255	; 0xff
 8005dcc:	f883 25d0 	strb.w	r2, [r3, #1488]	; 0x5d0
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	22ff      	movs	r2, #255	; 0xff
 8005dd4:	f883 25d1 	strb.w	r2, [r3, #1489]	; 0x5d1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	22ff      	movs	r2, #255	; 0xff
 8005ddc:	f883 25d3 	strb.w	r2, [r3, #1491]	; 0x5d3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	22ff      	movs	r2, #255	; 0xff
 8005de4:	f883 25d4 	strb.w	r2, [r3, #1492]	; 0x5d4
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2210      	movs	r2, #16
 8005dec:	f883 25d6 	strb.w	r2, [r3, #1494]	; 0x5d6
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2210      	movs	r2, #16
 8005df4:	f883 25d7 	strb.w	r2, [r3, #1495]	; 0x5d7
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	22f0      	movs	r2, #240	; 0xf0
 8005dfc:	f883 25d8 	strb.w	r2, [r3, #1496]	; 0x5d8
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	22f0      	movs	r2, #240	; 0xf0
 8005e04:	f883 25d9 	strb.w	r2, [r3, #1497]	; 0x5d9
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2210      	movs	r2, #16
 8005e0c:	f883 25da 	strb.w	r2, [r3, #1498]	; 0x5da
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	22f0      	movs	r2, #240	; 0xf0
 8005e14:	f883 25db 	strb.w	r2, [r3, #1499]	; 0x5db
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	22f0      	movs	r2, #240	; 0xf0
 8005e1c:	f883 25dc 	strb.w	r2, [r3, #1500]	; 0x5dc
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2214      	movs	r2, #20
 8005e24:	f883 25de 	strb.w	r2, [r3, #1502]	; 0x5de
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2214      	movs	r2, #20
 8005e2c:	f883 25df 	strb.w	r2, [r3, #1503]	; 0x5df
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2214      	movs	r2, #20
 8005e34:	f883 25e0 	strb.w	r2, [r3, #1504]	; 0x5e0
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	22fc      	movs	r2, #252	; 0xfc
 8005e3c:	f883 25e1 	strb.w	r2, [r3, #1505]	; 0x5e1
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	22fc      	movs	r2, #252	; 0xfc
 8005e44:	f883 25e2 	strb.w	r2, [r3, #1506]	; 0x5e2
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2214      	movs	r2, #20
 8005e4c:	f883 25e6 	strb.w	r2, [r3, #1510]	; 0x5e6
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2214      	movs	r2, #20
 8005e54:	f883 25e7 	strb.w	r2, [r3, #1511]	; 0x5e7
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	22f7      	movs	r2, #247	; 0xf7
 8005e5c:	f883 25e8 	strb.w	r2, [r3, #1512]	; 0x5e8
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	22f7      	movs	r2, #247	; 0xf7
 8005e64:	f883 25e9 	strb.w	r2, [r3, #1513]	; 0x5e9
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	22ff      	movs	r2, #255	; 0xff
 8005e6c:	f883 25eb 	strb.w	r2, [r3, #1515]	; 0x5eb
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	22ff      	movs	r2, #255	; 0xff
 8005e74:	f883 25ec 	strb.w	r2, [r3, #1516]	; 0x5ec
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	22ff      	movs	r2, #255	; 0xff
 8005e7c:	f883 25f0 	strb.w	r2, [r3, #1520]	; 0x5f0
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	22ff      	movs	r2, #255	; 0xff
 8005e84:	f883 25f1 	strb.w	r2, [r3, #1521]	; 0x5f1
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	22ff      	movs	r2, #255	; 0xff
 8005e8c:	f883 25f3 	strb.w	r2, [r3, #1523]	; 0x5f3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	22ff      	movs	r2, #255	; 0xff
 8005e94:	f883 25f4 	strb.w	r2, [r3, #1524]	; 0x5f4
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2214      	movs	r2, #20
 8005e9c:	f883 25f6 	strb.w	r2, [r3, #1526]	; 0x5f6
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2214      	movs	r2, #20
 8005ea4:	f883 25f7 	strb.w	r2, [r3, #1527]	; 0x5f7
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	22f4      	movs	r2, #244	; 0xf4
 8005eac:	f883 25f8 	strb.w	r2, [r3, #1528]	; 0x5f8
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	22f4      	movs	r2, #244	; 0xf4
 8005eb4:	f883 25f9 	strb.w	r2, [r3, #1529]	; 0x5f9
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2204      	movs	r2, #4
 8005ebc:	f883 25fa 	strb.w	r2, [r3, #1530]	; 0x5fa
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	22fc      	movs	r2, #252	; 0xfc
 8005ec4:	f883 25fb 	strb.w	r2, [r3, #1531]	; 0x5fb
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	22fc      	movs	r2, #252	; 0xfc
 8005ecc:	f883 25fc 	strb.w	r2, [r3, #1532]	; 0x5fc
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2214      	movs	r2, #20
 8005ed4:	f883 25fe 	strb.w	r2, [r3, #1534]	; 0x5fe
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2214      	movs	r2, #20
 8005edc:	f883 25ff 	strb.w	r2, [r3, #1535]	; 0x5ff
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2217      	movs	r2, #23
 8005ee4:	f883 2600 	strb.w	r2, [r3, #1536]	; 0x600
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2217      	movs	r2, #23
 8005eec:	f883 2601 	strb.w	r2, [r3, #1537]	; 0x601
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2210      	movs	r2, #16
 8005ef4:	f883 2602 	strb.w	r2, [r3, #1538]	; 0x602
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	221f      	movs	r2, #31
 8005efc:	f883 2603 	strb.w	r2, [r3, #1539]	; 0x603
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	221f      	movs	r2, #31
 8005f04:	f883 2604 	strb.w	r2, [r3, #1540]	; 0x604
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2210      	movs	r2, #16
 8005f0c:	f883 2606 	strb.w	r2, [r3, #1542]	; 0x606
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2210      	movs	r2, #16
 8005f14:	f883 2607 	strb.w	r2, [r3, #1543]	; 0x607
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	221f      	movs	r2, #31
 8005f1c:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	221f      	movs	r2, #31
 8005f24:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2210      	movs	r2, #16
 8005f2c:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	221f      	movs	r2, #31
 8005f34:	f883 260b 	strb.w	r2, [r3, #1547]	; 0x60b
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	221f      	movs	r2, #31
 8005f3c:	f883 260c 	strb.w	r2, [r3, #1548]	; 0x60c
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2214      	movs	r2, #20
 8005f44:	f883 260e 	strb.w	r2, [r3, #1550]	; 0x60e
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2214      	movs	r2, #20
 8005f4c:	f883 260f 	strb.w	r2, [r3, #1551]	; 0x60f
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2214      	movs	r2, #20
 8005f54:	f883 2610 	strb.w	r2, [r3, #1552]	; 0x610
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	221f      	movs	r2, #31
 8005f5c:	f883 2611 	strb.w	r2, [r3, #1553]	; 0x611
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	221f      	movs	r2, #31
 8005f64:	f883 2612 	strb.w	r2, [r3, #1554]	; 0x612
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2210      	movs	r2, #16
 8005f6c:	f883 2616 	strb.w	r2, [r3, #1558]	; 0x616
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2210      	movs	r2, #16
 8005f74:	f883 2617 	strb.w	r2, [r3, #1559]	; 0x617
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2210      	movs	r2, #16
 8005f7c:	f883 2618 	strb.w	r2, [r3, #1560]	; 0x618
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	22f0      	movs	r2, #240	; 0xf0
 8005f84:	f883 2619 	strb.w	r2, [r3, #1561]	; 0x619
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	22f0      	movs	r2, #240	; 0xf0
 8005f8c:	f883 261a 	strb.w	r2, [r3, #1562]	; 0x61a
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	221f      	movs	r2, #31
 8005f94:	f883 2621 	strb.w	r2, [r3, #1569]	; 0x621
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	221f      	movs	r2, #31
 8005f9c:	f883 2622 	strb.w	r2, [r3, #1570]	; 0x622
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2210      	movs	r2, #16
 8005fa4:	f883 2623 	strb.w	r2, [r3, #1571]	; 0x623
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2210      	movs	r2, #16
 8005fac:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2210      	movs	r2, #16
 8005fb4:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2210      	movs	r2, #16
 8005fbc:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2210      	movs	r2, #16
 8005fc4:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2210      	movs	r2, #16
 8005fcc:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	221f      	movs	r2, #31
 8005fd4:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	221f      	movs	r2, #31
 8005fdc:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2210      	movs	r2, #16
 8005fe4:	f883 262b 	strb.w	r2, [r3, #1579]	; 0x62b
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2210      	movs	r2, #16
 8005fec:	f883 262c 	strb.w	r2, [r3, #1580]	; 0x62c
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2210      	movs	r2, #16
 8005ff4:	f883 262d 	strb.w	r2, [r3, #1581]	; 0x62d
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2210      	movs	r2, #16
 8005ffc:	f883 262e 	strb.w	r2, [r3, #1582]	; 0x62e
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2210      	movs	r2, #16
 8006004:	f883 262f 	strb.w	r2, [r3, #1583]	; 0x62f
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2210      	movs	r2, #16
 800600c:	f883 2630 	strb.w	r2, [r3, #1584]	; 0x630
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	22f0      	movs	r2, #240	; 0xf0
 8006014:	f883 2631 	strb.w	r2, [r3, #1585]	; 0x631
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	22f0      	movs	r2, #240	; 0xf0
 800601c:	f883 2632 	strb.w	r2, [r3, #1586]	; 0x632
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2210      	movs	r2, #16
 8006024:	f883 2633 	strb.w	r2, [r3, #1587]	; 0x633
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2210      	movs	r2, #16
 800602c:	f883 2634 	strb.w	r2, [r3, #1588]	; 0x634
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2210      	movs	r2, #16
 8006034:	f883 2635 	strb.w	r2, [r3, #1589]	; 0x635
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	22ff      	movs	r2, #255	; 0xff
 800603c:	f883 2639 	strb.w	r2, [r3, #1593]	; 0x639
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	22ff      	movs	r2, #255	; 0xff
 8006044:	f883 263a 	strb.w	r2, [r3, #1594]	; 0x63a
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2210      	movs	r2, #16
 800604c:	f883 263b 	strb.w	r2, [r3, #1595]	; 0x63b
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2210      	movs	r2, #16
 8006054:	f883 263c 	strb.w	r2, [r3, #1596]	; 0x63c
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2210      	movs	r2, #16
 800605c:	f883 263d 	strb.w	r2, [r3, #1597]	; 0x63d
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2210      	movs	r2, #16
 8006064:	f883 263e 	strb.w	r2, [r3, #1598]	; 0x63e
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2210      	movs	r2, #16
 800606c:	f883 263f 	strb.w	r2, [r3, #1599]	; 0x63f
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2210      	movs	r2, #16
 8006074:	f883 2640 	strb.w	r2, [r3, #1600]	; 0x640
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2210      	movs	r2, #16
 800607c:	f883 2641 	strb.w	r2, [r3, #1601]	; 0x641
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2210      	movs	r2, #16
 8006084:	f883 2642 	strb.w	r2, [r3, #1602]	; 0x642
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2210      	movs	r2, #16
 800608c:	f883 2643 	strb.w	r2, [r3, #1603]	; 0x643
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2210      	movs	r2, #16
 8006094:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2210      	movs	r2, #16
 800609c:	f883 2645 	strb.w	r2, [r3, #1605]	; 0x645
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2210      	movs	r2, #16
 80060a4:	f883 2646 	strb.w	r2, [r3, #1606]	; 0x646
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2210      	movs	r2, #16
 80060ac:	f883 2647 	strb.w	r2, [r3, #1607]	; 0x647
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2210      	movs	r2, #16
 80060b4:	f883 2648 	strb.w	r2, [r3, #1608]	; 0x648
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	22ff      	movs	r2, #255	; 0xff
 80060bc:	f883 2649 	strb.w	r2, [r3, #1609]	; 0x649
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	22ff      	movs	r2, #255	; 0xff
 80060c4:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2210      	movs	r2, #16
 80060cc:	f883 264b 	strb.w	r2, [r3, #1611]	; 0x64b
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2210      	movs	r2, #16
 80060d4:	f883 264c 	strb.w	r2, [r3, #1612]	; 0x64c
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2210      	movs	r2, #16
 80060dc:	f883 264d 	strb.w	r2, [r3, #1613]	; 0x64d
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	22ff      	movs	r2, #255	; 0xff
 80060e4:	f883 2651 	strb.w	r2, [r3, #1617]	; 0x651
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	22ff      	movs	r2, #255	; 0xff
 80060ec:	f883 2652 	strb.w	r2, [r3, #1618]	; 0x652
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2214      	movs	r2, #20
 80060f4:	f883 2653 	strb.w	r2, [r3, #1619]	; 0x653
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2214      	movs	r2, #20
 80060fc:	f883 2654 	strb.w	r2, [r3, #1620]	; 0x654
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2214      	movs	r2, #20
 8006104:	f883 2655 	strb.w	r2, [r3, #1621]	; 0x655
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	22ff      	movs	r2, #255	; 0xff
 800610c:	f883 2658 	strb.w	r2, [r3, #1624]	; 0x658
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	22ff      	movs	r2, #255	; 0xff
 8006114:	f883 2659 	strb.w	r2, [r3, #1625]	; 0x659
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	22ff      	movs	r2, #255	; 0xff
 800611c:	f883 265b 	strb.w	r2, [r3, #1627]	; 0x65b
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	22ff      	movs	r2, #255	; 0xff
 8006124:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2210      	movs	r2, #16
 800612c:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	221f      	movs	r2, #31
 8006134:	f883 2660 	strb.w	r2, [r3, #1632]	; 0x660
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	221f      	movs	r2, #31
 800613c:	f883 2661 	strb.w	r2, [r3, #1633]	; 0x661
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2210      	movs	r2, #16
 8006144:	f883 2662 	strb.w	r2, [r3, #1634]	; 0x662
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2217      	movs	r2, #23
 800614c:	f883 2663 	strb.w	r2, [r3, #1635]	; 0x663
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2217      	movs	r2, #23
 8006154:	f883 2664 	strb.w	r2, [r3, #1636]	; 0x664
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2214      	movs	r2, #20
 800615c:	f883 2665 	strb.w	r2, [r3, #1637]	; 0x665
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	22fc      	movs	r2, #252	; 0xfc
 8006164:	f883 2668 	strb.w	r2, [r3, #1640]	; 0x668
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	22fc      	movs	r2, #252	; 0xfc
 800616c:	f883 2669 	strb.w	r2, [r3, #1641]	; 0x669
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2204      	movs	r2, #4
 8006174:	f883 266a 	strb.w	r2, [r3, #1642]	; 0x66a
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	22f4      	movs	r2, #244	; 0xf4
 800617c:	f883 266b 	strb.w	r2, [r3, #1643]	; 0x66b
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	22f4      	movs	r2, #244	; 0xf4
 8006184:	f883 266c 	strb.w	r2, [r3, #1644]	; 0x66c
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2214      	movs	r2, #20
 800618c:	f883 266d 	strb.w	r2, [r3, #1645]	; 0x66d
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2214      	movs	r2, #20
 8006194:	f883 266e 	strb.w	r2, [r3, #1646]	; 0x66e
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2214      	movs	r2, #20
 800619c:	f883 266f 	strb.w	r2, [r3, #1647]	; 0x66f
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2217      	movs	r2, #23
 80061a4:	f883 2670 	strb.w	r2, [r3, #1648]	; 0x670
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2217      	movs	r2, #23
 80061ac:	f883 2671 	strb.w	r2, [r3, #1649]	; 0x671
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2210      	movs	r2, #16
 80061b4:	f883 2672 	strb.w	r2, [r3, #1650]	; 0x672
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2217      	movs	r2, #23
 80061bc:	f883 2673 	strb.w	r2, [r3, #1651]	; 0x673
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2217      	movs	r2, #23
 80061c4:	f883 2674 	strb.w	r2, [r3, #1652]	; 0x674
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2214      	movs	r2, #20
 80061cc:	f883 2675 	strb.w	r2, [r3, #1653]	; 0x675
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2214      	movs	r2, #20
 80061d4:	f883 2676 	strb.w	r2, [r3, #1654]	; 0x676
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2214      	movs	r2, #20
 80061dc:	f883 2677 	strb.w	r2, [r3, #1655]	; 0x677
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	22f4      	movs	r2, #244	; 0xf4
 80061e4:	f883 2678 	strb.w	r2, [r3, #1656]	; 0x678
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	22f4      	movs	r2, #244	; 0xf4
 80061ec:	f883 2679 	strb.w	r2, [r3, #1657]	; 0x679
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2204      	movs	r2, #4
 80061f4:	f883 267a 	strb.w	r2, [r3, #1658]	; 0x67a
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	22f4      	movs	r2, #244	; 0xf4
 80061fc:	f883 267b 	strb.w	r2, [r3, #1659]	; 0x67b
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	22f4      	movs	r2, #244	; 0xf4
 8006204:	f883 267c 	strb.w	r2, [r3, #1660]	; 0x67c
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2214      	movs	r2, #20
 800620c:	f883 267d 	strb.w	r2, [r3, #1661]	; 0x67d
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	22ff      	movs	r2, #255	; 0xff
 8006214:	f883 2680 	strb.w	r2, [r3, #1664]	; 0x680
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	22ff      	movs	r2, #255	; 0xff
 800621c:	f883 2681 	strb.w	r2, [r3, #1665]	; 0x681
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	22f7      	movs	r2, #247	; 0xf7
 8006224:	f883 2683 	strb.w	r2, [r3, #1667]	; 0x683
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	22f7      	movs	r2, #247	; 0xf7
 800622c:	f883 2684 	strb.w	r2, [r3, #1668]	; 0x684
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2214      	movs	r2, #20
 8006234:	f883 2685 	strb.w	r2, [r3, #1669]	; 0x685
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2214      	movs	r2, #20
 800623c:	f883 2686 	strb.w	r2, [r3, #1670]	; 0x686
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2214      	movs	r2, #20
 8006244:	f883 2687 	strb.w	r2, [r3, #1671]	; 0x687
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2214      	movs	r2, #20
 800624c:	f883 2688 	strb.w	r2, [r3, #1672]	; 0x688
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2214      	movs	r2, #20
 8006254:	f883 2689 	strb.w	r2, [r3, #1673]	; 0x689
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2214      	movs	r2, #20
 800625c:	f883 268a 	strb.w	r2, [r3, #1674]	; 0x68a
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2214      	movs	r2, #20
 8006264:	f883 268b 	strb.w	r2, [r3, #1675]	; 0x68b
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2214      	movs	r2, #20
 800626c:	f883 268c 	strb.w	r2, [r3, #1676]	; 0x68c
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2214      	movs	r2, #20
 8006274:	f883 268d 	strb.w	r2, [r3, #1677]	; 0x68d
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2214      	movs	r2, #20
 800627c:	f883 268e 	strb.w	r2, [r3, #1678]	; 0x68e
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2214      	movs	r2, #20
 8006284:	f883 268f 	strb.w	r2, [r3, #1679]	; 0x68f
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	22f7      	movs	r2, #247	; 0xf7
 800628c:	f883 2690 	strb.w	r2, [r3, #1680]	; 0x690
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	22f7      	movs	r2, #247	; 0xf7
 8006294:	f883 2691 	strb.w	r2, [r3, #1681]	; 0x691
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	22f7      	movs	r2, #247	; 0xf7
 800629c:	f883 2693 	strb.w	r2, [r3, #1683]	; 0x693
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	22f7      	movs	r2, #247	; 0xf7
 80062a4:	f883 2694 	strb.w	r2, [r3, #1684]	; 0x694
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2214      	movs	r2, #20
 80062ac:	f883 2695 	strb.w	r2, [r3, #1685]	; 0x695
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2214      	movs	r2, #20
 80062b4:	f883 2696 	strb.w	r2, [r3, #1686]	; 0x696
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2214      	movs	r2, #20
 80062bc:	f883 2697 	strb.w	r2, [r3, #1687]	; 0x697
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2214      	movs	r2, #20
 80062c4:	f883 2698 	strb.w	r2, [r3, #1688]	; 0x698
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2217      	movs	r2, #23
 80062cc:	f883 2699 	strb.w	r2, [r3, #1689]	; 0x699
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2217      	movs	r2, #23
 80062d4:	f883 269a 	strb.w	r2, [r3, #1690]	; 0x69a
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2214      	movs	r2, #20
 80062dc:	f883 269b 	strb.w	r2, [r3, #1691]	; 0x69b
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2214      	movs	r2, #20
 80062e4:	f883 269c 	strb.w	r2, [r3, #1692]	; 0x69c
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2214      	movs	r2, #20
 80062ec:	f883 269d 	strb.w	r2, [r3, #1693]	; 0x69d
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2210      	movs	r2, #16
 80062f4:	f883 269e 	strb.w	r2, [r3, #1694]	; 0x69e
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2210      	movs	r2, #16
 80062fc:	f883 269f 	strb.w	r2, [r3, #1695]	; 0x69f
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	221f      	movs	r2, #31
 8006304:	f883 26a0 	strb.w	r2, [r3, #1696]	; 0x6a0
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	221f      	movs	r2, #31
 800630c:	f883 26a1 	strb.w	r2, [r3, #1697]	; 0x6a1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2210      	movs	r2, #16
 8006314:	f883 26a2 	strb.w	r2, [r3, #1698]	; 0x6a2
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	221f      	movs	r2, #31
 800631c:	f883 26a3 	strb.w	r2, [r3, #1699]	; 0x6a3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	221f      	movs	r2, #31
 8006324:	f883 26a4 	strb.w	r2, [r3, #1700]	; 0x6a4
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2210      	movs	r2, #16
 800632c:	f883 26a5 	strb.w	r2, [r3, #1701]	; 0x6a5
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2214      	movs	r2, #20
 8006334:	f883 26a6 	strb.w	r2, [r3, #1702]	; 0x6a6
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2214      	movs	r2, #20
 800633c:	f883 26a7 	strb.w	r2, [r3, #1703]	; 0x6a7
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2214      	movs	r2, #20
 8006344:	f883 26a8 	strb.w	r2, [r3, #1704]	; 0x6a8
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	22f4      	movs	r2, #244	; 0xf4
 800634c:	f883 26a9 	strb.w	r2, [r3, #1705]	; 0x6a9
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	22f4      	movs	r2, #244	; 0xf4
 8006354:	f883 26aa 	strb.w	r2, [r3, #1706]	; 0x6aa
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2214      	movs	r2, #20
 800635c:	f883 26ab 	strb.w	r2, [r3, #1707]	; 0x6ab
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2214      	movs	r2, #20
 8006364:	f883 26ac 	strb.w	r2, [r3, #1708]	; 0x6ac
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2214      	movs	r2, #20
 800636c:	f883 26ad 	strb.w	r2, [r3, #1709]	; 0x6ad
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2210      	movs	r2, #16
 8006374:	f883 26ae 	strb.w	r2, [r3, #1710]	; 0x6ae
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2210      	movs	r2, #16
 800637c:	f883 26af 	strb.w	r2, [r3, #1711]	; 0x6af
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	22f0      	movs	r2, #240	; 0xf0
 8006384:	f883 26b0 	strb.w	r2, [r3, #1712]	; 0x6b0
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	22f0      	movs	r2, #240	; 0xf0
 800638c:	f883 26b1 	strb.w	r2, [r3, #1713]	; 0x6b1
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2210      	movs	r2, #16
 8006394:	f883 26b2 	strb.w	r2, [r3, #1714]	; 0x6b2
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	22f0      	movs	r2, #240	; 0xf0
 800639c:	f883 26b3 	strb.w	r2, [r3, #1715]	; 0x6b3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	22f0      	movs	r2, #240	; 0xf0
 80063a4:	f883 26b4 	strb.w	r2, [r3, #1716]	; 0x6b4
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2210      	movs	r2, #16
 80063ac:	f883 26b5 	strb.w	r2, [r3, #1717]	; 0x6b5
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	221f      	movs	r2, #31
 80063b4:	f883 26b8 	strb.w	r2, [r3, #1720]	; 0x6b8
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	221f      	movs	r2, #31
 80063bc:	f883 26b9 	strb.w	r2, [r3, #1721]	; 0x6b9
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2210      	movs	r2, #16
 80063c4:	f883 26ba 	strb.w	r2, [r3, #1722]	; 0x6ba
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	221f      	movs	r2, #31
 80063cc:	f883 26bb 	strb.w	r2, [r3, #1723]	; 0x6bb
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	221f      	movs	r2, #31
 80063d4:	f883 26bc 	strb.w	r2, [r3, #1724]	; 0x6bc
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2210      	movs	r2, #16
 80063dc:	f883 26bd 	strb.w	r2, [r3, #1725]	; 0x6bd
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	221f      	movs	r2, #31
 80063e4:	f883 26c1 	strb.w	r2, [r3, #1729]	; 0x6c1
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	221f      	movs	r2, #31
 80063ec:	f883 26c2 	strb.w	r2, [r3, #1730]	; 0x6c2
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2214      	movs	r2, #20
 80063f4:	f883 26c3 	strb.w	r2, [r3, #1731]	; 0x6c3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2214      	movs	r2, #20
 80063fc:	f883 26c4 	strb.w	r2, [r3, #1732]	; 0x6c4
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2214      	movs	r2, #20
 8006404:	f883 26c5 	strb.w	r2, [r3, #1733]	; 0x6c5
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	22fc      	movs	r2, #252	; 0xfc
 800640c:	f883 26c9 	strb.w	r2, [r3, #1737]	; 0x6c9
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	22fc      	movs	r2, #252	; 0xfc
 8006414:	f883 26ca 	strb.w	r2, [r3, #1738]	; 0x6ca
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2214      	movs	r2, #20
 800641c:	f883 26cb 	strb.w	r2, [r3, #1739]	; 0x6cb
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2214      	movs	r2, #20
 8006424:	f883 26cc 	strb.w	r2, [r3, #1740]	; 0x6cc
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2214      	movs	r2, #20
 800642c:	f883 26cd 	strb.w	r2, [r3, #1741]	; 0x6cd
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	22f0      	movs	r2, #240	; 0xf0
 8006434:	f883 26d0 	strb.w	r2, [r3, #1744]	; 0x6d0
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	22f0      	movs	r2, #240	; 0xf0
 800643c:	f883 26d1 	strb.w	r2, [r3, #1745]	; 0x6d1
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2210      	movs	r2, #16
 8006444:	f883 26d2 	strb.w	r2, [r3, #1746]	; 0x6d2
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	22f0      	movs	r2, #240	; 0xf0
 800644c:	f883 26d3 	strb.w	r2, [r3, #1747]	; 0x6d3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	22f0      	movs	r2, #240	; 0xf0
 8006454:	f883 26d4 	strb.w	r2, [r3, #1748]	; 0x6d4
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2210      	movs	r2, #16
 800645c:	f883 26d5 	strb.w	r2, [r3, #1749]	; 0x6d5
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2210      	movs	r2, #16
 8006464:	f883 26d6 	strb.w	r2, [r3, #1750]	; 0x6d6
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2210      	movs	r2, #16
 800646c:	f883 26d7 	strb.w	r2, [r3, #1751]	; 0x6d7
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	22ff      	movs	r2, #255	; 0xff
 8006474:	f883 26d8 	strb.w	r2, [r3, #1752]	; 0x6d8
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	22ff      	movs	r2, #255	; 0xff
 800647c:	f883 26d9 	strb.w	r2, [r3, #1753]	; 0x6d9
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2210      	movs	r2, #16
 8006484:	f883 26da 	strb.w	r2, [r3, #1754]	; 0x6da
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	22ff      	movs	r2, #255	; 0xff
 800648c:	f883 26db 	strb.w	r2, [r3, #1755]	; 0x6db
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	22ff      	movs	r2, #255	; 0xff
 8006494:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2210      	movs	r2, #16
 800649c:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2214      	movs	r2, #20
 80064a4:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2214      	movs	r2, #20
 80064ac:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2214      	movs	r2, #20
 80064b4:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	22ff      	movs	r2, #255	; 0xff
 80064bc:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	22ff      	movs	r2, #255	; 0xff
 80064c4:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2214      	movs	r2, #20
 80064cc:	f883 26e3 	strb.w	r2, [r3, #1763]	; 0x6e3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2214      	movs	r2, #20
 80064d4:	f883 26e4 	strb.w	r2, [r3, #1764]	; 0x6e4
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2214      	movs	r2, #20
 80064dc:	f883 26e5 	strb.w	r2, [r3, #1765]	; 0x6e5
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2210      	movs	r2, #16
 80064e4:	f883 26e6 	strb.w	r2, [r3, #1766]	; 0x6e6
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2210      	movs	r2, #16
 80064ec:	f883 26e7 	strb.w	r2, [r3, #1767]	; 0x6e7
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2210      	movs	r2, #16
 80064f4:	f883 26e8 	strb.w	r2, [r3, #1768]	; 0x6e8
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	221f      	movs	r2, #31
 80064fc:	f883 26e9 	strb.w	r2, [r3, #1769]	; 0x6e9
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	221f      	movs	r2, #31
 8006504:	f883 26ea 	strb.w	r2, [r3, #1770]	; 0x6ea
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	22f0      	movs	r2, #240	; 0xf0
 800650c:	f883 26f1 	strb.w	r2, [r3, #1777]	; 0x6f1
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	22f0      	movs	r2, #240	; 0xf0
 8006514:	f883 26f2 	strb.w	r2, [r3, #1778]	; 0x6f2
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2210      	movs	r2, #16
 800651c:	f883 26f3 	strb.w	r2, [r3, #1779]	; 0x6f3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2210      	movs	r2, #16
 8006524:	f883 26f4 	strb.w	r2, [r3, #1780]	; 0x6f4
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2210      	movs	r2, #16
 800652c:	f883 26f5 	strb.w	r2, [r3, #1781]	; 0x6f5
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	22ff      	movs	r2, #255	; 0xff
 8006534:	f883 26f6 	strb.w	r2, [r3, #1782]	; 0x6f6
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	22ff      	movs	r2, #255	; 0xff
 800653c:	f883 26f7 	strb.w	r2, [r3, #1783]	; 0x6f7
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	22ff      	movs	r2, #255	; 0xff
 8006544:	f883 26f8 	strb.w	r2, [r3, #1784]	; 0x6f8
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	22ff      	movs	r2, #255	; 0xff
 800654c:	f883 26f9 	strb.w	r2, [r3, #1785]	; 0x6f9
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	22ff      	movs	r2, #255	; 0xff
 8006554:	f883 26fa 	strb.w	r2, [r3, #1786]	; 0x6fa
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	22ff      	movs	r2, #255	; 0xff
 800655c:	f883 26fb 	strb.w	r2, [r3, #1787]	; 0x6fb
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	22ff      	movs	r2, #255	; 0xff
 8006564:	f883 26fc 	strb.w	r2, [r3, #1788]	; 0x6fc
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	22ff      	movs	r2, #255	; 0xff
 800656c:	f883 26fd 	strb.w	r2, [r3, #1789]	; 0x6fd
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	22f0      	movs	r2, #240	; 0xf0
 8006574:	f883 26fe 	strb.w	r2, [r3, #1790]	; 0x6fe
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	22f0      	movs	r2, #240	; 0xf0
 800657c:	f883 26ff 	strb.w	r2, [r3, #1791]	; 0x6ff
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	22f0      	movs	r2, #240	; 0xf0
 8006584:	f883 2700 	strb.w	r2, [r3, #1792]	; 0x700
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	22f0      	movs	r2, #240	; 0xf0
 800658c:	f883 2701 	strb.w	r2, [r3, #1793]	; 0x701
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	22f0      	movs	r2, #240	; 0xf0
 8006594:	f883 2702 	strb.w	r2, [r3, #1794]	; 0x702
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	22f0      	movs	r2, #240	; 0xf0
 800659c:	f883 2703 	strb.w	r2, [r3, #1795]	; 0x703
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	22f0      	movs	r2, #240	; 0xf0
 80065a4:	f883 2704 	strb.w	r2, [r3, #1796]	; 0x704
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	22f0      	movs	r2, #240	; 0xf0
 80065ac:	f883 2705 	strb.w	r2, [r3, #1797]	; 0x705
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	22ff      	movs	r2, #255	; 0xff
 80065b4:	f883 2706 	strb.w	r2, [r3, #1798]	; 0x706
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	22ff      	movs	r2, #255	; 0xff
 80065bc:	f883 2707 	strb.w	r2, [r3, #1799]	; 0x707
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	22ff      	movs	r2, #255	; 0xff
 80065c4:	f883 2708 	strb.w	r2, [r3, #1800]	; 0x708
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	22ff      	movs	r2, #255	; 0xff
 80065cc:	f883 2709 	strb.w	r2, [r3, #1801]	; 0x709
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	22ff      	movs	r2, #255	; 0xff
 80065d4:	f883 2712 	strb.w	r2, [r3, #1810]	; 0x712
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	22ff      	movs	r2, #255	; 0xff
 80065dc:	f883 2713 	strb.w	r2, [r3, #1811]	; 0x713
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	22ff      	movs	r2, #255	; 0xff
 80065e4:	f883 2714 	strb.w	r2, [r3, #1812]	; 0x714
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	22ff      	movs	r2, #255	; 0xff
 80065ec:	f883 2715 	strb.w	r2, [r3, #1813]	; 0x715
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	220f      	movs	r2, #15
 80065f4:	f883 2716 	strb.w	r2, [r3, #1814]	; 0x716
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	220f      	movs	r2, #15
 80065fc:	f883 2717 	strb.w	r2, [r3, #1815]	; 0x717
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	220f      	movs	r2, #15
 8006604:	f883 2718 	strb.w	r2, [r3, #1816]	; 0x718
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	220f      	movs	r2, #15
 800660c:	f883 2719 	strb.w	r2, [r3, #1817]	; 0x719
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	220f      	movs	r2, #15
 8006614:	f883 271a 	strb.w	r2, [r3, #1818]	; 0x71a
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	220f      	movs	r2, #15
 800661c:	f883 271b 	strb.w	r2, [r3, #1819]	; 0x71b
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	220f      	movs	r2, #15
 8006624:	f883 271c 	strb.w	r2, [r3, #1820]	; 0x71c
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	220f      	movs	r2, #15
 800662c:	f883 271d 	strb.w	r2, [r3, #1821]	; 0x71d
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2238      	movs	r2, #56	; 0x38
 8006634:	f883 271e 	strb.w	r2, [r3, #1822]	; 0x71e
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	227c      	movs	r2, #124	; 0x7c
 800663c:	f883 271f 	strb.w	r2, [r3, #1823]	; 0x71f
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2244      	movs	r2, #68	; 0x44
 8006644:	f883 2720 	strb.w	r2, [r3, #1824]	; 0x720
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	226c      	movs	r2, #108	; 0x6c
 800664c:	f883 2721 	strb.w	r2, [r3, #1825]	; 0x721
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2238      	movs	r2, #56	; 0x38
 8006654:	f883 2722 	strb.w	r2, [r3, #1826]	; 0x722
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	226c      	movs	r2, #108	; 0x6c
 800665c:	f883 2723 	strb.w	r2, [r3, #1827]	; 0x723
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2244      	movs	r2, #68	; 0x44
 8006664:	f883 2724 	strb.w	r2, [r3, #1828]	; 0x724
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	22fc      	movs	r2, #252	; 0xfc
 800666c:	f883 2726 	strb.w	r2, [r3, #1830]	; 0x726
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	22fe      	movs	r2, #254	; 0xfe
 8006674:	f883 2727 	strb.w	r2, [r3, #1831]	; 0x727
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	222a      	movs	r2, #42	; 0x2a
 800667c:	f883 2728 	strb.w	r2, [r3, #1832]	; 0x728
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	222a      	movs	r2, #42	; 0x2a
 8006684:	f883 2729 	strb.w	r2, [r3, #1833]	; 0x729
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	223e      	movs	r2, #62	; 0x3e
 800668c:	f883 272a 	strb.w	r2, [r3, #1834]	; 0x72a
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2214      	movs	r2, #20
 8006694:	f883 272b 	strb.w	r2, [r3, #1835]	; 0x72b
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	227e      	movs	r2, #126	; 0x7e
 800669c:	f883 272e 	strb.w	r2, [r3, #1838]	; 0x72e
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	227e      	movs	r2, #126	; 0x7e
 80066a4:	f883 272f 	strb.w	r2, [r3, #1839]	; 0x72f
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2202      	movs	r2, #2
 80066ac:	f883 2730 	strb.w	r2, [r3, #1840]	; 0x730
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	f883 2731 	strb.w	r2, [r3, #1841]	; 0x731
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2206      	movs	r2, #6
 80066bc:	f883 2732 	strb.w	r2, [r3, #1842]	; 0x732
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2206      	movs	r2, #6
 80066c4:	f883 2733 	strb.w	r2, [r3, #1843]	; 0x733
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2202      	movs	r2, #2
 80066cc:	f883 2736 	strb.w	r2, [r3, #1846]	; 0x736
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	227e      	movs	r2, #126	; 0x7e
 80066d4:	f883 2737 	strb.w	r2, [r3, #1847]	; 0x737
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	227e      	movs	r2, #126	; 0x7e
 80066dc:	f883 2738 	strb.w	r2, [r3, #1848]	; 0x738
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	f883 2739 	strb.w	r2, [r3, #1849]	; 0x739
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	227e      	movs	r2, #126	; 0x7e
 80066ec:	f883 273a 	strb.w	r2, [r3, #1850]	; 0x73a
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	227e      	movs	r2, #126	; 0x7e
 80066f4:	f883 273b 	strb.w	r2, [r3, #1851]	; 0x73b
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 273c 	strb.w	r2, [r3, #1852]	; 0x73c
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2263      	movs	r2, #99	; 0x63
 8006704:	f883 273e 	strb.w	r2, [r3, #1854]	; 0x73e
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2277      	movs	r2, #119	; 0x77
 800670c:	f883 273f 	strb.w	r2, [r3, #1855]	; 0x73f
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	225d      	movs	r2, #93	; 0x5d
 8006714:	f883 2740 	strb.w	r2, [r3, #1856]	; 0x740
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2249      	movs	r2, #73	; 0x49
 800671c:	f883 2741 	strb.w	r2, [r3, #1857]	; 0x741
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2263      	movs	r2, #99	; 0x63
 8006724:	f883 2742 	strb.w	r2, [r3, #1858]	; 0x742
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2263      	movs	r2, #99	; 0x63
 800672c:	f883 2743 	strb.w	r2, [r3, #1859]	; 0x743
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2238      	movs	r2, #56	; 0x38
 8006734:	f883 2746 	strb.w	r2, [r3, #1862]	; 0x746
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	227c      	movs	r2, #124	; 0x7c
 800673c:	f883 2747 	strb.w	r2, [r3, #1863]	; 0x747
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2244      	movs	r2, #68	; 0x44
 8006744:	f883 2748 	strb.w	r2, [r3, #1864]	; 0x748
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	227c      	movs	r2, #124	; 0x7c
 800674c:	f883 2749 	strb.w	r2, [r3, #1865]	; 0x749
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	223c      	movs	r2, #60	; 0x3c
 8006754:	f883 274a 	strb.w	r2, [r3, #1866]	; 0x74a
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2204      	movs	r2, #4
 800675c:	f883 274b 	strb.w	r2, [r3, #1867]	; 0x74b
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2204      	movs	r2, #4
 8006764:	f883 274c 	strb.w	r2, [r3, #1868]	; 0x74c
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2280      	movs	r2, #128	; 0x80
 800676c:	f883 274e 	strb.w	r2, [r3, #1870]	; 0x74e
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	22fe      	movs	r2, #254	; 0xfe
 8006774:	f883 274f 	strb.w	r2, [r3, #1871]	; 0x74f
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	227e      	movs	r2, #126	; 0x7e
 800677c:	f883 2750 	strb.w	r2, [r3, #1872]	; 0x750
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2220      	movs	r2, #32
 8006784:	f883 2751 	strb.w	r2, [r3, #1873]	; 0x751
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2220      	movs	r2, #32
 800678c:	f883 2752 	strb.w	r2, [r3, #1874]	; 0x752
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	223e      	movs	r2, #62	; 0x3e
 8006794:	f883 2753 	strb.w	r2, [r3, #1875]	; 0x753
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	221e      	movs	r2, #30
 800679c:	f883 2754 	strb.w	r2, [r3, #1876]	; 0x754
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2204      	movs	r2, #4
 80067a4:	f883 2756 	strb.w	r2, [r3, #1878]	; 0x756
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2206      	movs	r2, #6
 80067ac:	f883 2757 	strb.w	r2, [r3, #1879]	; 0x757
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2202      	movs	r2, #2
 80067b4:	f883 2758 	strb.w	r2, [r3, #1880]	; 0x758
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	227e      	movs	r2, #126	; 0x7e
 80067bc:	f883 2759 	strb.w	r2, [r3, #1881]	; 0x759
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	227c      	movs	r2, #124	; 0x7c
 80067c4:	f883 275a 	strb.w	r2, [r3, #1882]	; 0x75a
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2206      	movs	r2, #6
 80067cc:	f883 275b 	strb.w	r2, [r3, #1883]	; 0x75b
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2202      	movs	r2, #2
 80067d4:	f883 275c 	strb.w	r2, [r3, #1884]	; 0x75c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2299      	movs	r2, #153	; 0x99
 80067dc:	f883 275e 	strb.w	r2, [r3, #1886]	; 0x75e
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	22bd      	movs	r2, #189	; 0xbd
 80067e4:	f883 275f 	strb.w	r2, [r3, #1887]	; 0x75f
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	22e7      	movs	r2, #231	; 0xe7
 80067ec:	f883 2760 	strb.w	r2, [r3, #1888]	; 0x760
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	22e7      	movs	r2, #231	; 0xe7
 80067f4:	f883 2761 	strb.w	r2, [r3, #1889]	; 0x761
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	22bd      	movs	r2, #189	; 0xbd
 80067fc:	f883 2762 	strb.w	r2, [r3, #1890]	; 0x762
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2299      	movs	r2, #153	; 0x99
 8006804:	f883 2763 	strb.w	r2, [r3, #1891]	; 0x763
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	221c      	movs	r2, #28
 800680c:	f883 2766 	strb.w	r2, [r3, #1894]	; 0x766
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	223e      	movs	r2, #62	; 0x3e
 8006814:	f883 2767 	strb.w	r2, [r3, #1895]	; 0x767
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	226b      	movs	r2, #107	; 0x6b
 800681c:	f883 2768 	strb.w	r2, [r3, #1896]	; 0x768
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2249      	movs	r2, #73	; 0x49
 8006824:	f883 2769 	strb.w	r2, [r3, #1897]	; 0x769
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	226b      	movs	r2, #107	; 0x6b
 800682c:	f883 276a 	strb.w	r2, [r3, #1898]	; 0x76a
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	223e      	movs	r2, #62	; 0x3e
 8006834:	f883 276b 	strb.w	r2, [r3, #1899]	; 0x76b
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	221c      	movs	r2, #28
 800683c:	f883 276c 	strb.w	r2, [r3, #1900]	; 0x76c
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	224c      	movs	r2, #76	; 0x4c
 8006844:	f883 276e 	strb.w	r2, [r3, #1902]	; 0x76e
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	227e      	movs	r2, #126	; 0x7e
 800684c:	f883 276f 	strb.w	r2, [r3, #1903]	; 0x76f
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2273      	movs	r2, #115	; 0x73
 8006854:	f883 2770 	strb.w	r2, [r3, #1904]	; 0x770
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 2771 	strb.w	r2, [r3, #1905]	; 0x771
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2273      	movs	r2, #115	; 0x73
 8006864:	f883 2772 	strb.w	r2, [r3, #1906]	; 0x772
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	227e      	movs	r2, #126	; 0x7e
 800686c:	f883 2773 	strb.w	r2, [r3, #1907]	; 0x773
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	224c      	movs	r2, #76	; 0x4c
 8006874:	f883 2774 	strb.w	r2, [r3, #1908]	; 0x774
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2230      	movs	r2, #48	; 0x30
 800687c:	f883 2776 	strb.w	r2, [r3, #1910]	; 0x776
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2278      	movs	r2, #120	; 0x78
 8006884:	f883 2777 	strb.w	r2, [r3, #1911]	; 0x777
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	224a      	movs	r2, #74	; 0x4a
 800688c:	f883 2778 	strb.w	r2, [r3, #1912]	; 0x778
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	224f      	movs	r2, #79	; 0x4f
 8006894:	f883 2779 	strb.w	r2, [r3, #1913]	; 0x779
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	227d      	movs	r2, #125	; 0x7d
 800689c:	f883 277a 	strb.w	r2, [r3, #1914]	; 0x77a
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2239      	movs	r2, #57	; 0x39
 80068a4:	f883 277b 	strb.w	r2, [r3, #1915]	; 0x77b
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2218      	movs	r2, #24
 80068ac:	f883 277e 	strb.w	r2, [r3, #1918]	; 0x77e
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	223c      	movs	r2, #60	; 0x3c
 80068b4:	f883 277f 	strb.w	r2, [r3, #1919]	; 0x77f
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2224      	movs	r2, #36	; 0x24
 80068bc:	f883 2780 	strb.w	r2, [r3, #1920]	; 0x780
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	223c      	movs	r2, #60	; 0x3c
 80068c4:	f883 2781 	strb.w	r2, [r3, #1921]	; 0x781
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	223c      	movs	r2, #60	; 0x3c
 80068cc:	f883 2782 	strb.w	r2, [r3, #1922]	; 0x782
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2224      	movs	r2, #36	; 0x24
 80068d4:	f883 2783 	strb.w	r2, [r3, #1923]	; 0x783
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	223c      	movs	r2, #60	; 0x3c
 80068dc:	f883 2784 	strb.w	r2, [r3, #1924]	; 0x784
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2218      	movs	r2, #24
 80068e4:	f883 2785 	strb.w	r2, [r3, #1925]	; 0x785
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2298      	movs	r2, #152	; 0x98
 80068ec:	f883 2786 	strb.w	r2, [r3, #1926]	; 0x786
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	22fc      	movs	r2, #252	; 0xfc
 80068f4:	f883 2787 	strb.w	r2, [r3, #1927]	; 0x787
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2264      	movs	r2, #100	; 0x64
 80068fc:	f883 2788 	strb.w	r2, [r3, #1928]	; 0x788
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	223c      	movs	r2, #60	; 0x3c
 8006904:	f883 2789 	strb.w	r2, [r3, #1929]	; 0x789
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	223e      	movs	r2, #62	; 0x3e
 800690c:	f883 278a 	strb.w	r2, [r3, #1930]	; 0x78a
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2227      	movs	r2, #39	; 0x27
 8006914:	f883 278b 	strb.w	r2, [r3, #1931]	; 0x78b
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	223d      	movs	r2, #61	; 0x3d
 800691c:	f883 278c 	strb.w	r2, [r3, #1932]	; 0x78c
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2218      	movs	r2, #24
 8006924:	f883 278d 	strb.w	r2, [r3, #1933]	; 0x78d
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	221c      	movs	r2, #28
 800692c:	f883 278e 	strb.w	r2, [r3, #1934]	; 0x78e
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	223e      	movs	r2, #62	; 0x3e
 8006934:	f883 278f 	strb.w	r2, [r3, #1935]	; 0x78f
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	226b      	movs	r2, #107	; 0x6b
 800693c:	f883 2790 	strb.w	r2, [r3, #1936]	; 0x790
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2249      	movs	r2, #73	; 0x49
 8006944:	f883 2791 	strb.w	r2, [r3, #1937]	; 0x791
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2249      	movs	r2, #73	; 0x49
 800694c:	f883 2792 	strb.w	r2, [r3, #1938]	; 0x792
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	227e      	movs	r2, #126	; 0x7e
 8006954:	f883 2796 	strb.w	r2, [r3, #1942]	; 0x796
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	227f      	movs	r2, #127	; 0x7f
 800695c:	f883 2797 	strb.w	r2, [r3, #1943]	; 0x797
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 2798 	strb.w	r2, [r3, #1944]	; 0x798
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2799 	strb.w	r2, [r3, #1945]	; 0x799
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	227f      	movs	r2, #127	; 0x7f
 8006974:	f883 279a 	strb.w	r2, [r3, #1946]	; 0x79a
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	227e      	movs	r2, #126	; 0x7e
 800697c:	f883 279b 	strb.w	r2, [r3, #1947]	; 0x79b
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	222a      	movs	r2, #42	; 0x2a
 8006984:	f883 279e 	strb.w	r2, [r3, #1950]	; 0x79e
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	222a      	movs	r2, #42	; 0x2a
 800698c:	f883 279f 	strb.w	r2, [r3, #1951]	; 0x79f
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	222a      	movs	r2, #42	; 0x2a
 8006994:	f883 27a0 	strb.w	r2, [r3, #1952]	; 0x7a0
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	222a      	movs	r2, #42	; 0x2a
 800699c:	f883 27a1 	strb.w	r2, [r3, #1953]	; 0x7a1
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	222a      	movs	r2, #42	; 0x2a
 80069a4:	f883 27a2 	strb.w	r2, [r3, #1954]	; 0x7a2
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	222a      	movs	r2, #42	; 0x2a
 80069ac:	f883 27a3 	strb.w	r2, [r3, #1955]	; 0x7a3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2244      	movs	r2, #68	; 0x44
 80069b4:	f883 27a6 	strb.w	r2, [r3, #1958]	; 0x7a6
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2244      	movs	r2, #68	; 0x44
 80069bc:	f883 27a7 	strb.w	r2, [r3, #1959]	; 0x7a7
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	225f      	movs	r2, #95	; 0x5f
 80069c4:	f883 27a8 	strb.w	r2, [r3, #1960]	; 0x7a8
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	225f      	movs	r2, #95	; 0x5f
 80069cc:	f883 27a9 	strb.w	r2, [r3, #1961]	; 0x7a9
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2244      	movs	r2, #68	; 0x44
 80069d4:	f883 27aa 	strb.w	r2, [r3, #1962]	; 0x7aa
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2244      	movs	r2, #68	; 0x44
 80069dc:	f883 27ab 	strb.w	r2, [r3, #1963]	; 0x7ab
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2240      	movs	r2, #64	; 0x40
 80069e4:	f883 27ae 	strb.w	r2, [r3, #1966]	; 0x7ae
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2251      	movs	r2, #81	; 0x51
 80069ec:	f883 27af 	strb.w	r2, [r3, #1967]	; 0x7af
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	225b      	movs	r2, #91	; 0x5b
 80069f4:	f883 27b0 	strb.w	r2, [r3, #1968]	; 0x7b0
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	224e      	movs	r2, #78	; 0x4e
 80069fc:	f883 27b1 	strb.w	r2, [r3, #1969]	; 0x7b1
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2244      	movs	r2, #68	; 0x44
 8006a04:	f883 27b2 	strb.w	r2, [r3, #1970]	; 0x7b2
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2240      	movs	r2, #64	; 0x40
 8006a0c:	f883 27b3 	strb.w	r2, [r3, #1971]	; 0x7b3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2240      	movs	r2, #64	; 0x40
 8006a14:	f883 27b6 	strb.w	r2, [r3, #1974]	; 0x7b6
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2244      	movs	r2, #68	; 0x44
 8006a1c:	f883 27b7 	strb.w	r2, [r3, #1975]	; 0x7b7
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	224e      	movs	r2, #78	; 0x4e
 8006a24:	f883 27b8 	strb.w	r2, [r3, #1976]	; 0x7b8
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	225b      	movs	r2, #91	; 0x5b
 8006a2c:	f883 27b9 	strb.w	r2, [r3, #1977]	; 0x7b9
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2251      	movs	r2, #81	; 0x51
 8006a34:	f883 27ba 	strb.w	r2, [r3, #1978]	; 0x7ba
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2240      	movs	r2, #64	; 0x40
 8006a3c:	f883 27bb 	strb.w	r2, [r3, #1979]	; 0x7bb
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	22fe      	movs	r2, #254	; 0xfe
 8006a44:	f883 27c1 	strb.w	r2, [r3, #1985]	; 0x7c1
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	22ff      	movs	r2, #255	; 0xff
 8006a4c:	f883 27c2 	strb.w	r2, [r3, #1986]	; 0x7c2
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 27c3 	strb.w	r2, [r3, #1987]	; 0x7c3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2207      	movs	r2, #7
 8006a5c:	f883 27c4 	strb.w	r2, [r3, #1988]	; 0x7c4
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2206      	movs	r2, #6
 8006a64:	f883 27c5 	strb.w	r2, [r3, #1989]	; 0x7c5
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2260      	movs	r2, #96	; 0x60
 8006a6c:	f883 27c6 	strb.w	r2, [r3, #1990]	; 0x7c6
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	22e0      	movs	r2, #224	; 0xe0
 8006a74:	f883 27c7 	strb.w	r2, [r3, #1991]	; 0x7c7
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2280      	movs	r2, #128	; 0x80
 8006a7c:	f883 27c8 	strb.w	r2, [r3, #1992]	; 0x7c8
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	22ff      	movs	r2, #255	; 0xff
 8006a84:	f883 27c9 	strb.w	r2, [r3, #1993]	; 0x7c9
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	227f      	movs	r2, #127	; 0x7f
 8006a8c:	f883 27ca 	strb.w	r2, [r3, #1994]	; 0x7ca
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2208      	movs	r2, #8
 8006a94:	f883 27ce 	strb.w	r2, [r3, #1998]	; 0x7ce
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2208      	movs	r2, #8
 8006a9c:	f883 27cf 	strb.w	r2, [r3, #1999]	; 0x7cf
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	226b      	movs	r2, #107	; 0x6b
 8006aa4:	f883 27d0 	strb.w	r2, [r3, #2000]	; 0x7d0
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	226b      	movs	r2, #107	; 0x6b
 8006aac:	f883 27d1 	strb.w	r2, [r3, #2001]	; 0x7d1
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2208      	movs	r2, #8
 8006ab4:	f883 27d2 	strb.w	r2, [r3, #2002]	; 0x7d2
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2208      	movs	r2, #8
 8006abc:	f883 27d3 	strb.w	r2, [r3, #2003]	; 0x7d3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2224      	movs	r2, #36	; 0x24
 8006ac4:	f883 27d6 	strb.w	r2, [r3, #2006]	; 0x7d6
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2236      	movs	r2, #54	; 0x36
 8006acc:	f883 27d7 	strb.w	r2, [r3, #2007]	; 0x7d7
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2212      	movs	r2, #18
 8006ad4:	f883 27d8 	strb.w	r2, [r3, #2008]	; 0x7d8
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2236      	movs	r2, #54	; 0x36
 8006adc:	f883 27d9 	strb.w	r2, [r3, #2009]	; 0x7d9
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2224      	movs	r2, #36	; 0x24
 8006ae4:	f883 27da 	strb.w	r2, [r3, #2010]	; 0x7da
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2236      	movs	r2, #54	; 0x36
 8006aec:	f883 27db 	strb.w	r2, [r3, #2011]	; 0x7db
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2212      	movs	r2, #18
 8006af4:	f883 27dc 	strb.w	r2, [r3, #2012]	; 0x7dc
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2206      	movs	r2, #6
 8006afc:	f883 27df 	strb.w	r2, [r3, #2015]	; 0x7df
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	220f      	movs	r2, #15
 8006b04:	f883 27e0 	strb.w	r2, [r3, #2016]	; 0x7e0
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2209      	movs	r2, #9
 8006b0c:	f883 27e1 	strb.w	r2, [r3, #2017]	; 0x7e1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	220f      	movs	r2, #15
 8006b14:	f883 27e2 	strb.w	r2, [r3, #2018]	; 0x7e2
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2206      	movs	r2, #6
 8006b1c:	f883 27e3 	strb.w	r2, [r3, #2019]	; 0x7e3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2218      	movs	r2, #24
 8006b24:	f883 27e9 	strb.w	r2, [r3, #2025]	; 0x7e9
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2218      	movs	r2, #24
 8006b2c:	f883 27ea 	strb.w	r2, [r3, #2026]	; 0x7ea
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2210      	movs	r2, #16
 8006b34:	f883 27f1 	strb.w	r2, [r3, #2033]	; 0x7f1
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2210      	movs	r2, #16
 8006b3c:	f883 27f2 	strb.w	r2, [r3, #2034]	; 0x7f2
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2210      	movs	r2, #16
 8006b44:	f883 27f6 	strb.w	r2, [r3, #2038]	; 0x7f6
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2230      	movs	r2, #48	; 0x30
 8006b4c:	f883 27f7 	strb.w	r2, [r3, #2039]	; 0x7f7
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2270      	movs	r2, #112	; 0x70
 8006b54:	f883 27f8 	strb.w	r2, [r3, #2040]	; 0x7f8
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	22c0      	movs	r2, #192	; 0xc0
 8006b5c:	f883 27f9 	strb.w	r2, [r3, #2041]	; 0x7f9
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	22ff      	movs	r2, #255	; 0xff
 8006b64:	f883 27fa 	strb.w	r2, [r3, #2042]	; 0x7fa
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	22ff      	movs	r2, #255	; 0xff
 8006b6c:	f883 27fb 	strb.w	r2, [r3, #2043]	; 0x7fb
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 27fd 	strb.w	r2, [r3, #2045]	; 0x7fd
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	221f      	movs	r2, #31
 8006b84:	f883 27ff 	strb.w	r2, [r3, #2047]	; 0x7ff
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	221f      	movs	r2, #31
 8006b8c:	f883 2800 	strb.w	r2, [r3, #2048]	; 0x800
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2801 	strb.w	r2, [r3, #2049]	; 0x801
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	221f      	movs	r2, #31
 8006b9c:	f883 2802 	strb.w	r2, [r3, #2050]	; 0x802
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	221e      	movs	r2, #30
 8006ba4:	f883 2803 	strb.w	r2, [r3, #2051]	; 0x803
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2219      	movs	r2, #25
 8006bac:	f883 2807 	strb.w	r2, [r3, #2055]	; 0x807
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	221d      	movs	r2, #29
 8006bb4:	f883 2808 	strb.w	r2, [r3, #2056]	; 0x808
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2217      	movs	r2, #23
 8006bbc:	f883 2809 	strb.w	r2, [r3, #2057]	; 0x809
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2212      	movs	r2, #18
 8006bc4:	f883 280a 	strb.w	r2, [r3, #2058]	; 0x80a
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	223c      	movs	r2, #60	; 0x3c
 8006bcc:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	223c      	movs	r2, #60	; 0x3c
 8006bd4:	f883 2811 	strb.w	r2, [r3, #2065]	; 0x811
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	223c      	movs	r2, #60	; 0x3c
 8006bdc:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	223c      	movs	r2, #60	; 0x3c
 8006be4:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f603 0326 	addw	r3, r3, #2086	; 0x826
 8006bee:	f240 12db 	movw	r2, #475	; 0x1db
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f008 fbb3 	bl	800f360 <memset>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	225f      	movs	r2, #95	; 0x5f
 8006bfe:	f883 282d 	strb.w	r2, [r3, #2093]	; 0x82d
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2207      	movs	r2, #7
 8006c06:	f883 2831 	strb.w	r2, [r3, #2097]	; 0x831
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2207      	movs	r2, #7
 8006c0e:	f883 2833 	strb.w	r2, [r3, #2099]	; 0x833
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2214      	movs	r2, #20
 8006c16:	f883 2835 	strb.w	r2, [r3, #2101]	; 0x835
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	227f      	movs	r2, #127	; 0x7f
 8006c1e:	f883 2836 	strb.w	r2, [r3, #2102]	; 0x836
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2214      	movs	r2, #20
 8006c26:	f883 2837 	strb.w	r2, [r3, #2103]	; 0x837
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	227f      	movs	r2, #127	; 0x7f
 8006c2e:	f883 2838 	strb.w	r2, [r3, #2104]	; 0x838
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2214      	movs	r2, #20
 8006c36:	f883 2839 	strb.w	r2, [r3, #2105]	; 0x839
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2224      	movs	r2, #36	; 0x24
 8006c3e:	f883 283a 	strb.w	r2, [r3, #2106]	; 0x83a
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	222a      	movs	r2, #42	; 0x2a
 8006c46:	f883 283b 	strb.w	r2, [r3, #2107]	; 0x83b
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	227f      	movs	r2, #127	; 0x7f
 8006c4e:	f883 283c 	strb.w	r2, [r3, #2108]	; 0x83c
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	222a      	movs	r2, #42	; 0x2a
 8006c56:	f883 283d 	strb.w	r2, [r3, #2109]	; 0x83d
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2212      	movs	r2, #18
 8006c5e:	f883 283e 	strb.w	r2, [r3, #2110]	; 0x83e
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2223      	movs	r2, #35	; 0x23
 8006c66:	f883 283f 	strb.w	r2, [r3, #2111]	; 0x83f
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2213      	movs	r2, #19
 8006c6e:	f883 2840 	strb.w	r2, [r3, #2112]	; 0x840
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2208      	movs	r2, #8
 8006c76:	f883 2841 	strb.w	r2, [r3, #2113]	; 0x841
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2264      	movs	r2, #100	; 0x64
 8006c7e:	f883 2842 	strb.w	r2, [r3, #2114]	; 0x842
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2262      	movs	r2, #98	; 0x62
 8006c86:	f883 2843 	strb.w	r2, [r3, #2115]	; 0x843
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2236      	movs	r2, #54	; 0x36
 8006c8e:	f883 2844 	strb.w	r2, [r3, #2116]	; 0x844
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2249      	movs	r2, #73	; 0x49
 8006c96:	f883 2845 	strb.w	r2, [r3, #2117]	; 0x845
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2255      	movs	r2, #85	; 0x55
 8006c9e:	f883 2846 	strb.w	r2, [r3, #2118]	; 0x846
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2222      	movs	r2, #34	; 0x22
 8006ca6:	f883 2847 	strb.w	r2, [r3, #2119]	; 0x847
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2250      	movs	r2, #80	; 0x50
 8006cae:	f883 2848 	strb.w	r2, [r3, #2120]	; 0x848
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2205      	movs	r2, #5
 8006cb6:	f883 284a 	strb.w	r2, [r3, #2122]	; 0x84a
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2203      	movs	r2, #3
 8006cbe:	f883 284b 	strb.w	r2, [r3, #2123]	; 0x84b
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	221c      	movs	r2, #28
 8006cc6:	f883 284f 	strb.w	r2, [r3, #2127]	; 0x84f
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2222      	movs	r2, #34	; 0x22
 8006cce:	f883 2850 	strb.w	r2, [r3, #2128]	; 0x850
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2241      	movs	r2, #65	; 0x41
 8006cd6:	f883 2851 	strb.w	r2, [r3, #2129]	; 0x851
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2241      	movs	r2, #65	; 0x41
 8006cde:	f883 2854 	strb.w	r2, [r3, #2132]	; 0x854
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2222      	movs	r2, #34	; 0x22
 8006ce6:	f883 2855 	strb.w	r2, [r3, #2133]	; 0x855
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	221c      	movs	r2, #28
 8006cee:	f883 2856 	strb.w	r2, [r3, #2134]	; 0x856
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2208      	movs	r2, #8
 8006cf6:	f883 2858 	strb.w	r2, [r3, #2136]	; 0x858
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	222a      	movs	r2, #42	; 0x2a
 8006cfe:	f883 2859 	strb.w	r2, [r3, #2137]	; 0x859
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	221c      	movs	r2, #28
 8006d06:	f883 285a 	strb.w	r2, [r3, #2138]	; 0x85a
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	222a      	movs	r2, #42	; 0x2a
 8006d0e:	f883 285b 	strb.w	r2, [r3, #2139]	; 0x85b
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2208      	movs	r2, #8
 8006d16:	f883 285c 	strb.w	r2, [r3, #2140]	; 0x85c
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2208      	movs	r2, #8
 8006d1e:	f883 285d 	strb.w	r2, [r3, #2141]	; 0x85d
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2208      	movs	r2, #8
 8006d26:	f883 285e 	strb.w	r2, [r3, #2142]	; 0x85e
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	223e      	movs	r2, #62	; 0x3e
 8006d2e:	f883 285f 	strb.w	r2, [r3, #2143]	; 0x85f
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2208      	movs	r2, #8
 8006d36:	f883 2860 	strb.w	r2, [r3, #2144]	; 0x860
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2208      	movs	r2, #8
 8006d3e:	f883 2861 	strb.w	r2, [r3, #2145]	; 0x861
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2250      	movs	r2, #80	; 0x50
 8006d46:	f883 2863 	strb.w	r2, [r3, #2147]	; 0x863
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2230      	movs	r2, #48	; 0x30
 8006d4e:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2208      	movs	r2, #8
 8006d56:	f883 2867 	strb.w	r2, [r3, #2151]	; 0x867
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2208      	movs	r2, #8
 8006d5e:	f883 2868 	strb.w	r2, [r3, #2152]	; 0x868
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2208      	movs	r2, #8
 8006d66:	f883 2869 	strb.w	r2, [r3, #2153]	; 0x869
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2208      	movs	r2, #8
 8006d6e:	f883 286a 	strb.w	r2, [r3, #2154]	; 0x86a
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2208      	movs	r2, #8
 8006d76:	f883 286b 	strb.w	r2, [r3, #2155]	; 0x86b
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2230      	movs	r2, #48	; 0x30
 8006d7e:	f883 286d 	strb.w	r2, [r3, #2157]	; 0x86d
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2230      	movs	r2, #48	; 0x30
 8006d86:	f883 286e 	strb.w	r2, [r3, #2158]	; 0x86e
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2220      	movs	r2, #32
 8006d8e:	f883 2871 	strb.w	r2, [r3, #2161]	; 0x871
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2210      	movs	r2, #16
 8006d96:	f883 2872 	strb.w	r2, [r3, #2162]	; 0x872
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2208      	movs	r2, #8
 8006d9e:	f883 2873 	strb.w	r2, [r3, #2163]	; 0x873
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2204      	movs	r2, #4
 8006da6:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2202      	movs	r2, #2
 8006dae:	f883 2875 	strb.w	r2, [r3, #2165]	; 0x875
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	223e      	movs	r2, #62	; 0x3e
 8006db6:	f883 2876 	strb.w	r2, [r3, #2166]	; 0x876
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2251      	movs	r2, #81	; 0x51
 8006dbe:	f883 2877 	strb.w	r2, [r3, #2167]	; 0x877
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2249      	movs	r2, #73	; 0x49
 8006dc6:	f883 2878 	strb.w	r2, [r3, #2168]	; 0x878
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2245      	movs	r2, #69	; 0x45
 8006dce:	f883 2879 	strb.w	r2, [r3, #2169]	; 0x879
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	223e      	movs	r2, #62	; 0x3e
 8006dd6:	f883 287a 	strb.w	r2, [r3, #2170]	; 0x87a
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2242      	movs	r2, #66	; 0x42
 8006dde:	f883 287c 	strb.w	r2, [r3, #2172]	; 0x87c
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	227f      	movs	r2, #127	; 0x7f
 8006de6:	f883 287d 	strb.w	r2, [r3, #2173]	; 0x87d
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2240      	movs	r2, #64	; 0x40
 8006dee:	f883 287e 	strb.w	r2, [r3, #2174]	; 0x87e
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2242      	movs	r2, #66	; 0x42
 8006df6:	f883 2880 	strb.w	r2, [r3, #2176]	; 0x880
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2261      	movs	r2, #97	; 0x61
 8006dfe:	f883 2881 	strb.w	r2, [r3, #2177]	; 0x881
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2251      	movs	r2, #81	; 0x51
 8006e06:	f883 2882 	strb.w	r2, [r3, #2178]	; 0x882
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2249      	movs	r2, #73	; 0x49
 8006e0e:	f883 2883 	strb.w	r2, [r3, #2179]	; 0x883
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2246      	movs	r2, #70	; 0x46
 8006e16:	f883 2884 	strb.w	r2, [r3, #2180]	; 0x884
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2221      	movs	r2, #33	; 0x21
 8006e1e:	f883 2885 	strb.w	r2, [r3, #2181]	; 0x885
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2241      	movs	r2, #65	; 0x41
 8006e26:	f883 2886 	strb.w	r2, [r3, #2182]	; 0x886
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2245      	movs	r2, #69	; 0x45
 8006e2e:	f883 2887 	strb.w	r2, [r3, #2183]	; 0x887
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	224b      	movs	r2, #75	; 0x4b
 8006e36:	f883 2888 	strb.w	r2, [r3, #2184]	; 0x888
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2231      	movs	r2, #49	; 0x31
 8006e3e:	f883 2889 	strb.w	r2, [r3, #2185]	; 0x889
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2218      	movs	r2, #24
 8006e46:	f883 288a 	strb.w	r2, [r3, #2186]	; 0x88a
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2214      	movs	r2, #20
 8006e4e:	f883 288b 	strb.w	r2, [r3, #2187]	; 0x88b
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2212      	movs	r2, #18
 8006e56:	f883 288c 	strb.w	r2, [r3, #2188]	; 0x88c
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	227f      	movs	r2, #127	; 0x7f
 8006e5e:	f883 288d 	strb.w	r2, [r3, #2189]	; 0x88d
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2210      	movs	r2, #16
 8006e66:	f883 288e 	strb.w	r2, [r3, #2190]	; 0x88e
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2227      	movs	r2, #39	; 0x27
 8006e6e:	f883 288f 	strb.w	r2, [r3, #2191]	; 0x88f
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2245      	movs	r2, #69	; 0x45
 8006e76:	f883 2890 	strb.w	r2, [r3, #2192]	; 0x890
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2245      	movs	r2, #69	; 0x45
 8006e7e:	f883 2891 	strb.w	r2, [r3, #2193]	; 0x891
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2245      	movs	r2, #69	; 0x45
 8006e86:	f883 2892 	strb.w	r2, [r3, #2194]	; 0x892
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2239      	movs	r2, #57	; 0x39
 8006e8e:	f883 2893 	strb.w	r2, [r3, #2195]	; 0x893
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	223c      	movs	r2, #60	; 0x3c
 8006e96:	f883 2894 	strb.w	r2, [r3, #2196]	; 0x894
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	224a      	movs	r2, #74	; 0x4a
 8006e9e:	f883 2895 	strb.w	r2, [r3, #2197]	; 0x895
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2249      	movs	r2, #73	; 0x49
 8006ea6:	f883 2896 	strb.w	r2, [r3, #2198]	; 0x896
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2249      	movs	r2, #73	; 0x49
 8006eae:	f883 2897 	strb.w	r2, [r3, #2199]	; 0x897
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2230      	movs	r2, #48	; 0x30
 8006eb6:	f883 2898 	strb.w	r2, [r3, #2200]	; 0x898
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 2899 	strb.w	r2, [r3, #2201]	; 0x899
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2271      	movs	r2, #113	; 0x71
 8006ec6:	f883 289a 	strb.w	r2, [r3, #2202]	; 0x89a
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2209      	movs	r2, #9
 8006ece:	f883 289b 	strb.w	r2, [r3, #2203]	; 0x89b
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2205      	movs	r2, #5
 8006ed6:	f883 289c 	strb.w	r2, [r3, #2204]	; 0x89c
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2203      	movs	r2, #3
 8006ede:	f883 289d 	strb.w	r2, [r3, #2205]	; 0x89d
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2236      	movs	r2, #54	; 0x36
 8006ee6:	f883 289e 	strb.w	r2, [r3, #2206]	; 0x89e
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2249      	movs	r2, #73	; 0x49
 8006eee:	f883 289f 	strb.w	r2, [r3, #2207]	; 0x89f
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2249      	movs	r2, #73	; 0x49
 8006ef6:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2249      	movs	r2, #73	; 0x49
 8006efe:	f883 28a1 	strb.w	r2, [r3, #2209]	; 0x8a1
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2236      	movs	r2, #54	; 0x36
 8006f06:	f883 28a2 	strb.w	r2, [r3, #2210]	; 0x8a2
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2206      	movs	r2, #6
 8006f0e:	f883 28a3 	strb.w	r2, [r3, #2211]	; 0x8a3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2249      	movs	r2, #73	; 0x49
 8006f16:	f883 28a4 	strb.w	r2, [r3, #2212]	; 0x8a4
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2249      	movs	r2, #73	; 0x49
 8006f1e:	f883 28a5 	strb.w	r2, [r3, #2213]	; 0x8a5
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2229      	movs	r2, #41	; 0x29
 8006f26:	f883 28a6 	strb.w	r2, [r3, #2214]	; 0x8a6
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	221e      	movs	r2, #30
 8006f2e:	f883 28a7 	strb.w	r2, [r3, #2215]	; 0x8a7
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2236      	movs	r2, #54	; 0x36
 8006f36:	f883 28a9 	strb.w	r2, [r3, #2217]	; 0x8a9
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2236      	movs	r2, #54	; 0x36
 8006f3e:	f883 28aa 	strb.w	r2, [r3, #2218]	; 0x8aa
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2256      	movs	r2, #86	; 0x56
 8006f46:	f883 28ae 	strb.w	r2, [r3, #2222]	; 0x8ae
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2236      	movs	r2, #54	; 0x36
 8006f4e:	f883 28af 	strb.w	r2, [r3, #2223]	; 0x8af
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2208      	movs	r2, #8
 8006f56:	f883 28b3 	strb.w	r2, [r3, #2227]	; 0x8b3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2214      	movs	r2, #20
 8006f5e:	f883 28b4 	strb.w	r2, [r3, #2228]	; 0x8b4
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2222      	movs	r2, #34	; 0x22
 8006f66:	f883 28b5 	strb.w	r2, [r3, #2229]	; 0x8b5
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2241      	movs	r2, #65	; 0x41
 8006f6e:	f883 28b6 	strb.w	r2, [r3, #2230]	; 0x8b6
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2214      	movs	r2, #20
 8006f76:	f883 28b7 	strb.w	r2, [r3, #2231]	; 0x8b7
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2214      	movs	r2, #20
 8006f7e:	f883 28b8 	strb.w	r2, [r3, #2232]	; 0x8b8
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2214      	movs	r2, #20
 8006f86:	f883 28b9 	strb.w	r2, [r3, #2233]	; 0x8b9
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2214      	movs	r2, #20
 8006f8e:	f883 28ba 	strb.w	r2, [r3, #2234]	; 0x8ba
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2214      	movs	r2, #20
 8006f96:	f883 28bb 	strb.w	r2, [r3, #2235]	; 0x8bb
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2241      	movs	r2, #65	; 0x41
 8006f9e:	f883 28bc 	strb.w	r2, [r3, #2236]	; 0x8bc
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2222      	movs	r2, #34	; 0x22
 8006fa6:	f883 28bd 	strb.w	r2, [r3, #2237]	; 0x8bd
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2214      	movs	r2, #20
 8006fae:	f883 28be 	strb.w	r2, [r3, #2238]	; 0x8be
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2208      	movs	r2, #8
 8006fb6:	f883 28bf 	strb.w	r2, [r3, #2239]	; 0x8bf
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2202      	movs	r2, #2
 8006fbe:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2251      	movs	r2, #81	; 0x51
 8006fce:	f883 28c3 	strb.w	r2, [r3, #2243]	; 0x8c3
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2209      	movs	r2, #9
 8006fd6:	f883 28c4 	strb.w	r2, [r3, #2244]	; 0x8c4
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2206      	movs	r2, #6
 8006fde:	f883 28c5 	strb.w	r2, [r3, #2245]	; 0x8c5
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2232      	movs	r2, #50	; 0x32
 8006fe6:	f883 28c6 	strb.w	r2, [r3, #2246]	; 0x8c6
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2249      	movs	r2, #73	; 0x49
 8006fee:	f883 28c7 	strb.w	r2, [r3, #2247]	; 0x8c7
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2279      	movs	r2, #121	; 0x79
 8006ff6:	f883 28c8 	strb.w	r2, [r3, #2248]	; 0x8c8
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2241      	movs	r2, #65	; 0x41
 8006ffe:	f883 28c9 	strb.w	r2, [r3, #2249]	; 0x8c9
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	223e      	movs	r2, #62	; 0x3e
 8007006:	f883 28ca 	strb.w	r2, [r3, #2250]	; 0x8ca
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	227e      	movs	r2, #126	; 0x7e
 800700e:	f883 28cb 	strb.w	r2, [r3, #2251]	; 0x8cb
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2211      	movs	r2, #17
 8007016:	f883 28cc 	strb.w	r2, [r3, #2252]	; 0x8cc
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2211      	movs	r2, #17
 800701e:	f883 28cd 	strb.w	r2, [r3, #2253]	; 0x8cd
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2211      	movs	r2, #17
 8007026:	f883 28ce 	strb.w	r2, [r3, #2254]	; 0x8ce
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	227e      	movs	r2, #126	; 0x7e
 800702e:	f883 28cf 	strb.w	r2, [r3, #2255]	; 0x8cf
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	227f      	movs	r2, #127	; 0x7f
 8007036:	f883 28d0 	strb.w	r2, [r3, #2256]	; 0x8d0
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2249      	movs	r2, #73	; 0x49
 800703e:	f883 28d1 	strb.w	r2, [r3, #2257]	; 0x8d1
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2249      	movs	r2, #73	; 0x49
 8007046:	f883 28d2 	strb.w	r2, [r3, #2258]	; 0x8d2
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2249      	movs	r2, #73	; 0x49
 800704e:	f883 28d3 	strb.w	r2, [r3, #2259]	; 0x8d3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2236      	movs	r2, #54	; 0x36
 8007056:	f883 28d4 	strb.w	r2, [r3, #2260]	; 0x8d4
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	223e      	movs	r2, #62	; 0x3e
 800705e:	f883 28d5 	strb.w	r2, [r3, #2261]	; 0x8d5
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2241      	movs	r2, #65	; 0x41
 8007066:	f883 28d6 	strb.w	r2, [r3, #2262]	; 0x8d6
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2241      	movs	r2, #65	; 0x41
 800706e:	f883 28d7 	strb.w	r2, [r3, #2263]	; 0x8d7
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2241      	movs	r2, #65	; 0x41
 8007076:	f883 28d8 	strb.w	r2, [r3, #2264]	; 0x8d8
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2222      	movs	r2, #34	; 0x22
 800707e:	f883 28d9 	strb.w	r2, [r3, #2265]	; 0x8d9
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	227f      	movs	r2, #127	; 0x7f
 8007086:	f883 28da 	strb.w	r2, [r3, #2266]	; 0x8da
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2241      	movs	r2, #65	; 0x41
 800708e:	f883 28db 	strb.w	r2, [r3, #2267]	; 0x8db
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2241      	movs	r2, #65	; 0x41
 8007096:	f883 28dc 	strb.w	r2, [r3, #2268]	; 0x8dc
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2222      	movs	r2, #34	; 0x22
 800709e:	f883 28dd 	strb.w	r2, [r3, #2269]	; 0x8dd
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	221c      	movs	r2, #28
 80070a6:	f883 28de 	strb.w	r2, [r3, #2270]	; 0x8de
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	227f      	movs	r2, #127	; 0x7f
 80070ae:	f883 28df 	strb.w	r2, [r3, #2271]	; 0x8df
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2249      	movs	r2, #73	; 0x49
 80070b6:	f883 28e0 	strb.w	r2, [r3, #2272]	; 0x8e0
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2249      	movs	r2, #73	; 0x49
 80070be:	f883 28e1 	strb.w	r2, [r3, #2273]	; 0x8e1
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2249      	movs	r2, #73	; 0x49
 80070c6:	f883 28e2 	strb.w	r2, [r3, #2274]	; 0x8e2
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2241      	movs	r2, #65	; 0x41
 80070ce:	f883 28e3 	strb.w	r2, [r3, #2275]	; 0x8e3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	227f      	movs	r2, #127	; 0x7f
 80070d6:	f883 28e4 	strb.w	r2, [r3, #2276]	; 0x8e4
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2209      	movs	r2, #9
 80070de:	f883 28e5 	strb.w	r2, [r3, #2277]	; 0x8e5
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2209      	movs	r2, #9
 80070e6:	f883 28e6 	strb.w	r2, [r3, #2278]	; 0x8e6
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2201      	movs	r2, #1
 80070ee:	f883 28e7 	strb.w	r2, [r3, #2279]	; 0x8e7
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 28e8 	strb.w	r2, [r3, #2280]	; 0x8e8
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	223e      	movs	r2, #62	; 0x3e
 80070fe:	f883 28e9 	strb.w	r2, [r3, #2281]	; 0x8e9
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2241      	movs	r2, #65	; 0x41
 8007106:	f883 28ea 	strb.w	r2, [r3, #2282]	; 0x8ea
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2241      	movs	r2, #65	; 0x41
 800710e:	f883 28eb 	strb.w	r2, [r3, #2283]	; 0x8eb
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2251      	movs	r2, #81	; 0x51
 8007116:	f883 28ec 	strb.w	r2, [r3, #2284]	; 0x8ec
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2232      	movs	r2, #50	; 0x32
 800711e:	f883 28ed 	strb.w	r2, [r3, #2285]	; 0x8ed
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	227f      	movs	r2, #127	; 0x7f
 8007126:	f883 28ee 	strb.w	r2, [r3, #2286]	; 0x8ee
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2208      	movs	r2, #8
 800712e:	f883 28ef 	strb.w	r2, [r3, #2287]	; 0x8ef
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2208      	movs	r2, #8
 8007136:	f883 28f0 	strb.w	r2, [r3, #2288]	; 0x8f0
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2208      	movs	r2, #8
 800713e:	f883 28f1 	strb.w	r2, [r3, #2289]	; 0x8f1
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	227f      	movs	r2, #127	; 0x7f
 8007146:	f883 28f2 	strb.w	r2, [r3, #2290]	; 0x8f2
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2241      	movs	r2, #65	; 0x41
 800714e:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	227f      	movs	r2, #127	; 0x7f
 8007156:	f883 28f5 	strb.w	r2, [r3, #2293]	; 0x8f5
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2241      	movs	r2, #65	; 0x41
 800715e:	f883 28f6 	strb.w	r2, [r3, #2294]	; 0x8f6
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2220      	movs	r2, #32
 8007166:	f883 28f8 	strb.w	r2, [r3, #2296]	; 0x8f8
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2240      	movs	r2, #64	; 0x40
 800716e:	f883 28f9 	strb.w	r2, [r3, #2297]	; 0x8f9
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2241      	movs	r2, #65	; 0x41
 8007176:	f883 28fa 	strb.w	r2, [r3, #2298]	; 0x8fa
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	223f      	movs	r2, #63	; 0x3f
 800717e:	f883 28fb 	strb.w	r2, [r3, #2299]	; 0x8fb
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2201      	movs	r2, #1
 8007186:	f883 28fc 	strb.w	r2, [r3, #2300]	; 0x8fc
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	227f      	movs	r2, #127	; 0x7f
 800718e:	f883 28fd 	strb.w	r2, [r3, #2301]	; 0x8fd
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2208      	movs	r2, #8
 8007196:	f883 28fe 	strb.w	r2, [r3, #2302]	; 0x8fe
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2214      	movs	r2, #20
 800719e:	f883 28ff 	strb.w	r2, [r3, #2303]	; 0x8ff
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2222      	movs	r2, #34	; 0x22
 80071a6:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2241      	movs	r2, #65	; 0x41
 80071ae:	f883 2901 	strb.w	r2, [r3, #2305]	; 0x901
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	227f      	movs	r2, #127	; 0x7f
 80071b6:	f883 2902 	strb.w	r2, [r3, #2306]	; 0x902
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2240      	movs	r2, #64	; 0x40
 80071be:	f883 2903 	strb.w	r2, [r3, #2307]	; 0x903
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2240      	movs	r2, #64	; 0x40
 80071c6:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2240      	movs	r2, #64	; 0x40
 80071ce:	f883 2905 	strb.w	r2, [r3, #2309]	; 0x905
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2240      	movs	r2, #64	; 0x40
 80071d6:	f883 2906 	strb.w	r2, [r3, #2310]	; 0x906
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	227f      	movs	r2, #127	; 0x7f
 80071de:	f883 2907 	strb.w	r2, [r3, #2311]	; 0x907
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2202      	movs	r2, #2
 80071e6:	f883 2908 	strb.w	r2, [r3, #2312]	; 0x908
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2204      	movs	r2, #4
 80071ee:	f883 2909 	strb.w	r2, [r3, #2313]	; 0x909
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2202      	movs	r2, #2
 80071f6:	f883 290a 	strb.w	r2, [r3, #2314]	; 0x90a
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	227f      	movs	r2, #127	; 0x7f
 80071fe:	f883 290b 	strb.w	r2, [r3, #2315]	; 0x90b
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	227f      	movs	r2, #127	; 0x7f
 8007206:	f883 290c 	strb.w	r2, [r3, #2316]	; 0x90c
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2204      	movs	r2, #4
 800720e:	f883 290d 	strb.w	r2, [r3, #2317]	; 0x90d
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2208      	movs	r2, #8
 8007216:	f883 290e 	strb.w	r2, [r3, #2318]	; 0x90e
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2210      	movs	r2, #16
 800721e:	f883 290f 	strb.w	r2, [r3, #2319]	; 0x90f
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	227f      	movs	r2, #127	; 0x7f
 8007226:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	223e      	movs	r2, #62	; 0x3e
 800722e:	f883 2911 	strb.w	r2, [r3, #2321]	; 0x911
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2241      	movs	r2, #65	; 0x41
 8007236:	f883 2912 	strb.w	r2, [r3, #2322]	; 0x912
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2241      	movs	r2, #65	; 0x41
 800723e:	f883 2913 	strb.w	r2, [r3, #2323]	; 0x913
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2241      	movs	r2, #65	; 0x41
 8007246:	f883 2914 	strb.w	r2, [r3, #2324]	; 0x914
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	223e      	movs	r2, #62	; 0x3e
 800724e:	f883 2915 	strb.w	r2, [r3, #2325]	; 0x915
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	227f      	movs	r2, #127	; 0x7f
 8007256:	f883 2916 	strb.w	r2, [r3, #2326]	; 0x916
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2209      	movs	r2, #9
 800725e:	f883 2917 	strb.w	r2, [r3, #2327]	; 0x917
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2209      	movs	r2, #9
 8007266:	f883 2918 	strb.w	r2, [r3, #2328]	; 0x918
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2209      	movs	r2, #9
 800726e:	f883 2919 	strb.w	r2, [r3, #2329]	; 0x919
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2206      	movs	r2, #6
 8007276:	f883 291a 	strb.w	r2, [r3, #2330]	; 0x91a
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	223e      	movs	r2, #62	; 0x3e
 800727e:	f883 291b 	strb.w	r2, [r3, #2331]	; 0x91b
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2241      	movs	r2, #65	; 0x41
 8007286:	f883 291c 	strb.w	r2, [r3, #2332]	; 0x91c
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2251      	movs	r2, #81	; 0x51
 800728e:	f883 291d 	strb.w	r2, [r3, #2333]	; 0x91d
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2221      	movs	r2, #33	; 0x21
 8007296:	f883 291e 	strb.w	r2, [r3, #2334]	; 0x91e
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	225e      	movs	r2, #94	; 0x5e
 800729e:	f883 291f 	strb.w	r2, [r3, #2335]	; 0x91f
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	227f      	movs	r2, #127	; 0x7f
 80072a6:	f883 2920 	strb.w	r2, [r3, #2336]	; 0x920
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2209      	movs	r2, #9
 80072ae:	f883 2921 	strb.w	r2, [r3, #2337]	; 0x921
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2219      	movs	r2, #25
 80072b6:	f883 2922 	strb.w	r2, [r3, #2338]	; 0x922
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2229      	movs	r2, #41	; 0x29
 80072be:	f883 2923 	strb.w	r2, [r3, #2339]	; 0x923
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2246      	movs	r2, #70	; 0x46
 80072c6:	f883 2924 	strb.w	r2, [r3, #2340]	; 0x924
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2246      	movs	r2, #70	; 0x46
 80072ce:	f883 2925 	strb.w	r2, [r3, #2341]	; 0x925
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2249      	movs	r2, #73	; 0x49
 80072d6:	f883 2926 	strb.w	r2, [r3, #2342]	; 0x926
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2249      	movs	r2, #73	; 0x49
 80072de:	f883 2927 	strb.w	r2, [r3, #2343]	; 0x927
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2249      	movs	r2, #73	; 0x49
 80072e6:	f883 2928 	strb.w	r2, [r3, #2344]	; 0x928
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2231      	movs	r2, #49	; 0x31
 80072ee:	f883 2929 	strb.w	r2, [r3, #2345]	; 0x929
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 292a 	strb.w	r2, [r3, #2346]	; 0x92a
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 292b 	strb.w	r2, [r3, #2347]	; 0x92b
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	227f      	movs	r2, #127	; 0x7f
 8007306:	f883 292c 	strb.w	r2, [r3, #2348]	; 0x92c
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 292d 	strb.w	r2, [r3, #2349]	; 0x92d
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2201      	movs	r2, #1
 8007316:	f883 292e 	strb.w	r2, [r3, #2350]	; 0x92e
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	223f      	movs	r2, #63	; 0x3f
 800731e:	f883 292f 	strb.w	r2, [r3, #2351]	; 0x92f
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2240      	movs	r2, #64	; 0x40
 8007326:	f883 2930 	strb.w	r2, [r3, #2352]	; 0x930
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2240      	movs	r2, #64	; 0x40
 800732e:	f883 2931 	strb.w	r2, [r3, #2353]	; 0x931
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2240      	movs	r2, #64	; 0x40
 8007336:	f883 2932 	strb.w	r2, [r3, #2354]	; 0x932
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	223f      	movs	r2, #63	; 0x3f
 800733e:	f883 2933 	strb.w	r2, [r3, #2355]	; 0x933
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	221f      	movs	r2, #31
 8007346:	f883 2934 	strb.w	r2, [r3, #2356]	; 0x934
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f883 2935 	strb.w	r2, [r3, #2357]	; 0x935
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2240      	movs	r2, #64	; 0x40
 8007356:	f883 2936 	strb.w	r2, [r3, #2358]	; 0x936
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2220      	movs	r2, #32
 800735e:	f883 2937 	strb.w	r2, [r3, #2359]	; 0x937
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	221f      	movs	r2, #31
 8007366:	f883 2938 	strb.w	r2, [r3, #2360]	; 0x938
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	227f      	movs	r2, #127	; 0x7f
 800736e:	f883 2939 	strb.w	r2, [r3, #2361]	; 0x939
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2220      	movs	r2, #32
 8007376:	f883 293a 	strb.w	r2, [r3, #2362]	; 0x93a
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2218      	movs	r2, #24
 800737e:	f883 293b 	strb.w	r2, [r3, #2363]	; 0x93b
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	f883 293c 	strb.w	r2, [r3, #2364]	; 0x93c
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	227f      	movs	r2, #127	; 0x7f
 800738e:	f883 293d 	strb.w	r2, [r3, #2365]	; 0x93d
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2263      	movs	r2, #99	; 0x63
 8007396:	f883 293e 	strb.w	r2, [r3, #2366]	; 0x93e
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2214      	movs	r2, #20
 800739e:	f883 293f 	strb.w	r2, [r3, #2367]	; 0x93f
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2208      	movs	r2, #8
 80073a6:	f883 2940 	strb.w	r2, [r3, #2368]	; 0x940
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2214      	movs	r2, #20
 80073ae:	f883 2941 	strb.w	r2, [r3, #2369]	; 0x941
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2263      	movs	r2, #99	; 0x63
 80073b6:	f883 2942 	strb.w	r2, [r3, #2370]	; 0x942
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2203      	movs	r2, #3
 80073be:	f883 2943 	strb.w	r2, [r3, #2371]	; 0x943
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2204      	movs	r2, #4
 80073c6:	f883 2944 	strb.w	r2, [r3, #2372]	; 0x944
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2278      	movs	r2, #120	; 0x78
 80073ce:	f883 2945 	strb.w	r2, [r3, #2373]	; 0x945
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2204      	movs	r2, #4
 80073d6:	f883 2946 	strb.w	r2, [r3, #2374]	; 0x946
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2203      	movs	r2, #3
 80073de:	f883 2947 	strb.w	r2, [r3, #2375]	; 0x947
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2261      	movs	r2, #97	; 0x61
 80073e6:	f883 2948 	strb.w	r2, [r3, #2376]	; 0x948
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2251      	movs	r2, #81	; 0x51
 80073ee:	f883 2949 	strb.w	r2, [r3, #2377]	; 0x949
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2249      	movs	r2, #73	; 0x49
 80073f6:	f883 294a 	strb.w	r2, [r3, #2378]	; 0x94a
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2245      	movs	r2, #69	; 0x45
 80073fe:	f883 294b 	strb.w	r2, [r3, #2379]	; 0x94b
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2243      	movs	r2, #67	; 0x43
 8007406:	f883 294c 	strb.w	r2, [r3, #2380]	; 0x94c
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	227f      	movs	r2, #127	; 0x7f
 800740e:	f883 294f 	strb.w	r2, [r3, #2383]	; 0x94f
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2241      	movs	r2, #65	; 0x41
 8007416:	f883 2950 	strb.w	r2, [r3, #2384]	; 0x950
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2241      	movs	r2, #65	; 0x41
 800741e:	f883 2951 	strb.w	r2, [r3, #2385]	; 0x951
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2202      	movs	r2, #2
 8007426:	f883 2952 	strb.w	r2, [r3, #2386]	; 0x952
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2204      	movs	r2, #4
 800742e:	f883 2953 	strb.w	r2, [r3, #2387]	; 0x953
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2208      	movs	r2, #8
 8007436:	f883 2954 	strb.w	r2, [r3, #2388]	; 0x954
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2210      	movs	r2, #16
 800743e:	f883 2955 	strb.w	r2, [r3, #2389]	; 0x955
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2220      	movs	r2, #32
 8007446:	f883 2956 	strb.w	r2, [r3, #2390]	; 0x956
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2241      	movs	r2, #65	; 0x41
 800744e:	f883 2957 	strb.w	r2, [r3, #2391]	; 0x957
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2241      	movs	r2, #65	; 0x41
 8007456:	f883 2958 	strb.w	r2, [r3, #2392]	; 0x958
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	227f      	movs	r2, #127	; 0x7f
 800745e:	f883 2959 	strb.w	r2, [r3, #2393]	; 0x959
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2204      	movs	r2, #4
 8007466:	f883 295c 	strb.w	r2, [r3, #2396]	; 0x95c
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2202      	movs	r2, #2
 800746e:	f883 295d 	strb.w	r2, [r3, #2397]	; 0x95d
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 295e 	strb.w	r2, [r3, #2398]	; 0x95e
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2202      	movs	r2, #2
 800747e:	f883 295f 	strb.w	r2, [r3, #2399]	; 0x95f
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2204      	movs	r2, #4
 8007486:	f883 2960 	strb.w	r2, [r3, #2400]	; 0x960
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2240      	movs	r2, #64	; 0x40
 800748e:	f883 2961 	strb.w	r2, [r3, #2401]	; 0x961
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2240      	movs	r2, #64	; 0x40
 8007496:	f883 2962 	strb.w	r2, [r3, #2402]	; 0x962
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2240      	movs	r2, #64	; 0x40
 800749e:	f883 2963 	strb.w	r2, [r3, #2403]	; 0x963
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2240      	movs	r2, #64	; 0x40
 80074a6:	f883 2964 	strb.w	r2, [r3, #2404]	; 0x964
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2240      	movs	r2, #64	; 0x40
 80074ae:	f883 2965 	strb.w	r2, [r3, #2405]	; 0x965
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 2967 	strb.w	r2, [r3, #2407]	; 0x967
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2202      	movs	r2, #2
 80074be:	f883 2968 	strb.w	r2, [r3, #2408]	; 0x968
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2204      	movs	r2, #4
 80074c6:	f883 2969 	strb.w	r2, [r3, #2409]	; 0x969
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2220      	movs	r2, #32
 80074ce:	f883 296b 	strb.w	r2, [r3, #2411]	; 0x96b
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2254      	movs	r2, #84	; 0x54
 80074d6:	f883 296c 	strb.w	r2, [r3, #2412]	; 0x96c
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2254      	movs	r2, #84	; 0x54
 80074de:	f883 296d 	strb.w	r2, [r3, #2413]	; 0x96d
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2254      	movs	r2, #84	; 0x54
 80074e6:	f883 296e 	strb.w	r2, [r3, #2414]	; 0x96e
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2278      	movs	r2, #120	; 0x78
 80074ee:	f883 296f 	strb.w	r2, [r3, #2415]	; 0x96f
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	227f      	movs	r2, #127	; 0x7f
 80074f6:	f883 2970 	strb.w	r2, [r3, #2416]	; 0x970
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2248      	movs	r2, #72	; 0x48
 80074fe:	f883 2971 	strb.w	r2, [r3, #2417]	; 0x971
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2244      	movs	r2, #68	; 0x44
 8007506:	f883 2972 	strb.w	r2, [r3, #2418]	; 0x972
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2244      	movs	r2, #68	; 0x44
 800750e:	f883 2973 	strb.w	r2, [r3, #2419]	; 0x973
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2238      	movs	r2, #56	; 0x38
 8007516:	f883 2974 	strb.w	r2, [r3, #2420]	; 0x974
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2238      	movs	r2, #56	; 0x38
 800751e:	f883 2975 	strb.w	r2, [r3, #2421]	; 0x975
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2244      	movs	r2, #68	; 0x44
 8007526:	f883 2976 	strb.w	r2, [r3, #2422]	; 0x976
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2244      	movs	r2, #68	; 0x44
 800752e:	f883 2977 	strb.w	r2, [r3, #2423]	; 0x977
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2244      	movs	r2, #68	; 0x44
 8007536:	f883 2978 	strb.w	r2, [r3, #2424]	; 0x978
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2220      	movs	r2, #32
 800753e:	f883 2979 	strb.w	r2, [r3, #2425]	; 0x979
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2238      	movs	r2, #56	; 0x38
 8007546:	f883 297a 	strb.w	r2, [r3, #2426]	; 0x97a
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2244      	movs	r2, #68	; 0x44
 800754e:	f883 297b 	strb.w	r2, [r3, #2427]	; 0x97b
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2244      	movs	r2, #68	; 0x44
 8007556:	f883 297c 	strb.w	r2, [r3, #2428]	; 0x97c
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2248      	movs	r2, #72	; 0x48
 800755e:	f883 297d 	strb.w	r2, [r3, #2429]	; 0x97d
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	227f      	movs	r2, #127	; 0x7f
 8007566:	f883 297e 	strb.w	r2, [r3, #2430]	; 0x97e
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2238      	movs	r2, #56	; 0x38
 800756e:	f883 297f 	strb.w	r2, [r3, #2431]	; 0x97f
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2254      	movs	r2, #84	; 0x54
 8007576:	f883 2980 	strb.w	r2, [r3, #2432]	; 0x980
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2254      	movs	r2, #84	; 0x54
 800757e:	f883 2981 	strb.w	r2, [r3, #2433]	; 0x981
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2254      	movs	r2, #84	; 0x54
 8007586:	f883 2982 	strb.w	r2, [r3, #2434]	; 0x982
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2218      	movs	r2, #24
 800758e:	f883 2983 	strb.w	r2, [r3, #2435]	; 0x983
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2208      	movs	r2, #8
 8007596:	f883 2984 	strb.w	r2, [r3, #2436]	; 0x984
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	227e      	movs	r2, #126	; 0x7e
 800759e:	f883 2985 	strb.w	r2, [r3, #2437]	; 0x985
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2209      	movs	r2, #9
 80075a6:	f883 2986 	strb.w	r2, [r3, #2438]	; 0x986
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 2987 	strb.w	r2, [r3, #2439]	; 0x987
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2202      	movs	r2, #2
 80075b6:	f883 2988 	strb.w	r2, [r3, #2440]	; 0x988
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2208      	movs	r2, #8
 80075be:	f883 2989 	strb.w	r2, [r3, #2441]	; 0x989
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2214      	movs	r2, #20
 80075c6:	f883 298a 	strb.w	r2, [r3, #2442]	; 0x98a
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2254      	movs	r2, #84	; 0x54
 80075ce:	f883 298b 	strb.w	r2, [r3, #2443]	; 0x98b
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2254      	movs	r2, #84	; 0x54
 80075d6:	f883 298c 	strb.w	r2, [r3, #2444]	; 0x98c
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	223c      	movs	r2, #60	; 0x3c
 80075de:	f883 298d 	strb.w	r2, [r3, #2445]	; 0x98d
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	227f      	movs	r2, #127	; 0x7f
 80075e6:	f883 298e 	strb.w	r2, [r3, #2446]	; 0x98e
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2208      	movs	r2, #8
 80075ee:	f883 298f 	strb.w	r2, [r3, #2447]	; 0x98f
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2204      	movs	r2, #4
 80075f6:	f883 2990 	strb.w	r2, [r3, #2448]	; 0x990
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2204      	movs	r2, #4
 80075fe:	f883 2991 	strb.w	r2, [r3, #2449]	; 0x991
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2278      	movs	r2, #120	; 0x78
 8007606:	f883 2992 	strb.w	r2, [r3, #2450]	; 0x992
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2244      	movs	r2, #68	; 0x44
 800760e:	f883 2994 	strb.w	r2, [r3, #2452]	; 0x994
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	227d      	movs	r2, #125	; 0x7d
 8007616:	f883 2995 	strb.w	r2, [r3, #2453]	; 0x995
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2240      	movs	r2, #64	; 0x40
 800761e:	f883 2996 	strb.w	r2, [r3, #2454]	; 0x996
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	f883 2998 	strb.w	r2, [r3, #2456]	; 0x998
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2240      	movs	r2, #64	; 0x40
 800762e:	f883 2999 	strb.w	r2, [r3, #2457]	; 0x999
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2244      	movs	r2, #68	; 0x44
 8007636:	f883 299a 	strb.w	r2, [r3, #2458]	; 0x99a
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	223d      	movs	r2, #61	; 0x3d
 800763e:	f883 299b 	strb.w	r2, [r3, #2459]	; 0x99b
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	227f      	movs	r2, #127	; 0x7f
 8007646:	f883 299e 	strb.w	r2, [r3, #2462]	; 0x99e
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2210      	movs	r2, #16
 800764e:	f883 299f 	strb.w	r2, [r3, #2463]	; 0x99f
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2228      	movs	r2, #40	; 0x28
 8007656:	f883 29a0 	strb.w	r2, [r3, #2464]	; 0x9a0
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2244      	movs	r2, #68	; 0x44
 800765e:	f883 29a1 	strb.w	r2, [r3, #2465]	; 0x9a1
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2241      	movs	r2, #65	; 0x41
 8007666:	f883 29a3 	strb.w	r2, [r3, #2467]	; 0x9a3
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	227f      	movs	r2, #127	; 0x7f
 800766e:	f883 29a4 	strb.w	r2, [r3, #2468]	; 0x9a4
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2240      	movs	r2, #64	; 0x40
 8007676:	f883 29a5 	strb.w	r2, [r3, #2469]	; 0x9a5
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	227c      	movs	r2, #124	; 0x7c
 800767e:	f883 29a7 	strb.w	r2, [r3, #2471]	; 0x9a7
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2204      	movs	r2, #4
 8007686:	f883 29a8 	strb.w	r2, [r3, #2472]	; 0x9a8
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2218      	movs	r2, #24
 800768e:	f883 29a9 	strb.w	r2, [r3, #2473]	; 0x9a9
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2204      	movs	r2, #4
 8007696:	f883 29aa 	strb.w	r2, [r3, #2474]	; 0x9aa
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2278      	movs	r2, #120	; 0x78
 800769e:	f883 29ab 	strb.w	r2, [r3, #2475]	; 0x9ab
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	227c      	movs	r2, #124	; 0x7c
 80076a6:	f883 29ac 	strb.w	r2, [r3, #2476]	; 0x9ac
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2208      	movs	r2, #8
 80076ae:	f883 29ad 	strb.w	r2, [r3, #2477]	; 0x9ad
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2204      	movs	r2, #4
 80076b6:	f883 29ae 	strb.w	r2, [r3, #2478]	; 0x9ae
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2204      	movs	r2, #4
 80076be:	f883 29af 	strb.w	r2, [r3, #2479]	; 0x9af
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2278      	movs	r2, #120	; 0x78
 80076c6:	f883 29b0 	strb.w	r2, [r3, #2480]	; 0x9b0
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2238      	movs	r2, #56	; 0x38
 80076ce:	f883 29b1 	strb.w	r2, [r3, #2481]	; 0x9b1
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2244      	movs	r2, #68	; 0x44
 80076d6:	f883 29b2 	strb.w	r2, [r3, #2482]	; 0x9b2
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2244      	movs	r2, #68	; 0x44
 80076de:	f883 29b3 	strb.w	r2, [r3, #2483]	; 0x9b3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2244      	movs	r2, #68	; 0x44
 80076e6:	f883 29b4 	strb.w	r2, [r3, #2484]	; 0x9b4
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2238      	movs	r2, #56	; 0x38
 80076ee:	f883 29b5 	strb.w	r2, [r3, #2485]	; 0x9b5
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	227c      	movs	r2, #124	; 0x7c
 80076f6:	f883 29b6 	strb.w	r2, [r3, #2486]	; 0x9b6
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2214      	movs	r2, #20
 80076fe:	f883 29b7 	strb.w	r2, [r3, #2487]	; 0x9b7
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2214      	movs	r2, #20
 8007706:	f883 29b8 	strb.w	r2, [r3, #2488]	; 0x9b8
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2214      	movs	r2, #20
 800770e:	f883 29b9 	strb.w	r2, [r3, #2489]	; 0x9b9
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2208      	movs	r2, #8
 8007716:	f883 29ba 	strb.w	r2, [r3, #2490]	; 0x9ba
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2208      	movs	r2, #8
 800771e:	f883 29bb 	strb.w	r2, [r3, #2491]	; 0x9bb
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2214      	movs	r2, #20
 8007726:	f883 29bc 	strb.w	r2, [r3, #2492]	; 0x9bc
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2214      	movs	r2, #20
 800772e:	f883 29bd 	strb.w	r2, [r3, #2493]	; 0x9bd
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2218      	movs	r2, #24
 8007736:	f883 29be 	strb.w	r2, [r3, #2494]	; 0x9be
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	227c      	movs	r2, #124	; 0x7c
 800773e:	f883 29bf 	strb.w	r2, [r3, #2495]	; 0x9bf
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	227c      	movs	r2, #124	; 0x7c
 8007746:	f883 29c0 	strb.w	r2, [r3, #2496]	; 0x9c0
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2208      	movs	r2, #8
 800774e:	f883 29c1 	strb.w	r2, [r3, #2497]	; 0x9c1
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2204      	movs	r2, #4
 8007756:	f883 29c2 	strb.w	r2, [r3, #2498]	; 0x9c2
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2204      	movs	r2, #4
 800775e:	f883 29c3 	strb.w	r2, [r3, #2499]	; 0x9c3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2208      	movs	r2, #8
 8007766:	f883 29c4 	strb.w	r2, [r3, #2500]	; 0x9c4
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2248      	movs	r2, #72	; 0x48
 800776e:	f883 29c5 	strb.w	r2, [r3, #2501]	; 0x9c5
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2254      	movs	r2, #84	; 0x54
 8007776:	f883 29c6 	strb.w	r2, [r3, #2502]	; 0x9c6
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2254      	movs	r2, #84	; 0x54
 800777e:	f883 29c7 	strb.w	r2, [r3, #2503]	; 0x9c7
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2254      	movs	r2, #84	; 0x54
 8007786:	f883 29c8 	strb.w	r2, [r3, #2504]	; 0x9c8
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2220      	movs	r2, #32
 800778e:	f883 29c9 	strb.w	r2, [r3, #2505]	; 0x9c9
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2204      	movs	r2, #4
 8007796:	f883 29ca 	strb.w	r2, [r3, #2506]	; 0x9ca
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	223f      	movs	r2, #63	; 0x3f
 800779e:	f883 29cb 	strb.w	r2, [r3, #2507]	; 0x9cb
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2244      	movs	r2, #68	; 0x44
 80077a6:	f883 29cc 	strb.w	r2, [r3, #2508]	; 0x9cc
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2240      	movs	r2, #64	; 0x40
 80077ae:	f883 29cd 	strb.w	r2, [r3, #2509]	; 0x9cd
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2220      	movs	r2, #32
 80077b6:	f883 29ce 	strb.w	r2, [r3, #2510]	; 0x9ce
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	223c      	movs	r2, #60	; 0x3c
 80077be:	f883 29cf 	strb.w	r2, [r3, #2511]	; 0x9cf
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2240      	movs	r2, #64	; 0x40
 80077c6:	f883 29d0 	strb.w	r2, [r3, #2512]	; 0x9d0
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2240      	movs	r2, #64	; 0x40
 80077ce:	f883 29d1 	strb.w	r2, [r3, #2513]	; 0x9d1
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2220      	movs	r2, #32
 80077d6:	f883 29d2 	strb.w	r2, [r3, #2514]	; 0x9d2
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	227c      	movs	r2, #124	; 0x7c
 80077de:	f883 29d3 	strb.w	r2, [r3, #2515]	; 0x9d3
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	221c      	movs	r2, #28
 80077e6:	f883 29d4 	strb.w	r2, [r3, #2516]	; 0x9d4
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2220      	movs	r2, #32
 80077ee:	f883 29d5 	strb.w	r2, [r3, #2517]	; 0x9d5
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2240      	movs	r2, #64	; 0x40
 80077f6:	f883 29d6 	strb.w	r2, [r3, #2518]	; 0x9d6
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2220      	movs	r2, #32
 80077fe:	f883 29d7 	strb.w	r2, [r3, #2519]	; 0x9d7
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	221c      	movs	r2, #28
 8007806:	f883 29d8 	strb.w	r2, [r3, #2520]	; 0x9d8
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	223c      	movs	r2, #60	; 0x3c
 800780e:	f883 29d9 	strb.w	r2, [r3, #2521]	; 0x9d9
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2240      	movs	r2, #64	; 0x40
 8007816:	f883 29da 	strb.w	r2, [r3, #2522]	; 0x9da
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2230      	movs	r2, #48	; 0x30
 800781e:	f883 29db 	strb.w	r2, [r3, #2523]	; 0x9db
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2240      	movs	r2, #64	; 0x40
 8007826:	f883 29dc 	strb.w	r2, [r3, #2524]	; 0x9dc
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	223c      	movs	r2, #60	; 0x3c
 800782e:	f883 29dd 	strb.w	r2, [r3, #2525]	; 0x9dd
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2244      	movs	r2, #68	; 0x44
 8007836:	f883 29de 	strb.w	r2, [r3, #2526]	; 0x9de
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2228      	movs	r2, #40	; 0x28
 800783e:	f883 29df 	strb.w	r2, [r3, #2527]	; 0x9df
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2210      	movs	r2, #16
 8007846:	f883 29e0 	strb.w	r2, [r3, #2528]	; 0x9e0
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2228      	movs	r2, #40	; 0x28
 800784e:	f883 29e1 	strb.w	r2, [r3, #2529]	; 0x9e1
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2244      	movs	r2, #68	; 0x44
 8007856:	f883 29e2 	strb.w	r2, [r3, #2530]	; 0x9e2
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	220c      	movs	r2, #12
 800785e:	f883 29e3 	strb.w	r2, [r3, #2531]	; 0x9e3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2250      	movs	r2, #80	; 0x50
 8007866:	f883 29e4 	strb.w	r2, [r3, #2532]	; 0x9e4
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2250      	movs	r2, #80	; 0x50
 800786e:	f883 29e5 	strb.w	r2, [r3, #2533]	; 0x9e5
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2250      	movs	r2, #80	; 0x50
 8007876:	f883 29e6 	strb.w	r2, [r3, #2534]	; 0x9e6
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	223c      	movs	r2, #60	; 0x3c
 800787e:	f883 29e7 	strb.w	r2, [r3, #2535]	; 0x9e7
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2244      	movs	r2, #68	; 0x44
 8007886:	f883 29e8 	strb.w	r2, [r3, #2536]	; 0x9e8
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2264      	movs	r2, #100	; 0x64
 800788e:	f883 29e9 	strb.w	r2, [r3, #2537]	; 0x9e9
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2254      	movs	r2, #84	; 0x54
 8007896:	f883 29ea 	strb.w	r2, [r3, #2538]	; 0x9ea
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	224c      	movs	r2, #76	; 0x4c
 800789e:	f883 29eb 	strb.w	r2, [r3, #2539]	; 0x9eb
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2244      	movs	r2, #68	; 0x44
 80078a6:	f883 29ec 	strb.w	r2, [r3, #2540]	; 0x9ec
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2208      	movs	r2, #8
 80078ae:	f883 29ee 	strb.w	r2, [r3, #2542]	; 0x9ee
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2236      	movs	r2, #54	; 0x36
 80078b6:	f883 29ef 	strb.w	r2, [r3, #2543]	; 0x9ef
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2241      	movs	r2, #65	; 0x41
 80078be:	f883 29f0 	strb.w	r2, [r3, #2544]	; 0x9f0
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	227f      	movs	r2, #127	; 0x7f
 80078c6:	f883 29f4 	strb.w	r2, [r3, #2548]	; 0x9f4
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2241      	movs	r2, #65	; 0x41
 80078ce:	f883 29f8 	strb.w	r2, [r3, #2552]	; 0x9f8
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2236      	movs	r2, #54	; 0x36
 80078d6:	f883 29f9 	strb.w	r2, [r3, #2553]	; 0x9f9
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2208      	movs	r2, #8
 80078de:	f883 29fa 	strb.w	r2, [r3, #2554]	; 0x9fa
	// TODO Auto-generated constructor stub

}
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4618      	mov	r0, r3
 80078e6:	3708      	adds	r7, #8
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bdb0      	pop	{r4, r5, r7, pc}

080078ec <_ZN4GLCDD1Ev>:

GLCD::~GLCD() {
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	4a05      	ldr	r2, [pc, #20]	; (800790c <_ZN4GLCDD1Ev+0x20>)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	601a      	str	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7fb fe23 	bl	8003548 <_ZN6commonD1Ev>
	// TODO Auto-generated destructor stub
}
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4618      	mov	r0, r3
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	08010128 	.word	0x08010128

08007910 <_ZN4GLCDD0Ev>:
GLCD::~GLCD() {
 8007910:	b580      	push	{r7, lr}
 8007912:	b082      	sub	sp, #8
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
}
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f7ff ffe7 	bl	80078ec <_ZN4GLCDD1Ev>
 800791e:	f640 2104 	movw	r1, #2564	; 0xa04
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f007 fcd7 	bl	800f2d6 <_ZdlPvj>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4618      	mov	r0, r3
 800792c:	3708      	adds	r7, #8
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
	...

08007934 <_ZN4GLCD9m_ctrloffEv>:

void GLCD::m_ctrloff(){
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 800793c:	2200      	movs	r2, #0
 800793e:	2110      	movs	r1, #16
 8007940:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007944:	f002 fd80 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007948:	2200      	movs	r2, #0
 800794a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800794e:	480c      	ldr	r0, [pc, #48]	; (8007980 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007950:	f002 fd7a 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007954:	2200      	movs	r2, #0
 8007956:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800795a:	4809      	ldr	r0, [pc, #36]	; (8007980 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 800795c:	f002 fd74 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007960:	2200      	movs	r2, #0
 8007962:	2104      	movs	r1, #4
 8007964:	4807      	ldr	r0, [pc, #28]	; (8007984 <_ZN4GLCD9m_ctrloffEv+0x50>)
 8007966:	f002 fd6f 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 800796a:	2200      	movs	r2, #0
 800796c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007970:	4803      	ldr	r0, [pc, #12]	; (8007980 <_ZN4GLCD9m_ctrloffEv+0x4c>)
 8007972:	f002 fd69 	bl	800a448 <HAL_GPIO_WritePin>
}
 8007976:	bf00      	nop
 8007978:	3708      	adds	r7, #8
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	48000800 	.word	0x48000800
 8007984:	48000c00 	.word	0x48000c00

08007988 <_ZN4GLCD7m_delayEjh>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // reset the counter
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // wait for the delay to complete
}

void GLCD::m_delay(unsigned int j,uint8_t a)
{
 8007988:	b480      	push	{r7}
 800798a:	b087      	sub	sp, #28
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	4613      	mov	r3, r2
 8007994:	71fb      	strb	r3, [r7, #7]
	unsigned int i,k;
	for(i=0;i<j;i++)
 8007996:	2300      	movs	r3, #0
 8007998:	617b      	str	r3, [r7, #20]
 800799a:	697a      	ldr	r2, [r7, #20]
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d20d      	bcs.n	80079be <_ZN4GLCD7m_delayEjh+0x36>
 	{for(k=0;k<a;k++);
 80079a2:	2300      	movs	r3, #0
 80079a4:	613b      	str	r3, [r7, #16]
 80079a6:	79fb      	ldrb	r3, [r7, #7]
 80079a8:	693a      	ldr	r2, [r7, #16]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d203      	bcs.n	80079b6 <_ZN4GLCD7m_delayEjh+0x2e>
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	3301      	adds	r3, #1
 80079b2:	613b      	str	r3, [r7, #16]
 80079b4:	e7f7      	b.n	80079a6 <_ZN4GLCD7m_delayEjh+0x1e>
	for(i=0;i<j;i++)
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	3301      	adds	r3, #1
 80079ba:	617b      	str	r3, [r7, #20]
 80079bc:	e7ed      	b.n	800799a <_ZN4GLCD7m_delayEjh+0x12>
	}
}
 80079be:	bf00      	nop
 80079c0:	371c      	adds	r7, #28
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
	...

080079cc <_ZN4GLCD16m_IOWritethedataEh>:

void GLCD::m_IOWritethedata(const uint8_t finput)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	460b      	mov	r3, r1
 80079d6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOC,LCDD0_Pin,ReadtheValueAssignPinstate(0,finput));
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	78fa      	ldrb	r2, [r7, #3]
 80079dc:	2100      	movs	r1, #0
 80079de:	4618      	mov	r0, r3
 80079e0:	f7fb ffe8 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80079e4:	4603      	mov	r3, r0
 80079e6:	461a      	mov	r2, r3
 80079e8:	2108      	movs	r1, #8
 80079ea:	482f      	ldr	r0, [pc, #188]	; (8007aa8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 80079ec:	f002 fd2c 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD1_Pin,ReadtheValueAssignPinstate(1,finput));
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	78fa      	ldrb	r2, [r7, #3]
 80079f4:	2101      	movs	r1, #1
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7fb ffdc 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 80079fc:	4603      	mov	r3, r0
 80079fe:	461a      	mov	r2, r3
 8007a00:	2104      	movs	r1, #4
 8007a02:	4829      	ldr	r0, [pc, #164]	; (8007aa8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007a04:	f002 fd20 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD2_Pin,ReadtheValueAssignPinstate(2,finput));
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	78fa      	ldrb	r2, [r7, #3]
 8007a0c:	2102      	movs	r1, #2
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fb ffd0 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007a14:	4603      	mov	r3, r0
 8007a16:	461a      	mov	r2, r3
 8007a18:	2102      	movs	r1, #2
 8007a1a:	4823      	ldr	r0, [pc, #140]	; (8007aa8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007a1c:	f002 fd14 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD3_Pin,ReadtheValueAssignPinstate(3,finput));
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	78fa      	ldrb	r2, [r7, #3]
 8007a24:	2103      	movs	r1, #3
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fb ffc4 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	461a      	mov	r2, r3
 8007a30:	2101      	movs	r1, #1
 8007a32:	481d      	ldr	r0, [pc, #116]	; (8007aa8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007a34:	f002 fd08 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD4_Pin,ReadtheValueAssignPinstate(4,finput));
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	78fa      	ldrb	r2, [r7, #3]
 8007a3c:	2104      	movs	r1, #4
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7fb ffb8 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007a44:	4603      	mov	r3, r0
 8007a46:	461a      	mov	r2, r3
 8007a48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007a4c:	4816      	ldr	r0, [pc, #88]	; (8007aa8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007a4e:	f002 fcfb 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD5_Pin,ReadtheValueAssignPinstate(5,finput));
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	78fa      	ldrb	r2, [r7, #3]
 8007a56:	2105      	movs	r1, #5
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f7fb ffab 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	461a      	mov	r2, r3
 8007a62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007a66:	4810      	ldr	r0, [pc, #64]	; (8007aa8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007a68:	f002 fcee 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,LCDD6_Pin,ReadtheValueAssignPinstate(6,finput));
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	78fa      	ldrb	r2, [r7, #3]
 8007a70:	2106      	movs	r1, #6
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7fb ff9e 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007a80:	4809      	ldr	r0, [pc, #36]	; (8007aa8 <_ZN4GLCD16m_IOWritethedataEh+0xdc>)
 8007a82:	f002 fce1 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,LCDD7_Pin, ReadtheValueAssignPinstate(7,finput));
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	78fa      	ldrb	r2, [r7, #3]
 8007a8a:	2107      	movs	r1, #7
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7fb ff91 	bl	80039b4 <_ZN6common26ReadtheValueAssignPinstateEhh>
 8007a92:	4603      	mov	r3, r0
 8007a94:	461a      	mov	r2, r3
 8007a96:	2120      	movs	r1, #32
 8007a98:	4804      	ldr	r0, [pc, #16]	; (8007aac <_ZN4GLCD16m_IOWritethedataEh+0xe0>)
 8007a9a:	f002 fcd5 	bl	800a448 <HAL_GPIO_WritePin>
}
 8007a9e:	bf00      	nop
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	48000800 	.word	0x48000800
 8007aac:	48000400 	.word	0x48000400

08007ab0 <_ZN4GLCD11m_displayonEv>:

void GLCD::m_displayon(){
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
	m_ctrloff();
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7ff ff3b 	bl	8007934 <_ZN4GLCD9m_ctrloffEv>
	m_IOWritethedata(0x3f);
 8007abe:	213f      	movs	r1, #63	; 0x3f
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f7ff ff83 	bl	80079cc <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	2104      	movs	r1, #4
 8007aca:	4815      	ldr	r0, [pc, #84]	; (8007b20 <_ZN4GLCD11m_displayonEv+0x70>)
 8007acc:	f002 fcbc 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007ad6:	4813      	ldr	r0, [pc, #76]	; (8007b24 <_ZN4GLCD11m_displayonEv+0x74>)
 8007ad8:	f002 fcb6 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007adc:	2200      	movs	r2, #0
 8007ade:	2110      	movs	r1, #16
 8007ae0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007ae4:	f002 fcb0 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007aee:	480d      	ldr	r0, [pc, #52]	; (8007b24 <_ZN4GLCD11m_displayonEv+0x74>)
 8007af0:	f002 fcaa 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007af4:	2201      	movs	r2, #1
 8007af6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007afa:	480a      	ldr	r0, [pc, #40]	; (8007b24 <_ZN4GLCD11m_displayonEv+0x74>)
 8007afc:	f002 fca4 	bl	800a448 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007b00:	2264      	movs	r2, #100	; 0x64
 8007b02:	210a      	movs	r1, #10
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f7ff ff3f 	bl	8007988 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007b10:	4804      	ldr	r0, [pc, #16]	; (8007b24 <_ZN4GLCD11m_displayonEv+0x74>)
 8007b12:	f002 fc99 	bl	800a448 <HAL_GPIO_WritePin>
}
 8007b16:	bf00      	nop
 8007b18:	3708      	adds	r7, #8
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	48000c00 	.word	0x48000c00
 8007b24:	48000800 	.word	0x48000800

08007b28 <_ZN4GLCD11m_setcolumnEh>:
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
}


void GLCD::m_setcolumn(uint8_t Columvalue)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	460b      	mov	r3, r1
 8007b32:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	if(Columvalue <64)
 8007b34:	78fb      	ldrb	r3, [r7, #3]
 8007b36:	2b3f      	cmp	r3, #63	; 0x3f
 8007b38:	d839      	bhi.n	8007bae <_ZN4GLCD11m_setcolumnEh+0x86>
	{
		m_ctrloff();
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f7ff fefa 	bl	8007934 <_ZN4GLCD9m_ctrloffEv>
		c=Columvalue;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	78fa      	ldrb	r2, [r7, #3]
 8007b44:	771a      	strb	r2, [r3, #28]
		m_IOWritethedata((0x40|(Columvalue&63)));
 8007b46:	78fb      	ldrb	r3, [r7, #3]
 8007b48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	4619      	mov	r1, r3
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f7ff ff38 	bl	80079cc <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	2104      	movs	r1, #4
 8007b60:	4831      	ldr	r0, [pc, #196]	; (8007c28 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8007b62:	f002 fc71 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007b66:	2200      	movs	r2, #0
 8007b68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007b6c:	482f      	ldr	r0, [pc, #188]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007b6e:	f002 fc6b 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007b72:	2200      	movs	r2, #0
 8007b74:	2110      	movs	r1, #16
 8007b76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007b7a:	f002 fc65 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007b84:	4829      	ldr	r0, [pc, #164]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007b86:	f002 fc5f 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007b90:	4826      	ldr	r0, [pc, #152]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007b92:	f002 fc59 	bl	800a448 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
 8007b96:	2264      	movs	r2, #100	; 0x64
 8007b98:	210a      	movs	r1, #10
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f7ff fef4 	bl	8007988 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007ba6:	4821      	ldr	r0, [pc, #132]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007ba8:	f002 fc4e 	bl	800a448 <HAL_GPIO_WritePin>
		//m_delay(GLCDDELAY);
		m_delay(10,100);
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);

	}
}
 8007bac:	e038      	b.n	8007c20 <_ZN4GLCD11m_setcolumnEh+0xf8>
		c=Columvalue;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	78fa      	ldrb	r2, [r7, #3]
 8007bb2:	771a      	strb	r2, [r3, #28]
		dport=0x40|((Columvalue-64)&63);	  //0x40 represents Column 0
 8007bb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007bb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007bbc:	b25b      	sxtb	r3, r3
 8007bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bc2:	b25b      	sxtb	r3, r3
 8007bc4:	73fb      	strb	r3, [r7, #15]
		m_IOWritethedata(dport);
 8007bc6:	7bfb      	ldrb	r3, [r7, #15]
 8007bc8:	4619      	mov	r1, r3
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7ff fefe 	bl	80079cc <_ZN4GLCD16m_IOWritethedataEh>
		HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	2104      	movs	r1, #4
 8007bd4:	4814      	ldr	r0, [pc, #80]	; (8007c28 <_ZN4GLCD11m_setcolumnEh+0x100>)
 8007bd6:	f002 fc37 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007be0:	4812      	ldr	r0, [pc, #72]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007be2:	f002 fc31 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007be6:	2200      	movs	r2, #0
 8007be8:	2110      	movs	r1, #16
 8007bea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007bee:	f002 fc2b 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007bf8:	480c      	ldr	r0, [pc, #48]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007bfa:	f002 fc25 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007bfe:	2201      	movs	r2, #1
 8007c00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007c04:	4809      	ldr	r0, [pc, #36]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007c06:	f002 fc1f 	bl	800a448 <HAL_GPIO_WritePin>
		m_delay(10,100);
 8007c0a:	2264      	movs	r2, #100	; 0x64
 8007c0c:	210a      	movs	r1, #10
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f7ff feba 	bl	8007988 <_ZN4GLCD7m_delayEjh>
		HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007c14:	2200      	movs	r2, #0
 8007c16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007c1a:	4804      	ldr	r0, [pc, #16]	; (8007c2c <_ZN4GLCD11m_setcolumnEh+0x104>)
 8007c1c:	f002 fc14 	bl	800a448 <HAL_GPIO_WritePin>
}
 8007c20:	bf00      	nop
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	48000c00 	.word	0x48000c00
 8007c2c:	48000800 	.word	0x48000800

08007c30 <_ZN4GLCD9m_setpageEh>:

void GLCD::m_setpage(uint8_t x)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	460b      	mov	r3, r1
 8007c3a:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f7ff fe79 	bl	8007934 <_ZN4GLCD9m_ctrloffEv>
	dport= 0xb8|x;	   //0xb8 represents Page 0
 8007c42:	78fb      	ldrb	r3, [r7, #3]
 8007c44:	f063 0347 	orn	r3, r3, #71	; 0x47
 8007c48:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7ff febc 	bl	80079cc <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007c54:	2201      	movs	r2, #1
 8007c56:	2104      	movs	r1, #4
 8007c58:	4814      	ldr	r0, [pc, #80]	; (8007cac <_ZN4GLCD9m_setpageEh+0x7c>)
 8007c5a:	f002 fbf5 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007c64:	4812      	ldr	r0, [pc, #72]	; (8007cb0 <_ZN4GLCD9m_setpageEh+0x80>)
 8007c66:	f002 fbef 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	2110      	movs	r1, #16
 8007c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007c72:	f002 fbe9 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007c76:	2200      	movs	r2, #0
 8007c78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007c7c:	480c      	ldr	r0, [pc, #48]	; (8007cb0 <_ZN4GLCD9m_setpageEh+0x80>)
 8007c7e:	f002 fbe3 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007c82:	2201      	movs	r2, #1
 8007c84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007c88:	4809      	ldr	r0, [pc, #36]	; (8007cb0 <_ZN4GLCD9m_setpageEh+0x80>)
 8007c8a:	f002 fbdd 	bl	800a448 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007c8e:	2264      	movs	r2, #100	; 0x64
 8007c90:	210a      	movs	r1, #10
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f7ff fe78 	bl	8007988 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007c9e:	4804      	ldr	r0, [pc, #16]	; (8007cb0 <_ZN4GLCD9m_setpageEh+0x80>)
 8007ca0:	f002 fbd2 	bl	800a448 <HAL_GPIO_WritePin>
}
 8007ca4:	bf00      	nop
 8007ca6:	3710      	adds	r7, #16
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	48000c00 	.word	0x48000c00
 8007cb0:	48000800 	.word	0x48000800

08007cb4 <_ZN4GLCD14m_setstartlineEh>:

void GLCD::m_setstartline(uint8_t z)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	70fb      	strb	r3, [r7, #3]
	uint8_t dport;
	m_ctrloff();
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f7ff fe37 	bl	8007934 <_ZN4GLCD9m_ctrloffEv>
	dport=0xc0|z;	   //0xc0 represents Line 0
 8007cc6:	78fb      	ldrb	r3, [r7, #3]
 8007cc8:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8007ccc:	73fb      	strb	r3, [r7, #15]
	m_IOWritethedata(dport);
 8007cce:	7bfb      	ldrb	r3, [r7, #15]
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f7ff fe7a 	bl	80079cc <_ZN4GLCD16m_IOWritethedataEh>
	HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007cd8:	2201      	movs	r2, #1
 8007cda:	2104      	movs	r1, #4
 8007cdc:	4814      	ldr	r0, [pc, #80]	; (8007d30 <_ZN4GLCD14m_setstartlineEh+0x7c>)
 8007cde:	f002 fbb3 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007ce8:	4812      	ldr	r0, [pc, #72]	; (8007d34 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007cea:	f002 fbad 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_RESET);
 8007cee:	2200      	movs	r2, #0
 8007cf0:	2110      	movs	r1, #16
 8007cf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007cf6:	f002 fba7 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007d00:	480c      	ldr	r0, [pc, #48]	; (8007d34 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007d02:	f002 fba1 	bl	800a448 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007d06:	2201      	movs	r2, #1
 8007d08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007d0c:	4809      	ldr	r0, [pc, #36]	; (8007d34 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007d0e:	f002 fb9b 	bl	800a448 <HAL_GPIO_WritePin>
	//m_delay(GLCDDELAY);
	m_delay(10,100);
 8007d12:	2264      	movs	r2, #100	; 0x64
 8007d14:	210a      	movs	r1, #10
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f7ff fe36 	bl	8007988 <_ZN4GLCD7m_delayEjh>
	HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007d22:	4804      	ldr	r0, [pc, #16]	; (8007d34 <_ZN4GLCD14m_setstartlineEh+0x80>)
 8007d24:	f002 fb90 	bl	800a448 <HAL_GPIO_WritePin>
}
 8007d28:	bf00      	nop
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	48000c00 	.word	0x48000c00
 8007d34:	48000800 	.word	0x48000800

08007d38 <_ZN4GLCD9m_lcddataEPht>:

void GLCD::m_lcddata(uint8_t *value,uint16_t limit)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	4613      	mov	r3, r2
 8007d44:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	uint8_t dport;
	for(i=0;i<limit;i++)
 8007d46:	2300      	movs	r3, #0
 8007d48:	82fb      	strh	r3, [r7, #22]
 8007d4a:	8afa      	ldrh	r2, [r7, #22]
 8007d4c:	88fb      	ldrh	r3, [r7, #6]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	f080 8085 	bcs.w	8007e5e <_ZN4GLCD9m_lcddataEPht+0x126>
	{
		if(c<64)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	7f1b      	ldrb	r3, [r3, #28]
 8007d58:	2b3f      	cmp	r3, #63	; 0x3f
 8007d5a:	d838      	bhi.n	8007dce <_ZN4GLCD9m_lcddataEPht+0x96>
		{
			dport=value[i];
 8007d5c:	8afb      	ldrh	r3, [r7, #22]
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	4413      	add	r3, r2
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8007d66:	7d7b      	ldrb	r3, [r7, #21]
 8007d68:	4619      	mov	r1, r3
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f7ff fe2e 	bl	80079cc <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_SET);
 8007d70:	2201      	movs	r2, #1
 8007d72:	2104      	movs	r1, #4
 8007d74:	483b      	ldr	r0, [pc, #236]	; (8007e64 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8007d76:	f002 fb67 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_RESET);
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007d80:	4839      	ldr	r0, [pc, #228]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007d82:	f002 fb61 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8007d86:	2201      	movs	r2, #1
 8007d88:	2110      	movs	r1, #16
 8007d8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007d8e:	f002 fb5b 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007d92:	2200      	movs	r2, #0
 8007d94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007d98:	4833      	ldr	r0, [pc, #204]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007d9a:	f002 fb55 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007da4:	4830      	ldr	r0, [pc, #192]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007da6:	f002 fb4f 	bl	800a448 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8007daa:	2264      	movs	r2, #100	; 0x64
 8007dac:	210a      	movs	r1, #10
 8007dae:	68f8      	ldr	r0, [r7, #12]
 8007db0:	f7ff fdea 	bl	8007988 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007db4:	2200      	movs	r2, #0
 8007db6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007dba:	482b      	ldr	r0, [pc, #172]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007dbc:	f002 fb44 	bl	800a448 <HAL_GPIO_WritePin>
			c++;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	7f1b      	ldrb	r3, [r3, #28]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	771a      	strb	r2, [r3, #28]
 8007dcc:	e03d      	b.n	8007e4a <_ZN4GLCD9m_lcddataEPht+0x112>
		}
		else
		{
			m_setcolumn(c);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	7f1b      	ldrb	r3, [r3, #28]
 8007dd2:	4619      	mov	r1, r3
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	f7ff fea7 	bl	8007b28 <_ZN4GLCD11m_setcolumnEh>
			dport=value[i];
 8007dda:	8afb      	ldrh	r3, [r7, #22]
 8007ddc:	68ba      	ldr	r2, [r7, #8]
 8007dde:	4413      	add	r3, r2
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	757b      	strb	r3, [r7, #21]
			m_IOWritethedata(dport);
 8007de4:	7d7b      	ldrb	r3, [r7, #21]
 8007de6:	4619      	mov	r1, r3
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f7ff fdef 	bl	80079cc <_ZN4GLCD16m_IOWritethedataEh>
			HAL_GPIO_WritePin(GLCDCS1_GPIO_Port, GLCDCS1_Pin, GPIO_PIN_RESET);
 8007dee:	2200      	movs	r2, #0
 8007df0:	2104      	movs	r1, #4
 8007df2:	481c      	ldr	r0, [pc, #112]	; (8007e64 <_ZN4GLCD9m_lcddataEPht+0x12c>)
 8007df4:	f002 fb28 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDCS2_Pin, GPIO_PIN_SET);
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007dfe:	481a      	ldr	r0, [pc, #104]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007e00:	f002 fb22 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,LCDRS_Pin, GPIO_PIN_SET);
 8007e04:	2201      	movs	r2, #1
 8007e06:	2110      	movs	r1, #16
 8007e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e0c:	f002 fb1c 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDRW_Pin, GPIO_PIN_RESET);
 8007e10:	2200      	movs	r2, #0
 8007e12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e16:	4814      	ldr	r0, [pc, #80]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007e18:	f002 fb16 	bl	800a448 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_SET);
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e22:	4811      	ldr	r0, [pc, #68]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007e24:	f002 fb10 	bl	800a448 <HAL_GPIO_WritePin>
			//m_delay(GLCDDELAY);
			m_delay(10,100);
 8007e28:	2264      	movs	r2, #100	; 0x64
 8007e2a:	210a      	movs	r1, #10
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f7ff fdab 	bl	8007988 <_ZN4GLCD7m_delayEjh>
			HAL_GPIO_WritePin(GPIOC,GLCDEN_Pin, GPIO_PIN_RESET);
 8007e32:	2200      	movs	r2, #0
 8007e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e38:	480b      	ldr	r0, [pc, #44]	; (8007e68 <_ZN4GLCD9m_lcddataEPht+0x130>)
 8007e3a:	f002 fb05 	bl	800a448 <HAL_GPIO_WritePin>
			c++;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	7f1b      	ldrb	r3, [r3, #28]
 8007e42:	3301      	adds	r3, #1
 8007e44:	b2da      	uxtb	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	771a      	strb	r2, [r3, #28]
		}
		if(c>127)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	7f1b      	ldrb	r3, [r3, #28]
 8007e4e:	b25b      	sxtb	r3, r3
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	db03      	blt.n	8007e5c <_ZN4GLCD9m_lcddataEPht+0x124>
	for(i=0;i<limit;i++)
 8007e54:	8afb      	ldrh	r3, [r7, #22]
 8007e56:	3301      	adds	r3, #1
 8007e58:	82fb      	strh	r3, [r7, #22]
 8007e5a:	e776      	b.n	8007d4a <_ZN4GLCD9m_lcddataEPht+0x12>
	           return;
 8007e5c:	bf00      	nop
	}
}
 8007e5e:	3718      	adds	r7, #24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}
 8007e64:	48000c00 	.word	0x48000c00
 8007e68:	48000800 	.word	0x48000800

08007e6c <_ZN4GLCD10m_lcdputs1EhhPc>:

void GLCD::m_lcdputs1(uint8_t y,uint8_t x,char *str)
{
 8007e6c:	b590      	push	{r4, r7, lr}
 8007e6e:	b087      	sub	sp, #28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	607b      	str	r3, [r7, #4]
 8007e76:	460b      	mov	r3, r1
 8007e78:	72fb      	strb	r3, [r7, #11]
 8007e7a:	4613      	mov	r3, r2
 8007e7c:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	uint16_t a;
	m_setcolumn(y);
 8007e7e:	7afb      	ldrb	r3, [r7, #11]
 8007e80:	4619      	mov	r1, r3
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f7ff fe50 	bl	8007b28 <_ZN4GLCD11m_setcolumnEh>
	m_setpage(x);
 8007e88:	7abb      	ldrb	r3, [r7, #10]
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f7ff fecf 	bl	8007c30 <_ZN4GLCD9m_setpageEh>
	//for(i=0;str[i]!=0;i++)
	length =strlen(str);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f7f8 f99c 	bl	80001d0 <strlen>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	4b12      	ldr	r3, [pc, #72]	; (8007ee8 <_ZN4GLCD10m_lcdputs1EhhPc+0x7c>)
 8007e9e:	701a      	strb	r2, [r3, #0]
	for(i=0;i< strlen(str);i++)
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	75fb      	strb	r3, [r7, #23]
 8007ea4:	7dfc      	ldrb	r4, [r7, #23]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7f8 f992 	bl	80001d0 <strlen>
 8007eac:	4603      	mov	r3, r0
 8007eae:	429c      	cmp	r4, r3
 8007eb0:	d215      	bcs.n	8007ede <_ZN4GLCD10m_lcdputs1EhhPc+0x72>
	{
		a=(*(str+i));
 8007eb2:	7dfb      	ldrb	r3, [r7, #23]
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	781b      	ldrb	r3, [r3, #0]
 8007eba:	82bb      	strh	r3, [r7, #20]
		a*=8;
 8007ebc:	8abb      	ldrh	r3, [r7, #20]
 8007ebe:	00db      	lsls	r3, r3, #3
 8007ec0:	82bb      	strh	r3, [r7, #20]
		m_lcddata(&Character8x8[a],8);
 8007ec2:	8abb      	ldrh	r3, [r7, #20]
 8007ec4:	3318      	adds	r3, #24
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	4413      	add	r3, r2
 8007eca:	3306      	adds	r3, #6
 8007ecc:	2208      	movs	r2, #8
 8007ece:	4619      	mov	r1, r3
 8007ed0:	68f8      	ldr	r0, [r7, #12]
 8007ed2:	f7ff ff31 	bl	8007d38 <_ZN4GLCD9m_lcddataEPht>
	for(i=0;i< strlen(str);i++)
 8007ed6:	7dfb      	ldrb	r3, [r7, #23]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	75fb      	strb	r3, [r7, #23]
 8007edc:	e7e2      	b.n	8007ea4 <_ZN4GLCD10m_lcdputs1EhhPc+0x38>
	}
}
 8007ede:	bf00      	nop
 8007ee0:	371c      	adds	r7, #28
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd90      	pop	{r4, r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	20000784 	.word	0x20000784

08007eec <_ZN4GLCD8m_clrlcdEv>:
		m_lcddata(&font5x7[a],5);
	}
}

void GLCD::m_clrlcd(void)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
    uint8_t i,j;
    for (i=0;i < 8;i++)
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	73fb      	strb	r3, [r7, #15]
 8007ef8:	7bfb      	ldrb	r3, [r7, #15]
 8007efa:	2b07      	cmp	r3, #7
 8007efc:	d81d      	bhi.n	8007f3a <_ZN4GLCD8m_clrlcdEv+0x4e>
    {
    m_setpage(i);
 8007efe:	7bfb      	ldrb	r3, [r7, #15]
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f7ff fe94 	bl	8007c30 <_ZN4GLCD9m_setpageEh>
    m_setcolumn(0);
 8007f08:	2100      	movs	r1, #0
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f7ff fe0c 	bl	8007b28 <_ZN4GLCD11m_setcolumnEh>
        for (j= 0 ;j < 128; j++)
 8007f10:	2300      	movs	r3, #0
 8007f12:	73bb      	strb	r3, [r7, #14]
 8007f14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	db0a      	blt.n	8007f32 <_ZN4GLCD8m_clrlcdEv+0x46>
        	m_lcddata(&z,1);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	331d      	adds	r3, #29
 8007f20:	2201      	movs	r2, #1
 8007f22:	4619      	mov	r1, r3
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7ff ff07 	bl	8007d38 <_ZN4GLCD9m_lcddataEPht>
        for (j= 0 ;j < 128; j++)
 8007f2a:	7bbb      	ldrb	r3, [r7, #14]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	73bb      	strb	r3, [r7, #14]
 8007f30:	e7f0      	b.n	8007f14 <_ZN4GLCD8m_clrlcdEv+0x28>
    for (i=0;i < 8;i++)
 8007f32:	7bfb      	ldrb	r3, [r7, #15]
 8007f34:	3301      	adds	r3, #1
 8007f36:	73fb      	strb	r3, [r7, #15]
 8007f38:	e7de      	b.n	8007ef8 <_ZN4GLCD8m_clrlcdEv+0xc>
    }
}
 8007f3a:	bf00      	nop
 8007f3c:	3710      	adds	r7, #16
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
	...

08007f44 <_ZN7DwinhmiC1Ev>:
extern uint8_t Wdate_Rtc,date_Rtc,month_Rtc,year_Rtc;
extern uint16_t Production_Total,Rejection_Total;

uint8_t Dwinseq;

Dwinhmi::Dwinhmi() {
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	4a06      	ldr	r2, [pc, #24]	; (8007f68 <_ZN7DwinhmiC1Ev+0x24>)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	601a      	str	r2, [r3, #0]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	// TODO Auto-generated constructor stub

}
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr
 8007f68:	08010138 	.word	0x08010138

08007f6c <_ZN7DwinhmiD1Ev>:

Dwinhmi::~Dwinhmi() {
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	4a04      	ldr	r2, [pc, #16]	; (8007f88 <_ZN7DwinhmiD1Ev+0x1c>)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr
 8007f88:	08010138 	.word	0x08010138

08007f8c <_ZN7DwinhmiD0Ev>:
Dwinhmi::~Dwinhmi() {
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
}
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f7ff ffe9 	bl	8007f6c <_ZN7DwinhmiD1Ev>
 8007f9a:	2130      	movs	r1, #48	; 0x30
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f007 f99a 	bl	800f2d6 <_ZdlPvj>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3708      	adds	r7, #8
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <_ZN7Dwinhmi9dwinFrameEv>:

void Dwinhmi::dwinFrame()
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
	switch(Cntid_dwin)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007fba:	2b02      	cmp	r3, #2
 8007fbc:	f000 80e8 	beq.w	8008190 <_ZN7Dwinhmi9dwinFrameEv+0x1e4>
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	f300 8106 	bgt.w	80081d2 <_ZN7Dwinhmi9dwinFrameEv+0x226>
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d002      	beq.n	8007fd0 <_ZN7Dwinhmi9dwinFrameEv+0x24>
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d070      	beq.n	80080b0 <_ZN7Dwinhmi9dwinFrameEv+0x104>
			Dwinseq=0;
			noOfDataDwin=7;
			Cntid_dwin=0;
		break;
		default:
		break;
 8007fce:	e100      	b.n	80081d2 <_ZN7Dwinhmi9dwinFrameEv+0x226>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	225a      	movs	r2, #90	; 0x5a
 8007fd4:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	22a5      	movs	r2, #165	; 0xa5
 8007fda:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2217      	movs	r2, #23
 8007fe0:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2282      	movs	r2, #130	; 0x82
 8007fe6:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2220      	movs	r2, #32
 8007fec:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 8007ffa:	4b7d      	ldr	r3, [pc, #500]	; (80081f0 <_ZN7Dwinhmi9dwinFrameEv+0x244>)
 8007ffc:	781a      	ldrb	r2, [r3, #0]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 8008008:	4b7a      	ldr	r3, [pc, #488]	; (80081f4 <_ZN7Dwinhmi9dwinFrameEv+0x248>)
 800800a:	781a      	ldrb	r2, [r3, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2200      	movs	r2, #0
 8008014:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 8008016:	4b78      	ldr	r3, [pc, #480]	; (80081f8 <_ZN7Dwinhmi9dwinFrameEv+0x24c>)
 8008018:	781a      	ldrb	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 8008024:	4b75      	ldr	r3, [pc, #468]	; (80081fc <_ZN7Dwinhmi9dwinFrameEv+0x250>)
 8008026:	781a      	ldrb	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 8008032:	4b73      	ldr	r3, [pc, #460]	; (8008200 <_ZN7Dwinhmi9dwinFrameEv+0x254>)
 8008034:	781a      	ldrb	r2, [r3, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 8008040:	4b70      	ldr	r3, [pc, #448]	; (8008204 <_ZN7Dwinhmi9dwinFrameEv+0x258>)
 8008042:	781a      	ldrb	r2, [r3, #0]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 8008048:	4b6f      	ldr	r3, [pc, #444]	; (8008208 <_ZN7Dwinhmi9dwinFrameEv+0x25c>)
 800804a:	881b      	ldrh	r3, [r3, #0]
 800804c:	0a1b      	lsrs	r3, r3, #8
 800804e:	b29b      	uxth	r3, r3
 8008050:	b2da      	uxtb	r2, r3
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);
 8008056:	4b6c      	ldr	r3, [pc, #432]	; (8008208 <_ZN7Dwinhmi9dwinFrameEv+0x25c>)
 8008058:	881b      	ldrh	r3, [r3, #0]
 800805a:	b2da      	uxtb	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 8008060:	4b6a      	ldr	r3, [pc, #424]	; (800820c <_ZN7Dwinhmi9dwinFrameEv+0x260>)
 8008062:	881b      	ldrh	r3, [r3, #0]
 8008064:	0a1b      	lsrs	r3, r3, #8
 8008066:	b29b      	uxth	r3, r3
 8008068:	b2da      	uxtb	r2, r3
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);
 800806e:	4b67      	ldr	r3, [pc, #412]	; (800820c <_ZN7Dwinhmi9dwinFrameEv+0x260>)
 8008070:	881b      	ldrh	r3, [r3, #0]
 8008072:	b2da      	uxtb	r2, r3
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[23] = 0;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = 1;//wifi
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] = 0;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = 1;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2201      	movs	r2, #1
 800808e:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = 0;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = 1;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2201      	movs	r2, #1
 800809a:	f883 2020 	strb.w	r2, [r3, #32]
			noOfDataDwin=29;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	221d      	movs	r2, #29
 80080a2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   			Cntid_dwin=1;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2201      	movs	r2, #1
 80080aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 80080ae:	e091      	b.n	80081d4 <_ZN7Dwinhmi9dwinFrameEv+0x228>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	225a      	movs	r2, #90	; 0x5a
 80080b4:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	22a5      	movs	r2, #165	; 0xa5
 80080ba:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleWriteRequestH;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2217      	movs	r2, #23
 80080c0:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleWriteRequestL;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2282      	movs	r2, #130	; 0x82
 80080c6:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x20;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2220      	movs	r2, #32
 80080cc:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x00;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	729a      	strb	r2, [r3, #10]
			u8ModbusRegisterdwin[7] = date_Rtc;
 80080da:	4b45      	ldr	r3, [pc, #276]	; (80081f0 <_ZN7Dwinhmi9dwinFrameEv+0x244>)
 80080dc:	781a      	ldrb	r2, [r3, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	72da      	strb	r2, [r3, #11]
			u8ModbusRegisterdwin[8] = 0x00;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	731a      	strb	r2, [r3, #12]
			u8ModbusRegisterdwin[9] = month_Rtc;
 80080e8:	4b42      	ldr	r3, [pc, #264]	; (80081f4 <_ZN7Dwinhmi9dwinFrameEv+0x248>)
 80080ea:	781a      	ldrb	r2, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	735a      	strb	r2, [r3, #13]
			u8ModbusRegisterdwin[10] = 0x00;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	739a      	strb	r2, [r3, #14]
			u8ModbusRegisterdwin[11] = year_Rtc;
 80080f6:	4b40      	ldr	r3, [pc, #256]	; (80081f8 <_ZN7Dwinhmi9dwinFrameEv+0x24c>)
 80080f8:	781a      	ldrb	r2, [r3, #0]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	73da      	strb	r2, [r3, #15]
			u8ModbusRegisterdwin[12] = 0x00;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	741a      	strb	r2, [r3, #16]
			u8ModbusRegisterdwin[13] = hour_t;
 8008104:	4b3d      	ldr	r3, [pc, #244]	; (80081fc <_ZN7Dwinhmi9dwinFrameEv+0x250>)
 8008106:	781a      	ldrb	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	745a      	strb	r2, [r3, #17]
			u8ModbusRegisterdwin[14] = 0x00;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	749a      	strb	r2, [r3, #18]
			u8ModbusRegisterdwin[15] = min_t;
 8008112:	4b3b      	ldr	r3, [pc, #236]	; (8008200 <_ZN7Dwinhmi9dwinFrameEv+0x254>)
 8008114:	781a      	ldrb	r2, [r3, #0]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	74da      	strb	r2, [r3, #19]
			u8ModbusRegisterdwin[16] = 0x00;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	751a      	strb	r2, [r3, #20]
			u8ModbusRegisterdwin[17] = sec_t;
 8008120:	4b38      	ldr	r3, [pc, #224]	; (8008204 <_ZN7Dwinhmi9dwinFrameEv+0x258>)
 8008122:	781a      	ldrb	r2, [r3, #0]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	755a      	strb	r2, [r3, #21]
			u8ModbusRegisterdwin[18] = highByte(Production_Total);
 8008128:	4b37      	ldr	r3, [pc, #220]	; (8008208 <_ZN7Dwinhmi9dwinFrameEv+0x25c>)
 800812a:	881b      	ldrh	r3, [r3, #0]
 800812c:	0a1b      	lsrs	r3, r3, #8
 800812e:	b29b      	uxth	r3, r3
 8008130:	b2da      	uxtb	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	759a      	strb	r2, [r3, #22]
			u8ModbusRegisterdwin[19] = lowByte(Production_Total);
 8008136:	4b34      	ldr	r3, [pc, #208]	; (8008208 <_ZN7Dwinhmi9dwinFrameEv+0x25c>)
 8008138:	881b      	ldrh	r3, [r3, #0]
 800813a:	b2da      	uxtb	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	75da      	strb	r2, [r3, #23]
			u8ModbusRegisterdwin[20] = highByte(Rejection_Total);
 8008140:	4b32      	ldr	r3, [pc, #200]	; (800820c <_ZN7Dwinhmi9dwinFrameEv+0x260>)
 8008142:	881b      	ldrh	r3, [r3, #0]
 8008144:	0a1b      	lsrs	r3, r3, #8
 8008146:	b29b      	uxth	r3, r3
 8008148:	b2da      	uxtb	r2, r3
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	761a      	strb	r2, [r3, #24]
			u8ModbusRegisterdwin[21] = lowByte(Rejection_Total);
 800814e:	4b2f      	ldr	r3, [pc, #188]	; (800820c <_ZN7Dwinhmi9dwinFrameEv+0x260>)
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b2da      	uxtb	r2, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	765a      	strb	r2, [r3, #25]
			u8ModbusRegisterdwin[23] = 0;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2200      	movs	r2, #0
 800815c:	76da      	strb	r2, [r3, #27]
			u8ModbusRegisterdwin[24] = 1;//wifi
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2201      	movs	r2, #1
 8008162:	771a      	strb	r2, [r3, #28]
			u8ModbusRegisterdwin[25] = 0;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	775a      	strb	r2, [r3, #29]
			u8ModbusRegisterdwin[26] = 1;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2201      	movs	r2, #1
 800816e:	779a      	strb	r2, [r3, #30]
			u8ModbusRegisterdwin[27] = 0;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	77da      	strb	r2, [r3, #31]
			u8ModbusRegisterdwin[28] = 1;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2201      	movs	r2, #1
 800817a:	f883 2020 	strb.w	r2, [r3, #32]
			noOfDataDwin=29;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	221d      	movs	r2, #29
 8008182:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			Cntid_dwin=2;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2202      	movs	r2, #2
 800818a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 800818e:	e021      	b.n	80081d4 <_ZN7Dwinhmi9dwinFrameEv+0x228>
			u8ModbusRegisterdwin[0] = START_BYTE_1;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	225a      	movs	r2, #90	; 0x5a
 8008194:	711a      	strb	r2, [r3, #4]
			u8ModbusRegisterdwin[1] = START_BYTE_2;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	22a5      	movs	r2, #165	; 0xa5
 800819a:	715a      	strb	r2, [r3, #5]
			u8ModbusRegisterdwin[2] = multipleReadRequestH;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2204      	movs	r2, #4
 80081a0:	719a      	strb	r2, [r3, #6]
			u8ModbusRegisterdwin[3] = multipleReadRequestL;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2283      	movs	r2, #131	; 0x83
 80081a6:	71da      	strb	r2, [r3, #7]
			u8ModbusRegisterdwin[4] = 0x30;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2230      	movs	r2, #48	; 0x30
 80081ac:	721a      	strb	r2, [r3, #8]
			u8ModbusRegisterdwin[5] = 0x00;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	725a      	strb	r2, [r3, #9]
			u8ModbusRegisterdwin[6] = 0x0a;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	220a      	movs	r2, #10
 80081b8:	729a      	strb	r2, [r3, #10]
			Dwinseq=0;
 80081ba:	4b15      	ldr	r3, [pc, #84]	; (8008210 <_ZN7Dwinhmi9dwinFrameEv+0x264>)
 80081bc:	2200      	movs	r2, #0
 80081be:	701a      	strb	r2, [r3, #0]
			noOfDataDwin=7;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2207      	movs	r2, #7
 80081c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			Cntid_dwin=0;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		break;
 80081d0:	e000      	b.n	80081d4 <_ZN7Dwinhmi9dwinFrameEv+0x228>
		break;
 80081d2:	bf00      	nop
	}
	HAL_UART_Transmit_IT(&huart2,u8ModbusRegisterdwin,noOfDataDwin);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	1d19      	adds	r1, r3, #4
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80081de:	b29b      	uxth	r3, r3
 80081e0:	461a      	mov	r2, r3
 80081e2:	480c      	ldr	r0, [pc, #48]	; (8008214 <_ZN7Dwinhmi9dwinFrameEv+0x268>)
 80081e4:	f005 fd1e 	bl	800dc24 <HAL_UART_Transmit_IT>
}
 80081e8:	bf00      	nop
 80081ea:	3708      	adds	r7, #8
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20000988 	.word	0x20000988
 80081f4:	20000989 	.word	0x20000989
 80081f8:	2000098a 	.word	0x2000098a
 80081fc:	20000984 	.word	0x20000984
 8008200:	20000985 	.word	0x20000985
 8008204:	20000986 	.word	0x20000986
 8008208:	200000ee 	.word	0x200000ee
 800820c:	200000f0 	.word	0x200000f0
 8008210:	20000785 	.word	0x20000785
 8008214:	200004fc 	.word	0x200004fc

08008218 <_ZN10W5500ClassC1Ev>:
// SPI details
//SPISettings wiznet_SPI_settings(8000000, MSBFIRST, SPI_MODE0);
uint8_t SPI_CS;


W5500Class::W5500Class() {
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	4a04      	ldr	r2, [pc, #16]	; (8008234 <_ZN10W5500ClassC1Ev+0x1c>)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4618      	mov	r0, r3
 800822a:	370c      	adds	r7, #12
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr
 8008234:	08010148 	.word	0x08010148

08008238 <_ZN10W5500ClassD1Ev>:

W5500Class::~W5500Class() {
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	4a04      	ldr	r2, [pc, #16]	; (8008254 <_ZN10W5500ClassD1Ev+0x1c>)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4618      	mov	r0, r3
 800824a:	370c      	adds	r7, #12
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr
 8008254:	08010148 	.word	0x08010148

08008258 <_ZN10W5500ClassD0Ev>:
W5500Class::~W5500Class() {
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
}
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7ff ffe9 	bl	8008238 <_ZN10W5500ClassD1Ev>
 8008266:	2104      	movs	r1, #4
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f007 f834 	bl	800f2d6 <_ZdlPvj>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4618      	mov	r0, r3
 8008272:	3708      	adds	r7, #8
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <_Z41__static_initialization_and_destruction_0ii>:
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2b01      	cmp	r3, #1
 8008286:	d107      	bne.n	8008298 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800828e:	4293      	cmp	r3, r2
 8008290:	d102      	bne.n	8008298 <_Z41__static_initialization_and_destruction_0ii+0x20>
W5500Class w5500;
 8008292:	4809      	ldr	r0, [pc, #36]	; (80082b8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8008294:	f7ff ffc0 	bl	8008218 <_ZN10W5500ClassC1Ev>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d107      	bne.n	80082ae <_Z41__static_initialization_and_destruction_0ii+0x36>
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d102      	bne.n	80082ae <_Z41__static_initialization_and_destruction_0ii+0x36>
 80082a8:	4803      	ldr	r0, [pc, #12]	; (80082b8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80082aa:	f7ff ffc5 	bl	8008238 <_ZN10W5500ClassD1Ev>
}
 80082ae:	bf00      	nop
 80082b0:	3708      	adds	r7, #8
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	20000788 	.word	0x20000788

080082bc <_GLOBAL__sub_I_w5500>:
 80082bc:	b580      	push	{r7, lr}
 80082be:	af00      	add	r7, sp, #0
 80082c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80082c4:	2001      	movs	r0, #1
 80082c6:	f7ff ffd7 	bl	8008278 <_Z41__static_initialization_and_destruction_0ii>
 80082ca:	bd80      	pop	{r7, pc}

080082cc <_GLOBAL__sub_D_w5500>:
 80082cc:	b580      	push	{r7, lr}
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80082d4:	2000      	movs	r0, #0
 80082d6:	f7ff ffcf 	bl	8008278 <_Z41__static_initialization_and_destruction_0ii>
 80082da:	bd80      	pop	{r7, pc}

080082dc <_ZN9ModbusrtuC1Ev>:
#include "Modbus_types.h"

extern uint16_t temperatureSetOL,temperaturehighSetOL,temperatureLowSetOL;

uint8_t TxSeqComplete;
Modbusrtu::Modbusrtu() {
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	4a0e      	ldr	r2, [pc, #56]	; (8008320 <_ZN9ModbusrtuC1Ev+0x44>)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	601a      	str	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2201      	movs	r2, #1
 80082ee:	761a      	strb	r2, [r3, #24]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a0c      	ldr	r2, [pc, #48]	; (8008324 <_ZN9ModbusrtuC1Ev+0x48>)
 80082f4:	3319      	adds	r3, #25
 80082f6:	4611      	mov	r1, r2
 80082f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80082fc:	4618      	mov	r0, r3
 80082fe:	f007 f821 	bl	800f344 <memcpy>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4a08      	ldr	r2, [pc, #32]	; (8008328 <_ZN9ModbusrtuC1Ev+0x4c>)
 8008306:	f203 1319 	addw	r3, r3, #281	; 0x119
 800830a:	4611      	mov	r1, r2
 800830c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008310:	4618      	mov	r0, r3
 8008312:	f007 f817 	bl	800f344 <memcpy>
	// TODO Auto-generated constructor stub

}
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	4618      	mov	r0, r3
 800831a:	3708      	adds	r7, #8
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}
 8008320:	08010158 	.word	0x08010158
 8008324:	0800fca4 	.word	0x0800fca4
 8008328:	0800fda4 	.word	0x0800fda4

0800832c <_ZN9ModbusrtuD1Ev>:

Modbusrtu::~Modbusrtu() {
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	4a04      	ldr	r2, [pc, #16]	; (8008348 <_ZN9ModbusrtuD1Ev+0x1c>)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	4618      	mov	r0, r3
 800833e:	370c      	adds	r7, #12
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr
 8008348:	08010158 	.word	0x08010158

0800834c <_ZN9ModbusrtuD0Ev>:
Modbusrtu::~Modbusrtu() {
 800834c:	b580      	push	{r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
}
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f7ff ffe9 	bl	800832c <_ZN9ModbusrtuD1Ev>
 800835a:	f44f 7107 	mov.w	r1, #540	; 0x21c
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f006 ffb9 	bl	800f2d6 <_ZdlPvj>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4618      	mov	r0, r3
 8008368:	3708      	adds	r7, #8
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
	...

08008370 <_ZN9Modbusrtu21ModbusReadTransactionEv>:

void Modbusrtu::ModbusReadTransaction(void)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
	//read_rxint_set out_read_rxint_set;
	switch(Cntid)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	791b      	ldrb	r3, [r3, #4]
 800837c:	2b03      	cmp	r3, #3
 800837e:	f200 8135 	bhi.w	80085ec <_ZN9Modbusrtu21ModbusReadTransactionEv+0x27c>
 8008382:	a201      	add	r2, pc, #4	; (adr r2, 8008388 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x18>)
 8008384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008388:	08008399 	.word	0x08008399
 800838c:	08008429 	.word	0x08008429
 8008390:	080084b3 	.word	0x080084b3
 8008394:	0800853d 	.word	0x0800853d
	{
	case 0:
		_u8MBSlave 			= mTemperatureSensorId;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	7e1a      	ldrb	r2, [r3, #24]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x03;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2203      	movs	r2, #3
 80083a4:	719a      	strb	r2, [r3, #6]
		_u16ReadAddress 	= 0x00;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	811a      	strh	r2, [r3, #8]
		_u16ReadQty     	= 0x04;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2204      	movs	r2, #4
 80083b0:	819a      	strh	r2, [r3, #12]
		u8ModbusRegister[0] = _u8MBSlave;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	795a      	ldrb	r2, [r3, #5]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	799a      	ldrb	r2, [r3, #6]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16ReadAddress & 0xff00)>>8);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	891b      	ldrh	r3, [r3, #8]
 80083c6:	0a1b      	lsrs	r3, r3, #8
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	b2da      	uxtb	r2, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16ReadAddress & 0x00ff);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	891b      	ldrh	r3, [r3, #8]
 80083d4:	b2da      	uxtb	r2, r3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((_u16ReadQty & 0xff00)>>8);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	899b      	ldrh	r3, [r3, #12]
 80083de:	0a1b      	lsrs	r3, r3, #8
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	b2da      	uxtb	r2, r3
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(_u16ReadQty & 0x00ff);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	899b      	ldrh	r3, [r3, #12]
 80083ec:	b2da      	uxtb	r2, r3
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3310      	adds	r3, #16
 80083f6:	2206      	movs	r2, #6
 80083f8:	4619      	mov	r1, r3
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f922 	bl	8008644 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008400:	4603      	mov	r3, r0
 8008402:	461a      	mov	r2, r3
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	89db      	ldrh	r3, [r3, #14]
 800840c:	b2da      	uxtb	r2, r3
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	89db      	ldrh	r3, [r3, #14]
 8008416:	0a1b      	lsrs	r3, r3, #8
 8008418:	b29b      	uxth	r3, r3
 800841a:	b2da      	uxtb	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	75da      	strb	r2, [r3, #23]

		Cntid=1;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2201      	movs	r2, #1
 8008424:	711a      	strb	r2, [r3, #4]
	break;
 8008426:	e0e8      	b.n	80085fa <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 1:
		_u8MBSlave 			= mTemperatureSensorId;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	7e1a      	ldrb	r2, [r3, #24]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	715a      	strb	r2, [r3, #5]
		u8MBFunction 		= 0x06;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2206      	movs	r2, #6
 8008434:	719a      	strb	r2, [r3, #6]
		_u16WriteAddress 	= 0x00;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	815a      	strh	r2, [r3, #10]
		u8ModbusRegister[0] = _u8MBSlave;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	795a      	ldrb	r2, [r3, #5]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	741a      	strb	r2, [r3, #16]
		u8ModbusRegister[1] =  u8MBFunction;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	799a      	ldrb	r2, [r3, #6]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	745a      	strb	r2, [r3, #17]
		u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	895b      	ldrh	r3, [r3, #10]
 8008450:	0a1b      	lsrs	r3, r3, #8
 8008452:	b29b      	uxth	r3, r3
 8008454:	b2da      	uxtb	r2, r3
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	749a      	strb	r2, [r3, #18]
		u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	895b      	ldrh	r3, [r3, #10]
 800845e:	b2da      	uxtb	r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	74da      	strb	r2, [r3, #19]
		u8ModbusRegister[4] = static_cast<uint8_t>((temperatureSetOL & 0xff00)>>8);
 8008464:	4b6a      	ldr	r3, [pc, #424]	; (8008610 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 8008466:	881b      	ldrh	r3, [r3, #0]
 8008468:	0a1b      	lsrs	r3, r3, #8
 800846a:	b29b      	uxth	r3, r3
 800846c:	b2da      	uxtb	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	751a      	strb	r2, [r3, #20]
		u8ModbusRegister[5] = static_cast<uint8_t>(temperatureSetOL & 0x00ff);
 8008472:	4b67      	ldr	r3, [pc, #412]	; (8008610 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a0>)
 8008474:	881b      	ldrh	r3, [r3, #0]
 8008476:	b2da      	uxtb	r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	755a      	strb	r2, [r3, #21]
		u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	3310      	adds	r3, #16
 8008480:	2206      	movs	r2, #6
 8008482:	4619      	mov	r1, r3
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f8dd 	bl	8008644 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800848a:	4603      	mov	r3, r0
 800848c:	461a      	mov	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	81da      	strh	r2, [r3, #14]
		u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	89db      	ldrh	r3, [r3, #14]
 8008496:	b2da      	uxtb	r2, r3
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	759a      	strb	r2, [r3, #22]
		u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	89db      	ldrh	r3, [r3, #14]
 80084a0:	0a1b      	lsrs	r3, r3, #8
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	b2da      	uxtb	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	75da      	strb	r2, [r3, #23]
		Cntid=2;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2202      	movs	r2, #2
 80084ae:	711a      	strb	r2, [r3, #4]
	break;
 80084b0:	e0a3      	b.n	80085fa <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 2:
			_u8MBSlave 			= mTemperatureSensorId;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	7e1a      	ldrb	r2, [r3, #24]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2206      	movs	r2, #6
 80084be:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x01;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	795a      	ldrb	r2, [r3, #5]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	799a      	ldrb	r2, [r3, #6]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	895b      	ldrh	r3, [r3, #10]
 80084da:	0a1b      	lsrs	r3, r3, #8
 80084dc:	b29b      	uxth	r3, r3
 80084de:	b2da      	uxtb	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	895b      	ldrh	r3, [r3, #10]
 80084e8:	b2da      	uxtb	r2, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperaturehighSetOL & 0xff00)>>8);
 80084ee:	4b49      	ldr	r3, [pc, #292]	; (8008614 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 80084f0:	881b      	ldrh	r3, [r3, #0]
 80084f2:	0a1b      	lsrs	r3, r3, #8
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	b2da      	uxtb	r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperaturehighSetOL & 0x00ff);
 80084fc:	4b45      	ldr	r3, [pc, #276]	; (8008614 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a4>)
 80084fe:	881b      	ldrh	r3, [r3, #0]
 8008500:	b2da      	uxtb	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	3310      	adds	r3, #16
 800850a:	2206      	movs	r2, #6
 800850c:	4619      	mov	r1, r3
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f898 	bl	8008644 <_ZN9Modbusrtu11ASCChecksumEPhh>
 8008514:	4603      	mov	r3, r0
 8008516:	461a      	mov	r2, r3
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	89db      	ldrh	r3, [r3, #14]
 8008520:	b2da      	uxtb	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	89db      	ldrh	r3, [r3, #14]
 800852a:	0a1b      	lsrs	r3, r3, #8
 800852c:	b29b      	uxth	r3, r3
 800852e:	b2da      	uxtb	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	75da      	strb	r2, [r3, #23]
			Cntid=3;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2203      	movs	r2, #3
 8008538:	711a      	strb	r2, [r3, #4]
		break;
 800853a:	e05e      	b.n	80085fa <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	case 3:
			_u8MBSlave 			= mTemperatureSensorId;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	7e1a      	ldrb	r2, [r3, #24]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	715a      	strb	r2, [r3, #5]
			u8MBFunction 		= 0x06;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2206      	movs	r2, #6
 8008548:	719a      	strb	r2, [r3, #6]
			_u16WriteAddress 	= 0x02;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2202      	movs	r2, #2
 800854e:	815a      	strh	r2, [r3, #10]
			u8ModbusRegister[0] = _u8MBSlave;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	795a      	ldrb	r2, [r3, #5]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	741a      	strb	r2, [r3, #16]
			u8ModbusRegister[1] =  u8MBFunction;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	799a      	ldrb	r2, [r3, #6]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	745a      	strb	r2, [r3, #17]
			u8ModbusRegister[2] = static_cast<uint8_t>((_u16WriteAddress & 0xff00)>>8);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	895b      	ldrh	r3, [r3, #10]
 8008564:	0a1b      	lsrs	r3, r3, #8
 8008566:	b29b      	uxth	r3, r3
 8008568:	b2da      	uxtb	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	749a      	strb	r2, [r3, #18]
			u8ModbusRegister[3] = static_cast<uint8_t>(_u16WriteAddress & 0x00ff);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	895b      	ldrh	r3, [r3, #10]
 8008572:	b2da      	uxtb	r2, r3
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	74da      	strb	r2, [r3, #19]
			u8ModbusRegister[4] = static_cast<uint8_t>((temperatureLowSetOL & 0xff00)>>8);
 8008578:	4b27      	ldr	r3, [pc, #156]	; (8008618 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 800857a:	881b      	ldrh	r3, [r3, #0]
 800857c:	0a1b      	lsrs	r3, r3, #8
 800857e:	b29b      	uxth	r3, r3
 8008580:	b2da      	uxtb	r2, r3
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	751a      	strb	r2, [r3, #20]
			u8ModbusRegister[5] = static_cast<uint8_t>(temperatureLowSetOL & 0x00ff);
 8008586:	4b24      	ldr	r3, [pc, #144]	; (8008618 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2a8>)
 8008588:	881b      	ldrh	r3, [r3, #0]
 800858a:	b2da      	uxtb	r2, r3
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	755a      	strb	r2, [r3, #21]
			u16CRC 				= ASCChecksum(u8ModbusRegister,6);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	3310      	adds	r3, #16
 8008594:	2206      	movs	r2, #6
 8008596:	4619      	mov	r1, r3
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 f853 	bl	8008644 <_ZN9Modbusrtu11ASCChecksumEPhh>
 800859e:	4603      	mov	r3, r0
 80085a0:	461a      	mov	r2, r3
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	81da      	strh	r2, [r3, #14]
			u8ModbusRegister[6] = static_cast<uint8_t>(u16CRC & 0x00ff);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	89db      	ldrh	r3, [r3, #14]
 80085aa:	b2da      	uxtb	r2, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	759a      	strb	r2, [r3, #22]
			u8ModbusRegister[7] = static_cast<uint8_t>((u16CRC & 0xff00)>>8);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	89db      	ldrh	r3, [r3, #14]
 80085b4:	0a1b      	lsrs	r3, r3, #8
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	b2da      	uxtb	r2, r3
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	75da      	strb	r2, [r3, #23]
			Cntid=0;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	711a      	strb	r2, [r3, #4]
			if(mTemperatureSensorId ==1){mTemperatureSensorId=2;}
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	7e1b      	ldrb	r3, [r3, #24]
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d103      	bne.n	80085d4 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x264>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2202      	movs	r2, #2
 80085d0:	761a      	strb	r2, [r3, #24]
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
			else{mTemperatureSensorId=1;}
		break;
 80085d2:	e012      	b.n	80085fa <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else if(mTemperatureSensorId ==2){mTemperatureSensorId=3;}
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	7e1b      	ldrb	r3, [r3, #24]
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d103      	bne.n	80085e4 <_ZN9Modbusrtu21ModbusReadTransactionEv+0x274>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2203      	movs	r2, #3
 80085e0:	761a      	strb	r2, [r3, #24]
		break;
 80085e2:	e00a      	b.n	80085fa <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
			else{mTemperatureSensorId=1;}
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2201      	movs	r2, #1
 80085e8:	761a      	strb	r2, [r3, #24]
		break;
 80085ea:	e006      	b.n	80085fa <_ZN9Modbusrtu21ModbusReadTransactionEv+0x28a>
	default:
		Cntid=0;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	711a      	strb	r2, [r3, #4]
		mTemperatureSensorId=1;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	761a      	strb	r2, [r3, #24]
	break;
 80085f8:	bf00      	nop
	}


	//out_read_rxint_set.Noofbytesrx = (_u16ReadQty*2)+5;
	HAL_UART_Transmit_IT(&huart1,u8ModbusRegister,sizeof(u8ModbusRegister));
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	3310      	adds	r3, #16
 80085fe:	2208      	movs	r2, #8
 8008600:	4619      	mov	r1, r3
 8008602:	4806      	ldr	r0, [pc, #24]	; (800861c <_ZN9Modbusrtu21ModbusReadTransactionEv+0x2ac>)
 8008604:	f005 fb0e 	bl	800dc24 <HAL_UART_Transmit_IT>

}
 8008608:	bf00      	nop
 800860a:	3708      	adds	r7, #8
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	200000e6 	.word	0x200000e6
 8008614:	200000e8 	.word	0x200000e8
 8008618:	200000ea 	.word	0x200000ea
 800861c:	20000478 	.word	0x20000478

08008620 <HAL_UART_TxCpltCallback>:
//Hardware callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,u8rxbuf,13);
 8008628:	220d      	movs	r2, #13
 800862a:	4904      	ldr	r1, [pc, #16]	; (800863c <HAL_UART_TxCpltCallback+0x1c>)
 800862c:	4804      	ldr	r0, [pc, #16]	; (8008640 <HAL_UART_TxCpltCallback+0x20>)
 800862e:	f005 fb67 	bl	800dd00 <HAL_UART_Receive_IT>
}
 8008632:	bf00      	nop
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	2000078c 	.word	0x2000078c
 8008640:	20000478 	.word	0x20000478

08008644 <_ZN9Modbusrtu11ASCChecksumEPhh>:

uint16_t Modbusrtu::ASCChecksum(uint8_t *ASCSrc, uint8_t NoOfBytes)
{
 8008644:	b480      	push	{r7}
 8008646:	b087      	sub	sp, #28
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	4613      	mov	r3, r2
 8008650:	71fb      	strb	r3, [r7, #7]
	uint8_t i, CheckSumBytes;
	uint8_t CRCRegLow = 0xff;
 8008652:	23ff      	movs	r3, #255	; 0xff
 8008654:	75bb      	strb	r3, [r7, #22]
	uint8_t CRCRegHigh = 0xff;
 8008656:	23ff      	movs	r3, #255	; 0xff
 8008658:	757b      	strb	r3, [r7, #21]
	uint8_t CRCIndex;

	CheckSumBytes = NoOfBytes;
 800865a:	79fb      	ldrb	r3, [r7, #7]
 800865c:	753b      	strb	r3, [r7, #20]
   	for(i=0;i < CheckSumBytes;i++)
 800865e:	2300      	movs	r3, #0
 8008660:	75fb      	strb	r3, [r7, #23]
 8008662:	7dfa      	ldrb	r2, [r7, #23]
 8008664:	7d3b      	ldrb	r3, [r7, #20]
 8008666:	429a      	cmp	r2, r3
 8008668:	d217      	bcs.n	800869a <_ZN9Modbusrtu11ASCChecksumEPhh+0x56>
   	{
	    CRCIndex = CRCRegLow ^ *ASCSrc++; 				//TransmittingData[i];
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	1c5a      	adds	r2, r3, #1
 800866e:	60ba      	str	r2, [r7, #8]
 8008670:	781a      	ldrb	r2, [r3, #0]
 8008672:	7dbb      	ldrb	r3, [r7, #22]
 8008674:	4053      	eors	r3, r2
 8008676:	74fb      	strb	r3, [r7, #19]
		CRCRegLow = CRCRegHigh ^ CRCArrayHigh[CRCIndex];
 8008678:	7cfb      	ldrb	r3, [r7, #19]
 800867a:	68fa      	ldr	r2, [r7, #12]
 800867c:	4413      	add	r3, r2
 800867e:	7e5a      	ldrb	r2, [r3, #25]
 8008680:	7d7b      	ldrb	r3, [r7, #21]
 8008682:	4053      	eors	r3, r2
 8008684:	75bb      	strb	r3, [r7, #22]
		CRCRegHigh = CRCArrayLow[CRCIndex];
 8008686:	7cfb      	ldrb	r3, [r7, #19]
 8008688:	68fa      	ldr	r2, [r7, #12]
 800868a:	4413      	add	r3, r2
 800868c:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 8008690:	757b      	strb	r3, [r7, #21]
   	for(i=0;i < CheckSumBytes;i++)
 8008692:	7dfb      	ldrb	r3, [r7, #23]
 8008694:	3301      	adds	r3, #1
 8008696:	75fb      	strb	r3, [r7, #23]
 8008698:	e7e3      	b.n	8008662 <_ZN9Modbusrtu11ASCChecksumEPhh+0x1e>

	}
	return (CRCRegHigh << 8 | CRCRegLow );
 800869a:	7d7b      	ldrb	r3, [r7, #21]
 800869c:	021b      	lsls	r3, r3, #8
 800869e:	b21a      	sxth	r2, r3
 80086a0:	7dbb      	ldrb	r3, [r7, #22]
 80086a2:	b21b      	sxth	r3, r3
 80086a4:	4313      	orrs	r3, r2
 80086a6:	b21b      	sxth	r3, r3
 80086a8:	b29b      	uxth	r3, r3
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	371c      	adds	r7, #28
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
	...

080086b8 <_ZN14OfflineStorageC1Ev>:
uint8_t checkvar;
uint8_t BlockStatusOffline[40];
extern uint8_t IsCurrentShiftUpdated;
extern uint8_t UpdateStorage;
//uint8_t Checkbuf[100];
OfflineStorage::OfflineStorage() {
 80086b8:	b480      	push	{r7}
 80086ba:	b083      	sub	sp, #12
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	4a04      	ldr	r2, [pc, #16]	; (80086d4 <_ZN14OfflineStorageC1Ev+0x1c>)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4618      	mov	r0, r3
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr
 80086d4:	08010168 	.word	0x08010168

080086d8 <_ZN14OfflineStorageD1Ev>:

OfflineStorage::~OfflineStorage() {
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	4a04      	ldr	r2, [pc, #16]	; (80086f4 <_ZN14OfflineStorageD1Ev+0x1c>)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	4618      	mov	r0, r3
 80086ea:	370c      	adds	r7, #12
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr
 80086f4:	08010168 	.word	0x08010168

080086f8 <_ZN14OfflineStorageD0Ev>:
OfflineStorage::~OfflineStorage() {
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b082      	sub	sp, #8
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
}
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f7ff ffe9 	bl	80086d8 <_ZN14OfflineStorageD1Ev>
 8008706:	2120      	movs	r1, #32
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f006 fde4 	bl	800f2d6 <_ZdlPvj>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	4618      	mov	r0, r3
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <_ZN14OfflineStorage3runEv>:

void OfflineStorage::run()
{
 8008718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800871a:	b097      	sub	sp, #92	; 0x5c
 800871c:	af0e      	add	r7, sp, #56	; 0x38
 800871e:	61f8      	str	r0, [r7, #28]
	if(UpdateStorage==0){return;}
 8008720:	4b88      	ldr	r3, [pc, #544]	; (8008944 <_ZN14OfflineStorage3runEv+0x22c>)
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	f000 8218 	beq.w	8008b5a <_ZN14OfflineStorage3runEv+0x442>
	UpdateStorage=0;
 800872a:	4b86      	ldr	r3, [pc, #536]	; (8008944 <_ZN14OfflineStorage3runEv+0x22c>)
 800872c:	2200      	movs	r2, #0
 800872e:	701a      	strb	r2, [r3, #0]

	ProductionSet_charFormat[100]={'\0'};
 8008730:	4b85      	ldr	r3, [pc, #532]	; (8008948 <_ZN14OfflineStorage3runEv+0x230>)
 8008732:	2200      	movs	r2, #0
 8008734:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	/*high limit check for system data*/
	CurrentShift = (CurrentShift > 4)?4:CurrentShift;
 8008738:	4b84      	ldr	r3, [pc, #528]	; (800894c <_ZN14OfflineStorage3runEv+0x234>)
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	2b04      	cmp	r3, #4
 800873e:	bf28      	it	cs
 8008740:	2304      	movcs	r3, #4
 8008742:	b2da      	uxtb	r2, r3
 8008744:	4b81      	ldr	r3, [pc, #516]	; (800894c <_ZN14OfflineStorage3runEv+0x234>)
 8008746:	701a      	strb	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production = (MAC_Gen_Prod_Input1_Production >2)?0:MAC_Gen_Prod_Input1_Production;
 8008748:	4b81      	ldr	r3, [pc, #516]	; (8008950 <_ZN14OfflineStorage3runEv+0x238>)
 800874a:	881b      	ldrh	r3, [r3, #0]
 800874c:	2b02      	cmp	r3, #2
 800874e:	d802      	bhi.n	8008756 <_ZN14OfflineStorage3runEv+0x3e>
 8008750:	4b7f      	ldr	r3, [pc, #508]	; (8008950 <_ZN14OfflineStorage3runEv+0x238>)
 8008752:	881b      	ldrh	r3, [r3, #0]
 8008754:	e000      	b.n	8008758 <_ZN14OfflineStorage3runEv+0x40>
 8008756:	2300      	movs	r3, #0
 8008758:	4a7d      	ldr	r2, [pc, #500]	; (8008950 <_ZN14OfflineStorage3runEv+0x238>)
 800875a:	8013      	strh	r3, [r2, #0]
	MAC_Gen_Rej_Input_Production =(MAC_Gen_Rej_Input_Production >2)?0:MAC_Gen_Rej_Input_Production;
 800875c:	4b7d      	ldr	r3, [pc, #500]	; (8008954 <_ZN14OfflineStorage3runEv+0x23c>)
 800875e:	881b      	ldrh	r3, [r3, #0]
 8008760:	2b02      	cmp	r3, #2
 8008762:	d802      	bhi.n	800876a <_ZN14OfflineStorage3runEv+0x52>
 8008764:	4b7b      	ldr	r3, [pc, #492]	; (8008954 <_ZN14OfflineStorage3runEv+0x23c>)
 8008766:	881b      	ldrh	r3, [r3, #0]
 8008768:	e000      	b.n	800876c <_ZN14OfflineStorage3runEv+0x54>
 800876a:	2300      	movs	r3, #0
 800876c:	4a79      	ldr	r2, [pc, #484]	; (8008954 <_ZN14OfflineStorage3runEv+0x23c>)
 800876e:	8013      	strh	r3, [r2, #0]
	Dye_Temperature =(Dye_Temperature >30)?30:Dye_Temperature;
 8008770:	4b79      	ldr	r3, [pc, #484]	; (8008958 <_ZN14OfflineStorage3runEv+0x240>)
 8008772:	881b      	ldrh	r3, [r3, #0]
 8008774:	2b1e      	cmp	r3, #30
 8008776:	bf28      	it	cs
 8008778:	231e      	movcs	r3, #30
 800877a:	b29a      	uxth	r2, r3
 800877c:	4b76      	ldr	r3, [pc, #472]	; (8008958 <_ZN14OfflineStorage3runEv+0x240>)
 800877e:	801a      	strh	r2, [r3, #0]
	Connector_Temperature =(Connector_Temperature>30)?30:Connector_Temperature;
 8008780:	4b76      	ldr	r3, [pc, #472]	; (800895c <_ZN14OfflineStorage3runEv+0x244>)
 8008782:	881b      	ldrh	r3, [r3, #0]
 8008784:	2b1e      	cmp	r3, #30
 8008786:	bf28      	it	cs
 8008788:	231e      	movcs	r3, #30
 800878a:	b29a      	uxth	r2, r3
 800878c:	4b73      	ldr	r3, [pc, #460]	; (800895c <_ZN14OfflineStorage3runEv+0x244>)
 800878e:	801a      	strh	r2, [r3, #0]
	hour_t =(hour_t >25)?70:hour_t;
 8008790:	4b73      	ldr	r3, [pc, #460]	; (8008960 <_ZN14OfflineStorage3runEv+0x248>)
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	2b19      	cmp	r3, #25
 8008796:	d802      	bhi.n	800879e <_ZN14OfflineStorage3runEv+0x86>
 8008798:	4b71      	ldr	r3, [pc, #452]	; (8008960 <_ZN14OfflineStorage3runEv+0x248>)
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	e000      	b.n	80087a0 <_ZN14OfflineStorage3runEv+0x88>
 800879e:	2346      	movs	r3, #70	; 0x46
 80087a0:	4a6f      	ldr	r2, [pc, #444]	; (8008960 <_ZN14OfflineStorage3runEv+0x248>)
 80087a2:	7013      	strb	r3, [r2, #0]
	min_t=(min_t > 70)?70:min_t;
 80087a4:	4b6f      	ldr	r3, [pc, #444]	; (8008964 <_ZN14OfflineStorage3runEv+0x24c>)
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	2b46      	cmp	r3, #70	; 0x46
 80087aa:	bf28      	it	cs
 80087ac:	2346      	movcs	r3, #70	; 0x46
 80087ae:	b2da      	uxtb	r2, r3
 80087b0:	4b6c      	ldr	r3, [pc, #432]	; (8008964 <_ZN14OfflineStorage3runEv+0x24c>)
 80087b2:	701a      	strb	r2, [r3, #0]
	sec_t=(sec_t >70)?70:sec_t;
 80087b4:	4b6c      	ldr	r3, [pc, #432]	; (8008968 <_ZN14OfflineStorage3runEv+0x250>)
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	2b46      	cmp	r3, #70	; 0x46
 80087ba:	bf28      	it	cs
 80087bc:	2346      	movcs	r3, #70	; 0x46
 80087be:	b2da      	uxtb	r2, r3
 80087c0:	4b69      	ldr	r3, [pc, #420]	; (8008968 <_ZN14OfflineStorage3runEv+0x250>)
 80087c2:	701a      	strb	r2, [r3, #0]
	date_Rtc=(date_Rtc >32)?70:date_Rtc;
 80087c4:	4b69      	ldr	r3, [pc, #420]	; (800896c <_ZN14OfflineStorage3runEv+0x254>)
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	2b20      	cmp	r3, #32
 80087ca:	d802      	bhi.n	80087d2 <_ZN14OfflineStorage3runEv+0xba>
 80087cc:	4b67      	ldr	r3, [pc, #412]	; (800896c <_ZN14OfflineStorage3runEv+0x254>)
 80087ce:	781b      	ldrb	r3, [r3, #0]
 80087d0:	e000      	b.n	80087d4 <_ZN14OfflineStorage3runEv+0xbc>
 80087d2:	2346      	movs	r3, #70	; 0x46
 80087d4:	4a65      	ldr	r2, [pc, #404]	; (800896c <_ZN14OfflineStorage3runEv+0x254>)
 80087d6:	7013      	strb	r3, [r2, #0]
	month_Rtc =(month_Rtc>13)?70:month_Rtc;
 80087d8:	4b65      	ldr	r3, [pc, #404]	; (8008970 <_ZN14OfflineStorage3runEv+0x258>)
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	2b0d      	cmp	r3, #13
 80087de:	d802      	bhi.n	80087e6 <_ZN14OfflineStorage3runEv+0xce>
 80087e0:	4b63      	ldr	r3, [pc, #396]	; (8008970 <_ZN14OfflineStorage3runEv+0x258>)
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	e000      	b.n	80087e8 <_ZN14OfflineStorage3runEv+0xd0>
 80087e6:	2346      	movs	r3, #70	; 0x46
 80087e8:	4a61      	ldr	r2, [pc, #388]	; (8008970 <_ZN14OfflineStorage3runEv+0x258>)
 80087ea:	7013      	strb	r3, [r2, #0]
	year_Rtc = (year_Rtc>90)?70:year_Rtc;
 80087ec:	4b61      	ldr	r3, [pc, #388]	; (8008974 <_ZN14OfflineStorage3runEv+0x25c>)
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	2b5a      	cmp	r3, #90	; 0x5a
 80087f2:	d802      	bhi.n	80087fa <_ZN14OfflineStorage3runEv+0xe2>
 80087f4:	4b5f      	ldr	r3, [pc, #380]	; (8008974 <_ZN14OfflineStorage3runEv+0x25c>)
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	e000      	b.n	80087fc <_ZN14OfflineStorage3runEv+0xe4>
 80087fa:	2346      	movs	r3, #70	; 0x46
 80087fc:	4a5d      	ldr	r2, [pc, #372]	; (8008974 <_ZN14OfflineStorage3runEv+0x25c>)
 80087fe:	7013      	strb	r3, [r2, #0]
	Manual_RejectionCount = (Manual_RejectionCount >2)?2:Manual_RejectionCount;
 8008800:	4b5d      	ldr	r3, [pc, #372]	; (8008978 <_ZN14OfflineStorage3runEv+0x260>)
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	2b02      	cmp	r3, #2
 8008806:	bf28      	it	cs
 8008808:	2302      	movcs	r3, #2
 800880a:	b2da      	uxtb	r2, r3
 800880c:	4b5a      	ldr	r3, [pc, #360]	; (8008978 <_ZN14OfflineStorage3runEv+0x260>)
 800880e:	701a      	strb	r2, [r3, #0]
	Production_Zeit =(Production_Zeit>10)?1:Production_Zeit;
 8008810:	4b5a      	ldr	r3, [pc, #360]	; (800897c <_ZN14OfflineStorage3runEv+0x264>)
 8008812:	881b      	ldrh	r3, [r3, #0]
 8008814:	2b0a      	cmp	r3, #10
 8008816:	d802      	bhi.n	800881e <_ZN14OfflineStorage3runEv+0x106>
 8008818:	4b58      	ldr	r3, [pc, #352]	; (800897c <_ZN14OfflineStorage3runEv+0x264>)
 800881a:	881b      	ldrh	r3, [r3, #0]
 800881c:	e000      	b.n	8008820 <_ZN14OfflineStorage3runEv+0x108>
 800881e:	2301      	movs	r3, #1
 8008820:	4a56      	ldr	r2, [pc, #344]	; (800897c <_ZN14OfflineStorage3runEv+0x264>)
 8008822:	8013      	strh	r3, [r2, #0]
	Rejection_Zeit = (Rejection_Zeit>10)?1:Rejection_Zeit;
 8008824:	4b56      	ldr	r3, [pc, #344]	; (8008980 <_ZN14OfflineStorage3runEv+0x268>)
 8008826:	881b      	ldrh	r3, [r3, #0]
 8008828:	2b0a      	cmp	r3, #10
 800882a:	d802      	bhi.n	8008832 <_ZN14OfflineStorage3runEv+0x11a>
 800882c:	4b54      	ldr	r3, [pc, #336]	; (8008980 <_ZN14OfflineStorage3runEv+0x268>)
 800882e:	881b      	ldrh	r3, [r3, #0]
 8008830:	e000      	b.n	8008834 <_ZN14OfflineStorage3runEv+0x11c>
 8008832:	2301      	movs	r3, #1
 8008834:	4a52      	ldr	r2, [pc, #328]	; (8008980 <_ZN14OfflineStorage3runEv+0x268>)
 8008836:	8013      	strh	r3, [r2, #0]
	SectorPos = (SectorPos > 900)?1:SectorPos;
 8008838:	4b52      	ldr	r3, [pc, #328]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 800883a:	881b      	ldrh	r3, [r3, #0]
 800883c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8008840:	d802      	bhi.n	8008848 <_ZN14OfflineStorage3runEv+0x130>
 8008842:	4b50      	ldr	r3, [pc, #320]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 8008844:	881b      	ldrh	r3, [r3, #0]
 8008846:	e000      	b.n	800884a <_ZN14OfflineStorage3runEv+0x132>
 8008848:	2301      	movs	r3, #1
 800884a:	4a4e      	ldr	r2, [pc, #312]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 800884c:	8013      	strh	r3, [r2, #0]
/*high limit check for system data*/
	sprintf(ProductionSet_charFormat,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',CurrentShift,MAC_Gen_Prod_Input1_Production,
 800884e:	4b3f      	ldr	r3, [pc, #252]	; (800894c <_ZN14OfflineStorage3runEv+0x234>)
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	469c      	mov	ip, r3
 8008854:	4b3e      	ldr	r3, [pc, #248]	; (8008950 <_ZN14OfflineStorage3runEv+0x238>)
 8008856:	881b      	ldrh	r3, [r3, #0]
 8008858:	461a      	mov	r2, r3
 800885a:	4b3e      	ldr	r3, [pc, #248]	; (8008954 <_ZN14OfflineStorage3runEv+0x23c>)
 800885c:	881b      	ldrh	r3, [r3, #0]
 800885e:	4619      	mov	r1, r3
 8008860:	4b3d      	ldr	r3, [pc, #244]	; (8008958 <_ZN14OfflineStorage3runEv+0x240>)
 8008862:	881b      	ldrh	r3, [r3, #0]
 8008864:	4618      	mov	r0, r3
 8008866:	4b3d      	ldr	r3, [pc, #244]	; (800895c <_ZN14OfflineStorage3runEv+0x244>)
 8008868:	881b      	ldrh	r3, [r3, #0]
 800886a:	461c      	mov	r4, r3
 800886c:	4b3c      	ldr	r3, [pc, #240]	; (8008960 <_ZN14OfflineStorage3runEv+0x248>)
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	461d      	mov	r5, r3
 8008872:	4b3c      	ldr	r3, [pc, #240]	; (8008964 <_ZN14OfflineStorage3runEv+0x24c>)
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	461e      	mov	r6, r3
 8008878:	4b3b      	ldr	r3, [pc, #236]	; (8008968 <_ZN14OfflineStorage3runEv+0x250>)
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	61bb      	str	r3, [r7, #24]
 800887e:	4b3b      	ldr	r3, [pc, #236]	; (800896c <_ZN14OfflineStorage3runEv+0x254>)
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	617b      	str	r3, [r7, #20]
 8008884:	4b3a      	ldr	r3, [pc, #232]	; (8008970 <_ZN14OfflineStorage3runEv+0x258>)
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	613b      	str	r3, [r7, #16]
 800888a:	4b3a      	ldr	r3, [pc, #232]	; (8008974 <_ZN14OfflineStorage3runEv+0x25c>)
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	60fb      	str	r3, [r7, #12]
 8008890:	4b39      	ldr	r3, [pc, #228]	; (8008978 <_ZN14OfflineStorage3runEv+0x260>)
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	60bb      	str	r3, [r7, #8]
 8008896:	4b3b      	ldr	r3, [pc, #236]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 8008898:	881b      	ldrh	r3, [r3, #0]
 800889a:	607b      	str	r3, [r7, #4]
 800889c:	2322      	movs	r3, #34	; 0x22
 800889e:	930d      	str	r3, [sp, #52]	; 0x34
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	930c      	str	r3, [sp, #48]	; 0x30
 80088a4:	237b      	movs	r3, #123	; 0x7b
 80088a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	930a      	str	r3, [sp, #40]	; 0x28
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	9309      	str	r3, [sp, #36]	; 0x24
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	9308      	str	r3, [sp, #32]
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	9307      	str	r3, [sp, #28]
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	9306      	str	r3, [sp, #24]
 80088bc:	9605      	str	r6, [sp, #20]
 80088be:	9504      	str	r5, [sp, #16]
 80088c0:	9403      	str	r4, [sp, #12]
 80088c2:	9002      	str	r0, [sp, #8]
 80088c4:	9101      	str	r1, [sp, #4]
 80088c6:	9200      	str	r2, [sp, #0]
 80088c8:	4663      	mov	r3, ip
 80088ca:	2222      	movs	r2, #34	; 0x22
 80088cc:	492e      	ldr	r1, [pc, #184]	; (8008988 <_ZN14OfflineStorage3runEv+0x270>)
 80088ce:	481e      	ldr	r0, [pc, #120]	; (8008948 <_ZN14OfflineStorage3runEv+0x230>)
 80088d0:	f006 fe3e 	bl	800f550 <siprintf>
			MAC_Gen_Rej_Input_Production,Dye_Temperature,Connector_Temperature,hour_t,
			min_t,sec_t,date_Rtc,month_Rtc,year_Rtc,Manual_RejectionCount,123,SectorPos,'"');

	//Fix the size
	NoofData = strlen(ProductionSet_charFormat);
 80088d4:	481c      	ldr	r0, [pc, #112]	; (8008948 <_ZN14OfflineStorage3runEv+0x230>)
 80088d6:	f7f7 fc7b 	bl	80001d0 <strlen>
 80088da:	4603      	mov	r3, r0
 80088dc:	b29a      	uxth	r2, r3
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	835a      	strh	r2, [r3, #26]
	memcpy(ProductionSet_uintFormat,ProductionSet_charFormat,NoofData);
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	8b5b      	ldrh	r3, [r3, #26]
 80088e6:	461a      	mov	r2, r3
 80088e8:	4917      	ldr	r1, [pc, #92]	; (8008948 <_ZN14OfflineStorage3runEv+0x230>)
 80088ea:	4828      	ldr	r0, [pc, #160]	; (800898c <_ZN14OfflineStorage3runEv+0x274>)
 80088ec:	f006 fd2a 	bl	800f344 <memcpy>

	SectorPos = SectorPos+1;
 80088f0:	4b24      	ldr	r3, [pc, #144]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 80088f2:	881b      	ldrh	r3, [r3, #0]
 80088f4:	3301      	adds	r3, #1
 80088f6:	b29a      	uxth	r2, r3
 80088f8:	4b22      	ldr	r3, [pc, #136]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 80088fa:	801a      	strh	r2, [r3, #0]

	if((SectorPos % 16)==0)
 80088fc:	4b21      	ldr	r3, [pc, #132]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 80088fe:	881b      	ldrh	r3, [r3, #0]
 8008900:	f003 030f 	and.w	r3, r3, #15
 8008904:	2b00      	cmp	r3, #0
 8008906:	d159      	bne.n	80089bc <_ZN14OfflineStorage3runEv+0x2a4>
	{
		tempBlockcalc = SectorPos/16;
 8008908:	4b1e      	ldr	r3, [pc, #120]	; (8008984 <_ZN14OfflineStorage3runEv+0x26c>)
 800890a:	881b      	ldrh	r3, [r3, #0]
 800890c:	091b      	lsrs	r3, r3, #4
 800890e:	b29b      	uxth	r3, r3
 8008910:	b2da      	uxtb	r2, r3
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	771a      	strb	r2, [r3, #28]
		BlockStatusOffline[tempBlockcalc-1]	=1;
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	7f1b      	ldrb	r3, [r3, #28]
 800891a:	3b01      	subs	r3, #1
 800891c:	4a1c      	ldr	r2, [pc, #112]	; (8008990 <_ZN14OfflineStorage3runEv+0x278>)
 800891e:	2101      	movs	r1, #1
 8008920:	54d1      	strb	r1, [r2, r3]
		updateInBlockFill=1;
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	2201      	movs	r2, #1
 8008926:	775a      	strb	r2, [r3, #29]
		if(tempBlockcalc >= MAXNOOFBLOCK)
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	7f1b      	ldrb	r3, [r3, #28]
 800892c:	2b1f      	cmp	r3, #31
 800892e:	d931      	bls.n	8008994 <_ZN14OfflineStorage3runEv+0x27c>
		{
			tempBlockcalc=0;
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	2200      	movs	r2, #0
 8008934:	771a      	strb	r2, [r3, #28]
			BlockStatusOffline[tempBlockcalc]	=2;
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	7f1b      	ldrb	r3, [r3, #28]
 800893a:	461a      	mov	r2, r3
 800893c:	4b14      	ldr	r3, [pc, #80]	; (8008990 <_ZN14OfflineStorage3runEv+0x278>)
 800893e:	2102      	movs	r1, #2
 8008940:	5499      	strb	r1, [r3, r2]
 8008942:	e02d      	b.n	80089a0 <_ZN14OfflineStorage3runEv+0x288>
 8008944:	2000077a 	.word	0x2000077a
 8008948:	200008f0 	.word	0x200008f0
 800894c:	2000098b 	.word	0x2000098b
 8008950:	2000076e 	.word	0x2000076e
 8008954:	20000772 	.word	0x20000772
 8008958:	200001c2 	.word	0x200001c2
 800895c:	200001c4 	.word	0x200001c4
 8008960:	20000984 	.word	0x20000984
 8008964:	20000985 	.word	0x20000985
 8008968:	20000986 	.word	0x20000986
 800896c:	20000988 	.word	0x20000988
 8008970:	20000989 	.word	0x20000989
 8008974:	2000098a 	.word	0x2000098a
 8008978:	20000776 	.word	0x20000776
 800897c:	20000770 	.word	0x20000770
 8008980:	20000774 	.word	0x20000774
 8008984:	2000095a 	.word	0x2000095a
 8008988:	0800fea4 	.word	0x0800fea4
 800898c:	2000088c 	.word	0x2000088c
 8008990:	2000095c 	.word	0x2000095c
		}
		else
		{
			BlockStatusOffline[tempBlockcalc]	=2;
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	7f1b      	ldrb	r3, [r3, #28]
 8008998:	461a      	mov	r2, r3
 800899a:	4b72      	ldr	r3, [pc, #456]	; (8008b64 <_ZN14OfflineStorage3runEv+0x44c>)
 800899c:	2102      	movs	r1, #2
 800899e:	5499      	strb	r1, [r3, r2]
		}
		if(SectorPos >= 512){SectorPos=0;}
 80089a0:	4b71      	ldr	r3, [pc, #452]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 80089a2:	881b      	ldrh	r3, [r3, #0]
 80089a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089a8:	d302      	bcc.n	80089b0 <_ZN14OfflineStorage3runEv+0x298>
 80089aa:	4b6f      	ldr	r3, [pc, #444]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 80089ac:	2200      	movs	r2, #0
 80089ae:	801a      	strh	r2, [r3, #0]
		SectorPos = SectorPos+1;
 80089b0:	4b6d      	ldr	r3, [pc, #436]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 80089b2:	881b      	ldrh	r3, [r3, #0]
 80089b4:	3301      	adds	r3, #1
 80089b6:	b29a      	uxth	r2, r3
 80089b8:	4b6b      	ldr	r3, [pc, #428]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 80089ba:	801a      	strh	r2, [r3, #0]
	}


	W25qxx_EraseSector(SectorPos-1);
 80089bc:	4b6a      	ldr	r3, [pc, #424]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 80089be:	881b      	ldrh	r3, [r3, #0]
 80089c0:	3b01      	subs	r3, #1
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7fa f91a 	bl	8002bfc <W25qxx_EraseSector>
	W25qxx_WriteSector(ProductionSet_uintFormat,(SectorPos-1),0,NoofData);
 80089c8:	4b67      	ldr	r3, [pc, #412]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 80089ca:	881b      	ldrh	r3, [r3, #0]
 80089cc:	3b01      	subs	r3, #1
 80089ce:	4619      	mov	r1, r3
 80089d0:	69fb      	ldr	r3, [r7, #28]
 80089d2:	8b5b      	ldrh	r3, [r3, #26]
 80089d4:	2200      	movs	r2, #0
 80089d6:	4865      	ldr	r0, [pc, #404]	; (8008b6c <_ZN14OfflineStorage3runEv+0x454>)
 80089d8:	f7fa faec 	bl	8002fb4 <W25qxx_WriteSector>
	MAC_Gen_Prod_Input1_Production=0;
 80089dc:	4b64      	ldr	r3, [pc, #400]	; (8008b70 <_ZN14OfflineStorage3runEv+0x458>)
 80089de:	2200      	movs	r2, #0
 80089e0:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production=0;
 80089e2:	4b64      	ldr	r3, [pc, #400]	; (8008b74 <_ZN14OfflineStorage3runEv+0x45c>)
 80089e4:	2200      	movs	r2, #0
 80089e6:	801a      	strh	r2, [r3, #0]

	MAC_Gen_Prod_Input1_Production_K1 = MAC_Gen_Prod_Input1_Production;
 80089e8:	4b61      	ldr	r3, [pc, #388]	; (8008b70 <_ZN14OfflineStorage3runEv+0x458>)
 80089ea:	881a      	ldrh	r2, [r3, #0]
 80089ec:	4b62      	ldr	r3, [pc, #392]	; (8008b78 <_ZN14OfflineStorage3runEv+0x460>)
 80089ee:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1   = MAC_Gen_Rej_Input_Production;
 80089f0:	4b60      	ldr	r3, [pc, #384]	; (8008b74 <_ZN14OfflineStorage3runEv+0x45c>)
 80089f2:	881a      	ldrh	r2, [r3, #0]
 80089f4:	4b61      	ldr	r3, [pc, #388]	; (8008b7c <_ZN14OfflineStorage3runEv+0x464>)
 80089f6:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount_K1          = Manual_RejectionCount;
 80089f8:	4b61      	ldr	r3, [pc, #388]	; (8008b80 <_ZN14OfflineStorage3runEv+0x468>)
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	b29a      	uxth	r2, r3
 80089fe:	4b61      	ldr	r3, [pc, #388]	; (8008b84 <_ZN14OfflineStorage3runEv+0x46c>)
 8008a00:	801a      	strh	r2, [r3, #0]
	IsCurrentShiftUpdated=0;
 8008a02:	4b61      	ldr	r3, [pc, #388]	; (8008b88 <_ZN14OfflineStorage3runEv+0x470>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	701a      	strb	r2, [r3, #0]

	FlashMemProductiondata[0] = (uint8_t)MAC_Gen_Prod_Input1_Production&0x00ff;
 8008a08:	4b59      	ldr	r3, [pc, #356]	; (8008b70 <_ZN14OfflineStorage3runEv+0x458>)
 8008a0a:	881b      	ldrh	r3, [r3, #0]
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	69fb      	ldr	r3, [r7, #28]
 8008a10:	711a      	strb	r2, [r3, #4]
	FlashMemProductiondata[1] = (uint8_t)(MAC_Gen_Prod_Input1_Production>>8)&0x00ff;
 8008a12:	4b57      	ldr	r3, [pc, #348]	; (8008b70 <_ZN14OfflineStorage3runEv+0x458>)
 8008a14:	881b      	ldrh	r3, [r3, #0]
 8008a16:	0a1b      	lsrs	r3, r3, #8
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	715a      	strb	r2, [r3, #5]
	FlashMemProductiondata[2] = (uint8_t)MAC_Gen_Prod_Input1_Production_K1&0x00ff;
 8008a20:	4b55      	ldr	r3, [pc, #340]	; (8008b78 <_ZN14OfflineStorage3runEv+0x460>)
 8008a22:	881b      	ldrh	r3, [r3, #0]
 8008a24:	b2da      	uxtb	r2, r3
 8008a26:	69fb      	ldr	r3, [r7, #28]
 8008a28:	719a      	strb	r2, [r3, #6]
	FlashMemProductiondata[3] = (uint8_t)(MAC_Gen_Prod_Input1_Production_K1>>8)&0x00ff;
 8008a2a:	4b53      	ldr	r3, [pc, #332]	; (8008b78 <_ZN14OfflineStorage3runEv+0x460>)
 8008a2c:	881b      	ldrh	r3, [r3, #0]
 8008a2e:	0a1b      	lsrs	r3, r3, #8
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	69fb      	ldr	r3, [r7, #28]
 8008a36:	71da      	strb	r2, [r3, #7]
	FlashMemProductiondata[4] = (uint8_t)MAC_Gen_Rej_Input_Production&0x00ff;
 8008a38:	4b4e      	ldr	r3, [pc, #312]	; (8008b74 <_ZN14OfflineStorage3runEv+0x45c>)
 8008a3a:	881b      	ldrh	r3, [r3, #0]
 8008a3c:	b2da      	uxtb	r2, r3
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	721a      	strb	r2, [r3, #8]
	FlashMemProductiondata[5] = (uint8_t)(MAC_Gen_Rej_Input_Production>>8)&0x00ff;
 8008a42:	4b4c      	ldr	r3, [pc, #304]	; (8008b74 <_ZN14OfflineStorage3runEv+0x45c>)
 8008a44:	881b      	ldrh	r3, [r3, #0]
 8008a46:	0a1b      	lsrs	r3, r3, #8
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	b2da      	uxtb	r2, r3
 8008a4c:	69fb      	ldr	r3, [r7, #28]
 8008a4e:	725a      	strb	r2, [r3, #9]
	FlashMemProductiondata[6] = (uint8_t)MAC_Gen_Rej_Input_Production_K1&0x00ff;
 8008a50:	4b4a      	ldr	r3, [pc, #296]	; (8008b7c <_ZN14OfflineStorage3runEv+0x464>)
 8008a52:	881b      	ldrh	r3, [r3, #0]
 8008a54:	b2da      	uxtb	r2, r3
 8008a56:	69fb      	ldr	r3, [r7, #28]
 8008a58:	729a      	strb	r2, [r3, #10]
	FlashMemProductiondata[7] = (uint8_t)(MAC_Gen_Rej_Input_Production_K1>>8)&0x00ff;
 8008a5a:	4b48      	ldr	r3, [pc, #288]	; (8008b7c <_ZN14OfflineStorage3runEv+0x464>)
 8008a5c:	881b      	ldrh	r3, [r3, #0]
 8008a5e:	0a1b      	lsrs	r3, r3, #8
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	b2da      	uxtb	r2, r3
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	72da      	strb	r2, [r3, #11]
	FlashMemProductiondata[8] = (uint8_t)Production_Zeit&0x00ff;
 8008a68:	4b48      	ldr	r3, [pc, #288]	; (8008b8c <_ZN14OfflineStorage3runEv+0x474>)
 8008a6a:	881b      	ldrh	r3, [r3, #0]
 8008a6c:	b2da      	uxtb	r2, r3
 8008a6e:	69fb      	ldr	r3, [r7, #28]
 8008a70:	731a      	strb	r2, [r3, #12]
	FlashMemProductiondata[9] = (uint8_t)(Production_Zeit>>8)&0x00ff;
 8008a72:	4b46      	ldr	r3, [pc, #280]	; (8008b8c <_ZN14OfflineStorage3runEv+0x474>)
 8008a74:	881b      	ldrh	r3, [r3, #0]
 8008a76:	0a1b      	lsrs	r3, r3, #8
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	735a      	strb	r2, [r3, #13]
	FlashMemProductiondata[10] = (uint8_t)Rejection_Zeit&0x00ff;
 8008a80:	4b43      	ldr	r3, [pc, #268]	; (8008b90 <_ZN14OfflineStorage3runEv+0x478>)
 8008a82:	881b      	ldrh	r3, [r3, #0]
 8008a84:	b2da      	uxtb	r2, r3
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	739a      	strb	r2, [r3, #14]
	FlashMemProductiondata[11] = (uint8_t)(Rejection_Zeit>>8)&0x00ff;
 8008a8a:	4b41      	ldr	r3, [pc, #260]	; (8008b90 <_ZN14OfflineStorage3runEv+0x478>)
 8008a8c:	881b      	ldrh	r3, [r3, #0]
 8008a8e:	0a1b      	lsrs	r3, r3, #8
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	b2da      	uxtb	r2, r3
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	73da      	strb	r2, [r3, #15]
	FlashMemProductiondata[12] = (hour_t);
 8008a98:	4b3e      	ldr	r3, [pc, #248]	; (8008b94 <_ZN14OfflineStorage3runEv+0x47c>)
 8008a9a:	781a      	ldrb	r2, [r3, #0]
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	741a      	strb	r2, [r3, #16]
	FlashMemProductiondata[13] = (min_t);
 8008aa0:	4b3d      	ldr	r3, [pc, #244]	; (8008b98 <_ZN14OfflineStorage3runEv+0x480>)
 8008aa2:	781a      	ldrb	r2, [r3, #0]
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	745a      	strb	r2, [r3, #17]
	FlashMemProductiondata[14] = (sec_t);
 8008aa8:	4b3c      	ldr	r3, [pc, #240]	; (8008b9c <_ZN14OfflineStorage3runEv+0x484>)
 8008aaa:	781a      	ldrb	r2, [r3, #0]
 8008aac:	69fb      	ldr	r3, [r7, #28]
 8008aae:	749a      	strb	r2, [r3, #18]
	FlashMemProductiondata[15] = date_Rtc;
 8008ab0:	4b3b      	ldr	r3, [pc, #236]	; (8008ba0 <_ZN14OfflineStorage3runEv+0x488>)
 8008ab2:	781a      	ldrb	r2, [r3, #0]
 8008ab4:	69fb      	ldr	r3, [r7, #28]
 8008ab6:	74da      	strb	r2, [r3, #19]
	FlashMemProductiondata[16] = month_Rtc;
 8008ab8:	4b3a      	ldr	r3, [pc, #232]	; (8008ba4 <_ZN14OfflineStorage3runEv+0x48c>)
 8008aba:	781a      	ldrb	r2, [r3, #0]
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	751a      	strb	r2, [r3, #20]
	FlashMemProductiondata[17] = year_Rtc;
 8008ac0:	4b39      	ldr	r3, [pc, #228]	; (8008ba8 <_ZN14OfflineStorage3runEv+0x490>)
 8008ac2:	781a      	ldrb	r2, [r3, #0]
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	755a      	strb	r2, [r3, #21]
	FlashMemProductiondata[18] = (uint8_t)SectorPos&0x00ff;
 8008ac8:	4b27      	ldr	r3, [pc, #156]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 8008aca:	881b      	ldrh	r3, [r3, #0]
 8008acc:	b2da      	uxtb	r2, r3
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	759a      	strb	r2, [r3, #22]
	FlashMemProductiondata[19] = (uint8_t)(SectorPos>>8)&0x00ff;
 8008ad2:	4b25      	ldr	r3, [pc, #148]	; (8008b68 <_ZN14OfflineStorage3runEv+0x450>)
 8008ad4:	881b      	ldrh	r3, [r3, #0]
 8008ad6:	0a1b      	lsrs	r3, r3, #8
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	b2da      	uxtb	r2, r3
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	75da      	strb	r2, [r3, #23]
	FlashMemProductiondata[20] = (uint8_t)Manual_RejectionCount&0x00ff;
 8008ae0:	4b27      	ldr	r3, [pc, #156]	; (8008b80 <_ZN14OfflineStorage3runEv+0x468>)
 8008ae2:	781a      	ldrb	r2, [r3, #0]
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	761a      	strb	r2, [r3, #24]
	FlashMemProductiondata[21] = (uint8_t)(Manual_RejectionCount>>8)&0x00ff;
 8008ae8:	4b25      	ldr	r3, [pc, #148]	; (8008b80 <_ZN14OfflineStorage3runEv+0x468>)
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	121b      	asrs	r3, r3, #8
 8008aee:	b2da      	uxtb	r2, r3
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	765a      	strb	r2, [r3, #25]
	FlashMemProductiondata[22] = (uint8_t)Manual_RejectionCount_K1&0x00ff;
 8008af4:	4b23      	ldr	r3, [pc, #140]	; (8008b84 <_ZN14OfflineStorage3runEv+0x46c>)
 8008af6:	881b      	ldrh	r3, [r3, #0]
 8008af8:	b2da      	uxtb	r2, r3
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	769a      	strb	r2, [r3, #26]
	FlashMemProductiondata[23] = (uint8_t)(Manual_RejectionCount_K1>>8)&0x00ff;
 8008afe:	4b21      	ldr	r3, [pc, #132]	; (8008b84 <_ZN14OfflineStorage3runEv+0x46c>)
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	0a1b      	lsrs	r3, r3, #8
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	b2da      	uxtb	r2, r3
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	76da      	strb	r2, [r3, #27]
	FlashMemProductiondata[24] = CurrentShift;
 8008b0c:	4b27      	ldr	r3, [pc, #156]	; (8008bac <_ZN14OfflineStorage3runEv+0x494>)
 8008b0e:	781a      	ldrb	r2, [r3, #0]
 8008b10:	69fb      	ldr	r3, [r7, #28]
 8008b12:	771a      	strb	r2, [r3, #28]
	FlashMemProductiondata[25] = CurrentShift_K1;
 8008b14:	4b26      	ldr	r3, [pc, #152]	; (8008bb0 <_ZN14OfflineStorage3runEv+0x498>)
 8008b16:	781a      	ldrb	r2, [r3, #0]
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	775a      	strb	r2, [r3, #29]
	W25qxx_EraseSector(600);
 8008b1c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8008b20:	f7fa f86c 	bl	8002bfc <W25qxx_EraseSector>
	W25qxx_WriteSector(FlashMemProductiondata,600,0,26);
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	1d18      	adds	r0, r3, #4
 8008b28:	231a      	movs	r3, #26
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008b30:	f7fa fa40 	bl	8002fb4 <W25qxx_WriteSector>

	if(updateInBlockFill)
 8008b34:	69fb      	ldr	r3, [r7, #28]
 8008b36:	7f5b      	ldrb	r3, [r3, #29]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00f      	beq.n	8008b5c <_ZN14OfflineStorage3runEv+0x444>
	{
		updateInBlockFill=0;
 8008b3c:	69fb      	ldr	r3, [r7, #28]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	775a      	strb	r2, [r3, #29]
		W25qxx_EraseSector(601);
 8008b42:	f240 2059 	movw	r0, #601	; 0x259
 8008b46:	f7fa f859 	bl	8002bfc <W25qxx_EraseSector>
		W25qxx_WriteSector(BlockStatusOffline,601,0,40);
 8008b4a:	2328      	movs	r3, #40	; 0x28
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f240 2159 	movw	r1, #601	; 0x259
 8008b52:	4804      	ldr	r0, [pc, #16]	; (8008b64 <_ZN14OfflineStorage3runEv+0x44c>)
 8008b54:	f7fa fa2e 	bl	8002fb4 <W25qxx_WriteSector>
 8008b58:	e000      	b.n	8008b5c <_ZN14OfflineStorage3runEv+0x444>
	if(UpdateStorage==0){return;}
 8008b5a:	bf00      	nop
	}

}
 8008b5c:	3724      	adds	r7, #36	; 0x24
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b62:	bf00      	nop
 8008b64:	2000095c 	.word	0x2000095c
 8008b68:	2000095a 	.word	0x2000095a
 8008b6c:	2000088c 	.word	0x2000088c
 8008b70:	2000076e 	.word	0x2000076e
 8008b74:	20000772 	.word	0x20000772
 8008b78:	20000954 	.word	0x20000954
 8008b7c:	20000956 	.word	0x20000956
 8008b80:	20000776 	.word	0x20000776
 8008b84:	20000958 	.word	0x20000958
 8008b88:	20000779 	.word	0x20000779
 8008b8c:	20000770 	.word	0x20000770
 8008b90:	20000774 	.word	0x20000774
 8008b94:	20000984 	.word	0x20000984
 8008b98:	20000985 	.word	0x20000985
 8008b9c:	20000986 	.word	0x20000986
 8008ba0:	20000988 	.word	0x20000988
 8008ba4:	20000989 	.word	0x20000989
 8008ba8:	2000098a 	.word	0x2000098a
 8008bac:	2000098b 	.word	0x2000098b
 8008bb0:	20000778 	.word	0x20000778

08008bb4 <_ZN14OfflineStorage19ReadOfflinedataInitEv>:

void OfflineStorage::ReadOfflinedataInit()
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
	W25qxx_ReadSector(FlashMemProductiondata,600,0,26);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	1d18      	adds	r0, r3, #4
 8008bc0:	231a      	movs	r3, #26
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f44f 7116 	mov.w	r1, #600	; 0x258
 8008bc8:	f7fa fad4 	bl	8003174 <W25qxx_ReadSector>
	MAC_Gen_Prod_Input1_Production 		= 0;//(FlashMemProductiondata[1]<<8|FlashMemProductiondata[0]);
 8008bcc:	4b39      	ldr	r3, [pc, #228]	; (8008cb4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x100>)
 8008bce:	2200      	movs	r2, #0
 8008bd0:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Prod_Input1_Production_K1 	= (FlashMemProductiondata[3]<<8|FlashMemProductiondata[2]);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	79db      	ldrb	r3, [r3, #7]
 8008bd6:	021b      	lsls	r3, r3, #8
 8008bd8:	b21a      	sxth	r2, r3
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	799b      	ldrb	r3, [r3, #6]
 8008bde:	b21b      	sxth	r3, r3
 8008be0:	4313      	orrs	r3, r2
 8008be2:	b21b      	sxth	r3, r3
 8008be4:	b29a      	uxth	r2, r3
 8008be6:	4b34      	ldr	r3, [pc, #208]	; (8008cb8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x104>)
 8008be8:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production 		= 0;//(FlashMemProductiondata[5]<<8|FlashMemProductiondata[4]);
 8008bea:	4b34      	ldr	r3, [pc, #208]	; (8008cbc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x108>)
 8008bec:	2200      	movs	r2, #0
 8008bee:	801a      	strh	r2, [r3, #0]
	MAC_Gen_Rej_Input_Production_K1 	= (FlashMemProductiondata[7]<<8|FlashMemProductiondata[6]);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	7adb      	ldrb	r3, [r3, #11]
 8008bf4:	021b      	lsls	r3, r3, #8
 8008bf6:	b21a      	sxth	r2, r3
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	7a9b      	ldrb	r3, [r3, #10]
 8008bfc:	b21b      	sxth	r3, r3
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	b21b      	sxth	r3, r3
 8008c02:	b29a      	uxth	r2, r3
 8008c04:	4b2e      	ldr	r3, [pc, #184]	; (8008cc0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x10c>)
 8008c06:	801a      	strh	r2, [r3, #0]
	Production_Zeit 					= (FlashMemProductiondata[9]<<8|FlashMemProductiondata[8]);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	7b5b      	ldrb	r3, [r3, #13]
 8008c0c:	021b      	lsls	r3, r3, #8
 8008c0e:	b21a      	sxth	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	7b1b      	ldrb	r3, [r3, #12]
 8008c14:	b21b      	sxth	r3, r3
 8008c16:	4313      	orrs	r3, r2
 8008c18:	b21b      	sxth	r3, r3
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	4b29      	ldr	r3, [pc, #164]	; (8008cc4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x110>)
 8008c1e:	801a      	strh	r2, [r3, #0]
	Rejection_Zeit 						= (FlashMemProductiondata[11]<<8|FlashMemProductiondata[10]);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	7bdb      	ldrb	r3, [r3, #15]
 8008c24:	021b      	lsls	r3, r3, #8
 8008c26:	b21a      	sxth	r2, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	7b9b      	ldrb	r3, [r3, #14]
 8008c2c:	b21b      	sxth	r3, r3
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	b21b      	sxth	r3, r3
 8008c32:	b29a      	uxth	r2, r3
 8008c34:	4b24      	ldr	r3, [pc, #144]	; (8008cc8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x114>)
 8008c36:	801a      	strh	r2, [r3, #0]
	hour_t								= FlashMemProductiondata[12];
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	7c1a      	ldrb	r2, [r3, #16]
 8008c3c:	4b23      	ldr	r3, [pc, #140]	; (8008ccc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x118>)
 8008c3e:	701a      	strb	r2, [r3, #0]
	min_t								= FlashMemProductiondata[13];
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	7c5a      	ldrb	r2, [r3, #17]
 8008c44:	4b22      	ldr	r3, [pc, #136]	; (8008cd0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x11c>)
 8008c46:	701a      	strb	r2, [r3, #0]
	sec_t								= FlashMemProductiondata[14];
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	7c9a      	ldrb	r2, [r3, #18]
 8008c4c:	4b21      	ldr	r3, [pc, #132]	; (8008cd4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x120>)
 8008c4e:	701a      	strb	r2, [r3, #0]
	date_Rtc							= FlashMemProductiondata[15];
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	7cda      	ldrb	r2, [r3, #19]
 8008c54:	4b20      	ldr	r3, [pc, #128]	; (8008cd8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x124>)
 8008c56:	701a      	strb	r2, [r3, #0]
	month_Rtc							= FlashMemProductiondata[16];
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	7d1a      	ldrb	r2, [r3, #20]
 8008c5c:	4b1f      	ldr	r3, [pc, #124]	; (8008cdc <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x128>)
 8008c5e:	701a      	strb	r2, [r3, #0]
	year_Rtc							= FlashMemProductiondata[17];
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	7d5a      	ldrb	r2, [r3, #21]
 8008c64:	4b1e      	ldr	r3, [pc, #120]	; (8008ce0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x12c>)
 8008c66:	701a      	strb	r2, [r3, #0]
	SectorPos 							= (FlashMemProductiondata[19]<<8|FlashMemProductiondata[18]);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	7ddb      	ldrb	r3, [r3, #23]
 8008c6c:	021b      	lsls	r3, r3, #8
 8008c6e:	b21a      	sxth	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	7d9b      	ldrb	r3, [r3, #22]
 8008c74:	b21b      	sxth	r3, r3
 8008c76:	4313      	orrs	r3, r2
 8008c78:	b21b      	sxth	r3, r3
 8008c7a:	b29a      	uxth	r2, r3
 8008c7c:	4b19      	ldr	r3, [pc, #100]	; (8008ce4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x130>)
 8008c7e:	801a      	strh	r2, [r3, #0]
	Manual_RejectionCount				= 0;(FlashMemProductiondata[21]<<8|FlashMemProductiondata[20]);
 8008c80:	4b19      	ldr	r3, [pc, #100]	; (8008ce8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x134>)
 8008c82:	2200      	movs	r2, #0
 8008c84:	701a      	strb	r2, [r3, #0]
	Manual_RejectionCount_K1	        = 0;(FlashMemProductiondata[23]<<8|FlashMemProductiondata[22]);
 8008c86:	4b19      	ldr	r3, [pc, #100]	; (8008cec <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x138>)
 8008c88:	2200      	movs	r2, #0
 8008c8a:	801a      	strh	r2, [r3, #0]
	CurrentShift						= FlashMemProductiondata[24];
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	7f1a      	ldrb	r2, [r3, #28]
 8008c90:	4b17      	ldr	r3, [pc, #92]	; (8008cf0 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x13c>)
 8008c92:	701a      	strb	r2, [r3, #0]
	CurrentShift_K1						= FlashMemProductiondata[25];
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	7f5a      	ldrb	r2, [r3, #29]
 8008c98:	4b16      	ldr	r3, [pc, #88]	; (8008cf4 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x140>)
 8008c9a:	701a      	strb	r2, [r3, #0]

	W25qxx_ReadSector(BlockStatusOffline,601,0,40);
 8008c9c:	2328      	movs	r3, #40	; 0x28
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f240 2159 	movw	r1, #601	; 0x259
 8008ca4:	4814      	ldr	r0, [pc, #80]	; (8008cf8 <_ZN14OfflineStorage19ReadOfflinedataInitEv+0x144>)
 8008ca6:	f7fa fa65 	bl	8003174 <W25qxx_ReadSector>


	//if(SectorPos)

//	W25qxx_EraseBlock(23);
}
 8008caa:	bf00      	nop
 8008cac:	3708      	adds	r7, #8
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	bf00      	nop
 8008cb4:	2000076e 	.word	0x2000076e
 8008cb8:	20000954 	.word	0x20000954
 8008cbc:	20000772 	.word	0x20000772
 8008cc0:	20000956 	.word	0x20000956
 8008cc4:	20000770 	.word	0x20000770
 8008cc8:	20000774 	.word	0x20000774
 8008ccc:	20000984 	.word	0x20000984
 8008cd0:	20000985 	.word	0x20000985
 8008cd4:	20000986 	.word	0x20000986
 8008cd8:	20000988 	.word	0x20000988
 8008cdc:	20000989 	.word	0x20000989
 8008ce0:	2000098a 	.word	0x2000098a
 8008ce4:	2000095a 	.word	0x2000095a
 8008ce8:	20000776 	.word	0x20000776
 8008cec:	20000958 	.word	0x20000958
 8008cf0:	2000098b 	.word	0x2000098b
 8008cf4:	20000778 	.word	0x20000778
 8008cf8:	2000095c 	.word	0x2000095c

08008cfc <_ZN5SHIFTC1Ev>:

extern uint8_t SW_Hour,SW_Minute;
extern uint8_t Updatetimeinfo;
extern uint8_t SW_Date,SW_Month,SW_Year;

SHIFT::SHIFT() {
 8008cfc:	b480      	push	{r7}
 8008cfe:	b083      	sub	sp, #12
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	4a04      	ldr	r2, [pc, #16]	; (8008d18 <_ZN5SHIFTC1Ev+0x1c>)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr
 8008d18:	08010178 	.word	0x08010178

08008d1c <_ZN5SHIFTD1Ev>:

SHIFT::~SHIFT() {
 8008d1c:	b480      	push	{r7}
 8008d1e:	b083      	sub	sp, #12
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	4a04      	ldr	r2, [pc, #16]	; (8008d38 <_ZN5SHIFTD1Ev+0x1c>)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr
 8008d38:	08010178 	.word	0x08010178

08008d3c <_ZN5SHIFTD0Ev>:
SHIFT::~SHIFT() {
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
}
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f7ff ffe9 	bl	8008d1c <_ZN5SHIFTD1Ev>
 8008d4a:	2118      	movs	r1, #24
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f006 fac2 	bl	800f2d6 <_ZdlPvj>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4618      	mov	r0, r3
 8008d56:	3708      	adds	r7, #8
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <_ZN5SHIFT16shiftCalculationEv>:

void SHIFT::shiftCalculation(void)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
	rtc_get_time(&hour_t,&min_t,&sec_t);
 8008d64:	4a61      	ldr	r2, [pc, #388]	; (8008eec <_ZN5SHIFT16shiftCalculationEv+0x190>)
 8008d66:	4962      	ldr	r1, [pc, #392]	; (8008ef0 <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8008d68:	4862      	ldr	r0, [pc, #392]	; (8008ef4 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8008d6a:	f7f9 fc97 	bl	800269c <rtc_get_time>
	rtc_get_date(&Wdate_Rtc,&date_Rtc,&month_Rtc,&year_Rtc);
 8008d6e:	4b62      	ldr	r3, [pc, #392]	; (8008ef8 <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 8008d70:	4a62      	ldr	r2, [pc, #392]	; (8008efc <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 8008d72:	4963      	ldr	r1, [pc, #396]	; (8008f00 <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 8008d74:	4863      	ldr	r0, [pc, #396]	; (8008f04 <_ZN5SHIFT16shiftCalculationEv+0x1a8>)
 8008d76:	f7f9 fcf5 	bl	8002764 <rtc_get_date>

	if(Updatetimeinfo)
 8008d7a:	4b63      	ldr	r3, [pc, #396]	; (8008f08 <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d051      	beq.n	8008e26 <_ZN5SHIFT16shiftCalculationEv+0xca>
	{
		Updatetimeinfo=0;
 8008d82:	4b61      	ldr	r3, [pc, #388]	; (8008f08 <_ZN5SHIFT16shiftCalculationEv+0x1ac>)
 8008d84:	2200      	movs	r2, #0
 8008d86:	701a      	strb	r2, [r3, #0]
		locTimeTotal    =  (((hour_t)*(60))+(min_t));
 8008d88:	4b5a      	ldr	r3, [pc, #360]	; (8008ef4 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8008d8a:	781b      	ldrb	r3, [r3, #0]
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	461a      	mov	r2, r3
 8008d90:	0112      	lsls	r2, r2, #4
 8008d92:	1ad3      	subs	r3, r2, r3
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	b29a      	uxth	r2, r3
 8008d98:	4b55      	ldr	r3, [pc, #340]	; (8008ef0 <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	4413      	add	r3, r2
 8008da0:	b29a      	uxth	r2, r3
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	829a      	strh	r2, [r3, #20]
		onlineTimeTotal =  (((SW_Hour)*(60))+(SW_Minute));
 8008da6:	4b59      	ldr	r3, [pc, #356]	; (8008f0c <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	461a      	mov	r2, r3
 8008dae:	0112      	lsls	r2, r2, #4
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	b29a      	uxth	r2, r3
 8008db6:	4b56      	ldr	r3, [pc, #344]	; (8008f10 <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	4413      	add	r3, r2
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	82da      	strh	r2, [r3, #22]
		if((locTimeTotal <= (onlineTimeTotal-3)) || (locTimeTotal >= (onlineTimeTotal+3)))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	8adb      	ldrh	r3, [r3, #22]
 8008dc8:	3b02      	subs	r3, #2
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	8a92      	ldrh	r2, [r2, #20]
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	dc06      	bgt.n	8008de0 <_ZN5SHIFT16shiftCalculationEv+0x84>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	8adb      	ldrh	r3, [r3, #22]
 8008dd6:	3302      	adds	r3, #2
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	8a92      	ldrh	r2, [r2, #20]
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	da07      	bge.n	8008df0 <_ZN5SHIFT16shiftCalculationEv+0x94>
		{
			  rtc_set_time(SW_Hour,SW_Minute,30);
 8008de0:	4b4a      	ldr	r3, [pc, #296]	; (8008f0c <_ZN5SHIFT16shiftCalculationEv+0x1b0>)
 8008de2:	781b      	ldrb	r3, [r3, #0]
 8008de4:	4a4a      	ldr	r2, [pc, #296]	; (8008f10 <_ZN5SHIFT16shiftCalculationEv+0x1b4>)
 8008de6:	7811      	ldrb	r1, [r2, #0]
 8008de8:	221e      	movs	r2, #30
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7f9 fc8a 	bl	8002704 <rtc_set_time>
		}
		if((date_Rtc != SW_Date) || (month_Rtc != SW_Month) || (year_Rtc != SW_Year))
 8008df0:	4b43      	ldr	r3, [pc, #268]	; (8008f00 <_ZN5SHIFT16shiftCalculationEv+0x1a4>)
 8008df2:	781a      	ldrb	r2, [r3, #0]
 8008df4:	4b47      	ldr	r3, [pc, #284]	; (8008f14 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d10b      	bne.n	8008e14 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 8008dfc:	4b3f      	ldr	r3, [pc, #252]	; (8008efc <_ZN5SHIFT16shiftCalculationEv+0x1a0>)
 8008dfe:	781a      	ldrb	r2, [r3, #0]
 8008e00:	4b45      	ldr	r3, [pc, #276]	; (8008f18 <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d105      	bne.n	8008e14 <_ZN5SHIFT16shiftCalculationEv+0xb8>
 8008e08:	4b3b      	ldr	r3, [pc, #236]	; (8008ef8 <_ZN5SHIFT16shiftCalculationEv+0x19c>)
 8008e0a:	781a      	ldrb	r2, [r3, #0]
 8008e0c:	4b43      	ldr	r3, [pc, #268]	; (8008f1c <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	429a      	cmp	r2, r3
 8008e12:	d008      	beq.n	8008e26 <_ZN5SHIFT16shiftCalculationEv+0xca>
		{
			rtc_set_date(2,SW_Date,SW_Month,SW_Year);
 8008e14:	4b3f      	ldr	r3, [pc, #252]	; (8008f14 <_ZN5SHIFT16shiftCalculationEv+0x1b8>)
 8008e16:	7819      	ldrb	r1, [r3, #0]
 8008e18:	4b3f      	ldr	r3, [pc, #252]	; (8008f18 <_ZN5SHIFT16shiftCalculationEv+0x1bc>)
 8008e1a:	781a      	ldrb	r2, [r3, #0]
 8008e1c:	4b3f      	ldr	r3, [pc, #252]	; (8008f1c <_ZN5SHIFT16shiftCalculationEv+0x1c0>)
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	2002      	movs	r0, #2
 8008e22:	f7f9 fcd9 	bl	80027d8 <rtc_set_date>
		}
	}
	TotalMinutesvar = (((hour_t)*(60))+(min_t));
 8008e26:	4b33      	ldr	r3, [pc, #204]	; (8008ef4 <_ZN5SHIFT16shiftCalculationEv+0x198>)
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	0112      	lsls	r2, r2, #4
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	4b2e      	ldr	r3, [pc, #184]	; (8008ef0 <_ZN5SHIFT16shiftCalculationEv+0x194>)
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	4413      	add	r3, r2
 8008e3e:	b29a      	uxth	r2, r3
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	809a      	strh	r2, [r3, #4]
	Shift1_OnTime = (((8)*(60))+(31));	  //495
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008e4a:	80da      	strh	r2, [r3, #6]
	Shift1_OffTime = (((16)*(60))+(30)); //974
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f240 32de 	movw	r2, #990	; 0x3de
 8008e52:	811a      	strh	r2, [r3, #8]

	Shift2_OnTime = (((16)*(60))+(31));	 //975
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f240 32df 	movw	r2, #991	; 0x3df
 8008e5a:	815a      	strh	r2, [r3, #10]
	shift2_buffer_time_1 = (((23)*(60))+(59)); // 1439
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f240 529f 	movw	r2, #1439	; 0x59f
 8008e62:	819a      	strh	r2, [r3, #12]
	Shift2_OffTime = (((0)*(60))+(30));	 //14
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	221e      	movs	r2, #30
 8008e68:	81da      	strh	r2, [r3, #14]

	Shift3_OnTime = (((0)*(60))+(31));	//15
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	221f      	movs	r2, #31
 8008e6e:	821a      	strh	r2, [r3, #16]
	Shift3_OffTime = (((8)*(60))+(30));	 //494
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8008e76:	825a      	strh	r2, [r3, #18]

	if((TotalMinutesvar >=  Shift1_OnTime)&&(TotalMinutesvar <= Shift1_OffTime))
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	889a      	ldrh	r2, [r3, #4]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	88db      	ldrh	r3, [r3, #6]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d309      	bcc.n	8008e98 <_ZN5SHIFT16shiftCalculationEv+0x13c>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	889a      	ldrh	r2, [r3, #4]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	891b      	ldrh	r3, [r3, #8]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d803      	bhi.n	8008e98 <_ZN5SHIFT16shiftCalculationEv+0x13c>
	{
	   CurrentShift=1;
 8008e90:	4b23      	ldr	r3, [pc, #140]	; (8008f20 <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 8008e92:	2201      	movs	r2, #1
 8008e94:	701a      	strb	r2, [r3, #0]
 8008e96:	e025      	b.n	8008ee4 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if(((TotalMinutesvar >=  Shift2_OnTime)&&(TotalMinutesvar <= shift2_buffer_time_1))
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	889a      	ldrh	r2, [r3, #4]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	895b      	ldrh	r3, [r3, #10]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d305      	bcc.n	8008eb0 <_ZN5SHIFT16shiftCalculationEv+0x154>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	889a      	ldrh	r2, [r3, #4]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	899b      	ldrh	r3, [r3, #12]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d905      	bls.n	8008ebc <_ZN5SHIFT16shiftCalculationEv+0x160>
				||((TotalMinutesvar>= 0)&&(TotalMinutesvar<=Shift2_OffTime)))
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	889a      	ldrh	r2, [r3, #4]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	89db      	ldrh	r3, [r3, #14]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d803      	bhi.n	8008ec4 <_ZN5SHIFT16shiftCalculationEv+0x168>
	{//Included one brace to solve warning?
		CurrentShift=2;
 8008ebc:	4b18      	ldr	r3, [pc, #96]	; (8008f20 <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 8008ebe:	2202      	movs	r2, #2
 8008ec0:	701a      	strb	r2, [r3, #0]
 8008ec2:	e00f      	b.n	8008ee4 <_ZN5SHIFT16shiftCalculationEv+0x188>
	}
	else if((TotalMinutesvar >=  Shift3_OnTime)&&(TotalMinutesvar <= Shift3_OffTime))
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	889a      	ldrh	r2, [r3, #4]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	8a1b      	ldrh	r3, [r3, #16]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d309      	bcc.n	8008ee4 <_ZN5SHIFT16shiftCalculationEv+0x188>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	889a      	ldrh	r2, [r3, #4]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	8a5b      	ldrh	r3, [r3, #18]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d803      	bhi.n	8008ee4 <_ZN5SHIFT16shiftCalculationEv+0x188>
	{
		CurrentShift=3;
 8008edc:	4b10      	ldr	r3, [pc, #64]	; (8008f20 <_ZN5SHIFT16shiftCalculationEv+0x1c4>)
 8008ede:	2203      	movs	r2, #3
 8008ee0:	701a      	strb	r2, [r3, #0]
	else
	{
	/*Error return*/
	}
	//UpdateShiftInfo =1;
}
 8008ee2:	e7ff      	b.n	8008ee4 <_ZN5SHIFT16shiftCalculationEv+0x188>
 8008ee4:	bf00      	nop
 8008ee6:	3708      	adds	r7, #8
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	20000986 	.word	0x20000986
 8008ef0:	20000985 	.word	0x20000985
 8008ef4:	20000984 	.word	0x20000984
 8008ef8:	2000098a 	.word	0x2000098a
 8008efc:	20000989 	.word	0x20000989
 8008f00:	20000988 	.word	0x20000988
 8008f04:	20000987 	.word	0x20000987
 8008f08:	200000de 	.word	0x200000de
 8008f0c:	200000e1 	.word	0x200000e1
 8008f10:	200000e2 	.word	0x200000e2
 8008f14:	200000e3 	.word	0x200000e3
 8008f18:	200000e4 	.word	0x200000e4
 8008f1c:	200000e5 	.word	0x200000e5
 8008f20:	2000098b 	.word	0x2000098b

08008f24 <_ZN5SHIFT3runEv>:

void SHIFT::run()
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
	shiftCalculation();
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f7ff ff15 	bl	8008d5c <_ZN5SHIFT16shiftCalculationEv>
}
 8008f32:	bf00      	nop
 8008f34:	3708      	adds	r7, #8
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
	...

08008f3c <_ZN7ESP8266C1Ev>:
extern uint8_t ProductionSet_uintFormat[200];
uint8_t ProductionSet_uintFormat_MEM[850]={0};
uint8_t len=137;


ESP8266::ESP8266() {
 8008f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	4a44      	ldr	r2, [pc, #272]	; (8009058 <_ZN7ESP8266C1Ev+0x11c>)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	601a      	str	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4943      	ldr	r1, [pc, #268]	; (800905c <_ZN7ESP8266C1Ev+0x120>)
 8008f4e:	f103 020e 	add.w	r2, r3, #14
 8008f52:	460b      	mov	r3, r1
 8008f54:	cb03      	ldmia	r3!, {r0, r1}
 8008f56:	6010      	str	r0, [r2, #0]
 8008f58:	6051      	str	r1, [r2, #4]
 8008f5a:	781b      	ldrb	r3, [r3, #0]
 8008f5c:	7213      	strb	r3, [r2, #8]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4a3f      	ldr	r2, [pc, #252]	; (8009060 <_ZN7ESP8266C1Ev+0x124>)
 8008f62:	3317      	adds	r3, #23
 8008f64:	6810      	ldr	r0, [r2, #0]
 8008f66:	6018      	str	r0, [r3, #0]
 8008f68:	8891      	ldrh	r1, [r2, #4]
 8008f6a:	7992      	ldrb	r2, [r2, #6]
 8008f6c:	8099      	strh	r1, [r3, #4]
 8008f6e:	719a      	strb	r2, [r3, #6]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	493c      	ldr	r1, [pc, #240]	; (8009064 <_ZN7ESP8266C1Ev+0x128>)
 8008f74:	f103 021e 	add.w	r2, r3, #30
 8008f78:	6808      	ldr	r0, [r1, #0]
 8008f7a:	6010      	str	r0, [r2, #0]
 8008f7c:	7909      	ldrb	r1, [r1, #4]
 8008f7e:	7111      	strb	r1, [r2, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8008f86:	687d      	ldr	r5, [r7, #4]
 8008f88:	4b37      	ldr	r3, [pc, #220]	; (8009068 <_ZN7ESP8266C1Ev+0x12c>)
 8008f8a:	f105 0424 	add.w	r4, r5, #36	; 0x24
 8008f8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008f90:	c407      	stmia	r4!, {r0, r1, r2}
 8008f92:	8023      	strh	r3, [r4, #0]
 8008f94:	2300      	movs	r3, #0
 8008f96:	f885 3032 	strb.w	r3, [r5, #50]	; 0x32
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4a33      	ldr	r2, [pc, #204]	; (800906c <_ZN7ESP8266C1Ev+0x130>)
 8008f9e:	4614      	mov	r4, r2
 8008fa0:	f103 0c33 	add.w	ip, r3, #51	; 0x33
 8008fa4:	f104 0e20 	add.w	lr, r4, #32
 8008fa8:	4665      	mov	r5, ip
 8008faa:	4626      	mov	r6, r4
 8008fac:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8008fae:	6028      	str	r0, [r5, #0]
 8008fb0:	6069      	str	r1, [r5, #4]
 8008fb2:	60aa      	str	r2, [r5, #8]
 8008fb4:	60eb      	str	r3, [r5, #12]
 8008fb6:	3410      	adds	r4, #16
 8008fb8:	f10c 0c10 	add.w	ip, ip, #16
 8008fbc:	4574      	cmp	r4, lr
 8008fbe:	d1f3      	bne.n	8008fa8 <_ZN7ESP8266C1Ev+0x6c>
 8008fc0:	4665      	mov	r5, ip
 8008fc2:	4623      	mov	r3, r4
 8008fc4:	cb07      	ldmia	r3!, {r0, r1, r2}
 8008fc6:	6028      	str	r0, [r5, #0]
 8008fc8:	6069      	str	r1, [r5, #4]
 8008fca:	60aa      	str	r2, [r5, #8]
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	732b      	strb	r3, [r5, #12]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a27      	ldr	r2, [pc, #156]	; (8009070 <_ZN7ESP8266C1Ev+0x134>)
 8008fd4:	f103 0460 	add.w	r4, r3, #96	; 0x60
 8008fd8:	ca07      	ldmia	r2, {r0, r1, r2}
 8008fda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8008fe4:	687d      	ldr	r5, [r7, #4]
 8008fe6:	4b23      	ldr	r3, [pc, #140]	; (8009074 <_ZN7ESP8266C1Ev+0x138>)
 8008fe8:	f105 046d 	add.w	r4, r5, #109	; 0x6d
 8008fec:	cb07      	ldmia	r3!, {r0, r1, r2}
 8008fee:	6020      	str	r0, [r4, #0]
 8008ff0:	6061      	str	r1, [r4, #4]
 8008ff2:	60a2      	str	r2, [r4, #8]
 8008ff4:	881b      	ldrh	r3, [r3, #0]
 8008ff6:	81a3      	strh	r3, [r4, #12]
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	f885 307b 	strb.w	r3, [r5, #123]	; 0x7b
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a1d      	ldr	r2, [pc, #116]	; (8009078 <_ZN7ESP8266C1Ev+0x13c>)
 8009002:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8009006:	4615      	mov	r5, r2
 8009008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800900a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800900c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800900e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009010:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009012:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009014:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009018:	6020      	str	r0, [r4, #0]
 800901a:	3404      	adds	r4, #4
 800901c:	8021      	strh	r1, [r4, #0]
 800901e:	3402      	adds	r4, #2
 8009020:	0c0b      	lsrs	r3, r1, #16
 8009022:	7023      	strb	r3, [r4, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	33c7      	adds	r3, #199	; 0xc7
 8009028:	2200      	movs	r2, #0
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	605a      	str	r2, [r3, #4]
 800902e:	609a      	str	r2, [r3, #8]
 8009030:	60da      	str	r2, [r3, #12]
 8009032:	611a      	str	r2, [r3, #16]
 8009034:	687d      	ldr	r5, [r7, #4]
 8009036:	4b11      	ldr	r3, [pc, #68]	; (800907c <_ZN7ESP8266C1Ev+0x140>)
 8009038:	f205 2493 	addw	r4, r5, #659	; 0x293
 800903c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800903e:	6020      	str	r0, [r4, #0]
 8009040:	6061      	str	r1, [r4, #4]
 8009042:	60a2      	str	r2, [r4, #8]
 8009044:	881b      	ldrh	r3, [r3, #0]
 8009046:	81a3      	strh	r3, [r4, #12]
 8009048:	2300      	movs	r3, #0
 800904a:	f885 32a1 	strb.w	r3, [r5, #673]	; 0x2a1
	// TODO Auto-generated constructor stub

}
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	4618      	mov	r0, r3
 8009052:	370c      	adds	r7, #12
 8009054:	46bd      	mov	sp, r7
 8009056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009058:	08010188 	.word	0x08010188
 800905c:	0800fef0 	.word	0x0800fef0
 8009060:	0800fefc 	.word	0x0800fefc
 8009064:	0800ff04 	.word	0x0800ff04
 8009068:	0800ff0c 	.word	0x0800ff0c
 800906c:	0800ff1c 	.word	0x0800ff1c
 8009070:	0800ff4c 	.word	0x0800ff4c
 8009074:	0800ff5c 	.word	0x0800ff5c
 8009078:	0800ff6c 	.word	0x0800ff6c
 800907c:	0800ffa4 	.word	0x0800ffa4

08009080 <_ZN7ESP8266D1Ev>:

ESP8266::~ESP8266() {
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
 8009088:	4a04      	ldr	r2, [pc, #16]	; (800909c <_ZN7ESP8266D1Ev+0x1c>)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4618      	mov	r0, r3
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr
 800909c:	08010188 	.word	0x08010188

080090a0 <_ZN7ESP8266D0Ev>:
ESP8266::~ESP8266() {
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b082      	sub	sp, #8
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
}
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f7ff ffe9 	bl	8009080 <_ZN7ESP8266D1Ev>
 80090ae:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f006 f90f 	bl	800f2d6 <_ZdlPvj>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	4618      	mov	r0, r3
 80090bc:	3708      	adds	r7, #8
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <_ZN7ESP82663runEv>:


void ESP8266::run()
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
	RefreshWifiData();
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 fbfc 	bl	80098c8 <_ZN7ESP826615RefreshWifiDataEv>
	Send_WifiCmd();
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 f805 	bl	80090e0 <_ZN7ESP826612Send_WifiCmdEv>

}
 80090d6:	bf00      	nop
 80090d8:	3708      	adds	r7, #8
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
	...

080090e0 <_ZN7ESP826612Send_WifiCmdEv>:

void ESP8266::Send_WifiCmd()
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
	switch(wifi_command)
 80090e8:	4bc0      	ldr	r3, [pc, #768]	; (80093ec <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	3b05      	subs	r3, #5
 80090ee:	2b73      	cmp	r3, #115	; 0x73
 80090f0:	f200 83b2 	bhi.w	8009858 <_ZN7ESP826612Send_WifiCmdEv+0x778>
 80090f4:	a201      	add	r2, pc, #4	; (adr r2, 80090fc <_ZN7ESP826612Send_WifiCmdEv+0x1c>)
 80090f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090fa:	bf00      	nop
 80090fc:	080092cd 	.word	0x080092cd
 8009100:	08009859 	.word	0x08009859
 8009104:	08009859 	.word	0x08009859
 8009108:	08009859 	.word	0x08009859
 800910c:	08009859 	.word	0x08009859
 8009110:	080092f1 	.word	0x080092f1
 8009114:	0800931b 	.word	0x0800931b
 8009118:	08009349 	.word	0x08009349
 800911c:	0800936d 	.word	0x0800936d
 8009120:	0800939b 	.word	0x0800939b
 8009124:	080093c5 	.word	0x080093c5
 8009128:	08009859 	.word	0x08009859
 800912c:	08009859 	.word	0x08009859
 8009130:	08009859 	.word	0x08009859
 8009134:	08009859 	.word	0x08009859
 8009138:	08009409 	.word	0x08009409
 800913c:	08009445 	.word	0x08009445
 8009140:	08009859 	.word	0x08009859
 8009144:	08009859 	.word	0x08009859
 8009148:	08009859 	.word	0x08009859
 800914c:	08009859 	.word	0x08009859
 8009150:	08009859 	.word	0x08009859
 8009154:	08009859 	.word	0x08009859
 8009158:	08009859 	.word	0x08009859
 800915c:	08009859 	.word	0x08009859
 8009160:	08009489 	.word	0x08009489
 8009164:	08009859 	.word	0x08009859
 8009168:	08009859 	.word	0x08009859
 800916c:	08009859 	.word	0x08009859
 8009170:	08009859 	.word	0x08009859
 8009174:	08009859 	.word	0x08009859
 8009178:	08009859 	.word	0x08009859
 800917c:	08009859 	.word	0x08009859
 8009180:	08009859 	.word	0x08009859
 8009184:	08009859 	.word	0x08009859
 8009188:	08009859 	.word	0x08009859
 800918c:	080094b9 	.word	0x080094b9
 8009190:	08009859 	.word	0x08009859
 8009194:	08009859 	.word	0x08009859
 8009198:	08009859 	.word	0x08009859
 800919c:	08009859 	.word	0x08009859
 80091a0:	08009859 	.word	0x08009859
 80091a4:	08009859 	.word	0x08009859
 80091a8:	08009859 	.word	0x08009859
 80091ac:	080094e7 	.word	0x080094e7
 80091b0:	08009515 	.word	0x08009515
 80091b4:	0800953f 	.word	0x0800953f
 80091b8:	08009859 	.word	0x08009859
 80091bc:	08009859 	.word	0x08009859
 80091c0:	08009859 	.word	0x08009859
 80091c4:	08009859 	.word	0x08009859
 80091c8:	08009859 	.word	0x08009859
 80091cc:	08009859 	.word	0x08009859
 80091d0:	08009859 	.word	0x08009859
 80091d4:	08009859 	.word	0x08009859
 80091d8:	08009859 	.word	0x08009859
 80091dc:	08009859 	.word	0x08009859
 80091e0:	08009859 	.word	0x08009859
 80091e4:	08009859 	.word	0x08009859
 80091e8:	08009859 	.word	0x08009859
 80091ec:	08009859 	.word	0x08009859
 80091f0:	08009859 	.word	0x08009859
 80091f4:	08009859 	.word	0x08009859
 80091f8:	08009859 	.word	0x08009859
 80091fc:	08009859 	.word	0x08009859
 8009200:	0800956d 	.word	0x0800956d
 8009204:	08009597 	.word	0x08009597
 8009208:	08009859 	.word	0x08009859
 800920c:	08009859 	.word	0x08009859
 8009210:	08009859 	.word	0x08009859
 8009214:	08009859 	.word	0x08009859
 8009218:	08009859 	.word	0x08009859
 800921c:	08009859 	.word	0x08009859
 8009220:	08009859 	.word	0x08009859
 8009224:	08009859 	.word	0x08009859
 8009228:	080095c5 	.word	0x080095c5
 800922c:	080095ef 	.word	0x080095ef
 8009230:	08009859 	.word	0x08009859
 8009234:	08009859 	.word	0x08009859
 8009238:	08009859 	.word	0x08009859
 800923c:	08009859 	.word	0x08009859
 8009240:	08009859 	.word	0x08009859
 8009244:	08009859 	.word	0x08009859
 8009248:	08009859 	.word	0x08009859
 800924c:	08009859 	.word	0x08009859
 8009250:	0800961d 	.word	0x0800961d
 8009254:	080096c9 	.word	0x080096c9
 8009258:	08009859 	.word	0x08009859
 800925c:	08009859 	.word	0x08009859
 8009260:	08009859 	.word	0x08009859
 8009264:	08009859 	.word	0x08009859
 8009268:	08009859 	.word	0x08009859
 800926c:	08009859 	.word	0x08009859
 8009270:	08009859 	.word	0x08009859
 8009274:	08009859 	.word	0x08009859
 8009278:	080096f7 	.word	0x080096f7
 800927c:	0800975b 	.word	0x0800975b
 8009280:	080097e1 	.word	0x080097e1
 8009284:	0800980d 	.word	0x0800980d
 8009288:	08009779 	.word	0x08009779
 800928c:	080097b5 	.word	0x080097b5
 8009290:	08009859 	.word	0x08009859
 8009294:	08009859 	.word	0x08009859
 8009298:	08009859 	.word	0x08009859
 800929c:	08009859 	.word	0x08009859
 80092a0:	08009839 	.word	0x08009839
 80092a4:	08009859 	.word	0x08009859
 80092a8:	08009859 	.word	0x08009859
 80092ac:	08009859 	.word	0x08009859
 80092b0:	08009859 	.word	0x08009859
 80092b4:	08009859 	.word	0x08009859
 80092b8:	08009859 	.word	0x08009859
 80092bc:	08009859 	.word	0x08009859
 80092c0:	08009859 	.word	0x08009859
 80092c4:	08009859 	.word	0x08009859
 80092c8:	08009861 	.word	0x08009861
	{
	case 5:
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_SET);
 80092cc:	2201      	movs	r2, #1
 80092ce:	2104      	movs	r1, #4
 80092d0:	4847      	ldr	r0, [pc, #284]	; (80093f0 <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 80092d2:	f001 f8b9 	bl	800a448 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80092d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80092da:	f000 fd6f 	bl	8009dbc <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, WIFIRST_Pin, GPIO_PIN_RESET);
 80092de:	2200      	movs	r2, #0
 80092e0:	2104      	movs	r1, #4
 80092e2:	4843      	ldr	r0, [pc, #268]	; (80093f0 <_ZN7ESP826612Send_WifiCmdEv+0x310>)
 80092e4:	f001 f8b0 	bl	800a448 <HAL_GPIO_WritePin>
		wifi_command=13;
 80092e8:	4b40      	ldr	r3, [pc, #256]	; (80093ec <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 80092ea:	220d      	movs	r2, #13
 80092ec:	701a      	strb	r2, [r3, #0]

	break;
 80092ee:	e2d2      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 10://reset
	NoOfdata_byte=7;
 80092f0:	4b40      	ldr	r3, [pc, #256]	; (80093f4 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 80092f2:	2207      	movs	r2, #7
 80092f4:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 80092f6:	4b3d      	ldr	r3, [pc, #244]	; (80093ec <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 80092f8:	220d      	movs	r2, #13
 80092fa:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 80092fc:	4b3e      	ldr	r3, [pc, #248]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80092fe:	2200      	movs	r2, #0
 8009300:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 8009302:	4b3e      	ldr	r3, [pc, #248]	; (80093fc <_ZN7ESP826612Send_WifiCmdEv+0x31c>)
 8009304:	2200      	movs	r2, #0
 8009306:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtRst,NoOfdata_byte);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	330e      	adds	r3, #14
 800930c:	4a39      	ldr	r2, [pc, #228]	; (80093f4 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800930e:	8812      	ldrh	r2, [r2, #0]
 8009310:	4619      	mov	r1, r3
 8009312:	483b      	ldr	r0, [pc, #236]	; (8009400 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009314:	f004 fc86 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 8009318:	e2bd      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 11:
	if(++Timerdelay >6)
 800931a:	4b37      	ldr	r3, [pc, #220]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	3301      	adds	r3, #1
 8009320:	b2da      	uxtb	r2, r3
 8009322:	4b35      	ldr	r3, [pc, #212]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009324:	701a      	strb	r2, [r3, #0]
 8009326:	4b34      	ldr	r3, [pc, #208]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009328:	781b      	ldrb	r3, [r3, #0]
 800932a:	2b06      	cmp	r3, #6
 800932c:	bf8c      	ite	hi
 800932e:	2301      	movhi	r3, #1
 8009330:	2300      	movls	r3, #0
 8009332:	b2db      	uxtb	r3, r3
 8009334:	2b00      	cmp	r3, #0
 8009336:	f000 8295 	beq.w	8009864 <_ZN7ESP826612Send_WifiCmdEv+0x784>
	{
		Timerdelay=0;
 800933a:	4b2f      	ldr	r3, [pc, #188]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800933c:	2200      	movs	r2, #0
 800933e:	701a      	strb	r2, [r3, #0]
		wifi_command=14;
 8009340:	4b2a      	ldr	r3, [pc, #168]	; (80093ec <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009342:	220e      	movs	r2, #14
 8009344:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009346:	e28d      	b.n	8009864 <_ZN7ESP826612Send_WifiCmdEv+0x784>
	case 12:
	NoOfdata_byte=6;
 8009348:	4b2a      	ldr	r3, [pc, #168]	; (80093f4 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800934a:	2206      	movs	r2, #6
 800934c:	801a      	strh	r2, [r3, #0]
	wifi_command=13;
 800934e:	4b27      	ldr	r3, [pc, #156]	; (80093ec <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009350:	220d      	movs	r2, #13
 8009352:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009354:	4b28      	ldr	r3, [pc, #160]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009356:	2200      	movs	r2, #0
 8009358:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDAtEch0,NoOfdata_byte);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	3317      	adds	r3, #23
 800935e:	4a25      	ldr	r2, [pc, #148]	; (80093f4 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 8009360:	8812      	ldrh	r2, [r2, #0]
 8009362:	4619      	mov	r1, r3
 8009364:	4826      	ldr	r0, [pc, #152]	; (8009400 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 8009366:	f004 fc5d 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 800936a:	e294      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 13:
	if(++Timerdelay >12)
 800936c:	4b22      	ldr	r3, [pc, #136]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	3301      	adds	r3, #1
 8009372:	b2da      	uxtb	r2, r3
 8009374:	4b20      	ldr	r3, [pc, #128]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 8009376:	701a      	strb	r2, [r3, #0]
 8009378:	4b1f      	ldr	r3, [pc, #124]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2b0c      	cmp	r3, #12
 800937e:	bf8c      	ite	hi
 8009380:	2301      	movhi	r3, #1
 8009382:	2300      	movls	r3, #0
 8009384:	b2db      	uxtb	r3, r3
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 826e 	beq.w	8009868 <_ZN7ESP826612Send_WifiCmdEv+0x788>
	{
		Timerdelay=0;
 800938c:	4b1a      	ldr	r3, [pc, #104]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 800938e:	2200      	movs	r2, #0
 8009390:	701a      	strb	r2, [r3, #0]
		wifi_command=20;
 8009392:	4b16      	ldr	r3, [pc, #88]	; (80093ec <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 8009394:	2214      	movs	r2, #20
 8009396:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009398:	e266      	b.n	8009868 <_ZN7ESP826612Send_WifiCmdEv+0x788>
	case 14:
	NoOfdata_byte=4;
 800939a:	4b16      	ldr	r3, [pc, #88]	; (80093f4 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 800939c:	2204      	movs	r2, #4
 800939e:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=8;
 80093a0:	4b18      	ldr	r3, [pc, #96]	; (8009404 <_ZN7ESP826612Send_WifiCmdEv+0x324>)
 80093a2:	2208      	movs	r2, #8
 80093a4:	701a      	strb	r2, [r3, #0]
	wifi_command=20;//default wait 30sec
 80093a6:	4b11      	ldr	r3, [pc, #68]	; (80093ec <_ZN7ESP826612Send_WifiCmdEv+0x30c>)
 80093a8:	2214      	movs	r2, #20
 80093aa:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 80093ac:	4b12      	ldr	r3, [pc, #72]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80093ae:	2200      	movs	r2, #0
 80093b0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATok,NoOfdata_byte);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	331e      	adds	r3, #30
 80093b6:	4a0f      	ldr	r2, [pc, #60]	; (80093f4 <_ZN7ESP826612Send_WifiCmdEv+0x314>)
 80093b8:	8812      	ldrh	r2, [r2, #0]
 80093ba:	4619      	mov	r1, r3
 80093bc:	4810      	ldr	r0, [pc, #64]	; (8009400 <_ZN7ESP826612Send_WifiCmdEv+0x320>)
 80093be:	f004 fc31 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 80093c2:	e268      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 15:
	if(++Timerdelay >2)
 80093c4:	4b0c      	ldr	r3, [pc, #48]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80093c6:	781b      	ldrb	r3, [r3, #0]
 80093c8:	3301      	adds	r3, #1
 80093ca:	b2da      	uxtb	r2, r3
 80093cc:	4b0a      	ldr	r3, [pc, #40]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80093ce:	701a      	strb	r2, [r3, #0]
 80093d0:	4b09      	ldr	r3, [pc, #36]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	bf8c      	ite	hi
 80093d8:	2301      	movhi	r3, #1
 80093da:	2300      	movls	r3, #0
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 8244 	beq.w	800986c <_ZN7ESP826612Send_WifiCmdEv+0x78c>
	{
		Timerdelay=0;
 80093e4:	4b04      	ldr	r3, [pc, #16]	; (80093f8 <_ZN7ESP826612Send_WifiCmdEv+0x318>)
 80093e6:	2200      	movs	r2, #0
 80093e8:	701a      	strb	r2, [r3, #0]
	}
	break;
 80093ea:	e23f      	b.n	800986c <_ZN7ESP826612Send_WifiCmdEv+0x78c>
 80093ec:	2000098d 	.word	0x2000098d
 80093f0:	48000400 	.word	0x48000400
 80093f4:	20000b58 	.word	0x20000b58
 80093f8:	20000b5a 	.word	0x20000b5a
 80093fc:	20000b54 	.word	0x20000b54
 8009400:	200003f4 	.word	0x200003f4
 8009404:	20000b55 	.word	0x20000b55
	case 20:   //CWMODE		//hardrest sequce//1.0 for wifi reset
	NoOfdata_byte=13;
 8009408:	4ba3      	ldr	r3, [pc, #652]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800940a:	220d      	movs	r2, #13
 800940c:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=1;	  //add retry
 800940e:	4ba3      	ldr	r3, [pc, #652]	; (800969c <_ZN7ESP826612Send_WifiCmdEv+0x5bc>)
 8009410:	2201      	movs	r2, #1
 8009412:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009414:	4ba2      	ldr	r3, [pc, #648]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009416:	2200      	movs	r2, #0
 8009418:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 800941a:	4ba2      	ldr	r3, [pc, #648]	; (80096a4 <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 800941c:	2200      	movs	r2, #0
 800941e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWMODE,NoOfdata_byte);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	3324      	adds	r3, #36	; 0x24
 8009424:	4a9c      	ldr	r2, [pc, #624]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 8009426:	8812      	ldrh	r2, [r2, #0]
 8009428:	4619      	mov	r1, r3
 800942a:	489f      	ldr	r0, [pc, #636]	; (80096a8 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 800942c:	f004 fbfa 	bl	800dc24 <HAL_UART_Transmit_IT>
	Check_CWMODE_For_Hang = Check_CWMODE_For_Hang+1;
 8009430:	4b9e      	ldr	r3, [pc, #632]	; (80096ac <_ZN7ESP826612Send_WifiCmdEv+0x5cc>)
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	3301      	adds	r3, #1
 8009436:	b2da      	uxtb	r2, r3
 8009438:	4b9c      	ldr	r3, [pc, #624]	; (80096ac <_ZN7ESP826612Send_WifiCmdEv+0x5cc>)
 800943a:	701a      	strb	r2, [r3, #0]
	wifi_command=21;
 800943c:	4b9c      	ldr	r3, [pc, #624]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800943e:	2215      	movs	r2, #21
 8009440:	701a      	strb	r2, [r3, #0]

	break;
 8009442:	e228      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 21:	//waiting for Ok  && if above 30 seconds resend command
	if(++Timerdelay >5)
 8009444:	4b96      	ldr	r3, [pc, #600]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	3301      	adds	r3, #1
 800944a:	b2da      	uxtb	r2, r3
 800944c:	4b94      	ldr	r3, [pc, #592]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800944e:	701a      	strb	r2, [r3, #0]
 8009450:	4b93      	ldr	r3, [pc, #588]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	2b05      	cmp	r3, #5
 8009456:	bf8c      	ite	hi
 8009458:	2301      	movhi	r3, #1
 800945a:	2300      	movls	r3, #0
 800945c:	b2db      	uxtb	r3, r3
 800945e:	2b00      	cmp	r3, #0
 8009460:	f000 8206 	beq.w	8009870 <_ZN7ESP826612Send_WifiCmdEv+0x790>
	{
		Timerdelay=0;
 8009464:	4b8e      	ldr	r3, [pc, #568]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009466:	2200      	movs	r2, #0
 8009468:	701a      	strb	r2, [r3, #0]
		if(5 ==  Check_CWMODE_For_Hang)
 800946a:	4b90      	ldr	r3, [pc, #576]	; (80096ac <_ZN7ESP826612Send_WifiCmdEv+0x5cc>)
 800946c:	781b      	ldrb	r3, [r3, #0]
 800946e:	2b05      	cmp	r3, #5
 8009470:	d106      	bne.n	8009480 <_ZN7ESP826612Send_WifiCmdEv+0x3a0>
		{
			wifi_command=5;	 //Hardware reset
 8009472:	4b8f      	ldr	r3, [pc, #572]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 8009474:	2205      	movs	r2, #5
 8009476:	701a      	strb	r2, [r3, #0]
			Check_CWMODE_For_Hang = 0;
 8009478:	4b8c      	ldr	r3, [pc, #560]	; (80096ac <_ZN7ESP826612Send_WifiCmdEv+0x5cc>)
 800947a:	2200      	movs	r2, #0
 800947c:	701a      	strb	r2, [r3, #0]
		else
		{
			wifi_command=10;
		}
	}
	break;
 800947e:	e1f7      	b.n	8009870 <_ZN7ESP826612Send_WifiCmdEv+0x790>
			wifi_command=10;
 8009480:	4b8b      	ldr	r3, [pc, #556]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 8009482:	220a      	movs	r2, #10
 8009484:	701a      	strb	r2, [r3, #0]
	break;
 8009486:	e1f3      	b.n	8009870 <_ZN7ESP826612Send_WifiCmdEv+0x790>
	case 30:   //CWJAP	   //userid-9digit,psw 8digit  //userid-5digit,psw 8digit
	NoOfdata_byte=45;//41;//32;
 8009488:	4b83      	ldr	r3, [pc, #524]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800948a:	222d      	movs	r2, #45	; 0x2d
 800948c:	801a      	strh	r2, [r3, #0]
	Rxseqdecoder=2;
 800948e:	4b83      	ldr	r3, [pc, #524]	; (800969c <_ZN7ESP826612Send_WifiCmdEv+0x5bc>)
 8009490:	2202      	movs	r2, #2
 8009492:	701a      	strb	r2, [r3, #0]
	wifi_command=41;
 8009494:	4b86      	ldr	r3, [pc, #536]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 8009496:	2229      	movs	r2, #41	; 0x29
 8009498:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800949a:	4b81      	ldr	r3, [pc, #516]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800949c:	2200      	movs	r2, #0
 800949e:	701a      	strb	r2, [r3, #0]
	bufferptr=0;
 80094a0:	4b80      	ldr	r3, [pc, #512]	; (80096a4 <_ZN7ESP826612Send_WifiCmdEv+0x5c4>)
 80094a2:	2200      	movs	r2, #0
 80094a4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCWJAPUsernamePsw,NoOfdata_byte);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	3333      	adds	r3, #51	; 0x33
 80094aa:	4a7b      	ldr	r2, [pc, #492]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 80094ac:	8812      	ldrh	r2, [r2, #0]
 80094ae:	4619      	mov	r1, r3
 80094b0:	487d      	ldr	r0, [pc, #500]	; (80096a8 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 80094b2:	f004 fbb7 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;		   //add retry
 80094b6:	e1ee      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 41:	   //resend if o replay
	if(++Timerdelay >30)
 80094b8:	4b79      	ldr	r3, [pc, #484]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	3301      	adds	r3, #1
 80094be:	b2da      	uxtb	r2, r3
 80094c0:	4b77      	ldr	r3, [pc, #476]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80094c2:	701a      	strb	r2, [r3, #0]
 80094c4:	4b76      	ldr	r3, [pc, #472]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	2b1e      	cmp	r3, #30
 80094ca:	bf8c      	ite	hi
 80094cc:	2301      	movhi	r3, #1
 80094ce:	2300      	movls	r3, #0
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 81ce 	beq.w	8009874 <_ZN7ESP826612Send_WifiCmdEv+0x794>
	{
		Timerdelay=0;
 80094d8:	4b71      	ldr	r3, [pc, #452]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80094da:	2200      	movs	r2, #0
 80094dc:	701a      	strb	r2, [r3, #0]
		wifi_command=10;	//41
 80094de:	4b74      	ldr	r3, [pc, #464]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 80094e0:	220a      	movs	r2, #10
 80094e2:	701a      	strb	r2, [r3, #0]
	}
	break;
 80094e4:	e1c6      	b.n	8009874 <_ZN7ESP826612Send_WifiCmdEv+0x794>
	case 49:
	if(++Timerdelay >8)
 80094e6:	4b6e      	ldr	r3, [pc, #440]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	3301      	adds	r3, #1
 80094ec:	b2da      	uxtb	r2, r3
 80094ee:	4b6c      	ldr	r3, [pc, #432]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80094f0:	701a      	strb	r2, [r3, #0]
 80094f2:	4b6b      	ldr	r3, [pc, #428]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	2b08      	cmp	r3, #8
 80094f8:	bf8c      	ite	hi
 80094fa:	2301      	movhi	r3, #1
 80094fc:	2300      	movls	r3, #0
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	2b00      	cmp	r3, #0
 8009502:	f000 81b9 	beq.w	8009878 <_ZN7ESP826612Send_WifiCmdEv+0x798>
	{
		Timerdelay=0;
 8009506:	4b66      	ldr	r3, [pc, #408]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009508:	2200      	movs	r2, #0
 800950a:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 800950c:	4b68      	ldr	r3, [pc, #416]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800950e:	2232      	movs	r2, #50	; 0x32
 8009510:	701a      	strb	r2, [r3, #0]
	}
	break;
 8009512:	e1b1      	b.n	8009878 <_ZN7ESP826612Send_WifiCmdEv+0x798>
	case 50:   //CWJAP

	NoOfdata_byte=11;
 8009514:	4b60      	ldr	r3, [pc, #384]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 8009516:	220b      	movs	r2, #11
 8009518:	801a      	strh	r2, [r3, #0]
	wifi_command=51;
 800951a:	4b65      	ldr	r3, [pc, #404]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 800951c:	2233      	movs	r2, #51	; 0x33
 800951e:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=3;
 8009520:	4b5e      	ldr	r3, [pc, #376]	; (800969c <_ZN7ESP826612Send_WifiCmdEv+0x5bc>)
 8009522:	2203      	movs	r2, #3
 8009524:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009526:	4b5e      	ldr	r3, [pc, #376]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009528:	2200      	movs	r2, #0
 800952a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CMDATCwjapRead,NoOfdata_byte);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	3360      	adds	r3, #96	; 0x60
 8009530:	4a59      	ldr	r2, [pc, #356]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 8009532:	8812      	ldrh	r2, [r2, #0]
 8009534:	4619      	mov	r1, r3
 8009536:	485c      	ldr	r0, [pc, #368]	; (80096a8 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 8009538:	f004 fb74 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 800953c:	e1ab      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 51:
	if(++Timerdelay >15)
 800953e:	4b58      	ldr	r3, [pc, #352]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009540:	781b      	ldrb	r3, [r3, #0]
 8009542:	3301      	adds	r3, #1
 8009544:	b2da      	uxtb	r2, r3
 8009546:	4b56      	ldr	r3, [pc, #344]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009548:	701a      	strb	r2, [r3, #0]
 800954a:	4b55      	ldr	r3, [pc, #340]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	2b0f      	cmp	r3, #15
 8009550:	bf8c      	ite	hi
 8009552:	2301      	movhi	r3, #1
 8009554:	2300      	movls	r3, #0
 8009556:	b2db      	uxtb	r3, r3
 8009558:	2b00      	cmp	r3, #0
 800955a:	f000 818f 	beq.w	800987c <_ZN7ESP826612Send_WifiCmdEv+0x79c>
	{
		Timerdelay=0;
 800955e:	4b50      	ldr	r3, [pc, #320]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009560:	2200      	movs	r2, #0
 8009562:	701a      	strb	r2, [r3, #0]
		wifi_command=10; //50
 8009564:	4b52      	ldr	r3, [pc, #328]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 8009566:	220a      	movs	r2, #10
 8009568:	701a      	strb	r2, [r3, #0]
	}

	break;
 800956a:	e187      	b.n	800987c <_ZN7ESP826612Send_WifiCmdEv+0x79c>
	case 70:   //CIPMUX

	NoOfdata_byte=13;
 800956c:	4b4a      	ldr	r3, [pc, #296]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800956e:	220d      	movs	r2, #13
 8009570:	801a      	strh	r2, [r3, #0]
	wifi_command=71;
 8009572:	4b4f      	ldr	r3, [pc, #316]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 8009574:	2247      	movs	r2, #71	; 0x47
 8009576:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=4;
 8009578:	4b48      	ldr	r3, [pc, #288]	; (800969c <_ZN7ESP826612Send_WifiCmdEv+0x5bc>)
 800957a:	2204      	movs	r2, #4
 800957c:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 800957e:	4b48      	ldr	r3, [pc, #288]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009580:	2200      	movs	r2, #0
 8009582:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdATCipmuxWrite,NoOfdata_byte);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	336d      	adds	r3, #109	; 0x6d
 8009588:	4a43      	ldr	r2, [pc, #268]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800958a:	8812      	ldrh	r2, [r2, #0]
 800958c:	4619      	mov	r1, r3
 800958e:	4846      	ldr	r0, [pc, #280]	; (80096a8 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 8009590:	f004 fb48 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;	  //2sec
 8009594:	e17f      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 71:
	if(++Timerdelay >15)
 8009596:	4b42      	ldr	r3, [pc, #264]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	3301      	adds	r3, #1
 800959c:	b2da      	uxtb	r2, r3
 800959e:	4b40      	ldr	r3, [pc, #256]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80095a0:	701a      	strb	r2, [r3, #0]
 80095a2:	4b3f      	ldr	r3, [pc, #252]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	2b0f      	cmp	r3, #15
 80095a8:	bf8c      	ite	hi
 80095aa:	2301      	movhi	r3, #1
 80095ac:	2300      	movls	r3, #0
 80095ae:	b2db      	uxtb	r3, r3
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 8165 	beq.w	8009880 <_ZN7ESP826612Send_WifiCmdEv+0x7a0>
	{
		Timerdelay=0;
 80095b6:	4b3a      	ldr	r3, [pc, #232]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80095b8:	2200      	movs	r2, #0
 80095ba:	701a      	strb	r2, [r3, #0]
		wifi_command=10;   //70
 80095bc:	4b3c      	ldr	r3, [pc, #240]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 80095be:	220a      	movs	r2, #10
 80095c0:	701a      	strb	r2, [r3, #0]
	}
	break;
 80095c2:	e15d      	b.n	8009880 <_ZN7ESP826612Send_WifiCmdEv+0x7a0>
	case 80:
	NoOfdata_byte=55;//41;//41;
 80095c4:	4b34      	ldr	r3, [pc, #208]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 80095c6:	2237      	movs	r2, #55	; 0x37
 80095c8:	801a      	strh	r2, [r3, #0]
	wifi_command=81;
 80095ca:	4b39      	ldr	r3, [pc, #228]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 80095cc:	2251      	movs	r2, #81	; 0x51
 80095ce:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=5;
 80095d0:	4b32      	ldr	r3, [pc, #200]	; (800969c <_ZN7ESP826612Send_WifiCmdEv+0x5bc>)
 80095d2:	2205      	movs	r2, #5
 80095d4:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 80095d6:	4b32      	ldr	r3, [pc, #200]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80095d8:	2200      	movs	r2, #0
 80095da:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdAtCipStartWrite,NoOfdata_byte);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	337c      	adds	r3, #124	; 0x7c
 80095e0:	4a2d      	ldr	r2, [pc, #180]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 80095e2:	8812      	ldrh	r2, [r2, #0]
 80095e4:	4619      	mov	r1, r3
 80095e6:	4830      	ldr	r0, [pc, #192]	; (80096a8 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 80095e8:	f004 fb1c 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 80095ec:	e153      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 81:					//5sec
	if(++Timerdelay >20)
 80095ee:	4b2c      	ldr	r3, [pc, #176]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80095f0:	781b      	ldrb	r3, [r3, #0]
 80095f2:	3301      	adds	r3, #1
 80095f4:	b2da      	uxtb	r2, r3
 80095f6:	4b2a      	ldr	r3, [pc, #168]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80095f8:	701a      	strb	r2, [r3, #0]
 80095fa:	4b29      	ldr	r3, [pc, #164]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	2b14      	cmp	r3, #20
 8009600:	bf8c      	ite	hi
 8009602:	2301      	movhi	r3, #1
 8009604:	2300      	movls	r3, #0
 8009606:	b2db      	uxtb	r3, r3
 8009608:	2b00      	cmp	r3, #0
 800960a:	f000 813b 	beq.w	8009884 <_ZN7ESP826612Send_WifiCmdEv+0x7a4>
	{
		Timerdelay=0;
 800960e:	4b24      	ldr	r3, [pc, #144]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009610:	2200      	movs	r2, #0
 8009612:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 8009614:	4b26      	ldr	r3, [pc, #152]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 8009616:	220a      	movs	r2, #10
 8009618:	701a      	strb	r2, [r3, #0]
	}
	break;
 800961a:	e133      	b.n	8009884 <_ZN7ESP826612Send_WifiCmdEv+0x7a4>
	case 90:   //CIPSEND

	ContentLength = 811;//106
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f240 322b 	movw	r2, #811	; 0x32b
 8009622:	819a      	strh	r2, [r3, #12]
	Dyn_data_calc = len+(ContentLength);
 8009624:	4b23      	ldr	r3, [pc, #140]	; (80096b4 <_ZN7ESP826612Send_WifiCmdEv+0x5d4>)
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	b29a      	uxth	r2, r3
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	899b      	ldrh	r3, [r3, #12]
 800962e:	4413      	add	r3, r2
 8009630:	b29a      	uxth	r2, r3
 8009632:	4b21      	ldr	r3, [pc, #132]	; (80096b8 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 8009634:	801a      	strh	r2, [r3, #0]
	Framecheck=0;
 8009636:	4b21      	ldr	r3, [pc, #132]	; (80096bc <_ZN7ESP826612Send_WifiCmdEv+0x5dc>)
 8009638:	2200      	movs	r2, #0
 800963a:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= 16;
 800963c:	4b16      	ldr	r3, [pc, #88]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800963e:	2210      	movs	r2, #16
 8009640:	801a      	strh	r2, [r3, #0]
	sprintf(SendData_charFormat,"AT+CIPSEND=%d\r\n",Dyn_data_calc);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	33c7      	adds	r3, #199	; 0xc7
 8009646:	4a1c      	ldr	r2, [pc, #112]	; (80096b8 <_ZN7ESP826612Send_WifiCmdEv+0x5d8>)
 8009648:	8812      	ldrh	r2, [r2, #0]
 800964a:	491d      	ldr	r1, [pc, #116]	; (80096c0 <_ZN7ESP826612Send_WifiCmdEv+0x5e0>)
 800964c:	4618      	mov	r0, r3
 800964e:	f005 ff7f 	bl	800f550 <siprintf>
	memcpy(SendData_uintFormat,SendData_charFormat,NoOfdata_byte);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f103 00b3 	add.w	r0, r3, #179	; 0xb3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	33c7      	adds	r3, #199	; 0xc7
 800965c:	4a0e      	ldr	r2, [pc, #56]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800965e:	8812      	ldrh	r2, [r2, #0]
 8009660:	4619      	mov	r1, r3
 8009662:	f005 fe6f 	bl	800f344 <memcpy>
	HAL_UART_Transmit_IT(&hlpuart1,SendData_uintFormat,NoOfdata_byte);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	33b3      	adds	r3, #179	; 0xb3
 800966a:	4a0b      	ldr	r2, [pc, #44]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800966c:	8812      	ldrh	r2, [r2, #0]
 800966e:	4619      	mov	r1, r3
 8009670:	480d      	ldr	r0, [pc, #52]	; (80096a8 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 8009672:	f004 fad7 	bl	800dc24 <HAL_UART_Transmit_IT>
	wifi_command=91;
 8009676:	4b0e      	ldr	r3, [pc, #56]	; (80096b0 <_ZN7ESP826612Send_WifiCmdEv+0x5d0>)
 8009678:	225b      	movs	r2, #91	; 0x5b
 800967a:	701a      	strb	r2, [r3, #0]
	Rxseqdecoder=6;
 800967c:	4b07      	ldr	r3, [pc, #28]	; (800969c <_ZN7ESP826612Send_WifiCmdEv+0x5bc>)
 800967e:	2206      	movs	r2, #6
 8009680:	701a      	strb	r2, [r3, #0]
	Timerdelay=0;
 8009682:	4b07      	ldr	r3, [pc, #28]	; (80096a0 <_ZN7ESP826612Send_WifiCmdEv+0x5c0>)
 8009684:	2200      	movs	r2, #0
 8009686:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,ESP8266TXData,NoOfdata_byte);
 8009688:	4b03      	ldr	r3, [pc, #12]	; (8009698 <_ZN7ESP826612Send_WifiCmdEv+0x5b8>)
 800968a:	881b      	ldrh	r3, [r3, #0]
 800968c:	461a      	mov	r2, r3
 800968e:	490d      	ldr	r1, [pc, #52]	; (80096c4 <_ZN7ESP826612Send_WifiCmdEv+0x5e4>)
 8009690:	4805      	ldr	r0, [pc, #20]	; (80096a8 <_ZN7ESP826612Send_WifiCmdEv+0x5c8>)
 8009692:	f004 fac7 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 8009696:	e0fe      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
 8009698:	20000b58 	.word	0x20000b58
 800969c:	20000b55 	.word	0x20000b55
 80096a0:	20000b5a 	.word	0x20000b5a
 80096a4:	20000b54 	.word	0x20000b54
 80096a8:	200003f4 	.word	0x200003f4
 80096ac:	20000b56 	.word	0x20000b56
 80096b0:	2000098d 	.word	0x2000098d
 80096b4:	20000008 	.word	0x20000008
 80096b8:	20000b5c 	.word	0x20000b5c
 80096bc:	20000b60 	.word	0x20000b60
 80096c0:	0800ffb4 	.word	0x0800ffb4
 80096c4:	20000990 	.word	0x20000990
	case 91:
	if(++Timerdelay >15)
 80096c8:	4b75      	ldr	r3, [pc, #468]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	3301      	adds	r3, #1
 80096ce:	b2da      	uxtb	r2, r3
 80096d0:	4b73      	ldr	r3, [pc, #460]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80096d2:	701a      	strb	r2, [r3, #0]
 80096d4:	4b72      	ldr	r3, [pc, #456]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	2b0f      	cmp	r3, #15
 80096da:	bf8c      	ite	hi
 80096dc:	2301      	movhi	r3, #1
 80096de:	2300      	movls	r3, #0
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	f000 80d0 	beq.w	8009888 <_ZN7ESP826612Send_WifiCmdEv+0x7a8>
	{
		Timerdelay=0;
 80096e8:	4b6d      	ldr	r3, [pc, #436]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80096ea:	2200      	movs	r2, #0
 80096ec:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 80096ee:	4b6d      	ldr	r3, [pc, #436]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 80096f0:	220a      	movs	r2, #10
 80096f2:	701a      	strb	r2, [r3, #0]
	}
	break;
 80096f4:	e0c8      	b.n	8009888 <_ZN7ESP826612Send_WifiCmdEv+0x7a8>
	case 100:

		len = sprintf(PostUrl_CharFormat,"POST /production?mac=2002 HTTP/1.1\r\n"
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f103 00db 	add.w	r0, r3, #219	; 0xdb
									"Host: skyfastpms.janaticsindia.com:9010\r\n"
									"Accept: text/html\r\n"
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",ContentLength);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	899b      	ldrh	r3, [r3, #12]
		len = sprintf(PostUrl_CharFormat,"POST /production?mac=2002 HTTP/1.1\r\n"
 8009700:	461a      	mov	r2, r3
 8009702:	4969      	ldr	r1, [pc, #420]	; (80098a8 <_ZN7ESP826612Send_WifiCmdEv+0x7c8>)
 8009704:	f005 ff24 	bl	800f550 <siprintf>
 8009708:	4603      	mov	r3, r0
 800970a:	b2da      	uxtb	r2, r3
 800970c:	4b67      	ldr	r3, [pc, #412]	; (80098ac <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 800970e:	701a      	strb	r2, [r3, #0]
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f203 10b7 	addw	r0, r3, #439	; 0x1b7
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	33db      	adds	r3, #219	; 0xdb
 800971a:	4a64      	ldr	r2, [pc, #400]	; (80098ac <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 800971c:	7812      	ldrb	r2, [r2, #0]
 800971e:	4619      	mov	r1, r3
 8009720:	f005 fe10 	bl	800f344 <memcpy>
									"Content-Type: application/json\r\n"
									"Content-Length: %d\r\n\r\n[",ContentLength);
		memcpy(PostUrl_uintFormat,PostUrl_CharFormat,len); */


	NoOfdata_byte	= 	url_buffer;
 8009724:	4b62      	ldr	r3, [pc, #392]	; (80098b0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	b29a      	uxth	r2, r3
 800972a:	4b62      	ldr	r3, [pc, #392]	; (80098b4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800972c:	801a      	strh	r2, [r3, #0]
	wifi_command	=	101;
 800972e:	4b5d      	ldr	r3, [pc, #372]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 8009730:	2265      	movs	r2, #101	; 0x65
 8009732:	701a      	strb	r2, [r3, #0]

	NoOfdata_byte	= url_buffer;
 8009734:	4b5e      	ldr	r3, [pc, #376]	; (80098b0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	b29a      	uxth	r2, r3
 800973a:	4b5e      	ldr	r3, [pc, #376]	; (80098b4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800973c:	801a      	strh	r2, [r3, #0]
	Timerdelay=0;
 800973e:	4b58      	ldr	r3, [pc, #352]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 8009740:	2200      	movs	r2, #0
 8009742:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_IT(&hlpuart1,PostUrl_uintFormat,len);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f203 13b7 	addw	r3, r3, #439	; 0x1b7
 800974a:	4a58      	ldr	r2, [pc, #352]	; (80098ac <_ZN7ESP826612Send_WifiCmdEv+0x7cc>)
 800974c:	7812      	ldrb	r2, [r2, #0]
 800974e:	b292      	uxth	r2, r2
 8009750:	4619      	mov	r1, r3
 8009752:	4859      	ldr	r0, [pc, #356]	; (80098b8 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>)
 8009754:	f004 fa66 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 8009758:	e09d      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 101:
		NoOfdata_byte = 809;//34
 800975a:	4b56      	ldr	r3, [pc, #344]	; (80098b4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800975c:	f240 3229 	movw	r2, #809	; 0x329
 8009760:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,ProductionSet_uintFormat_MEM,NoOfdata_byte);
 8009762:	4b54      	ldr	r3, [pc, #336]	; (80098b4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 8009764:	881b      	ldrh	r3, [r3, #0]
 8009766:	461a      	mov	r2, r3
 8009768:	4954      	ldr	r1, [pc, #336]	; (80098bc <_ZN7ESP826612Send_WifiCmdEv+0x7dc>)
 800976a:	4853      	ldr	r0, [pc, #332]	; (80098b8 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>)
 800976c:	f004 fa5a 	bl	800dc24 <HAL_UART_Transmit_IT>
		wifi_command=104;
 8009770:	4b4c      	ldr	r3, [pc, #304]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 8009772:	2268      	movs	r2, #104	; 0x68
 8009774:	701a      	strb	r2, [r3, #0]
	break;
 8009776:	e08e      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 104:
		url_buffer=0;
 8009778:	4b4d      	ldr	r3, [pc, #308]	; (80098b0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 800977a:	2200      	movs	r2, #0
 800977c:	701a      	strb	r2, [r3, #0]
		OnlineData_buffer[url_buffer] =  ']';
 800977e:	4b4c      	ldr	r3, [pc, #304]	; (80098b0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009780:	781b      	ldrb	r3, [r3, #0]
 8009782:	461a      	mov	r2, r3
 8009784:	4b4e      	ldr	r3, [pc, #312]	; (80098c0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 8009786:	215d      	movs	r1, #93	; 0x5d
 8009788:	5499      	strb	r1, [r3, r2]
		url_buffer++;
 800978a:	4b49      	ldr	r3, [pc, #292]	; (80098b0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	3301      	adds	r3, #1
 8009790:	b2da      	uxtb	r2, r3
 8009792:	4b47      	ldr	r3, [pc, #284]	; (80098b0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009794:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&hlpuart1,OnlineData_buffer,url_buffer);
 8009796:	4b46      	ldr	r3, [pc, #280]	; (80098b0 <_ZN7ESP826612Send_WifiCmdEv+0x7d0>)
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	b29b      	uxth	r3, r3
 800979c:	461a      	mov	r2, r3
 800979e:	4948      	ldr	r1, [pc, #288]	; (80098c0 <_ZN7ESP826612Send_WifiCmdEv+0x7e0>)
 80097a0:	4845      	ldr	r0, [pc, #276]	; (80098b8 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>)
 80097a2:	f004 fa3f 	bl	800dc24 <HAL_UART_Transmit_IT>
		Rxseqdecoder=7;
 80097a6:	4b47      	ldr	r3, [pc, #284]	; (80098c4 <_ZN7ESP826612Send_WifiCmdEv+0x7e4>)
 80097a8:	2207      	movs	r2, #7
 80097aa:	701a      	strb	r2, [r3, #0]
		wifi_command=105;
 80097ac:	4b3d      	ldr	r3, [pc, #244]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 80097ae:	2269      	movs	r2, #105	; 0x69
 80097b0:	701a      	strb	r2, [r3, #0]
	break;
 80097b2:	e070      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 105:
		if(++Timerdelay>25)
 80097b4:	4b3a      	ldr	r3, [pc, #232]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	3301      	adds	r3, #1
 80097ba:	b2da      	uxtb	r2, r3
 80097bc:	4b38      	ldr	r3, [pc, #224]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80097be:	701a      	strb	r2, [r3, #0]
 80097c0:	4b37      	ldr	r3, [pc, #220]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	2b19      	cmp	r3, #25
 80097c6:	bf8c      	ite	hi
 80097c8:	2301      	movhi	r3, #1
 80097ca:	2300      	movls	r3, #0
 80097cc:	b2db      	uxtb	r3, r3
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d05c      	beq.n	800988c <_ZN7ESP826612Send_WifiCmdEv+0x7ac>
	   {
		Timerdelay=0;
 80097d2:	4b33      	ldr	r3, [pc, #204]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80097d4:	2200      	movs	r2, #0
 80097d6:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 80097d8:	4b32      	ldr	r3, [pc, #200]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 80097da:	220a      	movs	r2, #10
 80097dc:	701a      	strb	r2, [r3, #0]
	   }
	break;
 80097de:	e055      	b.n	800988c <_ZN7ESP826612Send_WifiCmdEv+0x7ac>
	case 102:

	   if(++Timerdelay>5)
 80097e0:	4b2f      	ldr	r3, [pc, #188]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	3301      	adds	r3, #1
 80097e6:	b2da      	uxtb	r2, r3
 80097e8:	4b2d      	ldr	r3, [pc, #180]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80097ea:	701a      	strb	r2, [r3, #0]
 80097ec:	4b2c      	ldr	r3, [pc, #176]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	2b05      	cmp	r3, #5
 80097f2:	bf8c      	ite	hi
 80097f4:	2301      	movhi	r3, #1
 80097f6:	2300      	movls	r3, #0
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d048      	beq.n	8009890 <_ZN7ESP826612Send_WifiCmdEv+0x7b0>
	   {
		Timerdelay=0;
 80097fe:	4b28      	ldr	r3, [pc, #160]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 8009800:	2200      	movs	r2, #0
 8009802:	701a      	strb	r2, [r3, #0]
		wifi_command=50;
 8009804:	4b27      	ldr	r3, [pc, #156]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 8009806:	2232      	movs	r2, #50	; 0x32
 8009808:	701a      	strb	r2, [r3, #0]
	   }
	break;
 800980a:	e041      	b.n	8009890 <_ZN7ESP826612Send_WifiCmdEv+0x7b0>
	case 103:
	   if(++Timerdelay>2)
 800980c:	4b24      	ldr	r3, [pc, #144]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	3301      	adds	r3, #1
 8009812:	b2da      	uxtb	r2, r3
 8009814:	4b22      	ldr	r3, [pc, #136]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 8009816:	701a      	strb	r2, [r3, #0]
 8009818:	4b21      	ldr	r3, [pc, #132]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b02      	cmp	r3, #2
 800981e:	bf8c      	ite	hi
 8009820:	2301      	movhi	r3, #1
 8009822:	2300      	movls	r3, #0
 8009824:	b2db      	uxtb	r3, r3
 8009826:	2b00      	cmp	r3, #0
 8009828:	d034      	beq.n	8009894 <_ZN7ESP826612Send_WifiCmdEv+0x7b4>
	   {
		Timerdelay=0;
 800982a:	4b1d      	ldr	r3, [pc, #116]	; (80098a0 <_ZN7ESP826612Send_WifiCmdEv+0x7c0>)
 800982c:	2200      	movs	r2, #0
 800982e:	701a      	strb	r2, [r3, #0]
		wifi_command=10;
 8009830:	4b1c      	ldr	r3, [pc, #112]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 8009832:	220a      	movs	r2, #10
 8009834:	701a      	strb	r2, [r3, #0]
	   }
	break;
 8009836:	e02d      	b.n	8009894 <_ZN7ESP826612Send_WifiCmdEv+0x7b4>
	case 110:
	NoOfdata_byte=12;
 8009838:	4b1e      	ldr	r3, [pc, #120]	; (80098b4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800983a:	220c      	movs	r2, #12
 800983c:	801a      	strh	r2, [r3, #0]
	wifi_command=50;
 800983e:	4b19      	ldr	r3, [pc, #100]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 8009840:	2232      	movs	r2, #50	; 0x32
 8009842:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&hlpuart1,CmdCipClose,NoOfdata_byte);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f203 2393 	addw	r3, r3, #659	; 0x293
 800984a:	4a1a      	ldr	r2, [pc, #104]	; (80098b4 <_ZN7ESP826612Send_WifiCmdEv+0x7d4>)
 800984c:	8812      	ldrh	r2, [r2, #0]
 800984e:	4619      	mov	r1, r3
 8009850:	4819      	ldr	r0, [pc, #100]	; (80098b8 <_ZN7ESP826612Send_WifiCmdEv+0x7d8>)
 8009852:	f004 f9e7 	bl	800dc24 <HAL_UART_Transmit_IT>
	break;
 8009856:	e01e      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	case 120:
	break;
	default:
	wifi_command=5;
 8009858:	4b12      	ldr	r3, [pc, #72]	; (80098a4 <_ZN7ESP826612Send_WifiCmdEv+0x7c4>)
 800985a:	2205      	movs	r2, #5
 800985c:	701a      	strb	r2, [r3, #0]
	break;
 800985e:	e01a      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009860:	bf00      	nop
 8009862:	e018      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009864:	bf00      	nop
 8009866:	e016      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009868:	bf00      	nop
 800986a:	e014      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 800986c:	bf00      	nop
 800986e:	e012      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009870:	bf00      	nop
 8009872:	e010      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009874:	bf00      	nop
 8009876:	e00e      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009878:	bf00      	nop
 800987a:	e00c      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 800987c:	bf00      	nop
 800987e:	e00a      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009880:	bf00      	nop
 8009882:	e008      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009884:	bf00      	nop
 8009886:	e006      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009888:	bf00      	nop
 800988a:	e004      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 800988c:	bf00      	nop
 800988e:	e002      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009890:	bf00      	nop
 8009892:	e000      	b.n	8009896 <_ZN7ESP826612Send_WifiCmdEv+0x7b6>
	break;
 8009894:	bf00      	nop
 }
}
 8009896:	bf00      	nop
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop
 80098a0:	20000b5a 	.word	0x20000b5a
 80098a4:	2000098d 	.word	0x2000098d
 80098a8:	0800ffc4 	.word	0x0800ffc4
 80098ac:	20000008 	.word	0x20000008
 80098b0:	20000b5b 	.word	0x20000b5b
 80098b4:	20000b58 	.word	0x20000b58
 80098b8:	200003f4 	.word	0x200003f4
 80098bc:	20000b64 	.word	0x20000b64
 80098c0:	20000a8c 	.word	0x20000a8c
 80098c4:	20000b55 	.word	0x20000b55

080098c8 <_ZN7ESP826615RefreshWifiDataEv>:

void ESP8266::RefreshWifiData()
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b090      	sub	sp, #64	; 0x40
 80098cc:	af0e      	add	r7, sp, #56	; 0x38
 80098ce:	6078      	str	r0, [r7, #4]
	if((RefreshBlockInfo==0)||(powercycleRefresh==1))
 80098d0:	4b93      	ldr	r3, [pc, #588]	; (8009b20 <_ZN7ESP826615RefreshWifiDataEv+0x258>)
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d004      	beq.n	80098e2 <_ZN7ESP826615RefreshWifiDataEv+0x1a>
 80098d8:	4b92      	ldr	r3, [pc, #584]	; (8009b24 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	2b01      	cmp	r3, #1
 80098de:	f040 811a 	bne.w	8009b16 <_ZN7ESP826615RefreshWifiDataEv+0x24e>
	{
		RefreshBlockInfo=1;
 80098e2:	4b8f      	ldr	r3, [pc, #572]	; (8009b20 <_ZN7ESP826615RefreshWifiDataEv+0x258>)
 80098e4:	2201      	movs	r2, #1
 80098e6:	701a      	strb	r2, [r3, #0]
		if((currentdata==0)&&(powercycleRefresh==0))
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d115      	bne.n	800991e <_ZN7ESP826615RefreshWifiDataEv+0x56>
 80098f2:	4b8c      	ldr	r3, [pc, #560]	; (8009b24 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d111      	bne.n	800991e <_ZN7ESP826615RefreshWifiDataEv+0x56>
		{
			BlockStatusOffline[sectorTosend]=0;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009900:	461a      	mov	r2, r3
 8009902:	4b89      	ldr	r3, [pc, #548]	; (8009b28 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 8009904:	2100      	movs	r1, #0
 8009906:	5499      	strb	r1, [r3, r2]
			W25qxx_EraseSector(601);
 8009908:	f240 2059 	movw	r0, #601	; 0x259
 800990c:	f7f9 f976 	bl	8002bfc <W25qxx_EraseSector>
			W25qxx_WriteSector(BlockStatusOffline,601,0,40);
 8009910:	2328      	movs	r3, #40	; 0x28
 8009912:	2200      	movs	r2, #0
 8009914:	f240 2159 	movw	r1, #601	; 0x259
 8009918:	4883      	ldr	r0, [pc, #524]	; (8009b28 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800991a:	f7f9 fb4b 	bl	8002fb4 <W25qxx_WriteSector>
		}
		powercycleRefresh=0;
 800991e:	4b81      	ldr	r3, [pc, #516]	; (8009b24 <_ZN7ESP826615RefreshWifiDataEv+0x25c>)
 8009920:	2200      	movs	r2, #0
 8009922:	701a      	strb	r2, [r3, #0]
		for(j=0;j<=32;j++)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2200      	movs	r2, #0
 8009928:	729a      	strb	r2, [r3, #10]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	7a9b      	ldrb	r3, [r3, #10]
 800992e:	2b20      	cmp	r3, #32
 8009930:	d827      	bhi.n	8009982 <_ZN7ESP826615RefreshWifiDataEv+0xba>
		{
			if(BlockStatusOffline[j] == 1)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	7a9b      	ldrb	r3, [r3, #10]
 8009936:	461a      	mov	r2, r3
 8009938:	4b7b      	ldr	r3, [pc, #492]	; (8009b28 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800993a:	5c9b      	ldrb	r3, [r3, r2]
 800993c:	2b01      	cmp	r3, #1
 800993e:	d109      	bne.n	8009954 <_ZN7ESP826615RefreshWifiDataEv+0x8c>
			{
				sectorTosend=j;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	7a9a      	ldrb	r2, [r3, #10]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
				currentdata=0;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
				break;
 8009952:	e016      	b.n	8009982 <_ZN7ESP826615RefreshWifiDataEv+0xba>
			}
			if(BlockStatusOffline[j] == 2)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	7a9b      	ldrb	r3, [r3, #10]
 8009958:	461a      	mov	r2, r3
 800995a:	4b73      	ldr	r3, [pc, #460]	; (8009b28 <_ZN7ESP826615RefreshWifiDataEv+0x260>)
 800995c:	5c9b      	ldrb	r3, [r3, r2]
 800995e:	2b02      	cmp	r3, #2
 8009960:	d108      	bne.n	8009974 <_ZN7ESP826615RefreshWifiDataEv+0xac>
			{
				sectorTosend=j;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	7a9a      	ldrb	r2, [r3, #10]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
				currentdata=1;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
		for(j=0;j<=32;j++)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	7a9b      	ldrb	r3, [r3, #10]
 8009978:	3301      	adds	r3, #1
 800997a:	b2da      	uxtb	r2, r3
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	729a      	strb	r2, [r3, #10]
 8009980:	e7d3      	b.n	800992a <_ZN7ESP826615RefreshWifiDataEv+0x62>
			}
		}

		sectorRead = 16*sectorTosend;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009988:	b29b      	uxth	r3, r3
 800998a:	011b      	lsls	r3, r3, #4
 800998c:	b29a      	uxth	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f8a3 22a4 	strh.w	r2, [r3, #676]	; 0x2a4
		if(W25qxx_IsEmptySector(sectorRead,0,53))
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8b3 32a4 	ldrh.w	r3, [r3, #676]	; 0x2a4
 800999a:	2235      	movs	r2, #53	; 0x35
 800999c:	2100      	movs	r1, #0
 800999e:	4618      	mov	r0, r3
 80099a0:	f7f9 f99a 	bl	8002cd8 <W25qxx_IsEmptySector>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d008      	beq.n	80099bc <_ZN7ESP826615RefreshWifiDataEv+0xf4>
		{
			memcpy(ProductionSet_uintFormat_MEM,dummydata,54);}
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80099b0:	2236      	movs	r2, #54	; 0x36
 80099b2:	4619      	mov	r1, r3
 80099b4:	485d      	ldr	r0, [pc, #372]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 80099b6:	f005 fcc5 	bl	800f344 <memcpy>
 80099ba:	e00b      	b.n	80099d4 <_ZN7ESP826615RefreshWifiDataEv+0x10c>
		else
		{
			W25qxx_ReadSector(ProductionSet_uintFormat_MEM,sectorRead,0,53);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8b3 32a4 	ldrh.w	r3, [r3, #676]	; 0x2a4
 80099c2:	4619      	mov	r1, r3
 80099c4:	2335      	movs	r3, #53	; 0x35
 80099c6:	2200      	movs	r2, #0
 80099c8:	4858      	ldr	r0, [pc, #352]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 80099ca:	f7f9 fbd3 	bl	8003174 <W25qxx_ReadSector>
			if(ProductionSet_uintFormat_MEM[0] != 34 || ProductionSet_uintFormat_MEM[52] != 34)
 80099ce:	4b57      	ldr	r3, [pc, #348]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	2b22      	cmp	r3, #34	; 0x22
			{
			//	memcpy(ProductionSet_uintFormat_MEM,dummydata,54);
			}
		}
		sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f203 20aa 	addw	r0, r3, #682	; 0x2aa
 80099da:	4b55      	ldr	r3, [pc, #340]	; (8009b30 <_ZN7ESP826615RefreshWifiDataEv+0x268>)
 80099dc:	881b      	ldrh	r3, [r3, #0]
 80099de:	461a      	mov	r2, r3
 80099e0:	2322      	movs	r3, #34	; 0x22
 80099e2:	930d      	str	r3, [sp, #52]	; 0x34
 80099e4:	920c      	str	r2, [sp, #48]	; 0x30
 80099e6:	2300      	movs	r3, #0
 80099e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80099ea:	2300      	movs	r3, #0
 80099ec:	930a      	str	r3, [sp, #40]	; 0x28
 80099ee:	2300      	movs	r3, #0
 80099f0:	9309      	str	r3, [sp, #36]	; 0x24
 80099f2:	2300      	movs	r3, #0
 80099f4:	9308      	str	r3, [sp, #32]
 80099f6:	2300      	movs	r3, #0
 80099f8:	9307      	str	r3, [sp, #28]
 80099fa:	2300      	movs	r3, #0
 80099fc:	9306      	str	r3, [sp, #24]
 80099fe:	2300      	movs	r3, #0
 8009a00:	9305      	str	r3, [sp, #20]
 8009a02:	2300      	movs	r3, #0
 8009a04:	9304      	str	r3, [sp, #16]
 8009a06:	2300      	movs	r3, #0
 8009a08:	9303      	str	r3, [sp, #12]
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	9302      	str	r3, [sp, #8]
 8009a0e:	2300      	movs	r3, #0
 8009a10:	9301      	str	r3, [sp, #4]
 8009a12:	2300      	movs	r3, #0
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	2300      	movs	r3, #0
 8009a18:	2222      	movs	r2, #34	; 0x22
 8009a1a:	4946      	ldr	r1, [pc, #280]	; (8009b34 <_ZN7ESP826615RefreshWifiDataEv+0x26c>)
 8009a1c:	f005 fd98 	bl	800f550 <siprintf>
						0,0,0,0,0,0,0,0,0,0,0,SectorPos,'"');
		for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2201      	movs	r2, #1
 8009a24:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009a2e:	2b0e      	cmp	r3, #14
 8009a30:	d871      	bhi.n	8009b16 <_ZN7ESP826615RefreshWifiDataEv+0x24e>
		{
			ProductionSet_uintFormat_MEM[(54*scanForUrl)-1]=',';
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009a38:	461a      	mov	r2, r3
 8009a3a:	2336      	movs	r3, #54	; 0x36
 8009a3c:	fb02 f303 	mul.w	r3, r2, r3
 8009a40:	3b01      	subs	r3, #1
 8009a42:	4a3a      	ldr	r2, [pc, #232]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 8009a44:	212c      	movs	r1, #44	; 0x2c
 8009a46:	54d1      	strb	r1, [r2, r3]
			if(W25qxx_IsEmptySector(sectorRead+scanForUrl,0,53))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8b3 32a4 	ldrh.w	r3, [r3, #676]	; 0x2a4
 8009a4e:	461a      	mov	r2, r3
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009a56:	4413      	add	r3, r2
 8009a58:	2235      	movs	r2, #53	; 0x35
 8009a5a:	2100      	movs	r1, #0
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f7f9 f93b 	bl	8002cd8 <W25qxx_IsEmptySector>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d010      	beq.n	8009a8a <_ZN7ESP826615RefreshWifiDataEv+0x1c2>
			{
				memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009a6e:	461a      	mov	r2, r3
 8009a70:	2336      	movs	r3, #54	; 0x36
 8009a72:	fb02 f303 	mul.w	r3, r2, r3
 8009a76:	4a2d      	ldr	r2, [pc, #180]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 8009a78:	1898      	adds	r0, r3, r2
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009a80:	2236      	movs	r2, #54	; 0x36
 8009a82:	4619      	mov	r1, r3
 8009a84:	f005 fc5e 	bl	800f344 <memcpy>
 8009a88:	e03c      	b.n	8009b04 <_ZN7ESP826615RefreshWifiDataEv+0x23c>
	//			W25qxx_EraseSector(sectorRead+scanForUrl);
	//			W25qxx_WriteSector(ProductionSet_uintFormat_MEM,(sectorRead+scanForUrl),0,54);
			}
			else
			{
				W25qxx_ReadSector(&ProductionSet_uintFormat_MEM[54*scanForUrl],sectorRead+scanForUrl,0,53);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009a90:	461a      	mov	r2, r3
 8009a92:	2336      	movs	r3, #54	; 0x36
 8009a94:	fb02 f303 	mul.w	r3, r2, r3
 8009a98:	4a24      	ldr	r2, [pc, #144]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 8009a9a:	1898      	adds	r0, r3, r2
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8b3 32a4 	ldrh.w	r3, [r3, #676]	; 0x2a4
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009aaa:	4413      	add	r3, r2
 8009aac:	4619      	mov	r1, r3
 8009aae:	2335      	movs	r3, #53	; 0x35
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f7f9 fb5f 	bl	8003174 <W25qxx_ReadSector>
				if(ProductionSet_uintFormat_MEM[54*scanForUrl] != 34 || ProductionSet_uintFormat_MEM[(54*scanForUrl)+52] != 34)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009abc:	461a      	mov	r2, r3
 8009abe:	2336      	movs	r3, #54	; 0x36
 8009ac0:	fb02 f303 	mul.w	r3, r2, r3
 8009ac4:	4a19      	ldr	r2, [pc, #100]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 8009ac6:	5cd3      	ldrb	r3, [r2, r3]
 8009ac8:	2b22      	cmp	r3, #34	; 0x22
 8009aca:	d10b      	bne.n	8009ae4 <_ZN7ESP826615RefreshWifiDataEv+0x21c>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	2336      	movs	r3, #54	; 0x36
 8009ad6:	fb02 f303 	mul.w	r3, r2, r3
 8009ada:	3334      	adds	r3, #52	; 0x34
 8009adc:	4a13      	ldr	r2, [pc, #76]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 8009ade:	5cd3      	ldrb	r3, [r2, r3]
 8009ae0:	2b22      	cmp	r3, #34	; 0x22
 8009ae2:	d00f      	beq.n	8009b04 <_ZN7ESP826615RefreshWifiDataEv+0x23c>
				{
					memcpy(&ProductionSet_uintFormat_MEM[54*scanForUrl],dummydata,54);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009aea:	461a      	mov	r2, r3
 8009aec:	2336      	movs	r3, #54	; 0x36
 8009aee:	fb02 f303 	mul.w	r3, r2, r3
 8009af2:	4a0e      	ldr	r2, [pc, #56]	; (8009b2c <_ZN7ESP826615RefreshWifiDataEv+0x264>)
 8009af4:	1898      	adds	r0, r3, r2
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009afc:	2236      	movs	r2, #54	; 0x36
 8009afe:	4619      	mov	r1, r3
 8009b00:	f005 fc20 	bl	800f344 <memcpy>
		for(scanForUrl=1;scanForUrl<=14;scanForUrl++)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	b2da      	uxtb	r2, r3
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f883 22a7 	strb.w	r2, [r3, #679]	; 0x2a7
 8009b14:	e788      	b.n	8009a28 <_ZN7ESP826615RefreshWifiDataEv+0x160>

	/*	ProductionSet_uintFormat_MEM[(54*15)-1]=',';
		W25qxx_ReadSector(&ProductionSet_uintFormat_MEM[54*15],1,0,53);*///reduced due to tcp limitation

	}
}
 8009b16:	bf00      	nop
 8009b18:	3708      	adds	r7, #8
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	20000b5e 	.word	0x20000b5e
 8009b24:	20000b5f 	.word	0x20000b5f
 8009b28:	2000095c 	.word	0x2000095c
 8009b2c:	20000b64 	.word	0x20000b64
 8009b30:	2000095a 	.word	0x2000095a
 8009b34:	0801005c 	.word	0x0801005c

08009b38 <_ZN7ESP82664InitEv>:

void ESP8266::Init(void)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b090      	sub	sp, #64	; 0x40
 8009b3c:	af0e      	add	r7, sp, #56	; 0x38
 8009b3e:	6078      	str	r0, [r7, #4]
	sprintf(dummydata,"%c%02d,%04d,%04d,%03d,%03d,%02d:%02d:%02d %02d/%02d/%02d,%04d,%03d,%03d%c",'"',0,0,
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f203 20aa 	addw	r0, r3, #682	; 0x2aa
 8009b46:	2322      	movs	r3, #34	; 0x22
 8009b48:	930d      	str	r3, [sp, #52]	; 0x34
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	930c      	str	r3, [sp, #48]	; 0x30
 8009b4e:	2300      	movs	r3, #0
 8009b50:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b52:	2300      	movs	r3, #0
 8009b54:	930a      	str	r3, [sp, #40]	; 0x28
 8009b56:	2300      	movs	r3, #0
 8009b58:	9309      	str	r3, [sp, #36]	; 0x24
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	9308      	str	r3, [sp, #32]
 8009b5e:	2300      	movs	r3, #0
 8009b60:	9307      	str	r3, [sp, #28]
 8009b62:	2300      	movs	r3, #0
 8009b64:	9306      	str	r3, [sp, #24]
 8009b66:	2300      	movs	r3, #0
 8009b68:	9305      	str	r3, [sp, #20]
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	9304      	str	r3, [sp, #16]
 8009b6e:	2300      	movs	r3, #0
 8009b70:	9303      	str	r3, [sp, #12]
 8009b72:	2300      	movs	r3, #0
 8009b74:	9302      	str	r3, [sp, #8]
 8009b76:	2300      	movs	r3, #0
 8009b78:	9301      	str	r3, [sp, #4]
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	9300      	str	r3, [sp, #0]
 8009b7e:	2300      	movs	r3, #0
 8009b80:	2222      	movs	r2, #34	; 0x22
 8009b82:	4908      	ldr	r1, [pc, #32]	; (8009ba4 <_ZN7ESP82664InitEv+0x6c>)
 8009b84:	f005 fce4 	bl	800f550 <siprintf>
				0,0,0,0,0,0,0,0,0,0,0,0,'"');
	powercycleRefresh=1;
 8009b88:	4b07      	ldr	r3, [pc, #28]	; (8009ba8 <_ZN7ESP82664InitEv+0x70>)
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	701a      	strb	r2, [r3, #0]
	wifi_command=5;
 8009b8e:	4b07      	ldr	r3, [pc, #28]	; (8009bac <_ZN7ESP82664InitEv+0x74>)
 8009b90:	2205      	movs	r2, #5
 8009b92:	701a      	strb	r2, [r3, #0]
	RefreshBlockInfo=0;
 8009b94:	4b06      	ldr	r3, [pc, #24]	; (8009bb0 <_ZN7ESP82664InitEv+0x78>)
 8009b96:	2200      	movs	r2, #0
 8009b98:	701a      	strb	r2, [r3, #0]
}
 8009b9a:	bf00      	nop
 8009b9c:	3708      	adds	r7, #8
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	0801005c 	.word	0x0801005c
 8009ba8:	20000b5f 	.word	0x20000b5f
 8009bac:	2000098d 	.word	0x2000098d
 8009bb0:	20000b5e 	.word	0x20000b5e

08009bb4 <cppMain>:
  * @brief  The application entry point for cpp
  * @retval int
  */
//TIM_HandleTypeDef htim6;
void cppMain()
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	f5ad 5dce 	sub.w	sp, sp, #6592	; 0x19c0
 8009bba:	af00      	add	r7, sp, #0
	GLCD glcd;
 8009bbc:	f607 73bc 	addw	r3, r7, #4028	; 0xfbc
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7f9 ff17 	bl	80039f4 <_ZN4GLCDC1Ev>
	Modbusrtu ModbusInst;
 8009bc6:	f507 635a 	add.w	r3, r7, #3488	; 0xda0
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fe fb86 	bl	80082dc <_ZN9ModbusrtuC1Ev>
	DisplayRoutine displayRoutineInst;
 8009bd0:	f507 7358 	add.w	r3, r7, #864	; 0x360
 8009bd4:	3b08      	subs	r3, #8
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7f9 fcd6 	bl	8003588 <_ZN14DisplayRoutineC1Ev>
	LpdcLogic lpdcLogicInst;
 8009bdc:	f507 7358 	add.w	r3, r7, #864	; 0x360
 8009be0:	3b14      	subs	r3, #20
 8009be2:	4618      	mov	r0, r3
 8009be4:	f7f9 fb52 	bl	800328c <_ZN9LpdcLogicC1Ev>
	OfflineStorage offlineStorageInst;
 8009be8:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8009bec:	3b14      	subs	r3, #20
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7fe fd62 	bl	80086b8 <_ZN14OfflineStorageC1Ev>
	ESP8266 esp8266Inst;
 8009bf4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8009bf8:	3b14      	subs	r3, #20
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7ff f99e 	bl	8008f3c <_ZN7ESP8266C1Ev>
	SHIFT shiftInst;
 8009c00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009c04:	3b0c      	subs	r3, #12
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7ff f878 	bl	8008cfc <_ZN5SHIFTC1Ev>
	Dwinhmi dwinhmi;
 8009c0c:	f107 0320 	add.w	r3, r7, #32
 8009c10:	3b1c      	subs	r3, #28
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fe f996 	bl	8007f44 <_ZN7DwinhmiC1Ev>

	displayRoutineInst.Init();
 8009c18:	f507 7358 	add.w	r3, r7, #864	; 0x360
 8009c1c:	3b08      	subs	r3, #8
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7f9 feb0 	bl	8003984 <_ZN14DisplayRoutine4InitEv>
	//offlineStorageInst.ECUProductionInit();/* Not needed*/
	offlineStorageInst.ReadOfflinedataInit();
 8009c24:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8009c28:	3b14      	subs	r3, #20
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7fe ffc2 	bl	8008bb4 <_ZN14OfflineStorage19ReadOfflinedataInitEv>
	esp8266Inst.Init();
 8009c30:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8009c34:	3b14      	subs	r3, #20
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7ff ff7e 	bl	8009b38 <_ZN7ESP82664InitEv>
	TxSeqComplete=1;
 8009c3c:	4b21      	ldr	r3, [pc, #132]	; (8009cc4 <cppMain+0x110>)
 8009c3e:	2201      	movs	r2, #1
 8009c40:	701a      	strb	r2, [r3, #0]

	while(1)
	{

		if(Flag1MS)
 8009c42:	4b21      	ldr	r3, [pc, #132]	; (8009cc8 <cppMain+0x114>)
 8009c44:	781b      	ldrb	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d008      	beq.n	8009c5c <cppMain+0xa8>
		{
			Flag1MS=0;
 8009c4a:	4b1f      	ldr	r3, [pc, #124]	; (8009cc8 <cppMain+0x114>)
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	701a      	strb	r2, [r3, #0]
			lpdcLogicInst.run();
 8009c50:	f507 7358 	add.w	r3, r7, #864	; 0x360
 8009c54:	3b14      	subs	r3, #20
 8009c56:	4618      	mov	r0, r3
 8009c58:	f7f9 fb4c 	bl	80032f4 <_ZN9LpdcLogic3runEv>
		}
 		if(Flag100milliSeconds)
 8009c5c:	4b1b      	ldr	r3, [pc, #108]	; (8009ccc <cppMain+0x118>)
 8009c5e:	781b      	ldrb	r3, [r3, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d013      	beq.n	8009c8c <cppMain+0xd8>
		{
			Flag100milliSeconds=0;
 8009c64:	4b19      	ldr	r3, [pc, #100]	; (8009ccc <cppMain+0x118>)
 8009c66:	2200      	movs	r2, #0
 8009c68:	701a      	strb	r2, [r3, #0]
			offlineStorageInst.run();
 8009c6a:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8009c6e:	3b14      	subs	r3, #20
 8009c70:	4618      	mov	r0, r3
 8009c72:	f7fe fd51 	bl	8008718 <_ZN14OfflineStorage3runEv>
			ModbusInst.ModbusReadTransaction();
 8009c76:	f507 635a 	add.w	r3, r7, #3488	; 0xda0
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f7fe fb78 	bl	8008370 <_ZN9Modbusrtu21ModbusReadTransactionEv>
			dwinhmi.dwinFrame();
 8009c80:	f107 0320 	add.w	r3, r7, #32
 8009c84:	3b1c      	subs	r3, #28
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fe f990 	bl	8007fac <_ZN7Dwinhmi9dwinFrameEv>
		}
		if(Flag1Second)
 8009c8c:	4b10      	ldr	r3, [pc, #64]	; (8009cd0 <cppMain+0x11c>)
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d014      	beq.n	8009cbe <cppMain+0x10a>
		{
			Flag1Second=0;
 8009c94:	4b0e      	ldr	r3, [pc, #56]	; (8009cd0 <cppMain+0x11c>)
 8009c96:	2200      	movs	r2, #0
 8009c98:	701a      	strb	r2, [r3, #0]
			displayRoutineInst.run();
 8009c9a:	f507 7358 	add.w	r3, r7, #864	; 0x360
 8009c9e:	3b08      	subs	r3, #8
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f7f9 fcf9 	bl	8003698 <_ZN14DisplayRoutine3runEv>
			esp8266Inst.run();
 8009ca6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8009caa:	3b14      	subs	r3, #20
 8009cac:	4618      	mov	r0, r3
 8009cae:	f7ff fa08 	bl	80090c2 <_ZN7ESP82663runEv>
			shiftInst.run();
 8009cb2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009cb6:	3b0c      	subs	r3, #12
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f7ff f933 	bl	8008f24 <_ZN5SHIFT3runEv>
		}
		ESPRXDataSeg();
 8009cbe:	f7f6 fc61 	bl	8000584 <ESPRXDataSeg>
		if(Flag1MS)
 8009cc2:	e7be      	b.n	8009c42 <cppMain+0x8e>
 8009cc4:	2000088b 	.word	0x2000088b
 8009cc8:	200000f3 	.word	0x200000f3
 8009ccc:	200000f5 	.word	0x200000f5
 8009cd0:	200000f4 	.word	0x200000f4

08009cd4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b082      	sub	sp, #8
 8009cd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009cde:	2003      	movs	r0, #3
 8009ce0:	f000 f960 	bl	8009fa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009ce4:	200f      	movs	r0, #15
 8009ce6:	f000 f80d 	bl	8009d04 <HAL_InitTick>
 8009cea:	4603      	mov	r3, r0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d002      	beq.n	8009cf6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	71fb      	strb	r3, [r7, #7]
 8009cf4:	e001      	b.n	8009cfa <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009cf6:	f7f8 f9a5 	bl	8002044 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009cfa:	79fb      	ldrb	r3, [r7, #7]
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3708      	adds	r7, #8
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8009d10:	4b17      	ldr	r3, [pc, #92]	; (8009d70 <HAL_InitTick+0x6c>)
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d023      	beq.n	8009d60 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8009d18:	4b16      	ldr	r3, [pc, #88]	; (8009d74 <HAL_InitTick+0x70>)
 8009d1a:	681a      	ldr	r2, [r3, #0]
 8009d1c:	4b14      	ldr	r3, [pc, #80]	; (8009d70 <HAL_InitTick+0x6c>)
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	4619      	mov	r1, r3
 8009d22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8009d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f000 f96d 	bl	800a00e <HAL_SYSTICK_Config>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d10f      	bne.n	8009d5a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2b0f      	cmp	r3, #15
 8009d3e:	d809      	bhi.n	8009d54 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009d40:	2200      	movs	r2, #0
 8009d42:	6879      	ldr	r1, [r7, #4]
 8009d44:	f04f 30ff 	mov.w	r0, #4294967295
 8009d48:	f000 f937 	bl	8009fba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009d4c:	4a0a      	ldr	r2, [pc, #40]	; (8009d78 <HAL_InitTick+0x74>)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6013      	str	r3, [r2, #0]
 8009d52:	e007      	b.n	8009d64 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8009d54:	2301      	movs	r3, #1
 8009d56:	73fb      	strb	r3, [r7, #15]
 8009d58:	e004      	b.n	8009d64 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009d5a:	2301      	movs	r3, #1
 8009d5c:	73fb      	strb	r3, [r7, #15]
 8009d5e:	e001      	b.n	8009d64 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009d60:	2301      	movs	r3, #1
 8009d62:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3710      	adds	r7, #16
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	20000010 	.word	0x20000010
 8009d74:	20000004 	.word	0x20000004
 8009d78:	2000000c 	.word	0x2000000c

08009d7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009d80:	4b06      	ldr	r3, [pc, #24]	; (8009d9c <HAL_IncTick+0x20>)
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	461a      	mov	r2, r3
 8009d86:	4b06      	ldr	r3, [pc, #24]	; (8009da0 <HAL_IncTick+0x24>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	4a04      	ldr	r2, [pc, #16]	; (8009da0 <HAL_IncTick+0x24>)
 8009d8e:	6013      	str	r3, [r2, #0]
}
 8009d90:	bf00      	nop
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr
 8009d9a:	bf00      	nop
 8009d9c:	20000010 	.word	0x20000010
 8009da0:	20000eb8 	.word	0x20000eb8

08009da4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009da4:	b480      	push	{r7}
 8009da6:	af00      	add	r7, sp, #0
  return uwTick;
 8009da8:	4b03      	ldr	r3, [pc, #12]	; (8009db8 <HAL_GetTick+0x14>)
 8009daa:	681b      	ldr	r3, [r3, #0]
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	20000eb8 	.word	0x20000eb8

08009dbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b084      	sub	sp, #16
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009dc4:	f7ff ffee 	bl	8009da4 <HAL_GetTick>
 8009dc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd4:	d005      	beq.n	8009de2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8009dd6:	4b0a      	ldr	r3, [pc, #40]	; (8009e00 <HAL_Delay+0x44>)
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	461a      	mov	r2, r3
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	4413      	add	r3, r2
 8009de0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009de2:	bf00      	nop
 8009de4:	f7ff ffde 	bl	8009da4 <HAL_GetTick>
 8009de8:	4602      	mov	r2, r0
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	1ad3      	subs	r3, r2, r3
 8009dee:	68fa      	ldr	r2, [r7, #12]
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d8f7      	bhi.n	8009de4 <HAL_Delay+0x28>
  {
  }
}
 8009df4:	bf00      	nop
 8009df6:	bf00      	nop
 8009df8:	3710      	adds	r7, #16
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	20000010 	.word	0x20000010

08009e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f003 0307 	and.w	r3, r3, #7
 8009e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009e14:	4b0c      	ldr	r3, [pc, #48]	; (8009e48 <__NVIC_SetPriorityGrouping+0x44>)
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009e1a:	68ba      	ldr	r2, [r7, #8]
 8009e1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009e20:	4013      	ands	r3, r2
 8009e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009e2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009e30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009e36:	4a04      	ldr	r2, [pc, #16]	; (8009e48 <__NVIC_SetPriorityGrouping+0x44>)
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	60d3      	str	r3, [r2, #12]
}
 8009e3c:	bf00      	nop
 8009e3e:	3714      	adds	r7, #20
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr
 8009e48:	e000ed00 	.word	0xe000ed00

08009e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009e4c:	b480      	push	{r7}
 8009e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009e50:	4b04      	ldr	r3, [pc, #16]	; (8009e64 <__NVIC_GetPriorityGrouping+0x18>)
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	0a1b      	lsrs	r3, r3, #8
 8009e56:	f003 0307 	and.w	r3, r3, #7
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e62:	4770      	bx	lr
 8009e64:	e000ed00 	.word	0xe000ed00

08009e68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	4603      	mov	r3, r0
 8009e70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	db0b      	blt.n	8009e92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009e7a:	79fb      	ldrb	r3, [r7, #7]
 8009e7c:	f003 021f 	and.w	r2, r3, #31
 8009e80:	4907      	ldr	r1, [pc, #28]	; (8009ea0 <__NVIC_EnableIRQ+0x38>)
 8009e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e86:	095b      	lsrs	r3, r3, #5
 8009e88:	2001      	movs	r0, #1
 8009e8a:	fa00 f202 	lsl.w	r2, r0, r2
 8009e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009e92:	bf00      	nop
 8009e94:	370c      	adds	r7, #12
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr
 8009e9e:	bf00      	nop
 8009ea0:	e000e100 	.word	0xe000e100

08009ea4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	4603      	mov	r3, r0
 8009eac:	6039      	str	r1, [r7, #0]
 8009eae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	db0a      	blt.n	8009ece <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	b2da      	uxtb	r2, r3
 8009ebc:	490c      	ldr	r1, [pc, #48]	; (8009ef0 <__NVIC_SetPriority+0x4c>)
 8009ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ec2:	0112      	lsls	r2, r2, #4
 8009ec4:	b2d2      	uxtb	r2, r2
 8009ec6:	440b      	add	r3, r1
 8009ec8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009ecc:	e00a      	b.n	8009ee4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	4908      	ldr	r1, [pc, #32]	; (8009ef4 <__NVIC_SetPriority+0x50>)
 8009ed4:	79fb      	ldrb	r3, [r7, #7]
 8009ed6:	f003 030f 	and.w	r3, r3, #15
 8009eda:	3b04      	subs	r3, #4
 8009edc:	0112      	lsls	r2, r2, #4
 8009ede:	b2d2      	uxtb	r2, r2
 8009ee0:	440b      	add	r3, r1
 8009ee2:	761a      	strb	r2, [r3, #24]
}
 8009ee4:	bf00      	nop
 8009ee6:	370c      	adds	r7, #12
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr
 8009ef0:	e000e100 	.word	0xe000e100
 8009ef4:	e000ed00 	.word	0xe000ed00

08009ef8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b089      	sub	sp, #36	; 0x24
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	60f8      	str	r0, [r7, #12]
 8009f00:	60b9      	str	r1, [r7, #8]
 8009f02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f003 0307 	and.w	r3, r3, #7
 8009f0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009f0c:	69fb      	ldr	r3, [r7, #28]
 8009f0e:	f1c3 0307 	rsb	r3, r3, #7
 8009f12:	2b04      	cmp	r3, #4
 8009f14:	bf28      	it	cs
 8009f16:	2304      	movcs	r3, #4
 8009f18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009f1a:	69fb      	ldr	r3, [r7, #28]
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	2b06      	cmp	r3, #6
 8009f20:	d902      	bls.n	8009f28 <NVIC_EncodePriority+0x30>
 8009f22:	69fb      	ldr	r3, [r7, #28]
 8009f24:	3b03      	subs	r3, #3
 8009f26:	e000      	b.n	8009f2a <NVIC_EncodePriority+0x32>
 8009f28:	2300      	movs	r3, #0
 8009f2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	fa02 f303 	lsl.w	r3, r2, r3
 8009f36:	43da      	mvns	r2, r3
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	401a      	ands	r2, r3
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009f40:	f04f 31ff 	mov.w	r1, #4294967295
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	fa01 f303 	lsl.w	r3, r1, r3
 8009f4a:	43d9      	mvns	r1, r3
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009f50:	4313      	orrs	r3, r2
         );
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3724      	adds	r7, #36	; 0x24
 8009f56:	46bd      	mov	sp, r7
 8009f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5c:	4770      	bx	lr
	...

08009f60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	3b01      	subs	r3, #1
 8009f6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009f70:	d301      	bcc.n	8009f76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009f72:	2301      	movs	r3, #1
 8009f74:	e00f      	b.n	8009f96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009f76:	4a0a      	ldr	r2, [pc, #40]	; (8009fa0 <SysTick_Config+0x40>)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009f7e:	210f      	movs	r1, #15
 8009f80:	f04f 30ff 	mov.w	r0, #4294967295
 8009f84:	f7ff ff8e 	bl	8009ea4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009f88:	4b05      	ldr	r3, [pc, #20]	; (8009fa0 <SysTick_Config+0x40>)
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009f8e:	4b04      	ldr	r3, [pc, #16]	; (8009fa0 <SysTick_Config+0x40>)
 8009f90:	2207      	movs	r2, #7
 8009f92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009f94:	2300      	movs	r3, #0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3708      	adds	r7, #8
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	e000e010 	.word	0xe000e010

08009fa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7ff ff29 	bl	8009e04 <__NVIC_SetPriorityGrouping>
}
 8009fb2:	bf00      	nop
 8009fb4:	3708      	adds	r7, #8
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b086      	sub	sp, #24
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	60b9      	str	r1, [r7, #8]
 8009fc4:	607a      	str	r2, [r7, #4]
 8009fc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009fcc:	f7ff ff3e 	bl	8009e4c <__NVIC_GetPriorityGrouping>
 8009fd0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009fd2:	687a      	ldr	r2, [r7, #4]
 8009fd4:	68b9      	ldr	r1, [r7, #8]
 8009fd6:	6978      	ldr	r0, [r7, #20]
 8009fd8:	f7ff ff8e 	bl	8009ef8 <NVIC_EncodePriority>
 8009fdc:	4602      	mov	r2, r0
 8009fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fe2:	4611      	mov	r1, r2
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f7ff ff5d 	bl	8009ea4 <__NVIC_SetPriority>
}
 8009fea:	bf00      	nop
 8009fec:	3718      	adds	r7, #24
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b082      	sub	sp, #8
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a000:	4618      	mov	r0, r3
 800a002:	f7ff ff31 	bl	8009e68 <__NVIC_EnableIRQ>
}
 800a006:	bf00      	nop
 800a008:	3708      	adds	r7, #8
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}

0800a00e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b082      	sub	sp, #8
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f7ff ffa2 	bl	8009f60 <SysTick_Config>
 800a01c:	4603      	mov	r3, r0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3708      	adds	r7, #8
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a026:	b480      	push	{r7}
 800a028:	b085      	sub	sp, #20
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a02e:	2300      	movs	r3, #0
 800a030:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	2b02      	cmp	r3, #2
 800a03c:	d008      	beq.n	800a050 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2204      	movs	r2, #4
 800a042:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e022      	b.n	800a096 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f022 020e 	bic.w	r2, r2, #14
 800a05e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	681a      	ldr	r2, [r3, #0]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f022 0201 	bic.w	r2, r2, #1
 800a06e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a074:	f003 021c 	and.w	r2, r3, #28
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a07c:	2101      	movs	r1, #1
 800a07e:	fa01 f202 	lsl.w	r2, r1, r2
 800a082:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2201      	movs	r2, #1
 800a088:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2200      	movs	r2, #0
 800a090:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800a094:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800a096:	4618      	mov	r0, r3
 800a098:	3714      	adds	r7, #20
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr

0800a0a2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b084      	sub	sp, #16
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	2b02      	cmp	r3, #2
 800a0b8:	d005      	beq.n	800a0c6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2204      	movs	r2, #4
 800a0be:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	73fb      	strb	r3, [r7, #15]
 800a0c4:	e029      	b.n	800a11a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f022 020e 	bic.w	r2, r2, #14
 800a0d4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	681a      	ldr	r2, [r3, #0]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f022 0201 	bic.w	r2, r2, #1
 800a0e4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0ea:	f003 021c 	and.w	r2, r3, #28
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0f2:	2101      	movs	r1, #1
 800a0f4:	fa01 f202 	lsl.w	r2, r1, r2
 800a0f8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d003      	beq.n	800a11a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	4798      	blx	r3
    }
  }
  return status;
 800a11a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3710      	adds	r7, #16
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}

0800a124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a124:	b480      	push	{r7}
 800a126:	b087      	sub	sp, #28
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
 800a12c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a12e:	2300      	movs	r3, #0
 800a130:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a132:	e154      	b.n	800a3de <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	681a      	ldr	r2, [r3, #0]
 800a138:	2101      	movs	r1, #1
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	fa01 f303 	lsl.w	r3, r1, r3
 800a140:	4013      	ands	r3, r2
 800a142:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	2b00      	cmp	r3, #0
 800a148:	f000 8146 	beq.w	800a3d8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	f003 0303 	and.w	r3, r3, #3
 800a154:	2b01      	cmp	r3, #1
 800a156:	d005      	beq.n	800a164 <HAL_GPIO_Init+0x40>
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	f003 0303 	and.w	r3, r3, #3
 800a160:	2b02      	cmp	r3, #2
 800a162:	d130      	bne.n	800a1c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	005b      	lsls	r3, r3, #1
 800a16e:	2203      	movs	r2, #3
 800a170:	fa02 f303 	lsl.w	r3, r2, r3
 800a174:	43db      	mvns	r3, r3
 800a176:	693a      	ldr	r2, [r7, #16]
 800a178:	4013      	ands	r3, r2
 800a17a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	68da      	ldr	r2, [r3, #12]
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	005b      	lsls	r3, r3, #1
 800a184:	fa02 f303 	lsl.w	r3, r2, r3
 800a188:	693a      	ldr	r2, [r7, #16]
 800a18a:	4313      	orrs	r3, r2
 800a18c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	693a      	ldr	r2, [r7, #16]
 800a192:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a19a:	2201      	movs	r2, #1
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	fa02 f303 	lsl.w	r3, r2, r3
 800a1a2:	43db      	mvns	r3, r3
 800a1a4:	693a      	ldr	r2, [r7, #16]
 800a1a6:	4013      	ands	r3, r2
 800a1a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	091b      	lsrs	r3, r3, #4
 800a1b0:	f003 0201 	and.w	r2, r3, #1
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a1ba:	693a      	ldr	r2, [r7, #16]
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	693a      	ldr	r2, [r7, #16]
 800a1c4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	685b      	ldr	r3, [r3, #4]
 800a1ca:	f003 0303 	and.w	r3, r3, #3
 800a1ce:	2b03      	cmp	r3, #3
 800a1d0:	d017      	beq.n	800a202 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	68db      	ldr	r3, [r3, #12]
 800a1d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	005b      	lsls	r3, r3, #1
 800a1dc:	2203      	movs	r2, #3
 800a1de:	fa02 f303 	lsl.w	r3, r2, r3
 800a1e2:	43db      	mvns	r3, r3
 800a1e4:	693a      	ldr	r2, [r7, #16]
 800a1e6:	4013      	ands	r3, r2
 800a1e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	689a      	ldr	r2, [r3, #8]
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	005b      	lsls	r3, r3, #1
 800a1f2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f6:	693a      	ldr	r2, [r7, #16]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	693a      	ldr	r2, [r7, #16]
 800a200:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	f003 0303 	and.w	r3, r3, #3
 800a20a:	2b02      	cmp	r3, #2
 800a20c:	d123      	bne.n	800a256 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	08da      	lsrs	r2, r3, #3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	3208      	adds	r2, #8
 800a216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a21a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	f003 0307 	and.w	r3, r3, #7
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	220f      	movs	r2, #15
 800a226:	fa02 f303 	lsl.w	r3, r2, r3
 800a22a:	43db      	mvns	r3, r3
 800a22c:	693a      	ldr	r2, [r7, #16]
 800a22e:	4013      	ands	r3, r2
 800a230:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	691a      	ldr	r2, [r3, #16]
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	f003 0307 	and.w	r3, r3, #7
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	fa02 f303 	lsl.w	r3, r2, r3
 800a242:	693a      	ldr	r2, [r7, #16]
 800a244:	4313      	orrs	r3, r2
 800a246:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	08da      	lsrs	r2, r3, #3
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	3208      	adds	r2, #8
 800a250:	6939      	ldr	r1, [r7, #16]
 800a252:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	005b      	lsls	r3, r3, #1
 800a260:	2203      	movs	r2, #3
 800a262:	fa02 f303 	lsl.w	r3, r2, r3
 800a266:	43db      	mvns	r3, r3
 800a268:	693a      	ldr	r2, [r7, #16]
 800a26a:	4013      	ands	r3, r2
 800a26c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	f003 0203 	and.w	r2, r3, #3
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	005b      	lsls	r3, r3, #1
 800a27a:	fa02 f303 	lsl.w	r3, r2, r3
 800a27e:	693a      	ldr	r2, [r7, #16]
 800a280:	4313      	orrs	r3, r2
 800a282:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	693a      	ldr	r2, [r7, #16]
 800a288:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a292:	2b00      	cmp	r3, #0
 800a294:	f000 80a0 	beq.w	800a3d8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a298:	4b58      	ldr	r3, [pc, #352]	; (800a3fc <HAL_GPIO_Init+0x2d8>)
 800a29a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a29c:	4a57      	ldr	r2, [pc, #348]	; (800a3fc <HAL_GPIO_Init+0x2d8>)
 800a29e:	f043 0301 	orr.w	r3, r3, #1
 800a2a2:	6613      	str	r3, [r2, #96]	; 0x60
 800a2a4:	4b55      	ldr	r3, [pc, #340]	; (800a3fc <HAL_GPIO_Init+0x2d8>)
 800a2a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2a8:	f003 0301 	and.w	r3, r3, #1
 800a2ac:	60bb      	str	r3, [r7, #8]
 800a2ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a2b0:	4a53      	ldr	r2, [pc, #332]	; (800a400 <HAL_GPIO_Init+0x2dc>)
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	089b      	lsrs	r3, r3, #2
 800a2b6:	3302      	adds	r3, #2
 800a2b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	f003 0303 	and.w	r3, r3, #3
 800a2c4:	009b      	lsls	r3, r3, #2
 800a2c6:	220f      	movs	r2, #15
 800a2c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a2cc:	43db      	mvns	r3, r3
 800a2ce:	693a      	ldr	r2, [r7, #16]
 800a2d0:	4013      	ands	r3, r2
 800a2d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a2da:	d019      	beq.n	800a310 <HAL_GPIO_Init+0x1ec>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4a49      	ldr	r2, [pc, #292]	; (800a404 <HAL_GPIO_Init+0x2e0>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d013      	beq.n	800a30c <HAL_GPIO_Init+0x1e8>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	4a48      	ldr	r2, [pc, #288]	; (800a408 <HAL_GPIO_Init+0x2e4>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d00d      	beq.n	800a308 <HAL_GPIO_Init+0x1e4>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	4a47      	ldr	r2, [pc, #284]	; (800a40c <HAL_GPIO_Init+0x2e8>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d007      	beq.n	800a304 <HAL_GPIO_Init+0x1e0>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	4a46      	ldr	r2, [pc, #280]	; (800a410 <HAL_GPIO_Init+0x2ec>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d101      	bne.n	800a300 <HAL_GPIO_Init+0x1dc>
 800a2fc:	2304      	movs	r3, #4
 800a2fe:	e008      	b.n	800a312 <HAL_GPIO_Init+0x1ee>
 800a300:	2307      	movs	r3, #7
 800a302:	e006      	b.n	800a312 <HAL_GPIO_Init+0x1ee>
 800a304:	2303      	movs	r3, #3
 800a306:	e004      	b.n	800a312 <HAL_GPIO_Init+0x1ee>
 800a308:	2302      	movs	r3, #2
 800a30a:	e002      	b.n	800a312 <HAL_GPIO_Init+0x1ee>
 800a30c:	2301      	movs	r3, #1
 800a30e:	e000      	b.n	800a312 <HAL_GPIO_Init+0x1ee>
 800a310:	2300      	movs	r3, #0
 800a312:	697a      	ldr	r2, [r7, #20]
 800a314:	f002 0203 	and.w	r2, r2, #3
 800a318:	0092      	lsls	r2, r2, #2
 800a31a:	4093      	lsls	r3, r2
 800a31c:	693a      	ldr	r2, [r7, #16]
 800a31e:	4313      	orrs	r3, r2
 800a320:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a322:	4937      	ldr	r1, [pc, #220]	; (800a400 <HAL_GPIO_Init+0x2dc>)
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	089b      	lsrs	r3, r3, #2
 800a328:	3302      	adds	r3, #2
 800a32a:	693a      	ldr	r2, [r7, #16]
 800a32c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a330:	4b38      	ldr	r3, [pc, #224]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	43db      	mvns	r3, r3
 800a33a:	693a      	ldr	r2, [r7, #16]
 800a33c:	4013      	ands	r3, r2
 800a33e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d003      	beq.n	800a354 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	4313      	orrs	r3, r2
 800a352:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a354:	4a2f      	ldr	r2, [pc, #188]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a35a:	4b2e      	ldr	r3, [pc, #184]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a35c:	68db      	ldr	r3, [r3, #12]
 800a35e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	43db      	mvns	r3, r3
 800a364:	693a      	ldr	r2, [r7, #16]
 800a366:	4013      	ands	r3, r2
 800a368:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a372:	2b00      	cmp	r3, #0
 800a374:	d003      	beq.n	800a37e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800a376:	693a      	ldr	r2, [r7, #16]
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	4313      	orrs	r3, r2
 800a37c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a37e:	4a25      	ldr	r2, [pc, #148]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a380:	693b      	ldr	r3, [r7, #16]
 800a382:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800a384:	4b23      	ldr	r3, [pc, #140]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	43db      	mvns	r3, r3
 800a38e:	693a      	ldr	r2, [r7, #16]
 800a390:	4013      	ands	r3, r2
 800a392:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d003      	beq.n	800a3a8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800a3a0:	693a      	ldr	r2, [r7, #16]
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a3a8:	4a1a      	ldr	r2, [pc, #104]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800a3ae:	4b19      	ldr	r3, [pc, #100]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	43db      	mvns	r3, r3
 800a3b8:	693a      	ldr	r2, [r7, #16]
 800a3ba:	4013      	ands	r3, r2
 800a3bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d003      	beq.n	800a3d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a3ca:	693a      	ldr	r2, [r7, #16]
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a3d2:	4a10      	ldr	r2, [pc, #64]	; (800a414 <HAL_GPIO_Init+0x2f0>)
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	3301      	adds	r3, #1
 800a3dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	681a      	ldr	r2, [r3, #0]
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	fa22 f303 	lsr.w	r3, r2, r3
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f47f aea3 	bne.w	800a134 <HAL_GPIO_Init+0x10>
  }
}
 800a3ee:	bf00      	nop
 800a3f0:	bf00      	nop
 800a3f2:	371c      	adds	r7, #28
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr
 800a3fc:	40021000 	.word	0x40021000
 800a400:	40010000 	.word	0x40010000
 800a404:	48000400 	.word	0x48000400
 800a408:	48000800 	.word	0x48000800
 800a40c:	48000c00 	.word	0x48000c00
 800a410:	48001000 	.word	0x48001000
 800a414:	40010400 	.word	0x40010400

0800a418 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
 800a420:	460b      	mov	r3, r1
 800a422:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	691a      	ldr	r2, [r3, #16]
 800a428:	887b      	ldrh	r3, [r7, #2]
 800a42a:	4013      	ands	r3, r2
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d002      	beq.n	800a436 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a430:	2301      	movs	r3, #1
 800a432:	73fb      	strb	r3, [r7, #15]
 800a434:	e001      	b.n	800a43a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a436:	2300      	movs	r3, #0
 800a438:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a43a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a43c:	4618      	mov	r0, r3
 800a43e:	3714      	adds	r7, #20
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr

0800a448 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	460b      	mov	r3, r1
 800a452:	807b      	strh	r3, [r7, #2]
 800a454:	4613      	mov	r3, r2
 800a456:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a458:	787b      	ldrb	r3, [r7, #1]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a45e:	887a      	ldrh	r2, [r7, #2]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a464:	e002      	b.n	800a46c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a466:	887a      	ldrh	r2, [r7, #2]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a46c:	bf00      	nop
 800a46e:	370c      	adds	r7, #12
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr

0800a478 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	460b      	mov	r3, r1
 800a482:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	695b      	ldr	r3, [r3, #20]
 800a488:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a48a:	887a      	ldrh	r2, [r7, #2]
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	4013      	ands	r3, r2
 800a490:	041a      	lsls	r2, r3, #16
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	43d9      	mvns	r1, r3
 800a496:	887b      	ldrh	r3, [r7, #2]
 800a498:	400b      	ands	r3, r1
 800a49a:	431a      	orrs	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	619a      	str	r2, [r3, #24]
}
 800a4a0:	bf00      	nop
 800a4a2:	3714      	adds	r7, #20
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr

0800a4ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b082      	sub	sp, #8
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d101      	bne.n	800a4be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	e081      	b.n	800a5c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d106      	bne.n	800a4d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f7f7 fdda 	bl	800208c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2224      	movs	r2, #36	; 0x24
 800a4dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f022 0201 	bic.w	r2, r2, #1
 800a4ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	685a      	ldr	r2, [r3, #4]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a4fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	689a      	ldr	r2, [r3, #8]
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a50c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	68db      	ldr	r3, [r3, #12]
 800a512:	2b01      	cmp	r3, #1
 800a514:	d107      	bne.n	800a526 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	689a      	ldr	r2, [r3, #8]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a522:	609a      	str	r2, [r3, #8]
 800a524:	e006      	b.n	800a534 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	689a      	ldr	r2, [r3, #8]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800a532:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	2b02      	cmp	r3, #2
 800a53a:	d104      	bne.n	800a546 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a544:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	687a      	ldr	r2, [r7, #4]
 800a54e:	6812      	ldr	r2, [r2, #0]
 800a550:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a554:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a558:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	68da      	ldr	r2, [r3, #12]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a568:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	691a      	ldr	r2, [r3, #16]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	695b      	ldr	r3, [r3, #20]
 800a572:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	699b      	ldr	r3, [r3, #24]
 800a57a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	430a      	orrs	r2, r1
 800a582:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	69d9      	ldr	r1, [r3, #28]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6a1a      	ldr	r2, [r3, #32]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	430a      	orrs	r2, r1
 800a592:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	681a      	ldr	r2, [r3, #0]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	f042 0201 	orr.w	r2, r2, #1
 800a5a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2220      	movs	r2, #32
 800a5ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800a5c0:	2300      	movs	r3, #0
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3708      	adds	r7, #8
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
	...

0800a5cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b088      	sub	sp, #32
 800a5d0:	af02      	add	r7, sp, #8
 800a5d2:	60f8      	str	r0, [r7, #12]
 800a5d4:	4608      	mov	r0, r1
 800a5d6:	4611      	mov	r1, r2
 800a5d8:	461a      	mov	r2, r3
 800a5da:	4603      	mov	r3, r0
 800a5dc:	817b      	strh	r3, [r7, #10]
 800a5de:	460b      	mov	r3, r1
 800a5e0:	813b      	strh	r3, [r7, #8]
 800a5e2:	4613      	mov	r3, r2
 800a5e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5ec:	b2db      	uxtb	r3, r3
 800a5ee:	2b20      	cmp	r3, #32
 800a5f0:	f040 80f9 	bne.w	800a7e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5f4:	6a3b      	ldr	r3, [r7, #32]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d002      	beq.n	800a600 <HAL_I2C_Mem_Write+0x34>
 800a5fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d105      	bne.n	800a60c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a606:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800a608:	2301      	movs	r3, #1
 800a60a:	e0ed      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a612:	2b01      	cmp	r3, #1
 800a614:	d101      	bne.n	800a61a <HAL_I2C_Mem_Write+0x4e>
 800a616:	2302      	movs	r3, #2
 800a618:	e0e6      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2201      	movs	r2, #1
 800a61e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a622:	f7ff fbbf 	bl	8009da4 <HAL_GetTick>
 800a626:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	9300      	str	r3, [sp, #0]
 800a62c:	2319      	movs	r3, #25
 800a62e:	2201      	movs	r2, #1
 800a630:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a634:	68f8      	ldr	r0, [r7, #12]
 800a636:	f000 fac3 	bl	800abc0 <I2C_WaitOnFlagUntilTimeout>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d001      	beq.n	800a644 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800a640:	2301      	movs	r3, #1
 800a642:	e0d1      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2221      	movs	r2, #33	; 0x21
 800a648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	2240      	movs	r2, #64	; 0x40
 800a650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2200      	movs	r2, #0
 800a658:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	6a3a      	ldr	r2, [r7, #32]
 800a65e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a664:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2200      	movs	r2, #0
 800a66a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a66c:	88f8      	ldrh	r0, [r7, #6]
 800a66e:	893a      	ldrh	r2, [r7, #8]
 800a670:	8979      	ldrh	r1, [r7, #10]
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	9301      	str	r3, [sp, #4]
 800a676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a678:	9300      	str	r3, [sp, #0]
 800a67a:	4603      	mov	r3, r0
 800a67c:	68f8      	ldr	r0, [r7, #12]
 800a67e:	f000 f9d3 	bl	800aa28 <I2C_RequestMemoryWrite>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d005      	beq.n	800a694 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	2200      	movs	r2, #0
 800a68c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800a690:	2301      	movs	r3, #1
 800a692:	e0a9      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a698:	b29b      	uxth	r3, r3
 800a69a:	2bff      	cmp	r3, #255	; 0xff
 800a69c:	d90e      	bls.n	800a6bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	22ff      	movs	r2, #255	; 0xff
 800a6a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a6a8:	b2da      	uxtb	r2, r3
 800a6aa:	8979      	ldrh	r1, [r7, #10]
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	9300      	str	r3, [sp, #0]
 800a6b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a6b4:	68f8      	ldr	r0, [r7, #12]
 800a6b6:	f000 fc2b 	bl	800af10 <I2C_TransferConfig>
 800a6ba:	e00f      	b.n	800a6dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6c0:	b29a      	uxth	r2, r3
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a6ca:	b2da      	uxtb	r2, r3
 800a6cc:	8979      	ldrh	r1, [r7, #10]
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	9300      	str	r3, [sp, #0]
 800a6d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a6d6:	68f8      	ldr	r0, [r7, #12]
 800a6d8:	f000 fc1a 	bl	800af10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a6dc:	697a      	ldr	r2, [r7, #20]
 800a6de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f000 faad 	bl	800ac40 <I2C_WaitOnTXISFlagUntilTimeout>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d001      	beq.n	800a6f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	e07b      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6f4:	781a      	ldrb	r2, [r3, #0]
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a700:	1c5a      	adds	r2, r3, #1
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	3b01      	subs	r3, #1
 800a70e:	b29a      	uxth	r2, r3
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a718:	3b01      	subs	r3, #1
 800a71a:	b29a      	uxth	r2, r3
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a724:	b29b      	uxth	r3, r3
 800a726:	2b00      	cmp	r3, #0
 800a728:	d034      	beq.n	800a794 <HAL_I2C_Mem_Write+0x1c8>
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d130      	bne.n	800a794 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	9300      	str	r3, [sp, #0]
 800a736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a738:	2200      	movs	r2, #0
 800a73a:	2180      	movs	r1, #128	; 0x80
 800a73c:	68f8      	ldr	r0, [r7, #12]
 800a73e:	f000 fa3f 	bl	800abc0 <I2C_WaitOnFlagUntilTimeout>
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d001      	beq.n	800a74c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800a748:	2301      	movs	r3, #1
 800a74a:	e04d      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a750:	b29b      	uxth	r3, r3
 800a752:	2bff      	cmp	r3, #255	; 0xff
 800a754:	d90e      	bls.n	800a774 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	22ff      	movs	r2, #255	; 0xff
 800a75a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a760:	b2da      	uxtb	r2, r3
 800a762:	8979      	ldrh	r1, [r7, #10]
 800a764:	2300      	movs	r3, #0
 800a766:	9300      	str	r3, [sp, #0]
 800a768:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a76c:	68f8      	ldr	r0, [r7, #12]
 800a76e:	f000 fbcf 	bl	800af10 <I2C_TransferConfig>
 800a772:	e00f      	b.n	800a794 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a778:	b29a      	uxth	r2, r3
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a782:	b2da      	uxtb	r2, r3
 800a784:	8979      	ldrh	r1, [r7, #10]
 800a786:	2300      	movs	r3, #0
 800a788:	9300      	str	r3, [sp, #0]
 800a78a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a78e:	68f8      	ldr	r0, [r7, #12]
 800a790:	f000 fbbe 	bl	800af10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a798:	b29b      	uxth	r3, r3
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d19e      	bne.n	800a6dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a79e:	697a      	ldr	r2, [r7, #20]
 800a7a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a7a2:	68f8      	ldr	r0, [r7, #12]
 800a7a4:	f000 fa8c 	bl	800acc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d001      	beq.n	800a7b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e01a      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2220      	movs	r2, #32
 800a7b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	6859      	ldr	r1, [r3, #4]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	4b0a      	ldr	r3, [pc, #40]	; (800a7f0 <HAL_I2C_Mem_Write+0x224>)
 800a7c6:	400b      	ands	r3, r1
 800a7c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2220      	movs	r2, #32
 800a7ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	e000      	b.n	800a7e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800a7e6:	2302      	movs	r3, #2
  }
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	3718      	adds	r7, #24
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	bd80      	pop	{r7, pc}
 800a7f0:	fe00e800 	.word	0xfe00e800

0800a7f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b088      	sub	sp, #32
 800a7f8:	af02      	add	r7, sp, #8
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	4608      	mov	r0, r1
 800a7fe:	4611      	mov	r1, r2
 800a800:	461a      	mov	r2, r3
 800a802:	4603      	mov	r3, r0
 800a804:	817b      	strh	r3, [r7, #10]
 800a806:	460b      	mov	r3, r1
 800a808:	813b      	strh	r3, [r7, #8]
 800a80a:	4613      	mov	r3, r2
 800a80c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a814:	b2db      	uxtb	r3, r3
 800a816:	2b20      	cmp	r3, #32
 800a818:	f040 80fd 	bne.w	800aa16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800a81c:	6a3b      	ldr	r3, [r7, #32]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d002      	beq.n	800a828 <HAL_I2C_Mem_Read+0x34>
 800a822:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a824:	2b00      	cmp	r3, #0
 800a826:	d105      	bne.n	800a834 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a82e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800a830:	2301      	movs	r3, #1
 800a832:	e0f1      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	d101      	bne.n	800a842 <HAL_I2C_Mem_Read+0x4e>
 800a83e:	2302      	movs	r3, #2
 800a840:	e0ea      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	2201      	movs	r2, #1
 800a846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a84a:	f7ff faab 	bl	8009da4 <HAL_GetTick>
 800a84e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	9300      	str	r3, [sp, #0]
 800a854:	2319      	movs	r3, #25
 800a856:	2201      	movs	r2, #1
 800a858:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a85c:	68f8      	ldr	r0, [r7, #12]
 800a85e:	f000 f9af 	bl	800abc0 <I2C_WaitOnFlagUntilTimeout>
 800a862:	4603      	mov	r3, r0
 800a864:	2b00      	cmp	r3, #0
 800a866:	d001      	beq.n	800a86c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800a868:	2301      	movs	r3, #1
 800a86a:	e0d5      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2222      	movs	r2, #34	; 0x22
 800a870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2240      	movs	r2, #64	; 0x40
 800a878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2200      	movs	r2, #0
 800a880:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	6a3a      	ldr	r2, [r7, #32]
 800a886:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a88c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2200      	movs	r2, #0
 800a892:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a894:	88f8      	ldrh	r0, [r7, #6]
 800a896:	893a      	ldrh	r2, [r7, #8]
 800a898:	8979      	ldrh	r1, [r7, #10]
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	9301      	str	r3, [sp, #4]
 800a89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8a0:	9300      	str	r3, [sp, #0]
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f000 f913 	bl	800aad0 <I2C_RequestMemoryRead>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d005      	beq.n	800a8bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	e0ad      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a8c0:	b29b      	uxth	r3, r3
 800a8c2:	2bff      	cmp	r3, #255	; 0xff
 800a8c4:	d90e      	bls.n	800a8e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	22ff      	movs	r2, #255	; 0xff
 800a8ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a8d0:	b2da      	uxtb	r2, r3
 800a8d2:	8979      	ldrh	r1, [r7, #10]
 800a8d4:	4b52      	ldr	r3, [pc, #328]	; (800aa20 <HAL_I2C_Mem_Read+0x22c>)
 800a8d6:	9300      	str	r3, [sp, #0]
 800a8d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f000 fb17 	bl	800af10 <I2C_TransferConfig>
 800a8e2:	e00f      	b.n	800a904 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a8e8:	b29a      	uxth	r2, r3
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a8f2:	b2da      	uxtb	r2, r3
 800a8f4:	8979      	ldrh	r1, [r7, #10]
 800a8f6:	4b4a      	ldr	r3, [pc, #296]	; (800aa20 <HAL_I2C_Mem_Read+0x22c>)
 800a8f8:	9300      	str	r3, [sp, #0]
 800a8fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a8fe:	68f8      	ldr	r0, [r7, #12]
 800a900:	f000 fb06 	bl	800af10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	9300      	str	r3, [sp, #0]
 800a908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a90a:	2200      	movs	r2, #0
 800a90c:	2104      	movs	r1, #4
 800a90e:	68f8      	ldr	r0, [r7, #12]
 800a910:	f000 f956 	bl	800abc0 <I2C_WaitOnFlagUntilTimeout>
 800a914:	4603      	mov	r3, r0
 800a916:	2b00      	cmp	r3, #0
 800a918:	d001      	beq.n	800a91e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800a91a:	2301      	movs	r3, #1
 800a91c:	e07c      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a928:	b2d2      	uxtb	r2, r2
 800a92a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a930:	1c5a      	adds	r2, r3, #1
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a93a:	3b01      	subs	r3, #1
 800a93c:	b29a      	uxth	r2, r3
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a946:	b29b      	uxth	r3, r3
 800a948:	3b01      	subs	r3, #1
 800a94a:	b29a      	uxth	r2, r3
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a954:	b29b      	uxth	r3, r3
 800a956:	2b00      	cmp	r3, #0
 800a958:	d034      	beq.n	800a9c4 <HAL_I2C_Mem_Read+0x1d0>
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d130      	bne.n	800a9c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	9300      	str	r3, [sp, #0]
 800a966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a968:	2200      	movs	r2, #0
 800a96a:	2180      	movs	r1, #128	; 0x80
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f000 f927 	bl	800abc0 <I2C_WaitOnFlagUntilTimeout>
 800a972:	4603      	mov	r3, r0
 800a974:	2b00      	cmp	r3, #0
 800a976:	d001      	beq.n	800a97c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a978:	2301      	movs	r3, #1
 800a97a:	e04d      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a980:	b29b      	uxth	r3, r3
 800a982:	2bff      	cmp	r3, #255	; 0xff
 800a984:	d90e      	bls.n	800a9a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	22ff      	movs	r2, #255	; 0xff
 800a98a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a990:	b2da      	uxtb	r2, r3
 800a992:	8979      	ldrh	r1, [r7, #10]
 800a994:	2300      	movs	r3, #0
 800a996:	9300      	str	r3, [sp, #0]
 800a998:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a99c:	68f8      	ldr	r0, [r7, #12]
 800a99e:	f000 fab7 	bl	800af10 <I2C_TransferConfig>
 800a9a2:	e00f      	b.n	800a9c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9a8:	b29a      	uxth	r2, r3
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a9b2:	b2da      	uxtb	r2, r3
 800a9b4:	8979      	ldrh	r1, [r7, #10]
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	9300      	str	r3, [sp, #0]
 800a9ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a9be:	68f8      	ldr	r0, [r7, #12]
 800a9c0:	f000 faa6 	bl	800af10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9c8:	b29b      	uxth	r3, r3
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d19a      	bne.n	800a904 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a9ce:	697a      	ldr	r2, [r7, #20]
 800a9d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9d2:	68f8      	ldr	r0, [r7, #12]
 800a9d4:	f000 f974 	bl	800acc0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d001      	beq.n	800a9e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a9de:	2301      	movs	r3, #1
 800a9e0:	e01a      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	2220      	movs	r2, #32
 800a9e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	6859      	ldr	r1, [r3, #4]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	4b0b      	ldr	r3, [pc, #44]	; (800aa24 <HAL_I2C_Mem_Read+0x230>)
 800a9f6:	400b      	ands	r3, r1
 800a9f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2220      	movs	r2, #32
 800a9fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2200      	movs	r2, #0
 800aa06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800aa12:	2300      	movs	r3, #0
 800aa14:	e000      	b.n	800aa18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800aa16:	2302      	movs	r3, #2
  }
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3718      	adds	r7, #24
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	bd80      	pop	{r7, pc}
 800aa20:	80002400 	.word	0x80002400
 800aa24:	fe00e800 	.word	0xfe00e800

0800aa28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b086      	sub	sp, #24
 800aa2c:	af02      	add	r7, sp, #8
 800aa2e:	60f8      	str	r0, [r7, #12]
 800aa30:	4608      	mov	r0, r1
 800aa32:	4611      	mov	r1, r2
 800aa34:	461a      	mov	r2, r3
 800aa36:	4603      	mov	r3, r0
 800aa38:	817b      	strh	r3, [r7, #10]
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	813b      	strh	r3, [r7, #8]
 800aa3e:	4613      	mov	r3, r2
 800aa40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800aa42:	88fb      	ldrh	r3, [r7, #6]
 800aa44:	b2da      	uxtb	r2, r3
 800aa46:	8979      	ldrh	r1, [r7, #10]
 800aa48:	4b20      	ldr	r3, [pc, #128]	; (800aacc <I2C_RequestMemoryWrite+0xa4>)
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f000 fa5d 	bl	800af10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aa56:	69fa      	ldr	r2, [r7, #28]
 800aa58:	69b9      	ldr	r1, [r7, #24]
 800aa5a:	68f8      	ldr	r0, [r7, #12]
 800aa5c:	f000 f8f0 	bl	800ac40 <I2C_WaitOnTXISFlagUntilTimeout>
 800aa60:	4603      	mov	r3, r0
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d001      	beq.n	800aa6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800aa66:	2301      	movs	r3, #1
 800aa68:	e02c      	b.n	800aac4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800aa6a:	88fb      	ldrh	r3, [r7, #6]
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d105      	bne.n	800aa7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800aa70:	893b      	ldrh	r3, [r7, #8]
 800aa72:	b2da      	uxtb	r2, r3
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	629a      	str	r2, [r3, #40]	; 0x28
 800aa7a:	e015      	b.n	800aaa8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800aa7c:	893b      	ldrh	r3, [r7, #8]
 800aa7e:	0a1b      	lsrs	r3, r3, #8
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aa8a:	69fa      	ldr	r2, [r7, #28]
 800aa8c:	69b9      	ldr	r1, [r7, #24]
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f000 f8d6 	bl	800ac40 <I2C_WaitOnTXISFlagUntilTimeout>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d001      	beq.n	800aa9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	e012      	b.n	800aac4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800aa9e:	893b      	ldrh	r3, [r7, #8]
 800aaa0:	b2da      	uxtb	r2, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	9300      	str	r3, [sp, #0]
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	2200      	movs	r2, #0
 800aab0:	2180      	movs	r1, #128	; 0x80
 800aab2:	68f8      	ldr	r0, [r7, #12]
 800aab4:	f000 f884 	bl	800abc0 <I2C_WaitOnFlagUntilTimeout>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	e000      	b.n	800aac4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3710      	adds	r7, #16
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}
 800aacc:	80002000 	.word	0x80002000

0800aad0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b086      	sub	sp, #24
 800aad4:	af02      	add	r7, sp, #8
 800aad6:	60f8      	str	r0, [r7, #12]
 800aad8:	4608      	mov	r0, r1
 800aada:	4611      	mov	r1, r2
 800aadc:	461a      	mov	r2, r3
 800aade:	4603      	mov	r3, r0
 800aae0:	817b      	strh	r3, [r7, #10]
 800aae2:	460b      	mov	r3, r1
 800aae4:	813b      	strh	r3, [r7, #8]
 800aae6:	4613      	mov	r3, r2
 800aae8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800aaea:	88fb      	ldrh	r3, [r7, #6]
 800aaec:	b2da      	uxtb	r2, r3
 800aaee:	8979      	ldrh	r1, [r7, #10]
 800aaf0:	4b20      	ldr	r3, [pc, #128]	; (800ab74 <I2C_RequestMemoryRead+0xa4>)
 800aaf2:	9300      	str	r3, [sp, #0]
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	68f8      	ldr	r0, [r7, #12]
 800aaf8:	f000 fa0a 	bl	800af10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aafc:	69fa      	ldr	r2, [r7, #28]
 800aafe:	69b9      	ldr	r1, [r7, #24]
 800ab00:	68f8      	ldr	r0, [r7, #12]
 800ab02:	f000 f89d 	bl	800ac40 <I2C_WaitOnTXISFlagUntilTimeout>
 800ab06:	4603      	mov	r3, r0
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d001      	beq.n	800ab10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e02c      	b.n	800ab6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ab10:	88fb      	ldrh	r3, [r7, #6]
 800ab12:	2b01      	cmp	r3, #1
 800ab14:	d105      	bne.n	800ab22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ab16:	893b      	ldrh	r3, [r7, #8]
 800ab18:	b2da      	uxtb	r2, r3
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	629a      	str	r2, [r3, #40]	; 0x28
 800ab20:	e015      	b.n	800ab4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ab22:	893b      	ldrh	r3, [r7, #8]
 800ab24:	0a1b      	lsrs	r3, r3, #8
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	b2da      	uxtb	r2, r3
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ab30:	69fa      	ldr	r2, [r7, #28]
 800ab32:	69b9      	ldr	r1, [r7, #24]
 800ab34:	68f8      	ldr	r0, [r7, #12]
 800ab36:	f000 f883 	bl	800ac40 <I2C_WaitOnTXISFlagUntilTimeout>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d001      	beq.n	800ab44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800ab40:	2301      	movs	r3, #1
 800ab42:	e012      	b.n	800ab6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ab44:	893b      	ldrh	r3, [r7, #8]
 800ab46:	b2da      	uxtb	r2, r3
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800ab4e:	69fb      	ldr	r3, [r7, #28]
 800ab50:	9300      	str	r3, [sp, #0]
 800ab52:	69bb      	ldr	r3, [r7, #24]
 800ab54:	2200      	movs	r2, #0
 800ab56:	2140      	movs	r1, #64	; 0x40
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 f831 	bl	800abc0 <I2C_WaitOnFlagUntilTimeout>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d001      	beq.n	800ab68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800ab64:	2301      	movs	r3, #1
 800ab66:	e000      	b.n	800ab6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800ab68:	2300      	movs	r3, #0
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	80002000 	.word	0x80002000

0800ab78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	699b      	ldr	r3, [r3, #24]
 800ab86:	f003 0302 	and.w	r3, r3, #2
 800ab8a:	2b02      	cmp	r3, #2
 800ab8c:	d103      	bne.n	800ab96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	2200      	movs	r2, #0
 800ab94:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	699b      	ldr	r3, [r3, #24]
 800ab9c:	f003 0301 	and.w	r3, r3, #1
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	d007      	beq.n	800abb4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	699a      	ldr	r2, [r3, #24]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f042 0201 	orr.w	r2, r2, #1
 800abb2:	619a      	str	r2, [r3, #24]
  }
}
 800abb4:	bf00      	nop
 800abb6:	370c      	adds	r7, #12
 800abb8:	46bd      	mov	sp, r7
 800abba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbe:	4770      	bx	lr

0800abc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b084      	sub	sp, #16
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	603b      	str	r3, [r7, #0]
 800abcc:	4613      	mov	r3, r2
 800abce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800abd0:	e022      	b.n	800ac18 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abd8:	d01e      	beq.n	800ac18 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800abda:	f7ff f8e3 	bl	8009da4 <HAL_GetTick>
 800abde:	4602      	mov	r2, r0
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	1ad3      	subs	r3, r2, r3
 800abe4:	683a      	ldr	r2, [r7, #0]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d302      	bcc.n	800abf0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d113      	bne.n	800ac18 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abf4:	f043 0220 	orr.w	r2, r3, #32
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	2220      	movs	r2, #32
 800ac00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2200      	movs	r2, #0
 800ac08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800ac14:	2301      	movs	r3, #1
 800ac16:	e00f      	b.n	800ac38 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	699a      	ldr	r2, [r3, #24]
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	4013      	ands	r3, r2
 800ac22:	68ba      	ldr	r2, [r7, #8]
 800ac24:	429a      	cmp	r2, r3
 800ac26:	bf0c      	ite	eq
 800ac28:	2301      	moveq	r3, #1
 800ac2a:	2300      	movne	r3, #0
 800ac2c:	b2db      	uxtb	r3, r3
 800ac2e:	461a      	mov	r2, r3
 800ac30:	79fb      	ldrb	r3, [r7, #7]
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d0cd      	beq.n	800abd2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ac36:	2300      	movs	r3, #0
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3710      	adds	r7, #16
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b084      	sub	sp, #16
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ac4c:	e02c      	b.n	800aca8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ac4e:	687a      	ldr	r2, [r7, #4]
 800ac50:	68b9      	ldr	r1, [r7, #8]
 800ac52:	68f8      	ldr	r0, [r7, #12]
 800ac54:	f000 f870 	bl	800ad38 <I2C_IsErrorOccurred>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d001      	beq.n	800ac62 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e02a      	b.n	800acb8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac68:	d01e      	beq.n	800aca8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac6a:	f7ff f89b 	bl	8009da4 <HAL_GetTick>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	1ad3      	subs	r3, r2, r3
 800ac74:	68ba      	ldr	r2, [r7, #8]
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d302      	bcc.n	800ac80 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d113      	bne.n	800aca8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac84:	f043 0220 	orr.w	r2, r3, #32
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	2220      	movs	r2, #32
 800ac90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2200      	movs	r2, #0
 800ac98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800aca4:	2301      	movs	r3, #1
 800aca6:	e007      	b.n	800acb8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	699b      	ldr	r3, [r3, #24]
 800acae:	f003 0302 	and.w	r3, r3, #2
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	d1cb      	bne.n	800ac4e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800acb6:	2300      	movs	r3, #0
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3710      	adds	r7, #16
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b084      	sub	sp, #16
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800accc:	e028      	b.n	800ad20 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800acce:	687a      	ldr	r2, [r7, #4]
 800acd0:	68b9      	ldr	r1, [r7, #8]
 800acd2:	68f8      	ldr	r0, [r7, #12]
 800acd4:	f000 f830 	bl	800ad38 <I2C_IsErrorOccurred>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d001      	beq.n	800ace2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800acde:	2301      	movs	r3, #1
 800ace0:	e026      	b.n	800ad30 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ace2:	f7ff f85f 	bl	8009da4 <HAL_GetTick>
 800ace6:	4602      	mov	r2, r0
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	1ad3      	subs	r3, r2, r3
 800acec:	68ba      	ldr	r2, [r7, #8]
 800acee:	429a      	cmp	r2, r3
 800acf0:	d302      	bcc.n	800acf8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d113      	bne.n	800ad20 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acfc:	f043 0220 	orr.w	r2, r3, #32
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	2220      	movs	r2, #32
 800ad08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	2200      	movs	r2, #0
 800ad18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	e007      	b.n	800ad30 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	699b      	ldr	r3, [r3, #24]
 800ad26:	f003 0320 	and.w	r3, r3, #32
 800ad2a:	2b20      	cmp	r3, #32
 800ad2c:	d1cf      	bne.n	800acce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800ad2e:	2300      	movs	r3, #0
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3710      	adds	r7, #16
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bd80      	pop	{r7, pc}

0800ad38 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b08a      	sub	sp, #40	; 0x28
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	60f8      	str	r0, [r7, #12]
 800ad40:	60b9      	str	r1, [r7, #8]
 800ad42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ad44:	2300      	movs	r3, #0
 800ad46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	699b      	ldr	r3, [r3, #24]
 800ad50:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ad52:	2300      	movs	r3, #0
 800ad54:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ad5a:	69bb      	ldr	r3, [r7, #24]
 800ad5c:	f003 0310 	and.w	r3, r3, #16
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d075      	beq.n	800ae50 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	2210      	movs	r2, #16
 800ad6a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ad6c:	e056      	b.n	800ae1c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad74:	d052      	beq.n	800ae1c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ad76:	f7ff f815 	bl	8009da4 <HAL_GetTick>
 800ad7a:	4602      	mov	r2, r0
 800ad7c:	69fb      	ldr	r3, [r7, #28]
 800ad7e:	1ad3      	subs	r3, r2, r3
 800ad80:	68ba      	ldr	r2, [r7, #8]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d302      	bcc.n	800ad8c <I2C_IsErrorOccurred+0x54>
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d147      	bne.n	800ae1c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad96:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ad9e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	699b      	ldr	r3, [r3, #24]
 800ada6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800adaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800adae:	d12e      	bne.n	800ae0e <I2C_IsErrorOccurred+0xd6>
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800adb6:	d02a      	beq.n	800ae0e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800adb8:	7cfb      	ldrb	r3, [r7, #19]
 800adba:	2b20      	cmp	r3, #32
 800adbc:	d027      	beq.n	800ae0e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	685a      	ldr	r2, [r3, #4]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800adcc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800adce:	f7fe ffe9 	bl	8009da4 <HAL_GetTick>
 800add2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800add4:	e01b      	b.n	800ae0e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800add6:	f7fe ffe5 	bl	8009da4 <HAL_GetTick>
 800adda:	4602      	mov	r2, r0
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	1ad3      	subs	r3, r2, r3
 800ade0:	2b19      	cmp	r3, #25
 800ade2:	d914      	bls.n	800ae0e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ade8:	f043 0220 	orr.w	r2, r3, #32
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	2220      	movs	r2, #32
 800adf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2200      	movs	r2, #0
 800adfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 800ae08:	2301      	movs	r3, #1
 800ae0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	699b      	ldr	r3, [r3, #24]
 800ae14:	f003 0320 	and.w	r3, r3, #32
 800ae18:	2b20      	cmp	r3, #32
 800ae1a:	d1dc      	bne.n	800add6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	699b      	ldr	r3, [r3, #24]
 800ae22:	f003 0320 	and.w	r3, r3, #32
 800ae26:	2b20      	cmp	r3, #32
 800ae28:	d003      	beq.n	800ae32 <I2C_IsErrorOccurred+0xfa>
 800ae2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d09d      	beq.n	800ad6e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800ae32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d103      	bne.n	800ae42 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	2220      	movs	r2, #32
 800ae40:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800ae42:	6a3b      	ldr	r3, [r7, #32]
 800ae44:	f043 0304 	orr.w	r3, r3, #4
 800ae48:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	699b      	ldr	r3, [r3, #24]
 800ae56:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800ae58:	69bb      	ldr	r3, [r7, #24]
 800ae5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d00b      	beq.n	800ae7a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800ae62:	6a3b      	ldr	r3, [r7, #32]
 800ae64:	f043 0301 	orr.w	r3, r3, #1
 800ae68:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ae72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ae74:	2301      	movs	r3, #1
 800ae76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800ae7a:	69bb      	ldr	r3, [r7, #24]
 800ae7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d00b      	beq.n	800ae9c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ae84:	6a3b      	ldr	r3, [r7, #32]
 800ae86:	f043 0308 	orr.w	r3, r3, #8
 800ae8a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ae94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ae96:	2301      	movs	r3, #1
 800ae98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800ae9c:	69bb      	ldr	r3, [r7, #24]
 800ae9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d00b      	beq.n	800aebe <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800aea6:	6a3b      	ldr	r3, [r7, #32]
 800aea8:	f043 0302 	orr.w	r3, r3, #2
 800aeac:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aeb6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800aebe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d01c      	beq.n	800af00 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800aec6:	68f8      	ldr	r0, [r7, #12]
 800aec8:	f7ff fe56 	bl	800ab78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	6859      	ldr	r1, [r3, #4]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	4b0d      	ldr	r3, [pc, #52]	; (800af0c <I2C_IsErrorOccurred+0x1d4>)
 800aed8:	400b      	ands	r3, r1
 800aeda:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aee0:	6a3b      	ldr	r3, [r7, #32]
 800aee2:	431a      	orrs	r2, r3
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2220      	movs	r2, #32
 800aeec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	2200      	movs	r2, #0
 800aefc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800af00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800af04:	4618      	mov	r0, r3
 800af06:	3728      	adds	r7, #40	; 0x28
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}
 800af0c:	fe00e800 	.word	0xfe00e800

0800af10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800af10:	b480      	push	{r7}
 800af12:	b087      	sub	sp, #28
 800af14:	af00      	add	r7, sp, #0
 800af16:	60f8      	str	r0, [r7, #12]
 800af18:	607b      	str	r3, [r7, #4]
 800af1a:	460b      	mov	r3, r1
 800af1c:	817b      	strh	r3, [r7, #10]
 800af1e:	4613      	mov	r3, r2
 800af20:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800af22:	897b      	ldrh	r3, [r7, #10]
 800af24:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800af28:	7a7b      	ldrb	r3, [r7, #9]
 800af2a:	041b      	lsls	r3, r3, #16
 800af2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800af30:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800af36:	6a3b      	ldr	r3, [r7, #32]
 800af38:	4313      	orrs	r3, r2
 800af3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af3e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	685a      	ldr	r2, [r3, #4]
 800af46:	6a3b      	ldr	r3, [r7, #32]
 800af48:	0d5b      	lsrs	r3, r3, #21
 800af4a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800af4e:	4b08      	ldr	r3, [pc, #32]	; (800af70 <I2C_TransferConfig+0x60>)
 800af50:	430b      	orrs	r3, r1
 800af52:	43db      	mvns	r3, r3
 800af54:	ea02 0103 	and.w	r1, r2, r3
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	697a      	ldr	r2, [r7, #20]
 800af5e:	430a      	orrs	r2, r1
 800af60:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800af62:	bf00      	nop
 800af64:	371c      	adds	r7, #28
 800af66:	46bd      	mov	sp, r7
 800af68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6c:	4770      	bx	lr
 800af6e:	bf00      	nop
 800af70:	03ff63ff 	.word	0x03ff63ff

0800af74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800af74:	b480      	push	{r7}
 800af76:	b083      	sub	sp, #12
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800af84:	b2db      	uxtb	r3, r3
 800af86:	2b20      	cmp	r3, #32
 800af88:	d138      	bne.n	800affc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800af90:	2b01      	cmp	r3, #1
 800af92:	d101      	bne.n	800af98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800af94:	2302      	movs	r3, #2
 800af96:	e032      	b.n	800affe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2201      	movs	r2, #1
 800af9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2224      	movs	r2, #36	; 0x24
 800afa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f022 0201 	bic.w	r2, r2, #1
 800afb6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	681a      	ldr	r2, [r3, #0]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800afc6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	6819      	ldr	r1, [r3, #0]
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	683a      	ldr	r2, [r7, #0]
 800afd4:	430a      	orrs	r2, r1
 800afd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	681a      	ldr	r2, [r3, #0]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f042 0201 	orr.w	r2, r2, #1
 800afe6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2220      	movs	r2, #32
 800afec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2200      	movs	r2, #0
 800aff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800aff8:	2300      	movs	r3, #0
 800affa:	e000      	b.n	800affe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800affc:	2302      	movs	r3, #2
  }
}
 800affe:	4618      	mov	r0, r3
 800b000:	370c      	adds	r7, #12
 800b002:	46bd      	mov	sp, r7
 800b004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b008:	4770      	bx	lr

0800b00a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b00a:	b480      	push	{r7}
 800b00c:	b085      	sub	sp, #20
 800b00e:	af00      	add	r7, sp, #0
 800b010:	6078      	str	r0, [r7, #4]
 800b012:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	2b20      	cmp	r3, #32
 800b01e:	d139      	bne.n	800b094 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b026:	2b01      	cmp	r3, #1
 800b028:	d101      	bne.n	800b02e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b02a:	2302      	movs	r3, #2
 800b02c:	e033      	b.n	800b096 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2201      	movs	r2, #1
 800b032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2224      	movs	r2, #36	; 0x24
 800b03a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	681a      	ldr	r2, [r3, #0]
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f022 0201 	bic.w	r2, r2, #1
 800b04c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b05c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	021b      	lsls	r3, r3, #8
 800b062:	68fa      	ldr	r2, [r7, #12]
 800b064:	4313      	orrs	r3, r2
 800b066:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	68fa      	ldr	r2, [r7, #12]
 800b06e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	681a      	ldr	r2, [r3, #0]
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f042 0201 	orr.w	r2, r2, #1
 800b07e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2220      	movs	r2, #32
 800b084:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2200      	movs	r2, #0
 800b08c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b090:	2300      	movs	r3, #0
 800b092:	e000      	b.n	800b096 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b094:	2302      	movs	r3, #2
  }
}
 800b096:	4618      	mov	r0, r3
 800b098:	3714      	adds	r7, #20
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr
	...

0800b0a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b0a8:	4b04      	ldr	r3, [pc, #16]	; (800b0bc <HAL_PWREx_GetVoltageRange+0x18>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b8:	4770      	bx	lr
 800b0ba:	bf00      	nop
 800b0bc:	40007000 	.word	0x40007000

0800b0c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b085      	sub	sp, #20
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0ce:	d130      	bne.n	800b132 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b0d0:	4b23      	ldr	r3, [pc, #140]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b0d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0dc:	d038      	beq.n	800b150 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b0de:	4b20      	ldr	r3, [pc, #128]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b0e6:	4a1e      	ldr	r2, [pc, #120]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b0e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b0ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b0ee:	4b1d      	ldr	r3, [pc, #116]	; (800b164 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	2232      	movs	r2, #50	; 0x32
 800b0f4:	fb02 f303 	mul.w	r3, r2, r3
 800b0f8:	4a1b      	ldr	r2, [pc, #108]	; (800b168 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b0fa:	fba2 2303 	umull	r2, r3, r2, r3
 800b0fe:	0c9b      	lsrs	r3, r3, #18
 800b100:	3301      	adds	r3, #1
 800b102:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b104:	e002      	b.n	800b10c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	3b01      	subs	r3, #1
 800b10a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b10c:	4b14      	ldr	r3, [pc, #80]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b10e:	695b      	ldr	r3, [r3, #20]
 800b110:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b114:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b118:	d102      	bne.n	800b120 <HAL_PWREx_ControlVoltageScaling+0x60>
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d1f2      	bne.n	800b106 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b120:	4b0f      	ldr	r3, [pc, #60]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b122:	695b      	ldr	r3, [r3, #20]
 800b124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b12c:	d110      	bne.n	800b150 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b12e:	2303      	movs	r3, #3
 800b130:	e00f      	b.n	800b152 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b132:	4b0b      	ldr	r3, [pc, #44]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b13a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b13e:	d007      	beq.n	800b150 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b140:	4b07      	ldr	r3, [pc, #28]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b148:	4a05      	ldr	r2, [pc, #20]	; (800b160 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b14a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b14e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b150:	2300      	movs	r3, #0
}
 800b152:	4618      	mov	r0, r3
 800b154:	3714      	adds	r7, #20
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr
 800b15e:	bf00      	nop
 800b160:	40007000 	.word	0x40007000
 800b164:	20000004 	.word	0x20000004
 800b168:	431bde83 	.word	0x431bde83

0800b16c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b088      	sub	sp, #32
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d102      	bne.n	800b180 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	f000 bc02 	b.w	800b984 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b180:	4b96      	ldr	r3, [pc, #600]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b182:	689b      	ldr	r3, [r3, #8]
 800b184:	f003 030c 	and.w	r3, r3, #12
 800b188:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b18a:	4b94      	ldr	r3, [pc, #592]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	f003 0303 	and.w	r3, r3, #3
 800b192:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f003 0310 	and.w	r3, r3, #16
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f000 80e4 	beq.w	800b36a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b1a2:	69bb      	ldr	r3, [r7, #24]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d007      	beq.n	800b1b8 <HAL_RCC_OscConfig+0x4c>
 800b1a8:	69bb      	ldr	r3, [r7, #24]
 800b1aa:	2b0c      	cmp	r3, #12
 800b1ac:	f040 808b 	bne.w	800b2c6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	f040 8087 	bne.w	800b2c6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b1b8:	4b88      	ldr	r3, [pc, #544]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f003 0302 	and.w	r3, r3, #2
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d005      	beq.n	800b1d0 <HAL_RCC_OscConfig+0x64>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	699b      	ldr	r3, [r3, #24]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d101      	bne.n	800b1d0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	e3d9      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6a1a      	ldr	r2, [r3, #32]
 800b1d4:	4b81      	ldr	r3, [pc, #516]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f003 0308 	and.w	r3, r3, #8
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d004      	beq.n	800b1ea <HAL_RCC_OscConfig+0x7e>
 800b1e0:	4b7e      	ldr	r3, [pc, #504]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b1e8:	e005      	b.n	800b1f6 <HAL_RCC_OscConfig+0x8a>
 800b1ea:	4b7c      	ldr	r3, [pc, #496]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b1ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b1f0:	091b      	lsrs	r3, r3, #4
 800b1f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d223      	bcs.n	800b242 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6a1b      	ldr	r3, [r3, #32]
 800b1fe:	4618      	mov	r0, r3
 800b200:	f000 fd8c 	bl	800bd1c <RCC_SetFlashLatencyFromMSIRange>
 800b204:	4603      	mov	r3, r0
 800b206:	2b00      	cmp	r3, #0
 800b208:	d001      	beq.n	800b20e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800b20a:	2301      	movs	r3, #1
 800b20c:	e3ba      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b20e:	4b73      	ldr	r3, [pc, #460]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	4a72      	ldr	r2, [pc, #456]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b214:	f043 0308 	orr.w	r3, r3, #8
 800b218:	6013      	str	r3, [r2, #0]
 800b21a:	4b70      	ldr	r3, [pc, #448]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6a1b      	ldr	r3, [r3, #32]
 800b226:	496d      	ldr	r1, [pc, #436]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b228:	4313      	orrs	r3, r2
 800b22a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b22c:	4b6b      	ldr	r3, [pc, #428]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	69db      	ldr	r3, [r3, #28]
 800b238:	021b      	lsls	r3, r3, #8
 800b23a:	4968      	ldr	r1, [pc, #416]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b23c:	4313      	orrs	r3, r2
 800b23e:	604b      	str	r3, [r1, #4]
 800b240:	e025      	b.n	800b28e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b242:	4b66      	ldr	r3, [pc, #408]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4a65      	ldr	r2, [pc, #404]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b248:	f043 0308 	orr.w	r3, r3, #8
 800b24c:	6013      	str	r3, [r2, #0]
 800b24e:	4b63      	ldr	r3, [pc, #396]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a1b      	ldr	r3, [r3, #32]
 800b25a:	4960      	ldr	r1, [pc, #384]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b25c:	4313      	orrs	r3, r2
 800b25e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b260:	4b5e      	ldr	r3, [pc, #376]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	69db      	ldr	r3, [r3, #28]
 800b26c:	021b      	lsls	r3, r3, #8
 800b26e:	495b      	ldr	r1, [pc, #364]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b270:	4313      	orrs	r3, r2
 800b272:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b274:	69bb      	ldr	r3, [r7, #24]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d109      	bne.n	800b28e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6a1b      	ldr	r3, [r3, #32]
 800b27e:	4618      	mov	r0, r3
 800b280:	f000 fd4c 	bl	800bd1c <RCC_SetFlashLatencyFromMSIRange>
 800b284:	4603      	mov	r3, r0
 800b286:	2b00      	cmp	r3, #0
 800b288:	d001      	beq.n	800b28e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800b28a:	2301      	movs	r3, #1
 800b28c:	e37a      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b28e:	f000 fc81 	bl	800bb94 <HAL_RCC_GetSysClockFreq>
 800b292:	4602      	mov	r2, r0
 800b294:	4b51      	ldr	r3, [pc, #324]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	091b      	lsrs	r3, r3, #4
 800b29a:	f003 030f 	and.w	r3, r3, #15
 800b29e:	4950      	ldr	r1, [pc, #320]	; (800b3e0 <HAL_RCC_OscConfig+0x274>)
 800b2a0:	5ccb      	ldrb	r3, [r1, r3]
 800b2a2:	f003 031f 	and.w	r3, r3, #31
 800b2a6:	fa22 f303 	lsr.w	r3, r2, r3
 800b2aa:	4a4e      	ldr	r2, [pc, #312]	; (800b3e4 <HAL_RCC_OscConfig+0x278>)
 800b2ac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b2ae:	4b4e      	ldr	r3, [pc, #312]	; (800b3e8 <HAL_RCC_OscConfig+0x27c>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f7fe fd26 	bl	8009d04 <HAL_InitTick>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800b2bc:	7bfb      	ldrb	r3, [r7, #15]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d052      	beq.n	800b368 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800b2c2:	7bfb      	ldrb	r3, [r7, #15]
 800b2c4:	e35e      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	699b      	ldr	r3, [r3, #24]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d032      	beq.n	800b334 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b2ce:	4b43      	ldr	r3, [pc, #268]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	4a42      	ldr	r2, [pc, #264]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b2d4:	f043 0301 	orr.w	r3, r3, #1
 800b2d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b2da:	f7fe fd63 	bl	8009da4 <HAL_GetTick>
 800b2de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b2e0:	e008      	b.n	800b2f4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b2e2:	f7fe fd5f 	bl	8009da4 <HAL_GetTick>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	1ad3      	subs	r3, r2, r3
 800b2ec:	2b02      	cmp	r3, #2
 800b2ee:	d901      	bls.n	800b2f4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800b2f0:	2303      	movs	r3, #3
 800b2f2:	e347      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b2f4:	4b39      	ldr	r3, [pc, #228]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f003 0302 	and.w	r3, r3, #2
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d0f0      	beq.n	800b2e2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b300:	4b36      	ldr	r3, [pc, #216]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a35      	ldr	r2, [pc, #212]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b306:	f043 0308 	orr.w	r3, r3, #8
 800b30a:	6013      	str	r3, [r2, #0]
 800b30c:	4b33      	ldr	r3, [pc, #204]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6a1b      	ldr	r3, [r3, #32]
 800b318:	4930      	ldr	r1, [pc, #192]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b31a:	4313      	orrs	r3, r2
 800b31c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b31e:	4b2f      	ldr	r3, [pc, #188]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	69db      	ldr	r3, [r3, #28]
 800b32a:	021b      	lsls	r3, r3, #8
 800b32c:	492b      	ldr	r1, [pc, #172]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b32e:	4313      	orrs	r3, r2
 800b330:	604b      	str	r3, [r1, #4]
 800b332:	e01a      	b.n	800b36a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b334:	4b29      	ldr	r3, [pc, #164]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	4a28      	ldr	r2, [pc, #160]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b33a:	f023 0301 	bic.w	r3, r3, #1
 800b33e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b340:	f7fe fd30 	bl	8009da4 <HAL_GetTick>
 800b344:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b346:	e008      	b.n	800b35a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b348:	f7fe fd2c 	bl	8009da4 <HAL_GetTick>
 800b34c:	4602      	mov	r2, r0
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	1ad3      	subs	r3, r2, r3
 800b352:	2b02      	cmp	r3, #2
 800b354:	d901      	bls.n	800b35a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800b356:	2303      	movs	r3, #3
 800b358:	e314      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b35a:	4b20      	ldr	r3, [pc, #128]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f003 0302 	and.w	r3, r3, #2
 800b362:	2b00      	cmp	r3, #0
 800b364:	d1f0      	bne.n	800b348 <HAL_RCC_OscConfig+0x1dc>
 800b366:	e000      	b.n	800b36a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b368:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f003 0301 	and.w	r3, r3, #1
 800b372:	2b00      	cmp	r3, #0
 800b374:	d073      	beq.n	800b45e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800b376:	69bb      	ldr	r3, [r7, #24]
 800b378:	2b08      	cmp	r3, #8
 800b37a:	d005      	beq.n	800b388 <HAL_RCC_OscConfig+0x21c>
 800b37c:	69bb      	ldr	r3, [r7, #24]
 800b37e:	2b0c      	cmp	r3, #12
 800b380:	d10e      	bne.n	800b3a0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	2b03      	cmp	r3, #3
 800b386:	d10b      	bne.n	800b3a0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b388:	4b14      	ldr	r3, [pc, #80]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b390:	2b00      	cmp	r3, #0
 800b392:	d063      	beq.n	800b45c <HAL_RCC_OscConfig+0x2f0>
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d15f      	bne.n	800b45c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800b39c:	2301      	movs	r3, #1
 800b39e:	e2f1      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	685b      	ldr	r3, [r3, #4]
 800b3a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3a8:	d106      	bne.n	800b3b8 <HAL_RCC_OscConfig+0x24c>
 800b3aa:	4b0c      	ldr	r3, [pc, #48]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	4a0b      	ldr	r2, [pc, #44]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b3b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b3b4:	6013      	str	r3, [r2, #0]
 800b3b6:	e025      	b.n	800b404 <HAL_RCC_OscConfig+0x298>
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b3c0:	d114      	bne.n	800b3ec <HAL_RCC_OscConfig+0x280>
 800b3c2:	4b06      	ldr	r3, [pc, #24]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	4a05      	ldr	r2, [pc, #20]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b3c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b3cc:	6013      	str	r3, [r2, #0]
 800b3ce:	4b03      	ldr	r3, [pc, #12]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	4a02      	ldr	r2, [pc, #8]	; (800b3dc <HAL_RCC_OscConfig+0x270>)
 800b3d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b3d8:	6013      	str	r3, [r2, #0]
 800b3da:	e013      	b.n	800b404 <HAL_RCC_OscConfig+0x298>
 800b3dc:	40021000 	.word	0x40021000
 800b3e0:	080100a8 	.word	0x080100a8
 800b3e4:	20000004 	.word	0x20000004
 800b3e8:	2000000c 	.word	0x2000000c
 800b3ec:	4ba0      	ldr	r3, [pc, #640]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	4a9f      	ldr	r2, [pc, #636]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b3f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b3f6:	6013      	str	r3, [r2, #0]
 800b3f8:	4b9d      	ldr	r3, [pc, #628]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	4a9c      	ldr	r2, [pc, #624]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b3fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b402:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d013      	beq.n	800b434 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b40c:	f7fe fcca 	bl	8009da4 <HAL_GetTick>
 800b410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b412:	e008      	b.n	800b426 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b414:	f7fe fcc6 	bl	8009da4 <HAL_GetTick>
 800b418:	4602      	mov	r2, r0
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	1ad3      	subs	r3, r2, r3
 800b41e:	2b64      	cmp	r3, #100	; 0x64
 800b420:	d901      	bls.n	800b426 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800b422:	2303      	movs	r3, #3
 800b424:	e2ae      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b426:	4b92      	ldr	r3, [pc, #584]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d0f0      	beq.n	800b414 <HAL_RCC_OscConfig+0x2a8>
 800b432:	e014      	b.n	800b45e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b434:	f7fe fcb6 	bl	8009da4 <HAL_GetTick>
 800b438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b43a:	e008      	b.n	800b44e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b43c:	f7fe fcb2 	bl	8009da4 <HAL_GetTick>
 800b440:	4602      	mov	r2, r0
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	1ad3      	subs	r3, r2, r3
 800b446:	2b64      	cmp	r3, #100	; 0x64
 800b448:	d901      	bls.n	800b44e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b44a:	2303      	movs	r3, #3
 800b44c:	e29a      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b44e:	4b88      	ldr	r3, [pc, #544]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b456:	2b00      	cmp	r3, #0
 800b458:	d1f0      	bne.n	800b43c <HAL_RCC_OscConfig+0x2d0>
 800b45a:	e000      	b.n	800b45e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b45c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	f003 0302 	and.w	r3, r3, #2
 800b466:	2b00      	cmp	r3, #0
 800b468:	d060      	beq.n	800b52c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800b46a:	69bb      	ldr	r3, [r7, #24]
 800b46c:	2b04      	cmp	r3, #4
 800b46e:	d005      	beq.n	800b47c <HAL_RCC_OscConfig+0x310>
 800b470:	69bb      	ldr	r3, [r7, #24]
 800b472:	2b0c      	cmp	r3, #12
 800b474:	d119      	bne.n	800b4aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	2b02      	cmp	r3, #2
 800b47a:	d116      	bne.n	800b4aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b47c:	4b7c      	ldr	r3, [pc, #496]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b484:	2b00      	cmp	r3, #0
 800b486:	d005      	beq.n	800b494 <HAL_RCC_OscConfig+0x328>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	68db      	ldr	r3, [r3, #12]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d101      	bne.n	800b494 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	e277      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b494:	4b76      	ldr	r3, [pc, #472]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b496:	685b      	ldr	r3, [r3, #4]
 800b498:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	691b      	ldr	r3, [r3, #16]
 800b4a0:	061b      	lsls	r3, r3, #24
 800b4a2:	4973      	ldr	r1, [pc, #460]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b4a4:	4313      	orrs	r3, r2
 800b4a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b4a8:	e040      	b.n	800b52c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d023      	beq.n	800b4fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b4b2:	4b6f      	ldr	r3, [pc, #444]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	4a6e      	ldr	r2, [pc, #440]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b4b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4be:	f7fe fc71 	bl	8009da4 <HAL_GetTick>
 800b4c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b4c4:	e008      	b.n	800b4d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4c6:	f7fe fc6d 	bl	8009da4 <HAL_GetTick>
 800b4ca:	4602      	mov	r2, r0
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	1ad3      	subs	r3, r2, r3
 800b4d0:	2b02      	cmp	r3, #2
 800b4d2:	d901      	bls.n	800b4d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b4d4:	2303      	movs	r3, #3
 800b4d6:	e255      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b4d8:	4b65      	ldr	r3, [pc, #404]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d0f0      	beq.n	800b4c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4e4:	4b62      	ldr	r3, [pc, #392]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	691b      	ldr	r3, [r3, #16]
 800b4f0:	061b      	lsls	r3, r3, #24
 800b4f2:	495f      	ldr	r1, [pc, #380]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	604b      	str	r3, [r1, #4]
 800b4f8:	e018      	b.n	800b52c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b4fa:	4b5d      	ldr	r3, [pc, #372]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	4a5c      	ldr	r2, [pc, #368]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b500:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b504:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b506:	f7fe fc4d 	bl	8009da4 <HAL_GetTick>
 800b50a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b50c:	e008      	b.n	800b520 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b50e:	f7fe fc49 	bl	8009da4 <HAL_GetTick>
 800b512:	4602      	mov	r2, r0
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	1ad3      	subs	r3, r2, r3
 800b518:	2b02      	cmp	r3, #2
 800b51a:	d901      	bls.n	800b520 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b51c:	2303      	movs	r3, #3
 800b51e:	e231      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b520:	4b53      	ldr	r3, [pc, #332]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d1f0      	bne.n	800b50e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f003 0308 	and.w	r3, r3, #8
 800b534:	2b00      	cmp	r3, #0
 800b536:	d03c      	beq.n	800b5b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	695b      	ldr	r3, [r3, #20]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d01c      	beq.n	800b57a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b540:	4b4b      	ldr	r3, [pc, #300]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b542:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b546:	4a4a      	ldr	r2, [pc, #296]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b548:	f043 0301 	orr.w	r3, r3, #1
 800b54c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b550:	f7fe fc28 	bl	8009da4 <HAL_GetTick>
 800b554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b556:	e008      	b.n	800b56a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b558:	f7fe fc24 	bl	8009da4 <HAL_GetTick>
 800b55c:	4602      	mov	r2, r0
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	1ad3      	subs	r3, r2, r3
 800b562:	2b02      	cmp	r3, #2
 800b564:	d901      	bls.n	800b56a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800b566:	2303      	movs	r3, #3
 800b568:	e20c      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b56a:	4b41      	ldr	r3, [pc, #260]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b56c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b570:	f003 0302 	and.w	r3, r3, #2
 800b574:	2b00      	cmp	r3, #0
 800b576:	d0ef      	beq.n	800b558 <HAL_RCC_OscConfig+0x3ec>
 800b578:	e01b      	b.n	800b5b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b57a:	4b3d      	ldr	r3, [pc, #244]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b57c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b580:	4a3b      	ldr	r2, [pc, #236]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b582:	f023 0301 	bic.w	r3, r3, #1
 800b586:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b58a:	f7fe fc0b 	bl	8009da4 <HAL_GetTick>
 800b58e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b590:	e008      	b.n	800b5a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b592:	f7fe fc07 	bl	8009da4 <HAL_GetTick>
 800b596:	4602      	mov	r2, r0
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	1ad3      	subs	r3, r2, r3
 800b59c:	2b02      	cmp	r3, #2
 800b59e:	d901      	bls.n	800b5a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800b5a0:	2303      	movs	r3, #3
 800b5a2:	e1ef      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b5a4:	4b32      	ldr	r3, [pc, #200]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b5a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b5aa:	f003 0302 	and.w	r3, r3, #2
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d1ef      	bne.n	800b592 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f003 0304 	and.w	r3, r3, #4
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	f000 80a6 	beq.w	800b70c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b5c4:	4b2a      	ldr	r3, [pc, #168]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b5c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d10d      	bne.n	800b5ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b5d0:	4b27      	ldr	r3, [pc, #156]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b5d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5d4:	4a26      	ldr	r2, [pc, #152]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b5d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5da:	6593      	str	r3, [r2, #88]	; 0x58
 800b5dc:	4b24      	ldr	r3, [pc, #144]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b5de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b5e4:	60bb      	str	r3, [r7, #8]
 800b5e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b5ec:	4b21      	ldr	r3, [pc, #132]	; (800b674 <HAL_RCC_OscConfig+0x508>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d118      	bne.n	800b62a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b5f8:	4b1e      	ldr	r3, [pc, #120]	; (800b674 <HAL_RCC_OscConfig+0x508>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4a1d      	ldr	r2, [pc, #116]	; (800b674 <HAL_RCC_OscConfig+0x508>)
 800b5fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b602:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b604:	f7fe fbce 	bl	8009da4 <HAL_GetTick>
 800b608:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b60a:	e008      	b.n	800b61e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b60c:	f7fe fbca 	bl	8009da4 <HAL_GetTick>
 800b610:	4602      	mov	r2, r0
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	1ad3      	subs	r3, r2, r3
 800b616:	2b02      	cmp	r3, #2
 800b618:	d901      	bls.n	800b61e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b61a:	2303      	movs	r3, #3
 800b61c:	e1b2      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b61e:	4b15      	ldr	r3, [pc, #84]	; (800b674 <HAL_RCC_OscConfig+0x508>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b626:	2b00      	cmp	r3, #0
 800b628:	d0f0      	beq.n	800b60c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	689b      	ldr	r3, [r3, #8]
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d108      	bne.n	800b644 <HAL_RCC_OscConfig+0x4d8>
 800b632:	4b0f      	ldr	r3, [pc, #60]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b638:	4a0d      	ldr	r2, [pc, #52]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b63a:	f043 0301 	orr.w	r3, r3, #1
 800b63e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b642:	e029      	b.n	800b698 <HAL_RCC_OscConfig+0x52c>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	689b      	ldr	r3, [r3, #8]
 800b648:	2b05      	cmp	r3, #5
 800b64a:	d115      	bne.n	800b678 <HAL_RCC_OscConfig+0x50c>
 800b64c:	4b08      	ldr	r3, [pc, #32]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b64e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b652:	4a07      	ldr	r2, [pc, #28]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b654:	f043 0304 	orr.w	r3, r3, #4
 800b658:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b65c:	4b04      	ldr	r3, [pc, #16]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b65e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b662:	4a03      	ldr	r2, [pc, #12]	; (800b670 <HAL_RCC_OscConfig+0x504>)
 800b664:	f043 0301 	orr.w	r3, r3, #1
 800b668:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b66c:	e014      	b.n	800b698 <HAL_RCC_OscConfig+0x52c>
 800b66e:	bf00      	nop
 800b670:	40021000 	.word	0x40021000
 800b674:	40007000 	.word	0x40007000
 800b678:	4b9a      	ldr	r3, [pc, #616]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b67a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b67e:	4a99      	ldr	r2, [pc, #612]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b680:	f023 0301 	bic.w	r3, r3, #1
 800b684:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b688:	4b96      	ldr	r3, [pc, #600]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b68a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b68e:	4a95      	ldr	r2, [pc, #596]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b690:	f023 0304 	bic.w	r3, r3, #4
 800b694:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d016      	beq.n	800b6ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6a0:	f7fe fb80 	bl	8009da4 <HAL_GetTick>
 800b6a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b6a6:	e00a      	b.n	800b6be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b6a8:	f7fe fb7c 	bl	8009da4 <HAL_GetTick>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	1ad3      	subs	r3, r2, r3
 800b6b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d901      	bls.n	800b6be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800b6ba:	2303      	movs	r3, #3
 800b6bc:	e162      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b6be:	4b89      	ldr	r3, [pc, #548]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b6c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6c4:	f003 0302 	and.w	r3, r3, #2
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d0ed      	beq.n	800b6a8 <HAL_RCC_OscConfig+0x53c>
 800b6cc:	e015      	b.n	800b6fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6ce:	f7fe fb69 	bl	8009da4 <HAL_GetTick>
 800b6d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b6d4:	e00a      	b.n	800b6ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b6d6:	f7fe fb65 	bl	8009da4 <HAL_GetTick>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	1ad3      	subs	r3, r2, r3
 800b6e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d901      	bls.n	800b6ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b6e8:	2303      	movs	r3, #3
 800b6ea:	e14b      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b6ec:	4b7d      	ldr	r3, [pc, #500]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b6ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b6f2:	f003 0302 	and.w	r3, r3, #2
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d1ed      	bne.n	800b6d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b6fa:	7ffb      	ldrb	r3, [r7, #31]
 800b6fc:	2b01      	cmp	r3, #1
 800b6fe:	d105      	bne.n	800b70c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b700:	4b78      	ldr	r3, [pc, #480]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b704:	4a77      	ldr	r2, [pc, #476]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b706:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b70a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f003 0320 	and.w	r3, r3, #32
 800b714:	2b00      	cmp	r3, #0
 800b716:	d03c      	beq.n	800b792 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d01c      	beq.n	800b75a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b720:	4b70      	ldr	r3, [pc, #448]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b722:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b726:	4a6f      	ldr	r2, [pc, #444]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b728:	f043 0301 	orr.w	r3, r3, #1
 800b72c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b730:	f7fe fb38 	bl	8009da4 <HAL_GetTick>
 800b734:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b736:	e008      	b.n	800b74a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b738:	f7fe fb34 	bl	8009da4 <HAL_GetTick>
 800b73c:	4602      	mov	r2, r0
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	1ad3      	subs	r3, r2, r3
 800b742:	2b02      	cmp	r3, #2
 800b744:	d901      	bls.n	800b74a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b746:	2303      	movs	r3, #3
 800b748:	e11c      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b74a:	4b66      	ldr	r3, [pc, #408]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b74c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b750:	f003 0302 	and.w	r3, r3, #2
 800b754:	2b00      	cmp	r3, #0
 800b756:	d0ef      	beq.n	800b738 <HAL_RCC_OscConfig+0x5cc>
 800b758:	e01b      	b.n	800b792 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b75a:	4b62      	ldr	r3, [pc, #392]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b75c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b760:	4a60      	ldr	r2, [pc, #384]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b762:	f023 0301 	bic.w	r3, r3, #1
 800b766:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b76a:	f7fe fb1b 	bl	8009da4 <HAL_GetTick>
 800b76e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b770:	e008      	b.n	800b784 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b772:	f7fe fb17 	bl	8009da4 <HAL_GetTick>
 800b776:	4602      	mov	r2, r0
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	1ad3      	subs	r3, r2, r3
 800b77c:	2b02      	cmp	r3, #2
 800b77e:	d901      	bls.n	800b784 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b780:	2303      	movs	r3, #3
 800b782:	e0ff      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b784:	4b57      	ldr	r3, [pc, #348]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b786:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b78a:	f003 0302 	and.w	r3, r3, #2
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d1ef      	bne.n	800b772 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b796:	2b00      	cmp	r3, #0
 800b798:	f000 80f3 	beq.w	800b982 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7a0:	2b02      	cmp	r3, #2
 800b7a2:	f040 80c9 	bne.w	800b938 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b7a6:	4b4f      	ldr	r3, [pc, #316]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	f003 0203 	and.w	r2, r3, #3
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	d12c      	bne.n	800b814 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b7ba:	697b      	ldr	r3, [r7, #20]
 800b7bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7c4:	3b01      	subs	r3, #1
 800b7c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d123      	bne.n	800b814 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d11b      	bne.n	800b814 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b7dc:	697b      	ldr	r3, [r7, #20]
 800b7de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	d113      	bne.n	800b814 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b7ec:	697b      	ldr	r3, [r7, #20]
 800b7ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7f6:	085b      	lsrs	r3, r3, #1
 800b7f8:	3b01      	subs	r3, #1
 800b7fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d109      	bne.n	800b814 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b80a:	085b      	lsrs	r3, r3, #1
 800b80c:	3b01      	subs	r3, #1
 800b80e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b810:	429a      	cmp	r2, r3
 800b812:	d06b      	beq.n	800b8ec <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	2b0c      	cmp	r3, #12
 800b818:	d062      	beq.n	800b8e0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b81a:	4b32      	ldr	r3, [pc, #200]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b822:	2b00      	cmp	r3, #0
 800b824:	d001      	beq.n	800b82a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800b826:	2301      	movs	r3, #1
 800b828:	e0ac      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b82a:	4b2e      	ldr	r3, [pc, #184]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	4a2d      	ldr	r2, [pc, #180]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b830:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b834:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b836:	f7fe fab5 	bl	8009da4 <HAL_GetTick>
 800b83a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b83c:	e008      	b.n	800b850 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b83e:	f7fe fab1 	bl	8009da4 <HAL_GetTick>
 800b842:	4602      	mov	r2, r0
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	1ad3      	subs	r3, r2, r3
 800b848:	2b02      	cmp	r3, #2
 800b84a:	d901      	bls.n	800b850 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800b84c:	2303      	movs	r3, #3
 800b84e:	e099      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b850:	4b24      	ldr	r3, [pc, #144]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1f0      	bne.n	800b83e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b85c:	4b21      	ldr	r3, [pc, #132]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b85e:	68da      	ldr	r2, [r3, #12]
 800b860:	4b21      	ldr	r3, [pc, #132]	; (800b8e8 <HAL_RCC_OscConfig+0x77c>)
 800b862:	4013      	ands	r3, r2
 800b864:	687a      	ldr	r2, [r7, #4]
 800b866:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b868:	687a      	ldr	r2, [r7, #4]
 800b86a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b86c:	3a01      	subs	r2, #1
 800b86e:	0112      	lsls	r2, r2, #4
 800b870:	4311      	orrs	r1, r2
 800b872:	687a      	ldr	r2, [r7, #4]
 800b874:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b876:	0212      	lsls	r2, r2, #8
 800b878:	4311      	orrs	r1, r2
 800b87a:	687a      	ldr	r2, [r7, #4]
 800b87c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b87e:	0852      	lsrs	r2, r2, #1
 800b880:	3a01      	subs	r2, #1
 800b882:	0552      	lsls	r2, r2, #21
 800b884:	4311      	orrs	r1, r2
 800b886:	687a      	ldr	r2, [r7, #4]
 800b888:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b88a:	0852      	lsrs	r2, r2, #1
 800b88c:	3a01      	subs	r2, #1
 800b88e:	0652      	lsls	r2, r2, #25
 800b890:	4311      	orrs	r1, r2
 800b892:	687a      	ldr	r2, [r7, #4]
 800b894:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b896:	06d2      	lsls	r2, r2, #27
 800b898:	430a      	orrs	r2, r1
 800b89a:	4912      	ldr	r1, [pc, #72]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b89c:	4313      	orrs	r3, r2
 800b89e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b8a0:	4b10      	ldr	r3, [pc, #64]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	4a0f      	ldr	r2, [pc, #60]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b8a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b8aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b8ac:	4b0d      	ldr	r3, [pc, #52]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b8ae:	68db      	ldr	r3, [r3, #12]
 800b8b0:	4a0c      	ldr	r2, [pc, #48]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b8b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b8b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b8b8:	f7fe fa74 	bl	8009da4 <HAL_GetTick>
 800b8bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b8be:	e008      	b.n	800b8d2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8c0:	f7fe fa70 	bl	8009da4 <HAL_GetTick>
 800b8c4:	4602      	mov	r2, r0
 800b8c6:	693b      	ldr	r3, [r7, #16]
 800b8c8:	1ad3      	subs	r3, r2, r3
 800b8ca:	2b02      	cmp	r3, #2
 800b8cc:	d901      	bls.n	800b8d2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800b8ce:	2303      	movs	r3, #3
 800b8d0:	e058      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b8d2:	4b04      	ldr	r3, [pc, #16]	; (800b8e4 <HAL_RCC_OscConfig+0x778>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d0f0      	beq.n	800b8c0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b8de:	e050      	b.n	800b982 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	e04f      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
 800b8e4:	40021000 	.word	0x40021000
 800b8e8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b8ec:	4b27      	ldr	r3, [pc, #156]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d144      	bne.n	800b982 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800b8f8:	4b24      	ldr	r3, [pc, #144]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	4a23      	ldr	r2, [pc, #140]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b8fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b902:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b904:	4b21      	ldr	r3, [pc, #132]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b906:	68db      	ldr	r3, [r3, #12]
 800b908:	4a20      	ldr	r2, [pc, #128]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b90a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b90e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b910:	f7fe fa48 	bl	8009da4 <HAL_GetTick>
 800b914:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b916:	e008      	b.n	800b92a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b918:	f7fe fa44 	bl	8009da4 <HAL_GetTick>
 800b91c:	4602      	mov	r2, r0
 800b91e:	693b      	ldr	r3, [r7, #16]
 800b920:	1ad3      	subs	r3, r2, r3
 800b922:	2b02      	cmp	r3, #2
 800b924:	d901      	bls.n	800b92a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800b926:	2303      	movs	r3, #3
 800b928:	e02c      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b92a:	4b18      	ldr	r3, [pc, #96]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b932:	2b00      	cmp	r3, #0
 800b934:	d0f0      	beq.n	800b918 <HAL_RCC_OscConfig+0x7ac>
 800b936:	e024      	b.n	800b982 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b938:	69bb      	ldr	r3, [r7, #24]
 800b93a:	2b0c      	cmp	r3, #12
 800b93c:	d01f      	beq.n	800b97e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b93e:	4b13      	ldr	r3, [pc, #76]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	4a12      	ldr	r2, [pc, #72]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b944:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b94a:	f7fe fa2b 	bl	8009da4 <HAL_GetTick>
 800b94e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b950:	e008      	b.n	800b964 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b952:	f7fe fa27 	bl	8009da4 <HAL_GetTick>
 800b956:	4602      	mov	r2, r0
 800b958:	693b      	ldr	r3, [r7, #16]
 800b95a:	1ad3      	subs	r3, r2, r3
 800b95c:	2b02      	cmp	r3, #2
 800b95e:	d901      	bls.n	800b964 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800b960:	2303      	movs	r3, #3
 800b962:	e00f      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b964:	4b09      	ldr	r3, [pc, #36]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d1f0      	bne.n	800b952 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800b970:	4b06      	ldr	r3, [pc, #24]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b972:	68da      	ldr	r2, [r3, #12]
 800b974:	4905      	ldr	r1, [pc, #20]	; (800b98c <HAL_RCC_OscConfig+0x820>)
 800b976:	4b06      	ldr	r3, [pc, #24]	; (800b990 <HAL_RCC_OscConfig+0x824>)
 800b978:	4013      	ands	r3, r2
 800b97a:	60cb      	str	r3, [r1, #12]
 800b97c:	e001      	b.n	800b982 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b97e:	2301      	movs	r3, #1
 800b980:	e000      	b.n	800b984 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800b982:	2300      	movs	r3, #0
}
 800b984:	4618      	mov	r0, r3
 800b986:	3720      	adds	r7, #32
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	40021000 	.word	0x40021000
 800b990:	feeefffc 	.word	0xfeeefffc

0800b994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b084      	sub	sp, #16
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
 800b99c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	e0e7      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b9a8:	4b75      	ldr	r3, [pc, #468]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f003 0307 	and.w	r3, r3, #7
 800b9b0:	683a      	ldr	r2, [r7, #0]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d910      	bls.n	800b9d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b9b6:	4b72      	ldr	r3, [pc, #456]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f023 0207 	bic.w	r2, r3, #7
 800b9be:	4970      	ldr	r1, [pc, #448]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b9c6:	4b6e      	ldr	r3, [pc, #440]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f003 0307 	and.w	r3, r3, #7
 800b9ce:	683a      	ldr	r2, [r7, #0]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d001      	beq.n	800b9d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	e0cf      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f003 0302 	and.w	r3, r3, #2
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d010      	beq.n	800ba06 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	689a      	ldr	r2, [r3, #8]
 800b9e8:	4b66      	ldr	r3, [pc, #408]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b9f0:	429a      	cmp	r2, r3
 800b9f2:	d908      	bls.n	800ba06 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b9f4:	4b63      	ldr	r3, [pc, #396]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800b9f6:	689b      	ldr	r3, [r3, #8]
 800b9f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	689b      	ldr	r3, [r3, #8]
 800ba00:	4960      	ldr	r1, [pc, #384]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba02:	4313      	orrs	r3, r2
 800ba04:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f003 0301 	and.w	r3, r3, #1
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d04c      	beq.n	800baac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	685b      	ldr	r3, [r3, #4]
 800ba16:	2b03      	cmp	r3, #3
 800ba18:	d107      	bne.n	800ba2a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba1a:	4b5a      	ldr	r3, [pc, #360]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d121      	bne.n	800ba6a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800ba26:	2301      	movs	r3, #1
 800ba28:	e0a6      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	2b02      	cmp	r3, #2
 800ba30:	d107      	bne.n	800ba42 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ba32:	4b54      	ldr	r3, [pc, #336]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d115      	bne.n	800ba6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	e09a      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d107      	bne.n	800ba5a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ba4a:	4b4e      	ldr	r3, [pc, #312]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f003 0302 	and.w	r3, r3, #2
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d109      	bne.n	800ba6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	e08e      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ba5a:	4b4a      	ldr	r3, [pc, #296]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d101      	bne.n	800ba6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800ba66:	2301      	movs	r3, #1
 800ba68:	e086      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ba6a:	4b46      	ldr	r3, [pc, #280]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba6c:	689b      	ldr	r3, [r3, #8]
 800ba6e:	f023 0203 	bic.w	r2, r3, #3
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	685b      	ldr	r3, [r3, #4]
 800ba76:	4943      	ldr	r1, [pc, #268]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba78:	4313      	orrs	r3, r2
 800ba7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba7c:	f7fe f992 	bl	8009da4 <HAL_GetTick>
 800ba80:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ba82:	e00a      	b.n	800ba9a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ba84:	f7fe f98e 	bl	8009da4 <HAL_GetTick>
 800ba88:	4602      	mov	r2, r0
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	1ad3      	subs	r3, r2, r3
 800ba8e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d901      	bls.n	800ba9a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800ba96:	2303      	movs	r3, #3
 800ba98:	e06e      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ba9a:	4b3a      	ldr	r3, [pc, #232]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800ba9c:	689b      	ldr	r3, [r3, #8]
 800ba9e:	f003 020c 	and.w	r2, r3, #12
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	429a      	cmp	r2, r3
 800baaa:	d1eb      	bne.n	800ba84 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f003 0302 	and.w	r3, r3, #2
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d010      	beq.n	800bada <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	689a      	ldr	r2, [r3, #8]
 800babc:	4b31      	ldr	r3, [pc, #196]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800babe:	689b      	ldr	r3, [r3, #8]
 800bac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d208      	bcs.n	800bada <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bac8:	4b2e      	ldr	r3, [pc, #184]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800baca:	689b      	ldr	r3, [r3, #8]
 800bacc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	689b      	ldr	r3, [r3, #8]
 800bad4:	492b      	ldr	r1, [pc, #172]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800bad6:	4313      	orrs	r3, r2
 800bad8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bada:	4b29      	ldr	r3, [pc, #164]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	f003 0307 	and.w	r3, r3, #7
 800bae2:	683a      	ldr	r2, [r7, #0]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d210      	bcs.n	800bb0a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bae8:	4b25      	ldr	r3, [pc, #148]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	f023 0207 	bic.w	r2, r3, #7
 800baf0:	4923      	ldr	r1, [pc, #140]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	4313      	orrs	r3, r2
 800baf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800baf8:	4b21      	ldr	r3, [pc, #132]	; (800bb80 <HAL_RCC_ClockConfig+0x1ec>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f003 0307 	and.w	r3, r3, #7
 800bb00:	683a      	ldr	r2, [r7, #0]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d001      	beq.n	800bb0a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800bb06:	2301      	movs	r3, #1
 800bb08:	e036      	b.n	800bb78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f003 0304 	and.w	r3, r3, #4
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d008      	beq.n	800bb28 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bb16:	4b1b      	ldr	r3, [pc, #108]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800bb18:	689b      	ldr	r3, [r3, #8]
 800bb1a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	4918      	ldr	r1, [pc, #96]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800bb24:	4313      	orrs	r3, r2
 800bb26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f003 0308 	and.w	r3, r3, #8
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d009      	beq.n	800bb48 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bb34:	4b13      	ldr	r3, [pc, #76]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800bb36:	689b      	ldr	r3, [r3, #8]
 800bb38:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	691b      	ldr	r3, [r3, #16]
 800bb40:	00db      	lsls	r3, r3, #3
 800bb42:	4910      	ldr	r1, [pc, #64]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800bb44:	4313      	orrs	r3, r2
 800bb46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bb48:	f000 f824 	bl	800bb94 <HAL_RCC_GetSysClockFreq>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	4b0d      	ldr	r3, [pc, #52]	; (800bb84 <HAL_RCC_ClockConfig+0x1f0>)
 800bb50:	689b      	ldr	r3, [r3, #8]
 800bb52:	091b      	lsrs	r3, r3, #4
 800bb54:	f003 030f 	and.w	r3, r3, #15
 800bb58:	490b      	ldr	r1, [pc, #44]	; (800bb88 <HAL_RCC_ClockConfig+0x1f4>)
 800bb5a:	5ccb      	ldrb	r3, [r1, r3]
 800bb5c:	f003 031f 	and.w	r3, r3, #31
 800bb60:	fa22 f303 	lsr.w	r3, r2, r3
 800bb64:	4a09      	ldr	r2, [pc, #36]	; (800bb8c <HAL_RCC_ClockConfig+0x1f8>)
 800bb66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800bb68:	4b09      	ldr	r3, [pc, #36]	; (800bb90 <HAL_RCC_ClockConfig+0x1fc>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f7fe f8c9 	bl	8009d04 <HAL_InitTick>
 800bb72:	4603      	mov	r3, r0
 800bb74:	72fb      	strb	r3, [r7, #11]

  return status;
 800bb76:	7afb      	ldrb	r3, [r7, #11]
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3710      	adds	r7, #16
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}
 800bb80:	40022000 	.word	0x40022000
 800bb84:	40021000 	.word	0x40021000
 800bb88:	080100a8 	.word	0x080100a8
 800bb8c:	20000004 	.word	0x20000004
 800bb90:	2000000c 	.word	0x2000000c

0800bb94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bb94:	b480      	push	{r7}
 800bb96:	b089      	sub	sp, #36	; 0x24
 800bb98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	61fb      	str	r3, [r7, #28]
 800bb9e:	2300      	movs	r3, #0
 800bba0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bba2:	4b3e      	ldr	r3, [pc, #248]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bba4:	689b      	ldr	r3, [r3, #8]
 800bba6:	f003 030c 	and.w	r3, r3, #12
 800bbaa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bbac:	4b3b      	ldr	r3, [pc, #236]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bbae:	68db      	ldr	r3, [r3, #12]
 800bbb0:	f003 0303 	and.w	r3, r3, #3
 800bbb4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d005      	beq.n	800bbc8 <HAL_RCC_GetSysClockFreq+0x34>
 800bbbc:	693b      	ldr	r3, [r7, #16]
 800bbbe:	2b0c      	cmp	r3, #12
 800bbc0:	d121      	bne.n	800bc06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	2b01      	cmp	r3, #1
 800bbc6:	d11e      	bne.n	800bc06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800bbc8:	4b34      	ldr	r3, [pc, #208]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f003 0308 	and.w	r3, r3, #8
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d107      	bne.n	800bbe4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800bbd4:	4b31      	ldr	r3, [pc, #196]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bbd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bbda:	0a1b      	lsrs	r3, r3, #8
 800bbdc:	f003 030f 	and.w	r3, r3, #15
 800bbe0:	61fb      	str	r3, [r7, #28]
 800bbe2:	e005      	b.n	800bbf0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800bbe4:	4b2d      	ldr	r3, [pc, #180]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	091b      	lsrs	r3, r3, #4
 800bbea:	f003 030f 	and.w	r3, r3, #15
 800bbee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800bbf0:	4a2b      	ldr	r2, [pc, #172]	; (800bca0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800bbf2:	69fb      	ldr	r3, [r7, #28]
 800bbf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbf8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bbfa:	693b      	ldr	r3, [r7, #16]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d10d      	bne.n	800bc1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800bc00:	69fb      	ldr	r3, [r7, #28]
 800bc02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bc04:	e00a      	b.n	800bc1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	2b04      	cmp	r3, #4
 800bc0a:	d102      	bne.n	800bc12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bc0c:	4b25      	ldr	r3, [pc, #148]	; (800bca4 <HAL_RCC_GetSysClockFreq+0x110>)
 800bc0e:	61bb      	str	r3, [r7, #24]
 800bc10:	e004      	b.n	800bc1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800bc12:	693b      	ldr	r3, [r7, #16]
 800bc14:	2b08      	cmp	r3, #8
 800bc16:	d101      	bne.n	800bc1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bc18:	4b23      	ldr	r3, [pc, #140]	; (800bca8 <HAL_RCC_GetSysClockFreq+0x114>)
 800bc1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800bc1c:	693b      	ldr	r3, [r7, #16]
 800bc1e:	2b0c      	cmp	r3, #12
 800bc20:	d134      	bne.n	800bc8c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bc22:	4b1e      	ldr	r3, [pc, #120]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bc24:	68db      	ldr	r3, [r3, #12]
 800bc26:	f003 0303 	and.w	r3, r3, #3
 800bc2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	2b02      	cmp	r3, #2
 800bc30:	d003      	beq.n	800bc3a <HAL_RCC_GetSysClockFreq+0xa6>
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	2b03      	cmp	r3, #3
 800bc36:	d003      	beq.n	800bc40 <HAL_RCC_GetSysClockFreq+0xac>
 800bc38:	e005      	b.n	800bc46 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800bc3a:	4b1a      	ldr	r3, [pc, #104]	; (800bca4 <HAL_RCC_GetSysClockFreq+0x110>)
 800bc3c:	617b      	str	r3, [r7, #20]
      break;
 800bc3e:	e005      	b.n	800bc4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800bc40:	4b19      	ldr	r3, [pc, #100]	; (800bca8 <HAL_RCC_GetSysClockFreq+0x114>)
 800bc42:	617b      	str	r3, [r7, #20]
      break;
 800bc44:	e002      	b.n	800bc4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800bc46:	69fb      	ldr	r3, [r7, #28]
 800bc48:	617b      	str	r3, [r7, #20]
      break;
 800bc4a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bc4c:	4b13      	ldr	r3, [pc, #76]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bc4e:	68db      	ldr	r3, [r3, #12]
 800bc50:	091b      	lsrs	r3, r3, #4
 800bc52:	f003 0307 	and.w	r3, r3, #7
 800bc56:	3301      	adds	r3, #1
 800bc58:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800bc5a:	4b10      	ldr	r3, [pc, #64]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bc5c:	68db      	ldr	r3, [r3, #12]
 800bc5e:	0a1b      	lsrs	r3, r3, #8
 800bc60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc64:	697a      	ldr	r2, [r7, #20]
 800bc66:	fb03 f202 	mul.w	r2, r3, r2
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc70:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bc72:	4b0a      	ldr	r3, [pc, #40]	; (800bc9c <HAL_RCC_GetSysClockFreq+0x108>)
 800bc74:	68db      	ldr	r3, [r3, #12]
 800bc76:	0e5b      	lsrs	r3, r3, #25
 800bc78:	f003 0303 	and.w	r3, r3, #3
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	005b      	lsls	r3, r3, #1
 800bc80:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800bc82:	697a      	ldr	r2, [r7, #20]
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc8a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800bc8c:	69bb      	ldr	r3, [r7, #24]
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	3724      	adds	r7, #36	; 0x24
 800bc92:	46bd      	mov	sp, r7
 800bc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc98:	4770      	bx	lr
 800bc9a:	bf00      	nop
 800bc9c:	40021000 	.word	0x40021000
 800bca0:	080100c0 	.word	0x080100c0
 800bca4:	00f42400 	.word	0x00f42400
 800bca8:	007a1200 	.word	0x007a1200

0800bcac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bcac:	b480      	push	{r7}
 800bcae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bcb0:	4b03      	ldr	r3, [pc, #12]	; (800bcc0 <HAL_RCC_GetHCLKFreq+0x14>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	20000004 	.word	0x20000004

0800bcc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800bcc8:	f7ff fff0 	bl	800bcac <HAL_RCC_GetHCLKFreq>
 800bccc:	4602      	mov	r2, r0
 800bcce:	4b06      	ldr	r3, [pc, #24]	; (800bce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bcd0:	689b      	ldr	r3, [r3, #8]
 800bcd2:	0a1b      	lsrs	r3, r3, #8
 800bcd4:	f003 0307 	and.w	r3, r3, #7
 800bcd8:	4904      	ldr	r1, [pc, #16]	; (800bcec <HAL_RCC_GetPCLK1Freq+0x28>)
 800bcda:	5ccb      	ldrb	r3, [r1, r3]
 800bcdc:	f003 031f 	and.w	r3, r3, #31
 800bce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	40021000 	.word	0x40021000
 800bcec:	080100b8 	.word	0x080100b8

0800bcf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800bcf4:	f7ff ffda 	bl	800bcac <HAL_RCC_GetHCLKFreq>
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	4b06      	ldr	r3, [pc, #24]	; (800bd14 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bcfc:	689b      	ldr	r3, [r3, #8]
 800bcfe:	0adb      	lsrs	r3, r3, #11
 800bd00:	f003 0307 	and.w	r3, r3, #7
 800bd04:	4904      	ldr	r1, [pc, #16]	; (800bd18 <HAL_RCC_GetPCLK2Freq+0x28>)
 800bd06:	5ccb      	ldrb	r3, [r1, r3]
 800bd08:	f003 031f 	and.w	r3, r3, #31
 800bd0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bd10:	4618      	mov	r0, r3
 800bd12:	bd80      	pop	{r7, pc}
 800bd14:	40021000 	.word	0x40021000
 800bd18:	080100b8 	.word	0x080100b8

0800bd1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b086      	sub	sp, #24
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800bd24:	2300      	movs	r3, #0
 800bd26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800bd28:	4b2a      	ldr	r3, [pc, #168]	; (800bdd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bd2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d003      	beq.n	800bd3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800bd34:	f7ff f9b6 	bl	800b0a4 <HAL_PWREx_GetVoltageRange>
 800bd38:	6178      	str	r0, [r7, #20]
 800bd3a:	e014      	b.n	800bd66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800bd3c:	4b25      	ldr	r3, [pc, #148]	; (800bdd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bd3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd40:	4a24      	ldr	r2, [pc, #144]	; (800bdd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bd42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd46:	6593      	str	r3, [r2, #88]	; 0x58
 800bd48:	4b22      	ldr	r3, [pc, #136]	; (800bdd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bd4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd50:	60fb      	str	r3, [r7, #12]
 800bd52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800bd54:	f7ff f9a6 	bl	800b0a4 <HAL_PWREx_GetVoltageRange>
 800bd58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800bd5a:	4b1e      	ldr	r3, [pc, #120]	; (800bdd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bd5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd5e:	4a1d      	ldr	r2, [pc, #116]	; (800bdd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bd60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bd64:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd6c:	d10b      	bne.n	800bd86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	2b80      	cmp	r3, #128	; 0x80
 800bd72:	d919      	bls.n	800bda8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2ba0      	cmp	r3, #160	; 0xa0
 800bd78:	d902      	bls.n	800bd80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bd7a:	2302      	movs	r3, #2
 800bd7c:	613b      	str	r3, [r7, #16]
 800bd7e:	e013      	b.n	800bda8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800bd80:	2301      	movs	r3, #1
 800bd82:	613b      	str	r3, [r7, #16]
 800bd84:	e010      	b.n	800bda8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2b80      	cmp	r3, #128	; 0x80
 800bd8a:	d902      	bls.n	800bd92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800bd8c:	2303      	movs	r3, #3
 800bd8e:	613b      	str	r3, [r7, #16]
 800bd90:	e00a      	b.n	800bda8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2b80      	cmp	r3, #128	; 0x80
 800bd96:	d102      	bne.n	800bd9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bd98:	2302      	movs	r3, #2
 800bd9a:	613b      	str	r3, [r7, #16]
 800bd9c:	e004      	b.n	800bda8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2b70      	cmp	r3, #112	; 0x70
 800bda2:	d101      	bne.n	800bda8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800bda4:	2301      	movs	r3, #1
 800bda6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800bda8:	4b0b      	ldr	r3, [pc, #44]	; (800bdd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f023 0207 	bic.w	r2, r3, #7
 800bdb0:	4909      	ldr	r1, [pc, #36]	; (800bdd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	4313      	orrs	r3, r2
 800bdb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800bdb8:	4b07      	ldr	r3, [pc, #28]	; (800bdd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	f003 0307 	and.w	r3, r3, #7
 800bdc0:	693a      	ldr	r2, [r7, #16]
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	d001      	beq.n	800bdca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	e000      	b.n	800bdcc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800bdca:	2300      	movs	r3, #0
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3718      	adds	r7, #24
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}
 800bdd4:	40021000 	.word	0x40021000
 800bdd8:	40022000 	.word	0x40022000

0800bddc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b086      	sub	sp, #24
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bde4:	2300      	movs	r3, #0
 800bde6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bde8:	2300      	movs	r3, #0
 800bdea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d031      	beq.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdfc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800be00:	d01a      	beq.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800be02:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800be06:	d814      	bhi.n	800be32 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d009      	beq.n	800be20 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800be0c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800be10:	d10f      	bne.n	800be32 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800be12:	4b5d      	ldr	r3, [pc, #372]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be14:	68db      	ldr	r3, [r3, #12]
 800be16:	4a5c      	ldr	r2, [pc, #368]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800be1c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800be1e:	e00c      	b.n	800be3a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	3304      	adds	r3, #4
 800be24:	2100      	movs	r1, #0
 800be26:	4618      	mov	r0, r3
 800be28:	f000 fa22 	bl	800c270 <RCCEx_PLLSAI1_Config>
 800be2c:	4603      	mov	r3, r0
 800be2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800be30:	e003      	b.n	800be3a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800be32:	2301      	movs	r3, #1
 800be34:	74fb      	strb	r3, [r7, #19]
      break;
 800be36:	e000      	b.n	800be3a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800be38:	bf00      	nop
    }

    if(ret == HAL_OK)
 800be3a:	7cfb      	ldrb	r3, [r7, #19]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d10b      	bne.n	800be58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800be40:	4b51      	ldr	r3, [pc, #324]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be46:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be4e:	494e      	ldr	r1, [pc, #312]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be50:	4313      	orrs	r3, r2
 800be52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800be56:	e001      	b.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be58:	7cfb      	ldrb	r3, [r7, #19]
 800be5a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be64:	2b00      	cmp	r3, #0
 800be66:	f000 809e 	beq.w	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800be6a:	2300      	movs	r3, #0
 800be6c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800be6e:	4b46      	ldr	r3, [pc, #280]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be76:	2b00      	cmp	r3, #0
 800be78:	d101      	bne.n	800be7e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800be7a:	2301      	movs	r3, #1
 800be7c:	e000      	b.n	800be80 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800be7e:	2300      	movs	r3, #0
 800be80:	2b00      	cmp	r3, #0
 800be82:	d00d      	beq.n	800bea0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800be84:	4b40      	ldr	r3, [pc, #256]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be88:	4a3f      	ldr	r2, [pc, #252]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be8e:	6593      	str	r3, [r2, #88]	; 0x58
 800be90:	4b3d      	ldr	r3, [pc, #244]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800be92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be98:	60bb      	str	r3, [r7, #8]
 800be9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800be9c:	2301      	movs	r3, #1
 800be9e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bea0:	4b3a      	ldr	r3, [pc, #232]	; (800bf8c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4a39      	ldr	r2, [pc, #228]	; (800bf8c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800bea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800beaa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800beac:	f7fd ff7a 	bl	8009da4 <HAL_GetTick>
 800beb0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800beb2:	e009      	b.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800beb4:	f7fd ff76 	bl	8009da4 <HAL_GetTick>
 800beb8:	4602      	mov	r2, r0
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	1ad3      	subs	r3, r2, r3
 800bebe:	2b02      	cmp	r3, #2
 800bec0:	d902      	bls.n	800bec8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800bec2:	2303      	movs	r3, #3
 800bec4:	74fb      	strb	r3, [r7, #19]
        break;
 800bec6:	e005      	b.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800bec8:	4b30      	ldr	r3, [pc, #192]	; (800bf8c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d0ef      	beq.n	800beb4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800bed4:	7cfb      	ldrb	r3, [r7, #19]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d15a      	bne.n	800bf90 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800beda:	4b2b      	ldr	r3, [pc, #172]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bedc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bee0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bee4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d01e      	beq.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bef0:	697a      	ldr	r2, [r7, #20]
 800bef2:	429a      	cmp	r2, r3
 800bef4:	d019      	beq.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bef6:	4b24      	ldr	r3, [pc, #144]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800befc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bf00:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bf02:	4b21      	ldr	r3, [pc, #132]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf08:	4a1f      	ldr	r2, [pc, #124]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bf0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bf12:	4b1d      	ldr	r3, [pc, #116]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf18:	4a1b      	ldr	r2, [pc, #108]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bf1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bf22:	4a19      	ldr	r2, [pc, #100]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf24:	697b      	ldr	r3, [r7, #20]
 800bf26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bf2a:	697b      	ldr	r3, [r7, #20]
 800bf2c:	f003 0301 	and.w	r3, r3, #1
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d016      	beq.n	800bf62 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf34:	f7fd ff36 	bl	8009da4 <HAL_GetTick>
 800bf38:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bf3a:	e00b      	b.n	800bf54 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bf3c:	f7fd ff32 	bl	8009da4 <HAL_GetTick>
 800bf40:	4602      	mov	r2, r0
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	1ad3      	subs	r3, r2, r3
 800bf46:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	d902      	bls.n	800bf54 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800bf4e:	2303      	movs	r3, #3
 800bf50:	74fb      	strb	r3, [r7, #19]
            break;
 800bf52:	e006      	b.n	800bf62 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bf54:	4b0c      	ldr	r3, [pc, #48]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf5a:	f003 0302 	and.w	r3, r3, #2
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d0ec      	beq.n	800bf3c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800bf62:	7cfb      	ldrb	r3, [r7, #19]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d10b      	bne.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bf68:	4b07      	ldr	r3, [pc, #28]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf6e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf76:	4904      	ldr	r1, [pc, #16]	; (800bf88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800bf78:	4313      	orrs	r3, r2
 800bf7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800bf7e:	e009      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bf80:	7cfb      	ldrb	r3, [r7, #19]
 800bf82:	74bb      	strb	r3, [r7, #18]
 800bf84:	e006      	b.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800bf86:	bf00      	nop
 800bf88:	40021000 	.word	0x40021000
 800bf8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf90:	7cfb      	ldrb	r3, [r7, #19]
 800bf92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bf94:	7c7b      	ldrb	r3, [r7, #17]
 800bf96:	2b01      	cmp	r3, #1
 800bf98:	d105      	bne.n	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf9a:	4b8d      	ldr	r3, [pc, #564]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bf9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf9e:	4a8c      	ldr	r2, [pc, #560]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bfa0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bfa4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f003 0301 	and.w	r3, r3, #1
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d00a      	beq.n	800bfc8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bfb2:	4b87      	ldr	r3, [pc, #540]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bfb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfb8:	f023 0203 	bic.w	r2, r3, #3
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	6a1b      	ldr	r3, [r3, #32]
 800bfc0:	4983      	ldr	r1, [pc, #524]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bfc2:	4313      	orrs	r3, r2
 800bfc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	f003 0302 	and.w	r3, r3, #2
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d00a      	beq.n	800bfea <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bfd4:	4b7e      	ldr	r3, [pc, #504]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bfd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfda:	f023 020c 	bic.w	r2, r3, #12
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfe2:	497b      	ldr	r1, [pc, #492]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bfe4:	4313      	orrs	r3, r2
 800bfe6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f003 0304 	and.w	r3, r3, #4
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d00a      	beq.n	800c00c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bff6:	4b76      	ldr	r3, [pc, #472]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bffc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c004:	4972      	ldr	r1, [pc, #456]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c006:	4313      	orrs	r3, r2
 800c008:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f003 0320 	and.w	r3, r3, #32
 800c014:	2b00      	cmp	r3, #0
 800c016:	d00a      	beq.n	800c02e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c018:	4b6d      	ldr	r3, [pc, #436]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c01a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c01e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c026:	496a      	ldr	r1, [pc, #424]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c028:	4313      	orrs	r3, r2
 800c02a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c036:	2b00      	cmp	r3, #0
 800c038:	d00a      	beq.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c03a:	4b65      	ldr	r3, [pc, #404]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c03c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c040:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c048:	4961      	ldr	r1, [pc, #388]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c04a:	4313      	orrs	r3, r2
 800c04c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d00a      	beq.n	800c072 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c05c:	4b5c      	ldr	r3, [pc, #368]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c05e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c062:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c06a:	4959      	ldr	r1, [pc, #356]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c06c:	4313      	orrs	r3, r2
 800c06e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d00a      	beq.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c07e:	4b54      	ldr	r3, [pc, #336]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c084:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c08c:	4950      	ldr	r1, [pc, #320]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c08e:	4313      	orrs	r3, r2
 800c090:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d00a      	beq.n	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c0a0:	4b4b      	ldr	r3, [pc, #300]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c0a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0ae:	4948      	ldr	r1, [pc, #288]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c0b0:	4313      	orrs	r3, r2
 800c0b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d00a      	beq.n	800c0d8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c0c2:	4b43      	ldr	r3, [pc, #268]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c0c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0d0:	493f      	ldr	r1, [pc, #252]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c0d2:	4313      	orrs	r3, r2
 800c0d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d028      	beq.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c0e4:	4b3a      	ldr	r3, [pc, #232]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c0e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0f2:	4937      	ldr	r1, [pc, #220]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c0f4:	4313      	orrs	r3, r2
 800c0f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c102:	d106      	bne.n	800c112 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c104:	4b32      	ldr	r3, [pc, #200]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c106:	68db      	ldr	r3, [r3, #12]
 800c108:	4a31      	ldr	r2, [pc, #196]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c10a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c10e:	60d3      	str	r3, [r2, #12]
 800c110:	e011      	b.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c116:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c11a:	d10c      	bne.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	3304      	adds	r3, #4
 800c120:	2101      	movs	r1, #1
 800c122:	4618      	mov	r0, r3
 800c124:	f000 f8a4 	bl	800c270 <RCCEx_PLLSAI1_Config>
 800c128:	4603      	mov	r3, r0
 800c12a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c12c:	7cfb      	ldrb	r3, [r7, #19]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d001      	beq.n	800c136 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800c132:	7cfb      	ldrb	r3, [r7, #19]
 800c134:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d028      	beq.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c142:	4b23      	ldr	r3, [pc, #140]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c148:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c150:	491f      	ldr	r1, [pc, #124]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c152:	4313      	orrs	r3, r2
 800c154:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c15c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c160:	d106      	bne.n	800c170 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c162:	4b1b      	ldr	r3, [pc, #108]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c164:	68db      	ldr	r3, [r3, #12]
 800c166:	4a1a      	ldr	r2, [pc, #104]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c168:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c16c:	60d3      	str	r3, [r2, #12]
 800c16e:	e011      	b.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c174:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c178:	d10c      	bne.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	3304      	adds	r3, #4
 800c17e:	2101      	movs	r1, #1
 800c180:	4618      	mov	r0, r3
 800c182:	f000 f875 	bl	800c270 <RCCEx_PLLSAI1_Config>
 800c186:	4603      	mov	r3, r0
 800c188:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c18a:	7cfb      	ldrb	r3, [r7, #19]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d001      	beq.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800c190:	7cfb      	ldrb	r3, [r7, #19]
 800c192:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d02b      	beq.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c1a0:	4b0b      	ldr	r3, [pc, #44]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1ae:	4908      	ldr	r1, [pc, #32]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c1be:	d109      	bne.n	800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c1c0:	4b03      	ldr	r3, [pc, #12]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1c2:	68db      	ldr	r3, [r3, #12]
 800c1c4:	4a02      	ldr	r2, [pc, #8]	; (800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c1c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c1ca:	60d3      	str	r3, [r2, #12]
 800c1cc:	e014      	b.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800c1ce:	bf00      	nop
 800c1d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c1dc:	d10c      	bne.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	3304      	adds	r3, #4
 800c1e2:	2101      	movs	r1, #1
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f000 f843 	bl	800c270 <RCCEx_PLLSAI1_Config>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c1ee:	7cfb      	ldrb	r3, [r7, #19]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d001      	beq.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 800c1f4:	7cfb      	ldrb	r3, [r7, #19]
 800c1f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c200:	2b00      	cmp	r3, #0
 800c202:	d01c      	beq.n	800c23e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c204:	4b19      	ldr	r3, [pc, #100]	; (800c26c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c20a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c212:	4916      	ldr	r1, [pc, #88]	; (800c26c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c214:	4313      	orrs	r3, r2
 800c216:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c21e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c222:	d10c      	bne.n	800c23e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	3304      	adds	r3, #4
 800c228:	2102      	movs	r1, #2
 800c22a:	4618      	mov	r0, r3
 800c22c:	f000 f820 	bl	800c270 <RCCEx_PLLSAI1_Config>
 800c230:	4603      	mov	r3, r0
 800c232:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c234:	7cfb      	ldrb	r3, [r7, #19]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d001      	beq.n	800c23e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800c23a:	7cfb      	ldrb	r3, [r7, #19]
 800c23c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c246:	2b00      	cmp	r3, #0
 800c248:	d00a      	beq.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c24a:	4b08      	ldr	r3, [pc, #32]	; (800c26c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c24c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c250:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c258:	4904      	ldr	r1, [pc, #16]	; (800c26c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800c25a:	4313      	orrs	r3, r2
 800c25c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c260:	7cbb      	ldrb	r3, [r7, #18]
}
 800c262:	4618      	mov	r0, r3
 800c264:	3718      	adds	r7, #24
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}
 800c26a:	bf00      	nop
 800c26c:	40021000 	.word	0x40021000

0800c270 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b084      	sub	sp, #16
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c27a:	2300      	movs	r3, #0
 800c27c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c27e:	4b74      	ldr	r3, [pc, #464]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c280:	68db      	ldr	r3, [r3, #12]
 800c282:	f003 0303 	and.w	r3, r3, #3
 800c286:	2b00      	cmp	r3, #0
 800c288:	d018      	beq.n	800c2bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c28a:	4b71      	ldr	r3, [pc, #452]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c28c:	68db      	ldr	r3, [r3, #12]
 800c28e:	f003 0203 	and.w	r2, r3, #3
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	429a      	cmp	r2, r3
 800c298:	d10d      	bne.n	800c2b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
       ||
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d009      	beq.n	800c2b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c2a2:	4b6b      	ldr	r3, [pc, #428]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	091b      	lsrs	r3, r3, #4
 800c2a8:	f003 0307 	and.w	r3, r3, #7
 800c2ac:	1c5a      	adds	r2, r3, #1
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	685b      	ldr	r3, [r3, #4]
       ||
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	d047      	beq.n	800c346 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	73fb      	strb	r3, [r7, #15]
 800c2ba:	e044      	b.n	800c346 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	2b03      	cmp	r3, #3
 800c2c2:	d018      	beq.n	800c2f6 <RCCEx_PLLSAI1_Config+0x86>
 800c2c4:	2b03      	cmp	r3, #3
 800c2c6:	d825      	bhi.n	800c314 <RCCEx_PLLSAI1_Config+0xa4>
 800c2c8:	2b01      	cmp	r3, #1
 800c2ca:	d002      	beq.n	800c2d2 <RCCEx_PLLSAI1_Config+0x62>
 800c2cc:	2b02      	cmp	r3, #2
 800c2ce:	d009      	beq.n	800c2e4 <RCCEx_PLLSAI1_Config+0x74>
 800c2d0:	e020      	b.n	800c314 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c2d2:	4b5f      	ldr	r3, [pc, #380]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f003 0302 	and.w	r3, r3, #2
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d11d      	bne.n	800c31a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c2e2:	e01a      	b.n	800c31a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c2e4:	4b5a      	ldr	r3, [pc, #360]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d116      	bne.n	800c31e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c2f4:	e013      	b.n	800c31e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c2f6:	4b56      	ldr	r3, [pc, #344]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d10f      	bne.n	800c322 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c302:	4b53      	ldr	r3, [pc, #332]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d109      	bne.n	800c322 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c30e:	2301      	movs	r3, #1
 800c310:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c312:	e006      	b.n	800c322 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c314:	2301      	movs	r3, #1
 800c316:	73fb      	strb	r3, [r7, #15]
      break;
 800c318:	e004      	b.n	800c324 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c31a:	bf00      	nop
 800c31c:	e002      	b.n	800c324 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c31e:	bf00      	nop
 800c320:	e000      	b.n	800c324 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c322:	bf00      	nop
    }

    if(status == HAL_OK)
 800c324:	7bfb      	ldrb	r3, [r7, #15]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d10d      	bne.n	800c346 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c32a:	4b49      	ldr	r3, [pc, #292]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c32c:	68db      	ldr	r3, [r3, #12]
 800c32e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6819      	ldr	r1, [r3, #0]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	3b01      	subs	r3, #1
 800c33c:	011b      	lsls	r3, r3, #4
 800c33e:	430b      	orrs	r3, r1
 800c340:	4943      	ldr	r1, [pc, #268]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c342:	4313      	orrs	r3, r2
 800c344:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c346:	7bfb      	ldrb	r3, [r7, #15]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d17c      	bne.n	800c446 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c34c:	4b40      	ldr	r3, [pc, #256]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	4a3f      	ldr	r2, [pc, #252]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c352:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c356:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c358:	f7fd fd24 	bl	8009da4 <HAL_GetTick>
 800c35c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c35e:	e009      	b.n	800c374 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c360:	f7fd fd20 	bl	8009da4 <HAL_GetTick>
 800c364:	4602      	mov	r2, r0
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	1ad3      	subs	r3, r2, r3
 800c36a:	2b02      	cmp	r3, #2
 800c36c:	d902      	bls.n	800c374 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c36e:	2303      	movs	r3, #3
 800c370:	73fb      	strb	r3, [r7, #15]
        break;
 800c372:	e005      	b.n	800c380 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c374:	4b36      	ldr	r3, [pc, #216]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d1ef      	bne.n	800c360 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c380:	7bfb      	ldrb	r3, [r7, #15]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d15f      	bne.n	800c446 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d110      	bne.n	800c3ae <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c38c:	4b30      	ldr	r3, [pc, #192]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c38e:	691b      	ldr	r3, [r3, #16]
 800c390:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800c394:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c398:	687a      	ldr	r2, [r7, #4]
 800c39a:	6892      	ldr	r2, [r2, #8]
 800c39c:	0211      	lsls	r1, r2, #8
 800c39e:	687a      	ldr	r2, [r7, #4]
 800c3a0:	68d2      	ldr	r2, [r2, #12]
 800c3a2:	06d2      	lsls	r2, r2, #27
 800c3a4:	430a      	orrs	r2, r1
 800c3a6:	492a      	ldr	r1, [pc, #168]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	610b      	str	r3, [r1, #16]
 800c3ac:	e027      	b.n	800c3fe <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	2b01      	cmp	r3, #1
 800c3b2:	d112      	bne.n	800c3da <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c3b4:	4b26      	ldr	r3, [pc, #152]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3b6:	691b      	ldr	r3, [r3, #16]
 800c3b8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c3bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c3c0:	687a      	ldr	r2, [r7, #4]
 800c3c2:	6892      	ldr	r2, [r2, #8]
 800c3c4:	0211      	lsls	r1, r2, #8
 800c3c6:	687a      	ldr	r2, [r7, #4]
 800c3c8:	6912      	ldr	r2, [r2, #16]
 800c3ca:	0852      	lsrs	r2, r2, #1
 800c3cc:	3a01      	subs	r2, #1
 800c3ce:	0552      	lsls	r2, r2, #21
 800c3d0:	430a      	orrs	r2, r1
 800c3d2:	491f      	ldr	r1, [pc, #124]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3d4:	4313      	orrs	r3, r2
 800c3d6:	610b      	str	r3, [r1, #16]
 800c3d8:	e011      	b.n	800c3fe <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c3da:	4b1d      	ldr	r3, [pc, #116]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3dc:	691b      	ldr	r3, [r3, #16]
 800c3de:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c3e2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c3e6:	687a      	ldr	r2, [r7, #4]
 800c3e8:	6892      	ldr	r2, [r2, #8]
 800c3ea:	0211      	lsls	r1, r2, #8
 800c3ec:	687a      	ldr	r2, [r7, #4]
 800c3ee:	6952      	ldr	r2, [r2, #20]
 800c3f0:	0852      	lsrs	r2, r2, #1
 800c3f2:	3a01      	subs	r2, #1
 800c3f4:	0652      	lsls	r2, r2, #25
 800c3f6:	430a      	orrs	r2, r1
 800c3f8:	4915      	ldr	r1, [pc, #84]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c3fe:	4b14      	ldr	r3, [pc, #80]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	4a13      	ldr	r2, [pc, #76]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c404:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c408:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c40a:	f7fd fccb 	bl	8009da4 <HAL_GetTick>
 800c40e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c410:	e009      	b.n	800c426 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c412:	f7fd fcc7 	bl	8009da4 <HAL_GetTick>
 800c416:	4602      	mov	r2, r0
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	1ad3      	subs	r3, r2, r3
 800c41c:	2b02      	cmp	r3, #2
 800c41e:	d902      	bls.n	800c426 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800c420:	2303      	movs	r3, #3
 800c422:	73fb      	strb	r3, [r7, #15]
          break;
 800c424:	e005      	b.n	800c432 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c426:	4b0a      	ldr	r3, [pc, #40]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d0ef      	beq.n	800c412 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800c432:	7bfb      	ldrb	r3, [r7, #15]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d106      	bne.n	800c446 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c438:	4b05      	ldr	r3, [pc, #20]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c43a:	691a      	ldr	r2, [r3, #16]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	699b      	ldr	r3, [r3, #24]
 800c440:	4903      	ldr	r1, [pc, #12]	; (800c450 <RCCEx_PLLSAI1_Config+0x1e0>)
 800c442:	4313      	orrs	r3, r2
 800c444:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c446:	7bfb      	ldrb	r3, [r7, #15]
}
 800c448:	4618      	mov	r0, r3
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}
 800c450:	40021000 	.word	0x40021000

0800c454 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d101      	bne.n	800c466 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c462:	2301      	movs	r3, #1
 800c464:	e095      	b.n	800c592 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d108      	bne.n	800c480 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c476:	d009      	beq.n	800c48c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2200      	movs	r2, #0
 800c47c:	61da      	str	r2, [r3, #28]
 800c47e:	e005      	b.n	800c48c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2200      	movs	r2, #0
 800c484:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2200      	movs	r2, #0
 800c48a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	2200      	movs	r2, #0
 800c490:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c498:	b2db      	uxtb	r3, r3
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d106      	bne.n	800c4ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f7f5 ff4a 	bl	8002340 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2202      	movs	r2, #2
 800c4b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	681a      	ldr	r2, [r3, #0]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c4c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	68db      	ldr	r3, [r3, #12]
 800c4c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c4cc:	d902      	bls.n	800c4d4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	60fb      	str	r3, [r7, #12]
 800c4d2:	e002      	b.n	800c4da <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c4d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c4d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800c4e2:	d007      	beq.n	800c4f4 <HAL_SPI_Init+0xa0>
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	68db      	ldr	r3, [r3, #12]
 800c4e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c4ec:	d002      	beq.n	800c4f4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	685b      	ldr	r3, [r3, #4]
 800c4f8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	689b      	ldr	r3, [r3, #8]
 800c500:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c504:	431a      	orrs	r2, r3
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	691b      	ldr	r3, [r3, #16]
 800c50a:	f003 0302 	and.w	r3, r3, #2
 800c50e:	431a      	orrs	r2, r3
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	695b      	ldr	r3, [r3, #20]
 800c514:	f003 0301 	and.w	r3, r3, #1
 800c518:	431a      	orrs	r2, r3
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	699b      	ldr	r3, [r3, #24]
 800c51e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c522:	431a      	orrs	r2, r3
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	69db      	ldr	r3, [r3, #28]
 800c528:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c52c:	431a      	orrs	r2, r3
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6a1b      	ldr	r3, [r3, #32]
 800c532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c536:	ea42 0103 	orr.w	r1, r2, r3
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c53e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	430a      	orrs	r2, r1
 800c548:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	699b      	ldr	r3, [r3, #24]
 800c54e:	0c1b      	lsrs	r3, r3, #16
 800c550:	f003 0204 	and.w	r2, r3, #4
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c558:	f003 0310 	and.w	r3, r3, #16
 800c55c:	431a      	orrs	r2, r3
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c562:	f003 0308 	and.w	r3, r3, #8
 800c566:	431a      	orrs	r2, r3
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	68db      	ldr	r3, [r3, #12]
 800c56c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800c570:	ea42 0103 	orr.w	r1, r2, r3
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	430a      	orrs	r2, r1
 800c580:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2200      	movs	r2, #0
 800c586:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	2201      	movs	r2, #1
 800c58c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800c590:	2300      	movs	r3, #0
}
 800c592:	4618      	mov	r0, r3
 800c594:	3710      	adds	r7, #16
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}

0800c59a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c59a:	b580      	push	{r7, lr}
 800c59c:	b088      	sub	sp, #32
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	60f8      	str	r0, [r7, #12]
 800c5a2:	60b9      	str	r1, [r7, #8]
 800c5a4:	603b      	str	r3, [r7, #0]
 800c5a6:	4613      	mov	r3, r2
 800c5a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d101      	bne.n	800c5bc <HAL_SPI_Transmit+0x22>
 800c5b8:	2302      	movs	r3, #2
 800c5ba:	e158      	b.n	800c86e <HAL_SPI_Transmit+0x2d4>
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	2201      	movs	r2, #1
 800c5c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5c4:	f7fd fbee 	bl	8009da4 <HAL_GetTick>
 800c5c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c5ca:	88fb      	ldrh	r3, [r7, #6]
 800c5cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c5d4:	b2db      	uxtb	r3, r3
 800c5d6:	2b01      	cmp	r3, #1
 800c5d8:	d002      	beq.n	800c5e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c5da:	2302      	movs	r3, #2
 800c5dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c5de:	e13d      	b.n	800c85c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d002      	beq.n	800c5ec <HAL_SPI_Transmit+0x52>
 800c5e6:	88fb      	ldrh	r3, [r7, #6]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d102      	bne.n	800c5f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c5f0:	e134      	b.n	800c85c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2203      	movs	r2, #3
 800c5f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	68ba      	ldr	r2, [r7, #8]
 800c604:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	88fa      	ldrh	r2, [r7, #6]
 800c60a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	88fa      	ldrh	r2, [r7, #6]
 800c610:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2200      	movs	r2, #0
 800c616:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2200      	movs	r2, #0
 800c61c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	2200      	movs	r2, #0
 800c624:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2200      	movs	r2, #0
 800c62c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	2200      	movs	r2, #0
 800c632:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	689b      	ldr	r3, [r3, #8]
 800c638:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c63c:	d10f      	bne.n	800c65e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	681a      	ldr	r2, [r3, #0]
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c64c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	681a      	ldr	r2, [r3, #0]
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c65c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c668:	2b40      	cmp	r3, #64	; 0x40
 800c66a:	d007      	beq.n	800c67c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	681a      	ldr	r2, [r3, #0]
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c67a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c684:	d94b      	bls.n	800c71e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	685b      	ldr	r3, [r3, #4]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d002      	beq.n	800c694 <HAL_SPI_Transmit+0xfa>
 800c68e:	8afb      	ldrh	r3, [r7, #22]
 800c690:	2b01      	cmp	r3, #1
 800c692:	d13e      	bne.n	800c712 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c698:	881a      	ldrh	r2, [r3, #0]
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6a4:	1c9a      	adds	r2, r3, #2
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6ae:	b29b      	uxth	r3, r3
 800c6b0:	3b01      	subs	r3, #1
 800c6b2:	b29a      	uxth	r2, r3
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c6b8:	e02b      	b.n	800c712 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	689b      	ldr	r3, [r3, #8]
 800c6c0:	f003 0302 	and.w	r3, r3, #2
 800c6c4:	2b02      	cmp	r3, #2
 800c6c6:	d112      	bne.n	800c6ee <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6cc:	881a      	ldrh	r2, [r3, #0]
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6d8:	1c9a      	adds	r2, r3, #2
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6e2:	b29b      	uxth	r3, r3
 800c6e4:	3b01      	subs	r3, #1
 800c6e6:	b29a      	uxth	r2, r3
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c6ec:	e011      	b.n	800c712 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c6ee:	f7fd fb59 	bl	8009da4 <HAL_GetTick>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	69bb      	ldr	r3, [r7, #24]
 800c6f6:	1ad3      	subs	r3, r2, r3
 800c6f8:	683a      	ldr	r2, [r7, #0]
 800c6fa:	429a      	cmp	r2, r3
 800c6fc:	d803      	bhi.n	800c706 <HAL_SPI_Transmit+0x16c>
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c704:	d102      	bne.n	800c70c <HAL_SPI_Transmit+0x172>
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d102      	bne.n	800c712 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800c70c:	2303      	movs	r3, #3
 800c70e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c710:	e0a4      	b.n	800c85c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c716:	b29b      	uxth	r3, r3
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d1ce      	bne.n	800c6ba <HAL_SPI_Transmit+0x120>
 800c71c:	e07c      	b.n	800c818 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	685b      	ldr	r3, [r3, #4]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d002      	beq.n	800c72c <HAL_SPI_Transmit+0x192>
 800c726:	8afb      	ldrh	r3, [r7, #22]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d170      	bne.n	800c80e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c730:	b29b      	uxth	r3, r3
 800c732:	2b01      	cmp	r3, #1
 800c734:	d912      	bls.n	800c75c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c73a:	881a      	ldrh	r2, [r3, #0]
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c746:	1c9a      	adds	r2, r3, #2
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c750:	b29b      	uxth	r3, r3
 800c752:	3b02      	subs	r3, #2
 800c754:	b29a      	uxth	r2, r3
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c75a:	e058      	b.n	800c80e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	330c      	adds	r3, #12
 800c766:	7812      	ldrb	r2, [r2, #0]
 800c768:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c76e:	1c5a      	adds	r2, r3, #1
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c778:	b29b      	uxth	r3, r3
 800c77a:	3b01      	subs	r3, #1
 800c77c:	b29a      	uxth	r2, r3
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800c782:	e044      	b.n	800c80e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	689b      	ldr	r3, [r3, #8]
 800c78a:	f003 0302 	and.w	r3, r3, #2
 800c78e:	2b02      	cmp	r3, #2
 800c790:	d12b      	bne.n	800c7ea <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c796:	b29b      	uxth	r3, r3
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d912      	bls.n	800c7c2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7a0:	881a      	ldrh	r2, [r3, #0]
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7ac:	1c9a      	adds	r2, r3, #2
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7b6:	b29b      	uxth	r3, r3
 800c7b8:	3b02      	subs	r3, #2
 800c7ba:	b29a      	uxth	r2, r3
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c7c0:	e025      	b.n	800c80e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	330c      	adds	r3, #12
 800c7cc:	7812      	ldrb	r2, [r2, #0]
 800c7ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7d4:	1c5a      	adds	r2, r3, #1
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c7de:	b29b      	uxth	r3, r3
 800c7e0:	3b01      	subs	r3, #1
 800c7e2:	b29a      	uxth	r2, r3
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c7e8:	e011      	b.n	800c80e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c7ea:	f7fd fadb 	bl	8009da4 <HAL_GetTick>
 800c7ee:	4602      	mov	r2, r0
 800c7f0:	69bb      	ldr	r3, [r7, #24]
 800c7f2:	1ad3      	subs	r3, r2, r3
 800c7f4:	683a      	ldr	r2, [r7, #0]
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	d803      	bhi.n	800c802 <HAL_SPI_Transmit+0x268>
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c800:	d102      	bne.n	800c808 <HAL_SPI_Transmit+0x26e>
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	2b00      	cmp	r3, #0
 800c806:	d102      	bne.n	800c80e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800c808:	2303      	movs	r3, #3
 800c80a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c80c:	e026      	b.n	800c85c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c812:	b29b      	uxth	r3, r3
 800c814:	2b00      	cmp	r3, #0
 800c816:	d1b5      	bne.n	800c784 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c818:	69ba      	ldr	r2, [r7, #24]
 800c81a:	6839      	ldr	r1, [r7, #0]
 800c81c:	68f8      	ldr	r0, [r7, #12]
 800c81e:	f000 fce3 	bl	800d1e8 <SPI_EndRxTxTransaction>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d002      	beq.n	800c82e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2220      	movs	r2, #32
 800c82c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	689b      	ldr	r3, [r3, #8]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d10a      	bne.n	800c84c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c836:	2300      	movs	r3, #0
 800c838:	613b      	str	r3, [r7, #16]
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	68db      	ldr	r3, [r3, #12]
 800c840:	613b      	str	r3, [r7, #16]
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	613b      	str	r3, [r7, #16]
 800c84a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c850:	2b00      	cmp	r3, #0
 800c852:	d002      	beq.n	800c85a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800c854:	2301      	movs	r3, #1
 800c856:	77fb      	strb	r3, [r7, #31]
 800c858:	e000      	b.n	800c85c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800c85a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	2201      	movs	r2, #1
 800c860:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	2200      	movs	r2, #0
 800c868:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c86c:	7ffb      	ldrb	r3, [r7, #31]
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3720      	adds	r7, #32
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}

0800c876 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c876:	b580      	push	{r7, lr}
 800c878:	b088      	sub	sp, #32
 800c87a:	af02      	add	r7, sp, #8
 800c87c:	60f8      	str	r0, [r7, #12]
 800c87e:	60b9      	str	r1, [r7, #8]
 800c880:	603b      	str	r3, [r7, #0]
 800c882:	4613      	mov	r3, r2
 800c884:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c886:	2300      	movs	r3, #0
 800c888:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c892:	d112      	bne.n	800c8ba <HAL_SPI_Receive+0x44>
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	689b      	ldr	r3, [r3, #8]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d10e      	bne.n	800c8ba <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	2204      	movs	r2, #4
 800c8a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c8a4:	88fa      	ldrh	r2, [r7, #6]
 800c8a6:	683b      	ldr	r3, [r7, #0]
 800c8a8:	9300      	str	r3, [sp, #0]
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	68ba      	ldr	r2, [r7, #8]
 800c8ae:	68b9      	ldr	r1, [r7, #8]
 800c8b0:	68f8      	ldr	r0, [r7, #12]
 800c8b2:	f000 f910 	bl	800cad6 <HAL_SPI_TransmitReceive>
 800c8b6:	4603      	mov	r3, r0
 800c8b8:	e109      	b.n	800cace <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c8c0:	2b01      	cmp	r3, #1
 800c8c2:	d101      	bne.n	800c8c8 <HAL_SPI_Receive+0x52>
 800c8c4:	2302      	movs	r3, #2
 800c8c6:	e102      	b.n	800cace <HAL_SPI_Receive+0x258>
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	2201      	movs	r2, #1
 800c8cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c8d0:	f7fd fa68 	bl	8009da4 <HAL_GetTick>
 800c8d4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c8dc:	b2db      	uxtb	r3, r3
 800c8de:	2b01      	cmp	r3, #1
 800c8e0:	d002      	beq.n	800c8e8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c8e2:	2302      	movs	r3, #2
 800c8e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c8e6:	e0e9      	b.n	800cabc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800c8e8:	68bb      	ldr	r3, [r7, #8]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d002      	beq.n	800c8f4 <HAL_SPI_Receive+0x7e>
 800c8ee:	88fb      	ldrh	r3, [r7, #6]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d102      	bne.n	800c8fa <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c8f8:	e0e0      	b.n	800cabc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2204      	movs	r2, #4
 800c8fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	2200      	movs	r2, #0
 800c906:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	68ba      	ldr	r2, [r7, #8]
 800c90c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	88fa      	ldrh	r2, [r7, #6]
 800c912:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	88fa      	ldrh	r2, [r7, #6]
 800c91a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	2200      	movs	r2, #0
 800c922:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	2200      	movs	r2, #0
 800c928:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	2200      	movs	r2, #0
 800c92e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	2200      	movs	r2, #0
 800c934:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	2200      	movs	r2, #0
 800c93a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	68db      	ldr	r3, [r3, #12]
 800c940:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c944:	d908      	bls.n	800c958 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	685a      	ldr	r2, [r3, #4]
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c954:	605a      	str	r2, [r3, #4]
 800c956:	e007      	b.n	800c968 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	685a      	ldr	r2, [r3, #4]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c966:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	689b      	ldr	r3, [r3, #8]
 800c96c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c970:	d10f      	bne.n	800c992 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	681a      	ldr	r2, [r3, #0]
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c980:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	681a      	ldr	r2, [r3, #0]
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c990:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c99c:	2b40      	cmp	r3, #64	; 0x40
 800c99e:	d007      	beq.n	800c9b0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	681a      	ldr	r2, [r3, #0]
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c9ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	68db      	ldr	r3, [r3, #12]
 800c9b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c9b8:	d867      	bhi.n	800ca8a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c9ba:	e030      	b.n	800ca1e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	689b      	ldr	r3, [r3, #8]
 800c9c2:	f003 0301 	and.w	r3, r3, #1
 800c9c6:	2b01      	cmp	r3, #1
 800c9c8:	d117      	bne.n	800c9fa <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f103 020c 	add.w	r2, r3, #12
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9d6:	7812      	ldrb	r2, [r2, #0]
 800c9d8:	b2d2      	uxtb	r2, r2
 800c9da:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9e0:	1c5a      	adds	r2, r3, #1
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c9ec:	b29b      	uxth	r3, r3
 800c9ee:	3b01      	subs	r3, #1
 800c9f0:	b29a      	uxth	r2, r3
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c9f8:	e011      	b.n	800ca1e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c9fa:	f7fd f9d3 	bl	8009da4 <HAL_GetTick>
 800c9fe:	4602      	mov	r2, r0
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	1ad3      	subs	r3, r2, r3
 800ca04:	683a      	ldr	r2, [r7, #0]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d803      	bhi.n	800ca12 <HAL_SPI_Receive+0x19c>
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca10:	d102      	bne.n	800ca18 <HAL_SPI_Receive+0x1a2>
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d102      	bne.n	800ca1e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800ca18:	2303      	movs	r3, #3
 800ca1a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ca1c:	e04e      	b.n	800cabc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ca24:	b29b      	uxth	r3, r3
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d1c8      	bne.n	800c9bc <HAL_SPI_Receive+0x146>
 800ca2a:	e034      	b.n	800ca96 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	689b      	ldr	r3, [r3, #8]
 800ca32:	f003 0301 	and.w	r3, r3, #1
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d115      	bne.n	800ca66 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	68da      	ldr	r2, [r3, #12]
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca44:	b292      	uxth	r2, r2
 800ca46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca4c:	1c9a      	adds	r2, r3, #2
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ca58:	b29b      	uxth	r3, r3
 800ca5a:	3b01      	subs	r3, #1
 800ca5c:	b29a      	uxth	r2, r3
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800ca64:	e011      	b.n	800ca8a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ca66:	f7fd f99d 	bl	8009da4 <HAL_GetTick>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	1ad3      	subs	r3, r2, r3
 800ca70:	683a      	ldr	r2, [r7, #0]
 800ca72:	429a      	cmp	r2, r3
 800ca74:	d803      	bhi.n	800ca7e <HAL_SPI_Receive+0x208>
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca7c:	d102      	bne.n	800ca84 <HAL_SPI_Receive+0x20e>
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d102      	bne.n	800ca8a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800ca84:	2303      	movs	r3, #3
 800ca86:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ca88:	e018      	b.n	800cabc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ca90:	b29b      	uxth	r3, r3
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d1ca      	bne.n	800ca2c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ca96:	693a      	ldr	r2, [r7, #16]
 800ca98:	6839      	ldr	r1, [r7, #0]
 800ca9a:	68f8      	ldr	r0, [r7, #12]
 800ca9c:	f000 fb4c 	bl	800d138 <SPI_EndRxTransaction>
 800caa0:	4603      	mov	r3, r0
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d002      	beq.n	800caac <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2220      	movs	r2, #32
 800caaa:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d002      	beq.n	800caba <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800cab4:	2301      	movs	r3, #1
 800cab6:	75fb      	strb	r3, [r7, #23]
 800cab8:	e000      	b.n	800cabc <HAL_SPI_Receive+0x246>
  }

error :
 800caba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	2201      	movs	r2, #1
 800cac0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	2200      	movs	r2, #0
 800cac8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800cacc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3718      	adds	r7, #24
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}

0800cad6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800cad6:	b580      	push	{r7, lr}
 800cad8:	b08a      	sub	sp, #40	; 0x28
 800cada:	af00      	add	r7, sp, #0
 800cadc:	60f8      	str	r0, [r7, #12]
 800cade:	60b9      	str	r1, [r7, #8]
 800cae0:	607a      	str	r2, [r7, #4]
 800cae2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800cae4:	2301      	movs	r3, #1
 800cae6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cae8:	2300      	movs	r3, #0
 800caea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800caf4:	2b01      	cmp	r3, #1
 800caf6:	d101      	bne.n	800cafc <HAL_SPI_TransmitReceive+0x26>
 800caf8:	2302      	movs	r3, #2
 800cafa:	e1fb      	b.n	800cef4 <HAL_SPI_TransmitReceive+0x41e>
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	2201      	movs	r2, #1
 800cb00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cb04:	f7fd f94e 	bl	8009da4 <HAL_GetTick>
 800cb08:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cb10:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	685b      	ldr	r3, [r3, #4]
 800cb16:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800cb18:	887b      	ldrh	r3, [r7, #2]
 800cb1a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800cb1c:	887b      	ldrh	r3, [r7, #2]
 800cb1e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cb20:	7efb      	ldrb	r3, [r7, #27]
 800cb22:	2b01      	cmp	r3, #1
 800cb24:	d00e      	beq.n	800cb44 <HAL_SPI_TransmitReceive+0x6e>
 800cb26:	697b      	ldr	r3, [r7, #20]
 800cb28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb2c:	d106      	bne.n	800cb3c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	689b      	ldr	r3, [r3, #8]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d102      	bne.n	800cb3c <HAL_SPI_TransmitReceive+0x66>
 800cb36:	7efb      	ldrb	r3, [r7, #27]
 800cb38:	2b04      	cmp	r3, #4
 800cb3a:	d003      	beq.n	800cb44 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800cb3c:	2302      	movs	r3, #2
 800cb3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800cb42:	e1cd      	b.n	800cee0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cb44:	68bb      	ldr	r3, [r7, #8]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d005      	beq.n	800cb56 <HAL_SPI_TransmitReceive+0x80>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d002      	beq.n	800cb56 <HAL_SPI_TransmitReceive+0x80>
 800cb50:	887b      	ldrh	r3, [r7, #2]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d103      	bne.n	800cb5e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800cb56:	2301      	movs	r3, #1
 800cb58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800cb5c:	e1c0      	b.n	800cee0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cb64:	b2db      	uxtb	r3, r3
 800cb66:	2b04      	cmp	r3, #4
 800cb68:	d003      	beq.n	800cb72 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	2205      	movs	r2, #5
 800cb6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2200      	movs	r2, #0
 800cb76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	687a      	ldr	r2, [r7, #4]
 800cb7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	887a      	ldrh	r2, [r7, #2]
 800cb82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	887a      	ldrh	r2, [r7, #2]
 800cb8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	68ba      	ldr	r2, [r7, #8]
 800cb92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	887a      	ldrh	r2, [r7, #2]
 800cb98:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	887a      	ldrh	r2, [r7, #2]
 800cb9e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	2200      	movs	r2, #0
 800cba4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	2200      	movs	r2, #0
 800cbaa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cbb4:	d802      	bhi.n	800cbbc <HAL_SPI_TransmitReceive+0xe6>
 800cbb6:	8a3b      	ldrh	r3, [r7, #16]
 800cbb8:	2b01      	cmp	r3, #1
 800cbba:	d908      	bls.n	800cbce <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	685a      	ldr	r2, [r3, #4]
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cbca:	605a      	str	r2, [r3, #4]
 800cbcc:	e007      	b.n	800cbde <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	685a      	ldr	r2, [r3, #4]
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cbdc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbe8:	2b40      	cmp	r3, #64	; 0x40
 800cbea:	d007      	beq.n	800cbfc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	681a      	ldr	r2, [r3, #0]
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cbfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	68db      	ldr	r3, [r3, #12]
 800cc00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cc04:	d97c      	bls.n	800cd00 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	685b      	ldr	r3, [r3, #4]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d002      	beq.n	800cc14 <HAL_SPI_TransmitReceive+0x13e>
 800cc0e:	8a7b      	ldrh	r3, [r7, #18]
 800cc10:	2b01      	cmp	r3, #1
 800cc12:	d169      	bne.n	800cce8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc18:	881a      	ldrh	r2, [r3, #0]
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc24:	1c9a      	adds	r2, r3, #2
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc2e:	b29b      	uxth	r3, r3
 800cc30:	3b01      	subs	r3, #1
 800cc32:	b29a      	uxth	r2, r3
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc38:	e056      	b.n	800cce8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	689b      	ldr	r3, [r3, #8]
 800cc40:	f003 0302 	and.w	r3, r3, #2
 800cc44:	2b02      	cmp	r3, #2
 800cc46:	d11b      	bne.n	800cc80 <HAL_SPI_TransmitReceive+0x1aa>
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc4c:	b29b      	uxth	r3, r3
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d016      	beq.n	800cc80 <HAL_SPI_TransmitReceive+0x1aa>
 800cc52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc54:	2b01      	cmp	r3, #1
 800cc56:	d113      	bne.n	800cc80 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc5c:	881a      	ldrh	r2, [r3, #0]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc68:	1c9a      	adds	r2, r3, #2
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc72:	b29b      	uxth	r3, r3
 800cc74:	3b01      	subs	r3, #1
 800cc76:	b29a      	uxth	r2, r3
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	689b      	ldr	r3, [r3, #8]
 800cc86:	f003 0301 	and.w	r3, r3, #1
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d11c      	bne.n	800ccc8 <HAL_SPI_TransmitReceive+0x1f2>
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d016      	beq.n	800ccc8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	68da      	ldr	r2, [r3, #12]
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cca4:	b292      	uxth	r2, r2
 800cca6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccac:	1c9a      	adds	r2, r3, #2
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ccb8:	b29b      	uxth	r3, r3
 800ccba:	3b01      	subs	r3, #1
 800ccbc:	b29a      	uxth	r2, r3
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ccc8:	f7fd f86c 	bl	8009da4 <HAL_GetTick>
 800cccc:	4602      	mov	r2, r0
 800ccce:	69fb      	ldr	r3, [r7, #28]
 800ccd0:	1ad3      	subs	r3, r2, r3
 800ccd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccd4:	429a      	cmp	r2, r3
 800ccd6:	d807      	bhi.n	800cce8 <HAL_SPI_TransmitReceive+0x212>
 800ccd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccde:	d003      	beq.n	800cce8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800cce0:	2303      	movs	r3, #3
 800cce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800cce6:	e0fb      	b.n	800cee0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccec:	b29b      	uxth	r3, r3
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d1a3      	bne.n	800cc3a <HAL_SPI_TransmitReceive+0x164>
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ccf8:	b29b      	uxth	r3, r3
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d19d      	bne.n	800cc3a <HAL_SPI_TransmitReceive+0x164>
 800ccfe:	e0df      	b.n	800cec0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	685b      	ldr	r3, [r3, #4]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d003      	beq.n	800cd10 <HAL_SPI_TransmitReceive+0x23a>
 800cd08:	8a7b      	ldrh	r3, [r7, #18]
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	f040 80cb 	bne.w	800cea6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd14:	b29b      	uxth	r3, r3
 800cd16:	2b01      	cmp	r3, #1
 800cd18:	d912      	bls.n	800cd40 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd1e:	881a      	ldrh	r2, [r3, #0]
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd2a:	1c9a      	adds	r2, r3, #2
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd34:	b29b      	uxth	r3, r3
 800cd36:	3b02      	subs	r3, #2
 800cd38:	b29a      	uxth	r2, r3
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cd3e:	e0b2      	b.n	800cea6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	330c      	adds	r3, #12
 800cd4a:	7812      	ldrb	r2, [r2, #0]
 800cd4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd52:	1c5a      	adds	r2, r3, #1
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd5c:	b29b      	uxth	r3, r3
 800cd5e:	3b01      	subs	r3, #1
 800cd60:	b29a      	uxth	r2, r3
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cd66:	e09e      	b.n	800cea6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	689b      	ldr	r3, [r3, #8]
 800cd6e:	f003 0302 	and.w	r3, r3, #2
 800cd72:	2b02      	cmp	r3, #2
 800cd74:	d134      	bne.n	800cde0 <HAL_SPI_TransmitReceive+0x30a>
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd7a:	b29b      	uxth	r3, r3
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d02f      	beq.n	800cde0 <HAL_SPI_TransmitReceive+0x30a>
 800cd80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd82:	2b01      	cmp	r3, #1
 800cd84:	d12c      	bne.n	800cde0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd8a:	b29b      	uxth	r3, r3
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d912      	bls.n	800cdb6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd94:	881a      	ldrh	r2, [r3, #0]
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cda0:	1c9a      	adds	r2, r3, #2
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdaa:	b29b      	uxth	r3, r3
 800cdac:	3b02      	subs	r3, #2
 800cdae:	b29a      	uxth	r2, r3
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cdb4:	e012      	b.n	800cddc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	330c      	adds	r3, #12
 800cdc0:	7812      	ldrb	r2, [r2, #0]
 800cdc2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdc8:	1c5a      	adds	r2, r3, #1
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdd2:	b29b      	uxth	r3, r3
 800cdd4:	3b01      	subs	r3, #1
 800cdd6:	b29a      	uxth	r2, r3
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cddc:	2300      	movs	r3, #0
 800cdde:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	689b      	ldr	r3, [r3, #8]
 800cde6:	f003 0301 	and.w	r3, r3, #1
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d148      	bne.n	800ce80 <HAL_SPI_TransmitReceive+0x3aa>
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800cdf4:	b29b      	uxth	r3, r3
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d042      	beq.n	800ce80 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ce00:	b29b      	uxth	r3, r3
 800ce02:	2b01      	cmp	r3, #1
 800ce04:	d923      	bls.n	800ce4e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	68da      	ldr	r2, [r3, #12]
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce10:	b292      	uxth	r2, r2
 800ce12:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce18:	1c9a      	adds	r2, r3, #2
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ce24:	b29b      	uxth	r3, r3
 800ce26:	3b02      	subs	r3, #2
 800ce28:	b29a      	uxth	r2, r3
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ce36:	b29b      	uxth	r3, r3
 800ce38:	2b01      	cmp	r3, #1
 800ce3a:	d81f      	bhi.n	800ce7c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	685a      	ldr	r2, [r3, #4]
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ce4a:	605a      	str	r2, [r3, #4]
 800ce4c:	e016      	b.n	800ce7c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	f103 020c 	add.w	r2, r3, #12
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce5a:	7812      	ldrb	r2, [r2, #0]
 800ce5c:	b2d2      	uxtb	r2, r2
 800ce5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce64:	1c5a      	adds	r2, r3, #1
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ce70:	b29b      	uxth	r3, r3
 800ce72:	3b01      	subs	r3, #1
 800ce74:	b29a      	uxth	r2, r3
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ce80:	f7fc ff90 	bl	8009da4 <HAL_GetTick>
 800ce84:	4602      	mov	r2, r0
 800ce86:	69fb      	ldr	r3, [r7, #28]
 800ce88:	1ad3      	subs	r3, r2, r3
 800ce8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ce8c:	429a      	cmp	r2, r3
 800ce8e:	d803      	bhi.n	800ce98 <HAL_SPI_TransmitReceive+0x3c2>
 800ce90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce96:	d102      	bne.n	800ce9e <HAL_SPI_TransmitReceive+0x3c8>
 800ce98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d103      	bne.n	800cea6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800ce9e:	2303      	movs	r3, #3
 800cea0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800cea4:	e01c      	b.n	800cee0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ceaa:	b29b      	uxth	r3, r3
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	f47f af5b 	bne.w	800cd68 <HAL_SPI_TransmitReceive+0x292>
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ceb8:	b29b      	uxth	r3, r3
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	f47f af54 	bne.w	800cd68 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cec0:	69fa      	ldr	r2, [r7, #28]
 800cec2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cec4:	68f8      	ldr	r0, [r7, #12]
 800cec6:	f000 f98f 	bl	800d1e8 <SPI_EndRxTxTransaction>
 800ceca:	4603      	mov	r3, r0
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d006      	beq.n	800cede <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800ced0:	2301      	movs	r3, #1
 800ced2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2220      	movs	r2, #32
 800ceda:	661a      	str	r2, [r3, #96]	; 0x60
 800cedc:	e000      	b.n	800cee0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800cede:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	2201      	movs	r2, #1
 800cee4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	2200      	movs	r2, #0
 800ceec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800cef0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3728      	adds	r7, #40	; 0x28
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}

0800cefc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b088      	sub	sp, #32
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	60f8      	str	r0, [r7, #12]
 800cf04:	60b9      	str	r1, [r7, #8]
 800cf06:	603b      	str	r3, [r7, #0]
 800cf08:	4613      	mov	r3, r2
 800cf0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800cf0c:	f7fc ff4a 	bl	8009da4 <HAL_GetTick>
 800cf10:	4602      	mov	r2, r0
 800cf12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf14:	1a9b      	subs	r3, r3, r2
 800cf16:	683a      	ldr	r2, [r7, #0]
 800cf18:	4413      	add	r3, r2
 800cf1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800cf1c:	f7fc ff42 	bl	8009da4 <HAL_GetTick>
 800cf20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800cf22:	4b39      	ldr	r3, [pc, #228]	; (800d008 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	015b      	lsls	r3, r3, #5
 800cf28:	0d1b      	lsrs	r3, r3, #20
 800cf2a:	69fa      	ldr	r2, [r7, #28]
 800cf2c:	fb02 f303 	mul.w	r3, r2, r3
 800cf30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cf32:	e054      	b.n	800cfde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf3a:	d050      	beq.n	800cfde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cf3c:	f7fc ff32 	bl	8009da4 <HAL_GetTick>
 800cf40:	4602      	mov	r2, r0
 800cf42:	69bb      	ldr	r3, [r7, #24]
 800cf44:	1ad3      	subs	r3, r2, r3
 800cf46:	69fa      	ldr	r2, [r7, #28]
 800cf48:	429a      	cmp	r2, r3
 800cf4a:	d902      	bls.n	800cf52 <SPI_WaitFlagStateUntilTimeout+0x56>
 800cf4c:	69fb      	ldr	r3, [r7, #28]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d13d      	bne.n	800cfce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	685a      	ldr	r2, [r3, #4]
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cf60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	685b      	ldr	r3, [r3, #4]
 800cf66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cf6a:	d111      	bne.n	800cf90 <SPI_WaitFlagStateUntilTimeout+0x94>
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	689b      	ldr	r3, [r3, #8]
 800cf70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cf74:	d004      	beq.n	800cf80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	689b      	ldr	r3, [r3, #8]
 800cf7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cf7e:	d107      	bne.n	800cf90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cf8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cf98:	d10f      	bne.n	800cfba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cfa8:	601a      	str	r2, [r3, #0]
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	681a      	ldr	r2, [r3, #0]
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cfb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	2201      	movs	r2, #1
 800cfbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800cfca:	2303      	movs	r3, #3
 800cfcc:	e017      	b.n	800cffe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cfce:	697b      	ldr	r3, [r7, #20]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d101      	bne.n	800cfd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cfd8:	697b      	ldr	r3, [r7, #20]
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	689a      	ldr	r2, [r3, #8]
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	4013      	ands	r3, r2
 800cfe8:	68ba      	ldr	r2, [r7, #8]
 800cfea:	429a      	cmp	r2, r3
 800cfec:	bf0c      	ite	eq
 800cfee:	2301      	moveq	r3, #1
 800cff0:	2300      	movne	r3, #0
 800cff2:	b2db      	uxtb	r3, r3
 800cff4:	461a      	mov	r2, r3
 800cff6:	79fb      	ldrb	r3, [r7, #7]
 800cff8:	429a      	cmp	r2, r3
 800cffa:	d19b      	bne.n	800cf34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cffc:	2300      	movs	r3, #0
}
 800cffe:	4618      	mov	r0, r3
 800d000:	3720      	adds	r7, #32
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}
 800d006:	bf00      	nop
 800d008:	20000004 	.word	0x20000004

0800d00c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b08a      	sub	sp, #40	; 0x28
 800d010:	af00      	add	r7, sp, #0
 800d012:	60f8      	str	r0, [r7, #12]
 800d014:	60b9      	str	r1, [r7, #8]
 800d016:	607a      	str	r2, [r7, #4]
 800d018:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d01a:	2300      	movs	r3, #0
 800d01c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d01e:	f7fc fec1 	bl	8009da4 <HAL_GetTick>
 800d022:	4602      	mov	r2, r0
 800d024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d026:	1a9b      	subs	r3, r3, r2
 800d028:	683a      	ldr	r2, [r7, #0]
 800d02a:	4413      	add	r3, r2
 800d02c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800d02e:	f7fc feb9 	bl	8009da4 <HAL_GetTick>
 800d032:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	330c      	adds	r3, #12
 800d03a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d03c:	4b3d      	ldr	r3, [pc, #244]	; (800d134 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d03e:	681a      	ldr	r2, [r3, #0]
 800d040:	4613      	mov	r3, r2
 800d042:	009b      	lsls	r3, r3, #2
 800d044:	4413      	add	r3, r2
 800d046:	00da      	lsls	r2, r3, #3
 800d048:	1ad3      	subs	r3, r2, r3
 800d04a:	0d1b      	lsrs	r3, r3, #20
 800d04c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d04e:	fb02 f303 	mul.w	r3, r2, r3
 800d052:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d054:	e060      	b.n	800d118 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800d05c:	d107      	bne.n	800d06e <SPI_WaitFifoStateUntilTimeout+0x62>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d104      	bne.n	800d06e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d064:	69fb      	ldr	r3, [r7, #28]
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	b2db      	uxtb	r3, r3
 800d06a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d06c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d074:	d050      	beq.n	800d118 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d076:	f7fc fe95 	bl	8009da4 <HAL_GetTick>
 800d07a:	4602      	mov	r2, r0
 800d07c:	6a3b      	ldr	r3, [r7, #32]
 800d07e:	1ad3      	subs	r3, r2, r3
 800d080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d082:	429a      	cmp	r2, r3
 800d084:	d902      	bls.n	800d08c <SPI_WaitFifoStateUntilTimeout+0x80>
 800d086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d13d      	bne.n	800d108 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	685a      	ldr	r2, [r3, #4]
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d09a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d0a4:	d111      	bne.n	800d0ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	689b      	ldr	r3, [r3, #8]
 800d0aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d0ae:	d004      	beq.n	800d0ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	689b      	ldr	r3, [r3, #8]
 800d0b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d0b8:	d107      	bne.n	800d0ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	681a      	ldr	r2, [r3, #0]
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d0c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d0d2:	d10f      	bne.n	800d0f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	681a      	ldr	r2, [r3, #0]
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d0e2:	601a      	str	r2, [r3, #0]
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	681a      	ldr	r2, [r3, #0]
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d0f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2201      	movs	r2, #1
 800d0f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	2200      	movs	r2, #0
 800d100:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800d104:	2303      	movs	r3, #3
 800d106:	e010      	b.n	800d12a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d108:	69bb      	ldr	r3, [r7, #24]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d101      	bne.n	800d112 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d10e:	2300      	movs	r3, #0
 800d110:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800d112:	69bb      	ldr	r3, [r7, #24]
 800d114:	3b01      	subs	r3, #1
 800d116:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	689a      	ldr	r2, [r3, #8]
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	4013      	ands	r3, r2
 800d122:	687a      	ldr	r2, [r7, #4]
 800d124:	429a      	cmp	r2, r3
 800d126:	d196      	bne.n	800d056 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d128:	2300      	movs	r3, #0
}
 800d12a:	4618      	mov	r0, r3
 800d12c:	3728      	adds	r7, #40	; 0x28
 800d12e:	46bd      	mov	sp, r7
 800d130:	bd80      	pop	{r7, pc}
 800d132:	bf00      	nop
 800d134:	20000004 	.word	0x20000004

0800d138 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b086      	sub	sp, #24
 800d13c:	af02      	add	r7, sp, #8
 800d13e:	60f8      	str	r0, [r7, #12]
 800d140:	60b9      	str	r1, [r7, #8]
 800d142:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	685b      	ldr	r3, [r3, #4]
 800d148:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d14c:	d111      	bne.n	800d172 <SPI_EndRxTransaction+0x3a>
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	689b      	ldr	r3, [r3, #8]
 800d152:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d156:	d004      	beq.n	800d162 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d160:	d107      	bne.n	800d172 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	681a      	ldr	r2, [r3, #0]
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d170:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	9300      	str	r3, [sp, #0]
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	2200      	movs	r2, #0
 800d17a:	2180      	movs	r1, #128	; 0x80
 800d17c:	68f8      	ldr	r0, [r7, #12]
 800d17e:	f7ff febd 	bl	800cefc <SPI_WaitFlagStateUntilTimeout>
 800d182:	4603      	mov	r3, r0
 800d184:	2b00      	cmp	r3, #0
 800d186:	d007      	beq.n	800d198 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d18c:	f043 0220 	orr.w	r2, r3, #32
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d194:	2303      	movs	r3, #3
 800d196:	e023      	b.n	800d1e0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	685b      	ldr	r3, [r3, #4]
 800d19c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d1a0:	d11d      	bne.n	800d1de <SPI_EndRxTransaction+0xa6>
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	689b      	ldr	r3, [r3, #8]
 800d1a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d1aa:	d004      	beq.n	800d1b6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	689b      	ldr	r3, [r3, #8]
 800d1b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d1b4:	d113      	bne.n	800d1de <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	9300      	str	r3, [sp, #0]
 800d1ba:	68bb      	ldr	r3, [r7, #8]
 800d1bc:	2200      	movs	r2, #0
 800d1be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d1c2:	68f8      	ldr	r0, [r7, #12]
 800d1c4:	f7ff ff22 	bl	800d00c <SPI_WaitFifoStateUntilTimeout>
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d007      	beq.n	800d1de <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d1d2:	f043 0220 	orr.w	r2, r3, #32
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800d1da:	2303      	movs	r3, #3
 800d1dc:	e000      	b.n	800d1e0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800d1de:	2300      	movs	r3, #0
}
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	3710      	adds	r7, #16
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}

0800d1e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b086      	sub	sp, #24
 800d1ec:	af02      	add	r7, sp, #8
 800d1ee:	60f8      	str	r0, [r7, #12]
 800d1f0:	60b9      	str	r1, [r7, #8]
 800d1f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	9300      	str	r3, [sp, #0]
 800d1f8:	68bb      	ldr	r3, [r7, #8]
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800d200:	68f8      	ldr	r0, [r7, #12]
 800d202:	f7ff ff03 	bl	800d00c <SPI_WaitFifoStateUntilTimeout>
 800d206:	4603      	mov	r3, r0
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d007      	beq.n	800d21c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d210:	f043 0220 	orr.w	r2, r3, #32
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d218:	2303      	movs	r3, #3
 800d21a:	e027      	b.n	800d26c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	9300      	str	r3, [sp, #0]
 800d220:	68bb      	ldr	r3, [r7, #8]
 800d222:	2200      	movs	r2, #0
 800d224:	2180      	movs	r1, #128	; 0x80
 800d226:	68f8      	ldr	r0, [r7, #12]
 800d228:	f7ff fe68 	bl	800cefc <SPI_WaitFlagStateUntilTimeout>
 800d22c:	4603      	mov	r3, r0
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d007      	beq.n	800d242 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d236:	f043 0220 	orr.w	r2, r3, #32
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d23e:	2303      	movs	r3, #3
 800d240:	e014      	b.n	800d26c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	9300      	str	r3, [sp, #0]
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	2200      	movs	r2, #0
 800d24a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800d24e:	68f8      	ldr	r0, [r7, #12]
 800d250:	f7ff fedc 	bl	800d00c <SPI_WaitFifoStateUntilTimeout>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d007      	beq.n	800d26a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d25e:	f043 0220 	orr.w	r2, r3, #32
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800d266:	2303      	movs	r3, #3
 800d268:	e000      	b.n	800d26c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d26a:	2300      	movs	r3, #0
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3710      	adds	r7, #16
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}

0800d274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b082      	sub	sp, #8
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d101      	bne.n	800d286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d282:	2301      	movs	r3, #1
 800d284:	e049      	b.n	800d31a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d28c:	b2db      	uxtb	r3, r3
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d106      	bne.n	800d2a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2200      	movs	r2, #0
 800d296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f7f5 f8c6 	bl	800242c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	2202      	movs	r2, #2
 800d2a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681a      	ldr	r2, [r3, #0]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	3304      	adds	r3, #4
 800d2b0:	4619      	mov	r1, r3
 800d2b2:	4610      	mov	r0, r2
 800d2b4:	f000 fae6 	bl	800d884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2201      	movs	r2, #1
 800d2bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	2201      	movs	r2, #1
 800d2cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2201      	movs	r2, #1
 800d2dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	2201      	movs	r2, #1
 800d2e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2201      	movs	r2, #1
 800d2f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2201      	movs	r2, #1
 800d304:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2201      	movs	r2, #1
 800d30c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2201      	movs	r2, #1
 800d314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d318:	2300      	movs	r3, #0
}
 800d31a:	4618      	mov	r0, r3
 800d31c:	3708      	adds	r7, #8
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}
	...

0800d324 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d324:	b480      	push	{r7}
 800d326:	b085      	sub	sp, #20
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d332:	b2db      	uxtb	r3, r3
 800d334:	2b01      	cmp	r3, #1
 800d336:	d001      	beq.n	800d33c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d338:	2301      	movs	r3, #1
 800d33a:	e033      	b.n	800d3a4 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2202      	movs	r2, #2
 800d340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	4a19      	ldr	r2, [pc, #100]	; (800d3b0 <HAL_TIM_Base_Start+0x8c>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d009      	beq.n	800d362 <HAL_TIM_Base_Start+0x3e>
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d356:	d004      	beq.n	800d362 <HAL_TIM_Base_Start+0x3e>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	4a15      	ldr	r2, [pc, #84]	; (800d3b4 <HAL_TIM_Base_Start+0x90>)
 800d35e:	4293      	cmp	r3, r2
 800d360:	d115      	bne.n	800d38e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	689a      	ldr	r2, [r3, #8]
 800d368:	4b13      	ldr	r3, [pc, #76]	; (800d3b8 <HAL_TIM_Base_Start+0x94>)
 800d36a:	4013      	ands	r3, r2
 800d36c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	2b06      	cmp	r3, #6
 800d372:	d015      	beq.n	800d3a0 <HAL_TIM_Base_Start+0x7c>
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d37a:	d011      	beq.n	800d3a0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	681a      	ldr	r2, [r3, #0]
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f042 0201 	orr.w	r2, r2, #1
 800d38a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d38c:	e008      	b.n	800d3a0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	681a      	ldr	r2, [r3, #0]
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	f042 0201 	orr.w	r2, r2, #1
 800d39c:	601a      	str	r2, [r3, #0]
 800d39e:	e000      	b.n	800d3a2 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d3a2:	2300      	movs	r3, #0
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	3714      	adds	r7, #20
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr
 800d3b0:	40012c00 	.word	0x40012c00
 800d3b4:	40014000 	.word	0x40014000
 800d3b8:	00010007 	.word	0x00010007

0800d3bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b085      	sub	sp, #20
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3ca:	b2db      	uxtb	r3, r3
 800d3cc:	2b01      	cmp	r3, #1
 800d3ce:	d001      	beq.n	800d3d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	e03b      	b.n	800d44c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	2202      	movs	r2, #2
 800d3d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	68da      	ldr	r2, [r3, #12]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f042 0201 	orr.w	r2, r2, #1
 800d3ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	4a19      	ldr	r2, [pc, #100]	; (800d458 <HAL_TIM_Base_Start_IT+0x9c>)
 800d3f2:	4293      	cmp	r3, r2
 800d3f4:	d009      	beq.n	800d40a <HAL_TIM_Base_Start_IT+0x4e>
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3fe:	d004      	beq.n	800d40a <HAL_TIM_Base_Start_IT+0x4e>
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	4a15      	ldr	r2, [pc, #84]	; (800d45c <HAL_TIM_Base_Start_IT+0xa0>)
 800d406:	4293      	cmp	r3, r2
 800d408:	d115      	bne.n	800d436 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	689a      	ldr	r2, [r3, #8]
 800d410:	4b13      	ldr	r3, [pc, #76]	; (800d460 <HAL_TIM_Base_Start_IT+0xa4>)
 800d412:	4013      	ands	r3, r2
 800d414:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	2b06      	cmp	r3, #6
 800d41a:	d015      	beq.n	800d448 <HAL_TIM_Base_Start_IT+0x8c>
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d422:	d011      	beq.n	800d448 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	681a      	ldr	r2, [r3, #0]
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	f042 0201 	orr.w	r2, r2, #1
 800d432:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d434:	e008      	b.n	800d448 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	681a      	ldr	r2, [r3, #0]
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	f042 0201 	orr.w	r2, r2, #1
 800d444:	601a      	str	r2, [r3, #0]
 800d446:	e000      	b.n	800d44a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d448:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d44a:	2300      	movs	r3, #0
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3714      	adds	r7, #20
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr
 800d458:	40012c00 	.word	0x40012c00
 800d45c:	40014000 	.word	0x40014000
 800d460:	00010007 	.word	0x00010007

0800d464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b082      	sub	sp, #8
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	691b      	ldr	r3, [r3, #16]
 800d472:	f003 0302 	and.w	r3, r3, #2
 800d476:	2b02      	cmp	r3, #2
 800d478:	d122      	bne.n	800d4c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	68db      	ldr	r3, [r3, #12]
 800d480:	f003 0302 	and.w	r3, r3, #2
 800d484:	2b02      	cmp	r3, #2
 800d486:	d11b      	bne.n	800d4c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	f06f 0202 	mvn.w	r2, #2
 800d490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	2201      	movs	r2, #1
 800d496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	699b      	ldr	r3, [r3, #24]
 800d49e:	f003 0303 	and.w	r3, r3, #3
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d003      	beq.n	800d4ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f000 f9ce 	bl	800d848 <HAL_TIM_IC_CaptureCallback>
 800d4ac:	e005      	b.n	800d4ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f000 f9c0 	bl	800d834 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f000 f9d1 	bl	800d85c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2200      	movs	r2, #0
 800d4be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	691b      	ldr	r3, [r3, #16]
 800d4c6:	f003 0304 	and.w	r3, r3, #4
 800d4ca:	2b04      	cmp	r3, #4
 800d4cc:	d122      	bne.n	800d514 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	68db      	ldr	r3, [r3, #12]
 800d4d4:	f003 0304 	and.w	r3, r3, #4
 800d4d8:	2b04      	cmp	r3, #4
 800d4da:	d11b      	bne.n	800d514 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f06f 0204 	mvn.w	r2, #4
 800d4e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	2202      	movs	r2, #2
 800d4ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	699b      	ldr	r3, [r3, #24]
 800d4f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d003      	beq.n	800d502 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 f9a4 	bl	800d848 <HAL_TIM_IC_CaptureCallback>
 800d500:	e005      	b.n	800d50e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d502:	6878      	ldr	r0, [r7, #4]
 800d504:	f000 f996 	bl	800d834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f000 f9a7 	bl	800d85c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	2200      	movs	r2, #0
 800d512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	691b      	ldr	r3, [r3, #16]
 800d51a:	f003 0308 	and.w	r3, r3, #8
 800d51e:	2b08      	cmp	r3, #8
 800d520:	d122      	bne.n	800d568 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	68db      	ldr	r3, [r3, #12]
 800d528:	f003 0308 	and.w	r3, r3, #8
 800d52c:	2b08      	cmp	r3, #8
 800d52e:	d11b      	bne.n	800d568 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f06f 0208 	mvn.w	r2, #8
 800d538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	2204      	movs	r2, #4
 800d53e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	69db      	ldr	r3, [r3, #28]
 800d546:	f003 0303 	and.w	r3, r3, #3
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d003      	beq.n	800d556 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d54e:	6878      	ldr	r0, [r7, #4]
 800d550:	f000 f97a 	bl	800d848 <HAL_TIM_IC_CaptureCallback>
 800d554:	e005      	b.n	800d562 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d556:	6878      	ldr	r0, [r7, #4]
 800d558:	f000 f96c 	bl	800d834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f000 f97d 	bl	800d85c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	2200      	movs	r2, #0
 800d566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	691b      	ldr	r3, [r3, #16]
 800d56e:	f003 0310 	and.w	r3, r3, #16
 800d572:	2b10      	cmp	r3, #16
 800d574:	d122      	bne.n	800d5bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	68db      	ldr	r3, [r3, #12]
 800d57c:	f003 0310 	and.w	r3, r3, #16
 800d580:	2b10      	cmp	r3, #16
 800d582:	d11b      	bne.n	800d5bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f06f 0210 	mvn.w	r2, #16
 800d58c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	2208      	movs	r2, #8
 800d592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	69db      	ldr	r3, [r3, #28]
 800d59a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d003      	beq.n	800d5aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f000 f950 	bl	800d848 <HAL_TIM_IC_CaptureCallback>
 800d5a8:	e005      	b.n	800d5b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 f942 	bl	800d834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	f000 f953 	bl	800d85c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	691b      	ldr	r3, [r3, #16]
 800d5c2:	f003 0301 	and.w	r3, r3, #1
 800d5c6:	2b01      	cmp	r3, #1
 800d5c8:	d10e      	bne.n	800d5e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	68db      	ldr	r3, [r3, #12]
 800d5d0:	f003 0301 	and.w	r3, r3, #1
 800d5d4:	2b01      	cmp	r3, #1
 800d5d6:	d107      	bne.n	800d5e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	f06f 0201 	mvn.w	r2, #1
 800d5e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d5e2:	6878      	ldr	r0, [r7, #4]
 800d5e4:	f7f3 fffe 	bl	80015e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	691b      	ldr	r3, [r3, #16]
 800d5ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5f2:	2b80      	cmp	r3, #128	; 0x80
 800d5f4:	d10e      	bne.n	800d614 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	68db      	ldr	r3, [r3, #12]
 800d5fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d600:	2b80      	cmp	r3, #128	; 0x80
 800d602:	d107      	bne.n	800d614 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d60c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f000 faa6 	bl	800db60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	691b      	ldr	r3, [r3, #16]
 800d61a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d61e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d622:	d10e      	bne.n	800d642 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	68db      	ldr	r3, [r3, #12]
 800d62a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d62e:	2b80      	cmp	r3, #128	; 0x80
 800d630:	d107      	bne.n	800d642 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d63a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d63c:	6878      	ldr	r0, [r7, #4]
 800d63e:	f000 fa99 	bl	800db74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	691b      	ldr	r3, [r3, #16]
 800d648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d64c:	2b40      	cmp	r3, #64	; 0x40
 800d64e:	d10e      	bne.n	800d66e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	68db      	ldr	r3, [r3, #12]
 800d656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d65a:	2b40      	cmp	r3, #64	; 0x40
 800d65c:	d107      	bne.n	800d66e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d666:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f000 f901 	bl	800d870 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	691b      	ldr	r3, [r3, #16]
 800d674:	f003 0320 	and.w	r3, r3, #32
 800d678:	2b20      	cmp	r3, #32
 800d67a:	d10e      	bne.n	800d69a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	68db      	ldr	r3, [r3, #12]
 800d682:	f003 0320 	and.w	r3, r3, #32
 800d686:	2b20      	cmp	r3, #32
 800d688:	d107      	bne.n	800d69a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	f06f 0220 	mvn.w	r2, #32
 800d692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d694:	6878      	ldr	r0, [r7, #4]
 800d696:	f000 fa59 	bl	800db4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d69a:	bf00      	nop
 800d69c:	3708      	adds	r7, #8
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}

0800d6a2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d6a2:	b580      	push	{r7, lr}
 800d6a4:	b084      	sub	sp, #16
 800d6a6:	af00      	add	r7, sp, #0
 800d6a8:	6078      	str	r0, [r7, #4]
 800d6aa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d6b6:	2b01      	cmp	r3, #1
 800d6b8:	d101      	bne.n	800d6be <HAL_TIM_ConfigClockSource+0x1c>
 800d6ba:	2302      	movs	r3, #2
 800d6bc:	e0b6      	b.n	800d82c <HAL_TIM_ConfigClockSource+0x18a>
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	2201      	movs	r2, #1
 800d6c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	2202      	movs	r2, #2
 800d6ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	689b      	ldr	r3, [r3, #8]
 800d6d4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d6dc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d6e0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d6e8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	68ba      	ldr	r2, [r7, #8]
 800d6f0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d6fa:	d03e      	beq.n	800d77a <HAL_TIM_ConfigClockSource+0xd8>
 800d6fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d700:	f200 8087 	bhi.w	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d704:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d708:	f000 8086 	beq.w	800d818 <HAL_TIM_ConfigClockSource+0x176>
 800d70c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d710:	d87f      	bhi.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d712:	2b70      	cmp	r3, #112	; 0x70
 800d714:	d01a      	beq.n	800d74c <HAL_TIM_ConfigClockSource+0xaa>
 800d716:	2b70      	cmp	r3, #112	; 0x70
 800d718:	d87b      	bhi.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d71a:	2b60      	cmp	r3, #96	; 0x60
 800d71c:	d050      	beq.n	800d7c0 <HAL_TIM_ConfigClockSource+0x11e>
 800d71e:	2b60      	cmp	r3, #96	; 0x60
 800d720:	d877      	bhi.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d722:	2b50      	cmp	r3, #80	; 0x50
 800d724:	d03c      	beq.n	800d7a0 <HAL_TIM_ConfigClockSource+0xfe>
 800d726:	2b50      	cmp	r3, #80	; 0x50
 800d728:	d873      	bhi.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d72a:	2b40      	cmp	r3, #64	; 0x40
 800d72c:	d058      	beq.n	800d7e0 <HAL_TIM_ConfigClockSource+0x13e>
 800d72e:	2b40      	cmp	r3, #64	; 0x40
 800d730:	d86f      	bhi.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d732:	2b30      	cmp	r3, #48	; 0x30
 800d734:	d064      	beq.n	800d800 <HAL_TIM_ConfigClockSource+0x15e>
 800d736:	2b30      	cmp	r3, #48	; 0x30
 800d738:	d86b      	bhi.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d73a:	2b20      	cmp	r3, #32
 800d73c:	d060      	beq.n	800d800 <HAL_TIM_ConfigClockSource+0x15e>
 800d73e:	2b20      	cmp	r3, #32
 800d740:	d867      	bhi.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
 800d742:	2b00      	cmp	r3, #0
 800d744:	d05c      	beq.n	800d800 <HAL_TIM_ConfigClockSource+0x15e>
 800d746:	2b10      	cmp	r3, #16
 800d748:	d05a      	beq.n	800d800 <HAL_TIM_ConfigClockSource+0x15e>
 800d74a:	e062      	b.n	800d812 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6818      	ldr	r0, [r3, #0]
 800d750:	683b      	ldr	r3, [r7, #0]
 800d752:	6899      	ldr	r1, [r3, #8]
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	685a      	ldr	r2, [r3, #4]
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	68db      	ldr	r3, [r3, #12]
 800d75c:	f000 f970 	bl	800da40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	689b      	ldr	r3, [r3, #8]
 800d766:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d76e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	68ba      	ldr	r2, [r7, #8]
 800d776:	609a      	str	r2, [r3, #8]
      break;
 800d778:	e04f      	b.n	800d81a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	6818      	ldr	r0, [r3, #0]
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	6899      	ldr	r1, [r3, #8]
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	685a      	ldr	r2, [r3, #4]
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	68db      	ldr	r3, [r3, #12]
 800d78a:	f000 f959 	bl	800da40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	689a      	ldr	r2, [r3, #8]
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d79c:	609a      	str	r2, [r3, #8]
      break;
 800d79e:	e03c      	b.n	800d81a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	6818      	ldr	r0, [r3, #0]
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	6859      	ldr	r1, [r3, #4]
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	68db      	ldr	r3, [r3, #12]
 800d7ac:	461a      	mov	r2, r3
 800d7ae:	f000 f8cd 	bl	800d94c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	2150      	movs	r1, #80	; 0x50
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f000 f926 	bl	800da0a <TIM_ITRx_SetConfig>
      break;
 800d7be:	e02c      	b.n	800d81a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6818      	ldr	r0, [r3, #0]
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	6859      	ldr	r1, [r3, #4]
 800d7c8:	683b      	ldr	r3, [r7, #0]
 800d7ca:	68db      	ldr	r3, [r3, #12]
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	f000 f8ec 	bl	800d9aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	2160      	movs	r1, #96	; 0x60
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f000 f916 	bl	800da0a <TIM_ITRx_SetConfig>
      break;
 800d7de:	e01c      	b.n	800d81a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	6818      	ldr	r0, [r3, #0]
 800d7e4:	683b      	ldr	r3, [r7, #0]
 800d7e6:	6859      	ldr	r1, [r3, #4]
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	68db      	ldr	r3, [r3, #12]
 800d7ec:	461a      	mov	r2, r3
 800d7ee:	f000 f8ad 	bl	800d94c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	2140      	movs	r1, #64	; 0x40
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	f000 f906 	bl	800da0a <TIM_ITRx_SetConfig>
      break;
 800d7fe:	e00c      	b.n	800d81a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681a      	ldr	r2, [r3, #0]
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4619      	mov	r1, r3
 800d80a:	4610      	mov	r0, r2
 800d80c:	f000 f8fd 	bl	800da0a <TIM_ITRx_SetConfig>
      break;
 800d810:	e003      	b.n	800d81a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d812:	2301      	movs	r3, #1
 800d814:	73fb      	strb	r3, [r7, #15]
      break;
 800d816:	e000      	b.n	800d81a <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d818:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	2201      	movs	r2, #1
 800d81e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	2200      	movs	r2, #0
 800d826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d82a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d82c:	4618      	mov	r0, r3
 800d82e:	3710      	adds	r7, #16
 800d830:	46bd      	mov	sp, r7
 800d832:	bd80      	pop	{r7, pc}

0800d834 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d834:	b480      	push	{r7}
 800d836:	b083      	sub	sp, #12
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d83c:	bf00      	nop
 800d83e:	370c      	adds	r7, #12
 800d840:	46bd      	mov	sp, r7
 800d842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d846:	4770      	bx	lr

0800d848 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d848:	b480      	push	{r7}
 800d84a:	b083      	sub	sp, #12
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d850:	bf00      	nop
 800d852:	370c      	adds	r7, #12
 800d854:	46bd      	mov	sp, r7
 800d856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85a:	4770      	bx	lr

0800d85c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d85c:	b480      	push	{r7}
 800d85e:	b083      	sub	sp, #12
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d864:	bf00      	nop
 800d866:	370c      	adds	r7, #12
 800d868:	46bd      	mov	sp, r7
 800d86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86e:	4770      	bx	lr

0800d870 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d870:	b480      	push	{r7}
 800d872:	b083      	sub	sp, #12
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d878:	bf00      	nop
 800d87a:	370c      	adds	r7, #12
 800d87c:	46bd      	mov	sp, r7
 800d87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d882:	4770      	bx	lr

0800d884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d884:	b480      	push	{r7}
 800d886:	b085      	sub	sp, #20
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
 800d88c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	4a2a      	ldr	r2, [pc, #168]	; (800d940 <TIM_Base_SetConfig+0xbc>)
 800d898:	4293      	cmp	r3, r2
 800d89a:	d003      	beq.n	800d8a4 <TIM_Base_SetConfig+0x20>
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d8a2:	d108      	bne.n	800d8b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d8aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	685b      	ldr	r3, [r3, #4]
 800d8b0:	68fa      	ldr	r2, [r7, #12]
 800d8b2:	4313      	orrs	r3, r2
 800d8b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	4a21      	ldr	r2, [pc, #132]	; (800d940 <TIM_Base_SetConfig+0xbc>)
 800d8ba:	4293      	cmp	r3, r2
 800d8bc:	d00b      	beq.n	800d8d6 <TIM_Base_SetConfig+0x52>
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d8c4:	d007      	beq.n	800d8d6 <TIM_Base_SetConfig+0x52>
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	4a1e      	ldr	r2, [pc, #120]	; (800d944 <TIM_Base_SetConfig+0xc0>)
 800d8ca:	4293      	cmp	r3, r2
 800d8cc:	d003      	beq.n	800d8d6 <TIM_Base_SetConfig+0x52>
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	4a1d      	ldr	r2, [pc, #116]	; (800d948 <TIM_Base_SetConfig+0xc4>)
 800d8d2:	4293      	cmp	r3, r2
 800d8d4:	d108      	bne.n	800d8e8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d8dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	68db      	ldr	r3, [r3, #12]
 800d8e2:	68fa      	ldr	r2, [r7, #12]
 800d8e4:	4313      	orrs	r3, r2
 800d8e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	695b      	ldr	r3, [r3, #20]
 800d8f2:	4313      	orrs	r3, r2
 800d8f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	68fa      	ldr	r2, [r7, #12]
 800d8fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	689a      	ldr	r2, [r3, #8]
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	681a      	ldr	r2, [r3, #0]
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	4a0c      	ldr	r2, [pc, #48]	; (800d940 <TIM_Base_SetConfig+0xbc>)
 800d910:	4293      	cmp	r3, r2
 800d912:	d007      	beq.n	800d924 <TIM_Base_SetConfig+0xa0>
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	4a0b      	ldr	r2, [pc, #44]	; (800d944 <TIM_Base_SetConfig+0xc0>)
 800d918:	4293      	cmp	r3, r2
 800d91a:	d003      	beq.n	800d924 <TIM_Base_SetConfig+0xa0>
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	4a0a      	ldr	r2, [pc, #40]	; (800d948 <TIM_Base_SetConfig+0xc4>)
 800d920:	4293      	cmp	r3, r2
 800d922:	d103      	bne.n	800d92c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	691a      	ldr	r2, [r3, #16]
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2201      	movs	r2, #1
 800d930:	615a      	str	r2, [r3, #20]
}
 800d932:	bf00      	nop
 800d934:	3714      	adds	r7, #20
 800d936:	46bd      	mov	sp, r7
 800d938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d93c:	4770      	bx	lr
 800d93e:	bf00      	nop
 800d940:	40012c00 	.word	0x40012c00
 800d944:	40014000 	.word	0x40014000
 800d948:	40014400 	.word	0x40014400

0800d94c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d94c:	b480      	push	{r7}
 800d94e:	b087      	sub	sp, #28
 800d950:	af00      	add	r7, sp, #0
 800d952:	60f8      	str	r0, [r7, #12]
 800d954:	60b9      	str	r1, [r7, #8]
 800d956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	6a1b      	ldr	r3, [r3, #32]
 800d95c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	6a1b      	ldr	r3, [r3, #32]
 800d962:	f023 0201 	bic.w	r2, r3, #1
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	699b      	ldr	r3, [r3, #24]
 800d96e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d970:	693b      	ldr	r3, [r7, #16]
 800d972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	011b      	lsls	r3, r3, #4
 800d97c:	693a      	ldr	r2, [r7, #16]
 800d97e:	4313      	orrs	r3, r2
 800d980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	f023 030a 	bic.w	r3, r3, #10
 800d988:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d98a:	697a      	ldr	r2, [r7, #20]
 800d98c:	68bb      	ldr	r3, [r7, #8]
 800d98e:	4313      	orrs	r3, r2
 800d990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	693a      	ldr	r2, [r7, #16]
 800d996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	697a      	ldr	r2, [r7, #20]
 800d99c:	621a      	str	r2, [r3, #32]
}
 800d99e:	bf00      	nop
 800d9a0:	371c      	adds	r7, #28
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr

0800d9aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d9aa:	b480      	push	{r7}
 800d9ac:	b087      	sub	sp, #28
 800d9ae:	af00      	add	r7, sp, #0
 800d9b0:	60f8      	str	r0, [r7, #12]
 800d9b2:	60b9      	str	r1, [r7, #8]
 800d9b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	6a1b      	ldr	r3, [r3, #32]
 800d9ba:	f023 0210 	bic.w	r2, r3, #16
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	699b      	ldr	r3, [r3, #24]
 800d9c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	6a1b      	ldr	r3, [r3, #32]
 800d9cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d9d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	031b      	lsls	r3, r3, #12
 800d9da:	697a      	ldr	r2, [r7, #20]
 800d9dc:	4313      	orrs	r3, r2
 800d9de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d9e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d9e8:	68bb      	ldr	r3, [r7, #8]
 800d9ea:	011b      	lsls	r3, r3, #4
 800d9ec:	693a      	ldr	r2, [r7, #16]
 800d9ee:	4313      	orrs	r3, r2
 800d9f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	697a      	ldr	r2, [r7, #20]
 800d9f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	693a      	ldr	r2, [r7, #16]
 800d9fc:	621a      	str	r2, [r3, #32]
}
 800d9fe:	bf00      	nop
 800da00:	371c      	adds	r7, #28
 800da02:	46bd      	mov	sp, r7
 800da04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da08:	4770      	bx	lr

0800da0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800da0a:	b480      	push	{r7}
 800da0c:	b085      	sub	sp, #20
 800da0e:	af00      	add	r7, sp, #0
 800da10:	6078      	str	r0, [r7, #4]
 800da12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	689b      	ldr	r3, [r3, #8]
 800da18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800da22:	683a      	ldr	r2, [r7, #0]
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	4313      	orrs	r3, r2
 800da28:	f043 0307 	orr.w	r3, r3, #7
 800da2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	68fa      	ldr	r2, [r7, #12]
 800da32:	609a      	str	r2, [r3, #8]
}
 800da34:	bf00      	nop
 800da36:	3714      	adds	r7, #20
 800da38:	46bd      	mov	sp, r7
 800da3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3e:	4770      	bx	lr

0800da40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800da40:	b480      	push	{r7}
 800da42:	b087      	sub	sp, #28
 800da44:	af00      	add	r7, sp, #0
 800da46:	60f8      	str	r0, [r7, #12]
 800da48:	60b9      	str	r1, [r7, #8]
 800da4a:	607a      	str	r2, [r7, #4]
 800da4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	689b      	ldr	r3, [r3, #8]
 800da52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800da54:	697b      	ldr	r3, [r7, #20]
 800da56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800da5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	021a      	lsls	r2, r3, #8
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	431a      	orrs	r2, r3
 800da64:	68bb      	ldr	r3, [r7, #8]
 800da66:	4313      	orrs	r3, r2
 800da68:	697a      	ldr	r2, [r7, #20]
 800da6a:	4313      	orrs	r3, r2
 800da6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	697a      	ldr	r2, [r7, #20]
 800da72:	609a      	str	r2, [r3, #8]
}
 800da74:	bf00      	nop
 800da76:	371c      	adds	r7, #28
 800da78:	46bd      	mov	sp, r7
 800da7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7e:	4770      	bx	lr

0800da80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800da80:	b480      	push	{r7}
 800da82:	b085      	sub	sp, #20
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
 800da88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da90:	2b01      	cmp	r3, #1
 800da92:	d101      	bne.n	800da98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800da94:	2302      	movs	r3, #2
 800da96:	e04f      	b.n	800db38 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2201      	movs	r2, #1
 800da9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2202      	movs	r2, #2
 800daa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	685b      	ldr	r3, [r3, #4]
 800daae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	689b      	ldr	r3, [r3, #8]
 800dab6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	4a21      	ldr	r2, [pc, #132]	; (800db44 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800dabe:	4293      	cmp	r3, r2
 800dac0:	d108      	bne.n	800dad4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dac8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	685b      	ldr	r3, [r3, #4]
 800dace:	68fa      	ldr	r2, [r7, #12]
 800dad0:	4313      	orrs	r3, r2
 800dad2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dada:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	68fa      	ldr	r2, [r7, #12]
 800dae2:	4313      	orrs	r3, r2
 800dae4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	68fa      	ldr	r2, [r7, #12]
 800daec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	4a14      	ldr	r2, [pc, #80]	; (800db44 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d009      	beq.n	800db0c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800db00:	d004      	beq.n	800db0c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	4a10      	ldr	r2, [pc, #64]	; (800db48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800db08:	4293      	cmp	r3, r2
 800db0a:	d10c      	bne.n	800db26 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800db12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	689b      	ldr	r3, [r3, #8]
 800db18:	68ba      	ldr	r2, [r7, #8]
 800db1a:	4313      	orrs	r3, r2
 800db1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	68ba      	ldr	r2, [r7, #8]
 800db24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2201      	movs	r2, #1
 800db2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2200      	movs	r2, #0
 800db32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800db36:	2300      	movs	r3, #0
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3714      	adds	r7, #20
 800db3c:	46bd      	mov	sp, r7
 800db3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db42:	4770      	bx	lr
 800db44:	40012c00 	.word	0x40012c00
 800db48:	40014000 	.word	0x40014000

0800db4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800db4c:	b480      	push	{r7}
 800db4e:	b083      	sub	sp, #12
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800db54:	bf00      	nop
 800db56:	370c      	adds	r7, #12
 800db58:	46bd      	mov	sp, r7
 800db5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5e:	4770      	bx	lr

0800db60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800db60:	b480      	push	{r7}
 800db62:	b083      	sub	sp, #12
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800db68:	bf00      	nop
 800db6a:	370c      	adds	r7, #12
 800db6c:	46bd      	mov	sp, r7
 800db6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db72:	4770      	bx	lr

0800db74 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800db74:	b480      	push	{r7}
 800db76:	b083      	sub	sp, #12
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800db7c:	bf00      	nop
 800db7e:	370c      	adds	r7, #12
 800db80:	46bd      	mov	sp, r7
 800db82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db86:	4770      	bx	lr

0800db88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b082      	sub	sp, #8
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d101      	bne.n	800db9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800db96:	2301      	movs	r3, #1
 800db98:	e040      	b.n	800dc1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d106      	bne.n	800dbb0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2200      	movs	r2, #0
 800dba6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f7f4 faca 	bl	8002144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2224      	movs	r2, #36	; 0x24
 800dbb4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	681a      	ldr	r2, [r3, #0]
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f022 0201 	bic.w	r2, r2, #1
 800dbc4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800dbc6:	6878      	ldr	r0, [r7, #4]
 800dbc8:	f000 fbe8 	bl	800e39c <UART_SetConfig>
 800dbcc:	4603      	mov	r3, r0
 800dbce:	2b01      	cmp	r3, #1
 800dbd0:	d101      	bne.n	800dbd6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	e022      	b.n	800dc1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d002      	beq.n	800dbe4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800dbde:	6878      	ldr	r0, [r7, #4]
 800dbe0:	f000 fe36 	bl	800e850 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	685a      	ldr	r2, [r3, #4]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dbf2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	689a      	ldr	r2, [r3, #8]
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dc02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	681a      	ldr	r2, [r3, #0]
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	f042 0201 	orr.w	r2, r2, #1
 800dc12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dc14:	6878      	ldr	r0, [r7, #4]
 800dc16:	f000 febd 	bl	800e994 <UART_CheckIdleState>
 800dc1a:	4603      	mov	r3, r0
}
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	3708      	adds	r7, #8
 800dc20:	46bd      	mov	sp, r7
 800dc22:	bd80      	pop	{r7, pc}

0800dc24 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800dc24:	b480      	push	{r7}
 800dc26:	b08b      	sub	sp, #44	; 0x2c
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	60f8      	str	r0, [r7, #12]
 800dc2c:	60b9      	str	r1, [r7, #8]
 800dc2e:	4613      	mov	r3, r2
 800dc30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dc36:	2b20      	cmp	r3, #32
 800dc38:	d156      	bne.n	800dce8 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800dc3a:	68bb      	ldr	r3, [r7, #8]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d002      	beq.n	800dc46 <HAL_UART_Transmit_IT+0x22>
 800dc40:	88fb      	ldrh	r3, [r7, #6]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d101      	bne.n	800dc4a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800dc46:	2301      	movs	r3, #1
 800dc48:	e04f      	b.n	800dcea <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800dc50:	2b01      	cmp	r3, #1
 800dc52:	d101      	bne.n	800dc58 <HAL_UART_Transmit_IT+0x34>
 800dc54:	2302      	movs	r3, #2
 800dc56:	e048      	b.n	800dcea <HAL_UART_Transmit_IT+0xc6>
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2201      	movs	r2, #1
 800dc5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	68ba      	ldr	r2, [r7, #8]
 800dc64:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	88fa      	ldrh	r2, [r7, #6]
 800dc6a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	88fa      	ldrh	r2, [r7, #6]
 800dc72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	2200      	movs	r2, #0
 800dc7a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	2200      	movs	r2, #0
 800dc80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	2221      	movs	r2, #33	; 0x21
 800dc88:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	689b      	ldr	r3, [r3, #8]
 800dc8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dc92:	d107      	bne.n	800dca4 <HAL_UART_Transmit_IT+0x80>
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	691b      	ldr	r3, [r3, #16]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d103      	bne.n	800dca4 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	4a16      	ldr	r2, [pc, #88]	; (800dcf8 <HAL_UART_Transmit_IT+0xd4>)
 800dca0:	669a      	str	r2, [r3, #104]	; 0x68
 800dca2:	e002      	b.n	800dcaa <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	4a15      	ldr	r2, [pc, #84]	; (800dcfc <HAL_UART_Transmit_IT+0xd8>)
 800dca8:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	2200      	movs	r2, #0
 800dcae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcb8:	697b      	ldr	r3, [r7, #20]
 800dcba:	e853 3f00 	ldrex	r3, [r3]
 800dcbe:	613b      	str	r3, [r7, #16]
   return(result);
 800dcc0:	693b      	ldr	r3, [r7, #16]
 800dcc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcc6:	627b      	str	r3, [r7, #36]	; 0x24
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	461a      	mov	r2, r3
 800dcce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcd0:	623b      	str	r3, [r7, #32]
 800dcd2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcd4:	69f9      	ldr	r1, [r7, #28]
 800dcd6:	6a3a      	ldr	r2, [r7, #32]
 800dcd8:	e841 2300 	strex	r3, r2, [r1]
 800dcdc:	61bb      	str	r3, [r7, #24]
   return(result);
 800dcde:	69bb      	ldr	r3, [r7, #24]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d1e6      	bne.n	800dcb2 <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800dce4:	2300      	movs	r3, #0
 800dce6:	e000      	b.n	800dcea <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800dce8:	2302      	movs	r3, #2
  }
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	372c      	adds	r7, #44	; 0x2c
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf4:	4770      	bx	lr
 800dcf6:	bf00      	nop
 800dcf8:	0800eeef 	.word	0x0800eeef
 800dcfc:	0800ee37 	.word	0x0800ee37

0800dd00 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dd00:	b580      	push	{r7, lr}
 800dd02:	b08a      	sub	sp, #40	; 0x28
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	60f8      	str	r0, [r7, #12]
 800dd08:	60b9      	str	r1, [r7, #8]
 800dd0a:	4613      	mov	r3, r2
 800dd0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dd12:	2b20      	cmp	r3, #32
 800dd14:	d142      	bne.n	800dd9c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d002      	beq.n	800dd22 <HAL_UART_Receive_IT+0x22>
 800dd1c:	88fb      	ldrh	r3, [r7, #6]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d101      	bne.n	800dd26 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800dd22:	2301      	movs	r3, #1
 800dd24:	e03b      	b.n	800dd9e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800dd2c:	2b01      	cmp	r3, #1
 800dd2e:	d101      	bne.n	800dd34 <HAL_UART_Receive_IT+0x34>
 800dd30:	2302      	movs	r3, #2
 800dd32:	e034      	b.n	800dd9e <HAL_UART_Receive_IT+0x9e>
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	2201      	movs	r2, #1
 800dd38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	4a18      	ldr	r2, [pc, #96]	; (800dda8 <HAL_UART_Receive_IT+0xa8>)
 800dd48:	4293      	cmp	r3, r2
 800dd4a:	d01f      	beq.n	800dd8c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	685b      	ldr	r3, [r3, #4]
 800dd52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d018      	beq.n	800dd8c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd60:	697b      	ldr	r3, [r7, #20]
 800dd62:	e853 3f00 	ldrex	r3, [r3]
 800dd66:	613b      	str	r3, [r7, #16]
   return(result);
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dd6e:	627b      	str	r3, [r7, #36]	; 0x24
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	461a      	mov	r2, r3
 800dd76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd78:	623b      	str	r3, [r7, #32]
 800dd7a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd7c:	69f9      	ldr	r1, [r7, #28]
 800dd7e:	6a3a      	ldr	r2, [r7, #32]
 800dd80:	e841 2300 	strex	r3, r2, [r1]
 800dd84:	61bb      	str	r3, [r7, #24]
   return(result);
 800dd86:	69bb      	ldr	r3, [r7, #24]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1e6      	bne.n	800dd5a <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800dd8c:	88fb      	ldrh	r3, [r7, #6]
 800dd8e:	461a      	mov	r2, r3
 800dd90:	68b9      	ldr	r1, [r7, #8]
 800dd92:	68f8      	ldr	r0, [r7, #12]
 800dd94:	f000 ff0c 	bl	800ebb0 <UART_Start_Receive_IT>
 800dd98:	4603      	mov	r3, r0
 800dd9a:	e000      	b.n	800dd9e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800dd9c:	2302      	movs	r3, #2
  }
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	3728      	adds	r7, #40	; 0x28
 800dda2:	46bd      	mov	sp, r7
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	40008000 	.word	0x40008000

0800ddac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b0ba      	sub	sp, #232	; 0xe8
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	69db      	ldr	r3, [r3, #28]
 800ddba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	689b      	ldr	r3, [r3, #8]
 800ddce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ddd2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800ddd6:	f640 030f 	movw	r3, #2063	; 0x80f
 800ddda:	4013      	ands	r3, r2
 800dddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800dde0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d115      	bne.n	800de14 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800dde8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ddec:	f003 0320 	and.w	r3, r3, #32
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d00f      	beq.n	800de14 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ddf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ddf8:	f003 0320 	and.w	r3, r3, #32
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d009      	beq.n	800de14 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de04:	2b00      	cmp	r3, #0
 800de06:	f000 82a6 	beq.w	800e356 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	4798      	blx	r3
      }
      return;
 800de12:	e2a0      	b.n	800e356 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800de14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800de18:	2b00      	cmp	r3, #0
 800de1a:	f000 8117 	beq.w	800e04c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800de1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800de22:	f003 0301 	and.w	r3, r3, #1
 800de26:	2b00      	cmp	r3, #0
 800de28:	d106      	bne.n	800de38 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800de2a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800de2e:	4b85      	ldr	r3, [pc, #532]	; (800e044 <HAL_UART_IRQHandler+0x298>)
 800de30:	4013      	ands	r3, r2
 800de32:	2b00      	cmp	r3, #0
 800de34:	f000 810a 	beq.w	800e04c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800de38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de3c:	f003 0301 	and.w	r3, r3, #1
 800de40:	2b00      	cmp	r3, #0
 800de42:	d011      	beq.n	800de68 <HAL_UART_IRQHandler+0xbc>
 800de44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d00b      	beq.n	800de68 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	2201      	movs	r2, #1
 800de56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de5e:	f043 0201 	orr.w	r2, r3, #1
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800de68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de6c:	f003 0302 	and.w	r3, r3, #2
 800de70:	2b00      	cmp	r3, #0
 800de72:	d011      	beq.n	800de98 <HAL_UART_IRQHandler+0xec>
 800de74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800de78:	f003 0301 	and.w	r3, r3, #1
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d00b      	beq.n	800de98 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	2202      	movs	r2, #2
 800de86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de8e:	f043 0204 	orr.w	r2, r3, #4
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800de98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de9c:	f003 0304 	and.w	r3, r3, #4
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d011      	beq.n	800dec8 <HAL_UART_IRQHandler+0x11c>
 800dea4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dea8:	f003 0301 	and.w	r3, r3, #1
 800deac:	2b00      	cmp	r3, #0
 800deae:	d00b      	beq.n	800dec8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	2204      	movs	r2, #4
 800deb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800debe:	f043 0202 	orr.w	r2, r3, #2
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800decc:	f003 0308 	and.w	r3, r3, #8
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d017      	beq.n	800df04 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800ded4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ded8:	f003 0320 	and.w	r3, r3, #32
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d105      	bne.n	800deec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800dee0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dee4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d00b      	beq.n	800df04 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	2208      	movs	r2, #8
 800def2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800defa:	f043 0208 	orr.w	r2, r3, #8
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800df04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d012      	beq.n	800df36 <HAL_UART_IRQHandler+0x18a>
 800df10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800df14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d00c      	beq.n	800df36 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800df24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df2c:	f043 0220 	orr.w	r2, r3, #32
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	f000 820c 	beq.w	800e35a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800df42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df46:	f003 0320 	and.w	r3, r3, #32
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d00d      	beq.n	800df6a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800df4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800df52:	f003 0320 	and.w	r3, r3, #32
 800df56:	2b00      	cmp	r3, #0
 800df58:	d007      	beq.n	800df6a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d003      	beq.n	800df6a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df66:	6878      	ldr	r0, [r7, #4]
 800df68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800df70:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	689b      	ldr	r3, [r3, #8]
 800df7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df7e:	2b40      	cmp	r3, #64	; 0x40
 800df80:	d005      	beq.n	800df8e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800df82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800df86:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d04f      	beq.n	800e02e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f000 fed8 	bl	800ed44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	689b      	ldr	r3, [r3, #8]
 800df9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df9e:	2b40      	cmp	r3, #64	; 0x40
 800dfa0:	d141      	bne.n	800e026 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	3308      	adds	r3, #8
 800dfa8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dfb0:	e853 3f00 	ldrex	r3, [r3]
 800dfb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800dfb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800dfbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dfc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	3308      	adds	r3, #8
 800dfca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800dfce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800dfd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfd6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800dfda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800dfde:	e841 2300 	strex	r3, r2, [r1]
 800dfe2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800dfe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d1d9      	bne.n	800dfa2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d013      	beq.n	800e01e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dffa:	4a13      	ldr	r2, [pc, #76]	; (800e048 <HAL_UART_IRQHandler+0x29c>)
 800dffc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e002:	4618      	mov	r0, r3
 800e004:	f7fc f84d 	bl	800a0a2 <HAL_DMA_Abort_IT>
 800e008:	4603      	mov	r3, r0
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d017      	beq.n	800e03e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e014:	687a      	ldr	r2, [r7, #4]
 800e016:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800e018:	4610      	mov	r0, r2
 800e01a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e01c:	e00f      	b.n	800e03e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	f000 f9a6 	bl	800e370 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e024:	e00b      	b.n	800e03e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f000 f9a2 	bl	800e370 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e02c:	e007      	b.n	800e03e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f000 f99e 	bl	800e370 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	2200      	movs	r2, #0
 800e038:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800e03c:	e18d      	b.n	800e35a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e03e:	bf00      	nop
    return;
 800e040:	e18b      	b.n	800e35a <HAL_UART_IRQHandler+0x5ae>
 800e042:	bf00      	nop
 800e044:	04000120 	.word	0x04000120
 800e048:	0800ee0b 	.word	0x0800ee0b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e050:	2b01      	cmp	r3, #1
 800e052:	f040 8146 	bne.w	800e2e2 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e05a:	f003 0310 	and.w	r3, r3, #16
 800e05e:	2b00      	cmp	r3, #0
 800e060:	f000 813f 	beq.w	800e2e2 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e068:	f003 0310 	and.w	r3, r3, #16
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	f000 8138 	beq.w	800e2e2 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	2210      	movs	r2, #16
 800e078:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	689b      	ldr	r3, [r3, #8]
 800e080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e084:	2b40      	cmp	r3, #64	; 0x40
 800e086:	f040 80b4 	bne.w	800e1f2 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	685b      	ldr	r3, [r3, #4]
 800e092:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e096:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	f000 815f 	beq.w	800e35e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e0a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	f080 8157 	bcs.w	800e35e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e0b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	f003 0320 	and.w	r3, r3, #32
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	f040 8085 	bne.w	800e1d6 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e0d8:	e853 3f00 	ldrex	r3, [r3]
 800e0dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e0e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e0e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e0e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	461a      	mov	r2, r3
 800e0f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e0f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e0fa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e102:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e106:	e841 2300 	strex	r3, r2, [r1]
 800e10a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e10e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e112:	2b00      	cmp	r3, #0
 800e114:	d1da      	bne.n	800e0cc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	3308      	adds	r3, #8
 800e11c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e11e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e120:	e853 3f00 	ldrex	r3, [r3]
 800e124:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e126:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e128:	f023 0301 	bic.w	r3, r3, #1
 800e12c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	3308      	adds	r3, #8
 800e136:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e13a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e13e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e140:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e142:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e146:	e841 2300 	strex	r3, r2, [r1]
 800e14a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e14c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d1e1      	bne.n	800e116 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	3308      	adds	r3, #8
 800e158:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e15a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e15c:	e853 3f00 	ldrex	r3, [r3]
 800e160:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e162:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e164:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e168:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	3308      	adds	r3, #8
 800e172:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e176:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e178:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e17a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e17c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e17e:	e841 2300 	strex	r3, r2, [r1]
 800e182:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e184:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e186:	2b00      	cmp	r3, #0
 800e188:	d1e3      	bne.n	800e152 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2220      	movs	r2, #32
 800e18e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	2200      	movs	r2, #0
 800e194:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e19c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e19e:	e853 3f00 	ldrex	r3, [r3]
 800e1a2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e1a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e1a6:	f023 0310 	bic.w	r3, r3, #16
 800e1aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	461a      	mov	r2, r3
 800e1b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e1b8:	65bb      	str	r3, [r7, #88]	; 0x58
 800e1ba:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1bc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e1be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e1c0:	e841 2300 	strex	r3, r2, [r1]
 800e1c4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e1c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d1e4      	bne.n	800e196 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f7fb ff28 	bl	800a026 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e1e2:	b29b      	uxth	r3, r3
 800e1e4:	1ad3      	subs	r3, r2, r3
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	4619      	mov	r1, r3
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f000 f8ca 	bl	800e384 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e1f0:	e0b5      	b.n	800e35e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e1fe:	b29b      	uxth	r3, r3
 800e200:	1ad3      	subs	r3, r2, r3
 800e202:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800e20c:	b29b      	uxth	r3, r3
 800e20e:	2b00      	cmp	r3, #0
 800e210:	f000 80a7 	beq.w	800e362 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800e214:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e218:	2b00      	cmp	r3, #0
 800e21a:	f000 80a2 	beq.w	800e362 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e226:	e853 3f00 	ldrex	r3, [r3]
 800e22a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e22c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e22e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e232:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	461a      	mov	r2, r3
 800e23c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e240:	647b      	str	r3, [r7, #68]	; 0x44
 800e242:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e244:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e246:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e248:	e841 2300 	strex	r3, r2, [r1]
 800e24c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e24e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e250:	2b00      	cmp	r3, #0
 800e252:	d1e4      	bne.n	800e21e <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	3308      	adds	r3, #8
 800e25a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e25e:	e853 3f00 	ldrex	r3, [r3]
 800e262:	623b      	str	r3, [r7, #32]
   return(result);
 800e264:	6a3b      	ldr	r3, [r7, #32]
 800e266:	f023 0301 	bic.w	r3, r3, #1
 800e26a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	3308      	adds	r3, #8
 800e274:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e278:	633a      	str	r2, [r7, #48]	; 0x30
 800e27a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e27c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e27e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e280:	e841 2300 	strex	r3, r2, [r1]
 800e284:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d1e3      	bne.n	800e254 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2220      	movs	r2, #32
 800e290:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2200      	movs	r2, #0
 800e296:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	2200      	movs	r2, #0
 800e29c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a4:	693b      	ldr	r3, [r7, #16]
 800e2a6:	e853 3f00 	ldrex	r3, [r3]
 800e2aa:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	f023 0310 	bic.w	r3, r3, #16
 800e2b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	461a      	mov	r2, r3
 800e2bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e2c0:	61fb      	str	r3, [r7, #28]
 800e2c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2c4:	69b9      	ldr	r1, [r7, #24]
 800e2c6:	69fa      	ldr	r2, [r7, #28]
 800e2c8:	e841 2300 	strex	r3, r2, [r1]
 800e2cc:	617b      	str	r3, [r7, #20]
   return(result);
 800e2ce:	697b      	ldr	r3, [r7, #20]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d1e4      	bne.n	800e29e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e2d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e2d8:	4619      	mov	r1, r3
 800e2da:	6878      	ldr	r0, [r7, #4]
 800e2dc:	f000 f852 	bl	800e384 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e2e0:	e03f      	b.n	800e362 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e2e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e2e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d00e      	beq.n	800e30c <HAL_UART_IRQHandler+0x560>
 800e2ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e2f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d008      	beq.n	800e30c <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e302:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f000 ffdc 	bl	800f2c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e30a:	e02d      	b.n	800e368 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800e30c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e314:	2b00      	cmp	r3, #0
 800e316:	d00e      	beq.n	800e336 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800e318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e31c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e320:	2b00      	cmp	r3, #0
 800e322:	d008      	beq.n	800e336 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d01c      	beq.n	800e366 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e330:	6878      	ldr	r0, [r7, #4]
 800e332:	4798      	blx	r3
    }
    return;
 800e334:	e017      	b.n	800e366 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e33a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d012      	beq.n	800e368 <HAL_UART_IRQHandler+0x5bc>
 800e342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d00c      	beq.n	800e368 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f000 fe2d 	bl	800efae <UART_EndTransmit_IT>
    return;
 800e354:	e008      	b.n	800e368 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e356:	bf00      	nop
 800e358:	e006      	b.n	800e368 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e35a:	bf00      	nop
 800e35c:	e004      	b.n	800e368 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e35e:	bf00      	nop
 800e360:	e002      	b.n	800e368 <HAL_UART_IRQHandler+0x5bc>
      return;
 800e362:	bf00      	nop
 800e364:	e000      	b.n	800e368 <HAL_UART_IRQHandler+0x5bc>
    return;
 800e366:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800e368:	37e8      	adds	r7, #232	; 0xe8
 800e36a:	46bd      	mov	sp, r7
 800e36c:	bd80      	pop	{r7, pc}
 800e36e:	bf00      	nop

0800e370 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e370:	b480      	push	{r7}
 800e372:	b083      	sub	sp, #12
 800e374:	af00      	add	r7, sp, #0
 800e376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e378:	bf00      	nop
 800e37a:	370c      	adds	r7, #12
 800e37c:	46bd      	mov	sp, r7
 800e37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e382:	4770      	bx	lr

0800e384 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e384:	b480      	push	{r7}
 800e386:	b083      	sub	sp, #12
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
 800e38c:	460b      	mov	r3, r1
 800e38e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e390:	bf00      	nop
 800e392:	370c      	adds	r7, #12
 800e394:	46bd      	mov	sp, r7
 800e396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39a:	4770      	bx	lr

0800e39c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e39c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e3a0:	b08a      	sub	sp, #40	; 0x28
 800e3a2:	af00      	add	r7, sp, #0
 800e3a4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	689a      	ldr	r2, [r3, #8]
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	691b      	ldr	r3, [r3, #16]
 800e3b4:	431a      	orrs	r2, r3
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	695b      	ldr	r3, [r3, #20]
 800e3ba:	431a      	orrs	r2, r3
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	69db      	ldr	r3, [r3, #28]
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	681a      	ldr	r2, [r3, #0]
 800e3ca:	4b9e      	ldr	r3, [pc, #632]	; (800e644 <UART_SetConfig+0x2a8>)
 800e3cc:	4013      	ands	r3, r2
 800e3ce:	68fa      	ldr	r2, [r7, #12]
 800e3d0:	6812      	ldr	r2, [r2, #0]
 800e3d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e3d4:	430b      	orrs	r3, r1
 800e3d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	685b      	ldr	r3, [r3, #4]
 800e3de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	68da      	ldr	r2, [r3, #12]
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	430a      	orrs	r2, r1
 800e3ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	699b      	ldr	r3, [r3, #24]
 800e3f2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	4a93      	ldr	r2, [pc, #588]	; (800e648 <UART_SetConfig+0x2ac>)
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d004      	beq.n	800e408 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	6a1b      	ldr	r3, [r3, #32]
 800e402:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e404:	4313      	orrs	r3, r2
 800e406:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	689b      	ldr	r3, [r3, #8]
 800e40e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e418:	430a      	orrs	r2, r1
 800e41a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	4a8a      	ldr	r2, [pc, #552]	; (800e64c <UART_SetConfig+0x2b0>)
 800e422:	4293      	cmp	r3, r2
 800e424:	d126      	bne.n	800e474 <UART_SetConfig+0xd8>
 800e426:	4b8a      	ldr	r3, [pc, #552]	; (800e650 <UART_SetConfig+0x2b4>)
 800e428:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e42c:	f003 0303 	and.w	r3, r3, #3
 800e430:	2b03      	cmp	r3, #3
 800e432:	d81b      	bhi.n	800e46c <UART_SetConfig+0xd0>
 800e434:	a201      	add	r2, pc, #4	; (adr r2, 800e43c <UART_SetConfig+0xa0>)
 800e436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e43a:	bf00      	nop
 800e43c:	0800e44d 	.word	0x0800e44d
 800e440:	0800e45d 	.word	0x0800e45d
 800e444:	0800e455 	.word	0x0800e455
 800e448:	0800e465 	.word	0x0800e465
 800e44c:	2301      	movs	r3, #1
 800e44e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e452:	e0ab      	b.n	800e5ac <UART_SetConfig+0x210>
 800e454:	2302      	movs	r3, #2
 800e456:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e45a:	e0a7      	b.n	800e5ac <UART_SetConfig+0x210>
 800e45c:	2304      	movs	r3, #4
 800e45e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e462:	e0a3      	b.n	800e5ac <UART_SetConfig+0x210>
 800e464:	2308      	movs	r3, #8
 800e466:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e46a:	e09f      	b.n	800e5ac <UART_SetConfig+0x210>
 800e46c:	2310      	movs	r3, #16
 800e46e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e472:	e09b      	b.n	800e5ac <UART_SetConfig+0x210>
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	4a76      	ldr	r2, [pc, #472]	; (800e654 <UART_SetConfig+0x2b8>)
 800e47a:	4293      	cmp	r3, r2
 800e47c:	d138      	bne.n	800e4f0 <UART_SetConfig+0x154>
 800e47e:	4b74      	ldr	r3, [pc, #464]	; (800e650 <UART_SetConfig+0x2b4>)
 800e480:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e484:	f003 030c 	and.w	r3, r3, #12
 800e488:	2b0c      	cmp	r3, #12
 800e48a:	d82d      	bhi.n	800e4e8 <UART_SetConfig+0x14c>
 800e48c:	a201      	add	r2, pc, #4	; (adr r2, 800e494 <UART_SetConfig+0xf8>)
 800e48e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e492:	bf00      	nop
 800e494:	0800e4c9 	.word	0x0800e4c9
 800e498:	0800e4e9 	.word	0x0800e4e9
 800e49c:	0800e4e9 	.word	0x0800e4e9
 800e4a0:	0800e4e9 	.word	0x0800e4e9
 800e4a4:	0800e4d9 	.word	0x0800e4d9
 800e4a8:	0800e4e9 	.word	0x0800e4e9
 800e4ac:	0800e4e9 	.word	0x0800e4e9
 800e4b0:	0800e4e9 	.word	0x0800e4e9
 800e4b4:	0800e4d1 	.word	0x0800e4d1
 800e4b8:	0800e4e9 	.word	0x0800e4e9
 800e4bc:	0800e4e9 	.word	0x0800e4e9
 800e4c0:	0800e4e9 	.word	0x0800e4e9
 800e4c4:	0800e4e1 	.word	0x0800e4e1
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e4ce:	e06d      	b.n	800e5ac <UART_SetConfig+0x210>
 800e4d0:	2302      	movs	r3, #2
 800e4d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e4d6:	e069      	b.n	800e5ac <UART_SetConfig+0x210>
 800e4d8:	2304      	movs	r3, #4
 800e4da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e4de:	e065      	b.n	800e5ac <UART_SetConfig+0x210>
 800e4e0:	2308      	movs	r3, #8
 800e4e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e4e6:	e061      	b.n	800e5ac <UART_SetConfig+0x210>
 800e4e8:	2310      	movs	r3, #16
 800e4ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e4ee:	e05d      	b.n	800e5ac <UART_SetConfig+0x210>
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	4a58      	ldr	r2, [pc, #352]	; (800e658 <UART_SetConfig+0x2bc>)
 800e4f6:	4293      	cmp	r3, r2
 800e4f8:	d125      	bne.n	800e546 <UART_SetConfig+0x1aa>
 800e4fa:	4b55      	ldr	r3, [pc, #340]	; (800e650 <UART_SetConfig+0x2b4>)
 800e4fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e500:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e504:	2b30      	cmp	r3, #48	; 0x30
 800e506:	d016      	beq.n	800e536 <UART_SetConfig+0x19a>
 800e508:	2b30      	cmp	r3, #48	; 0x30
 800e50a:	d818      	bhi.n	800e53e <UART_SetConfig+0x1a2>
 800e50c:	2b20      	cmp	r3, #32
 800e50e:	d00a      	beq.n	800e526 <UART_SetConfig+0x18a>
 800e510:	2b20      	cmp	r3, #32
 800e512:	d814      	bhi.n	800e53e <UART_SetConfig+0x1a2>
 800e514:	2b00      	cmp	r3, #0
 800e516:	d002      	beq.n	800e51e <UART_SetConfig+0x182>
 800e518:	2b10      	cmp	r3, #16
 800e51a:	d008      	beq.n	800e52e <UART_SetConfig+0x192>
 800e51c:	e00f      	b.n	800e53e <UART_SetConfig+0x1a2>
 800e51e:	2300      	movs	r3, #0
 800e520:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e524:	e042      	b.n	800e5ac <UART_SetConfig+0x210>
 800e526:	2302      	movs	r3, #2
 800e528:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e52c:	e03e      	b.n	800e5ac <UART_SetConfig+0x210>
 800e52e:	2304      	movs	r3, #4
 800e530:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e534:	e03a      	b.n	800e5ac <UART_SetConfig+0x210>
 800e536:	2308      	movs	r3, #8
 800e538:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e53c:	e036      	b.n	800e5ac <UART_SetConfig+0x210>
 800e53e:	2310      	movs	r3, #16
 800e540:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e544:	e032      	b.n	800e5ac <UART_SetConfig+0x210>
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	4a3f      	ldr	r2, [pc, #252]	; (800e648 <UART_SetConfig+0x2ac>)
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d12a      	bne.n	800e5a6 <UART_SetConfig+0x20a>
 800e550:	4b3f      	ldr	r3, [pc, #252]	; (800e650 <UART_SetConfig+0x2b4>)
 800e552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e556:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e55a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e55e:	d01a      	beq.n	800e596 <UART_SetConfig+0x1fa>
 800e560:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e564:	d81b      	bhi.n	800e59e <UART_SetConfig+0x202>
 800e566:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e56a:	d00c      	beq.n	800e586 <UART_SetConfig+0x1ea>
 800e56c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e570:	d815      	bhi.n	800e59e <UART_SetConfig+0x202>
 800e572:	2b00      	cmp	r3, #0
 800e574:	d003      	beq.n	800e57e <UART_SetConfig+0x1e2>
 800e576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e57a:	d008      	beq.n	800e58e <UART_SetConfig+0x1f2>
 800e57c:	e00f      	b.n	800e59e <UART_SetConfig+0x202>
 800e57e:	2300      	movs	r3, #0
 800e580:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e584:	e012      	b.n	800e5ac <UART_SetConfig+0x210>
 800e586:	2302      	movs	r3, #2
 800e588:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e58c:	e00e      	b.n	800e5ac <UART_SetConfig+0x210>
 800e58e:	2304      	movs	r3, #4
 800e590:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e594:	e00a      	b.n	800e5ac <UART_SetConfig+0x210>
 800e596:	2308      	movs	r3, #8
 800e598:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e59c:	e006      	b.n	800e5ac <UART_SetConfig+0x210>
 800e59e:	2310      	movs	r3, #16
 800e5a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e5a4:	e002      	b.n	800e5ac <UART_SetConfig+0x210>
 800e5a6:	2310      	movs	r3, #16
 800e5a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	4a25      	ldr	r2, [pc, #148]	; (800e648 <UART_SetConfig+0x2ac>)
 800e5b2:	4293      	cmp	r3, r2
 800e5b4:	f040 808a 	bne.w	800e6cc <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e5b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e5bc:	2b08      	cmp	r3, #8
 800e5be:	d824      	bhi.n	800e60a <UART_SetConfig+0x26e>
 800e5c0:	a201      	add	r2, pc, #4	; (adr r2, 800e5c8 <UART_SetConfig+0x22c>)
 800e5c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5c6:	bf00      	nop
 800e5c8:	0800e5ed 	.word	0x0800e5ed
 800e5cc:	0800e60b 	.word	0x0800e60b
 800e5d0:	0800e5f5 	.word	0x0800e5f5
 800e5d4:	0800e60b 	.word	0x0800e60b
 800e5d8:	0800e5fb 	.word	0x0800e5fb
 800e5dc:	0800e60b 	.word	0x0800e60b
 800e5e0:	0800e60b 	.word	0x0800e60b
 800e5e4:	0800e60b 	.word	0x0800e60b
 800e5e8:	0800e603 	.word	0x0800e603
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e5ec:	f7fd fb6a 	bl	800bcc4 <HAL_RCC_GetPCLK1Freq>
 800e5f0:	61f8      	str	r0, [r7, #28]
        break;
 800e5f2:	e010      	b.n	800e616 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e5f4:	4b19      	ldr	r3, [pc, #100]	; (800e65c <UART_SetConfig+0x2c0>)
 800e5f6:	61fb      	str	r3, [r7, #28]
        break;
 800e5f8:	e00d      	b.n	800e616 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e5fa:	f7fd facb 	bl	800bb94 <HAL_RCC_GetSysClockFreq>
 800e5fe:	61f8      	str	r0, [r7, #28]
        break;
 800e600:	e009      	b.n	800e616 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e602:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e606:	61fb      	str	r3, [r7, #28]
        break;
 800e608:	e005      	b.n	800e616 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800e60a:	2300      	movs	r3, #0
 800e60c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e60e:	2301      	movs	r3, #1
 800e610:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e614:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e616:	69fb      	ldr	r3, [r7, #28]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	f000 8109 	beq.w	800e830 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	685a      	ldr	r2, [r3, #4]
 800e622:	4613      	mov	r3, r2
 800e624:	005b      	lsls	r3, r3, #1
 800e626:	4413      	add	r3, r2
 800e628:	69fa      	ldr	r2, [r7, #28]
 800e62a:	429a      	cmp	r2, r3
 800e62c:	d305      	bcc.n	800e63a <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	685b      	ldr	r3, [r3, #4]
 800e632:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e634:	69fa      	ldr	r2, [r7, #28]
 800e636:	429a      	cmp	r2, r3
 800e638:	d912      	bls.n	800e660 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800e63a:	2301      	movs	r3, #1
 800e63c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e640:	e0f6      	b.n	800e830 <UART_SetConfig+0x494>
 800e642:	bf00      	nop
 800e644:	efff69f3 	.word	0xefff69f3
 800e648:	40008000 	.word	0x40008000
 800e64c:	40013800 	.word	0x40013800
 800e650:	40021000 	.word	0x40021000
 800e654:	40004400 	.word	0x40004400
 800e658:	40004800 	.word	0x40004800
 800e65c:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e660:	69fb      	ldr	r3, [r7, #28]
 800e662:	2200      	movs	r2, #0
 800e664:	461c      	mov	r4, r3
 800e666:	4615      	mov	r5, r2
 800e668:	f04f 0200 	mov.w	r2, #0
 800e66c:	f04f 0300 	mov.w	r3, #0
 800e670:	022b      	lsls	r3, r5, #8
 800e672:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e676:	0222      	lsls	r2, r4, #8
 800e678:	68f9      	ldr	r1, [r7, #12]
 800e67a:	6849      	ldr	r1, [r1, #4]
 800e67c:	0849      	lsrs	r1, r1, #1
 800e67e:	2000      	movs	r0, #0
 800e680:	4688      	mov	r8, r1
 800e682:	4681      	mov	r9, r0
 800e684:	eb12 0a08 	adds.w	sl, r2, r8
 800e688:	eb43 0b09 	adc.w	fp, r3, r9
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	685b      	ldr	r3, [r3, #4]
 800e690:	2200      	movs	r2, #0
 800e692:	603b      	str	r3, [r7, #0]
 800e694:	607a      	str	r2, [r7, #4]
 800e696:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e69a:	4650      	mov	r0, sl
 800e69c:	4659      	mov	r1, fp
 800e69e:	f7f1 fdef 	bl	8000280 <__aeabi_uldivmod>
 800e6a2:	4602      	mov	r2, r0
 800e6a4:	460b      	mov	r3, r1
 800e6a6:	4613      	mov	r3, r2
 800e6a8:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e6aa:	69bb      	ldr	r3, [r7, #24]
 800e6ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e6b0:	d308      	bcc.n	800e6c4 <UART_SetConfig+0x328>
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e6b8:	d204      	bcs.n	800e6c4 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	69ba      	ldr	r2, [r7, #24]
 800e6c0:	60da      	str	r2, [r3, #12]
 800e6c2:	e0b5      	b.n	800e830 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800e6c4:	2301      	movs	r3, #1
 800e6c6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e6ca:	e0b1      	b.n	800e830 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	69db      	ldr	r3, [r3, #28]
 800e6d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e6d4:	d15d      	bne.n	800e792 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800e6d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e6da:	2b08      	cmp	r3, #8
 800e6dc:	d827      	bhi.n	800e72e <UART_SetConfig+0x392>
 800e6de:	a201      	add	r2, pc, #4	; (adr r2, 800e6e4 <UART_SetConfig+0x348>)
 800e6e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6e4:	0800e709 	.word	0x0800e709
 800e6e8:	0800e711 	.word	0x0800e711
 800e6ec:	0800e719 	.word	0x0800e719
 800e6f0:	0800e72f 	.word	0x0800e72f
 800e6f4:	0800e71f 	.word	0x0800e71f
 800e6f8:	0800e72f 	.word	0x0800e72f
 800e6fc:	0800e72f 	.word	0x0800e72f
 800e700:	0800e72f 	.word	0x0800e72f
 800e704:	0800e727 	.word	0x0800e727
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e708:	f7fd fadc 	bl	800bcc4 <HAL_RCC_GetPCLK1Freq>
 800e70c:	61f8      	str	r0, [r7, #28]
        break;
 800e70e:	e014      	b.n	800e73a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e710:	f7fd faee 	bl	800bcf0 <HAL_RCC_GetPCLK2Freq>
 800e714:	61f8      	str	r0, [r7, #28]
        break;
 800e716:	e010      	b.n	800e73a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e718:	4b4c      	ldr	r3, [pc, #304]	; (800e84c <UART_SetConfig+0x4b0>)
 800e71a:	61fb      	str	r3, [r7, #28]
        break;
 800e71c:	e00d      	b.n	800e73a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e71e:	f7fd fa39 	bl	800bb94 <HAL_RCC_GetSysClockFreq>
 800e722:	61f8      	str	r0, [r7, #28]
        break;
 800e724:	e009      	b.n	800e73a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e726:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e72a:	61fb      	str	r3, [r7, #28]
        break;
 800e72c:	e005      	b.n	800e73a <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800e72e:	2300      	movs	r3, #0
 800e730:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e732:	2301      	movs	r3, #1
 800e734:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e738:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e73a:	69fb      	ldr	r3, [r7, #28]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d077      	beq.n	800e830 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e740:	69fb      	ldr	r3, [r7, #28]
 800e742:	005a      	lsls	r2, r3, #1
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	685b      	ldr	r3, [r3, #4]
 800e748:	085b      	lsrs	r3, r3, #1
 800e74a:	441a      	add	r2, r3
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	685b      	ldr	r3, [r3, #4]
 800e750:	fbb2 f3f3 	udiv	r3, r2, r3
 800e754:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e756:	69bb      	ldr	r3, [r7, #24]
 800e758:	2b0f      	cmp	r3, #15
 800e75a:	d916      	bls.n	800e78a <UART_SetConfig+0x3ee>
 800e75c:	69bb      	ldr	r3, [r7, #24]
 800e75e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e762:	d212      	bcs.n	800e78a <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e764:	69bb      	ldr	r3, [r7, #24]
 800e766:	b29b      	uxth	r3, r3
 800e768:	f023 030f 	bic.w	r3, r3, #15
 800e76c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e76e:	69bb      	ldr	r3, [r7, #24]
 800e770:	085b      	lsrs	r3, r3, #1
 800e772:	b29b      	uxth	r3, r3
 800e774:	f003 0307 	and.w	r3, r3, #7
 800e778:	b29a      	uxth	r2, r3
 800e77a:	8afb      	ldrh	r3, [r7, #22]
 800e77c:	4313      	orrs	r3, r2
 800e77e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	8afa      	ldrh	r2, [r7, #22]
 800e786:	60da      	str	r2, [r3, #12]
 800e788:	e052      	b.n	800e830 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e78a:	2301      	movs	r3, #1
 800e78c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e790:	e04e      	b.n	800e830 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e792:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e796:	2b08      	cmp	r3, #8
 800e798:	d827      	bhi.n	800e7ea <UART_SetConfig+0x44e>
 800e79a:	a201      	add	r2, pc, #4	; (adr r2, 800e7a0 <UART_SetConfig+0x404>)
 800e79c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7a0:	0800e7c5 	.word	0x0800e7c5
 800e7a4:	0800e7cd 	.word	0x0800e7cd
 800e7a8:	0800e7d5 	.word	0x0800e7d5
 800e7ac:	0800e7eb 	.word	0x0800e7eb
 800e7b0:	0800e7db 	.word	0x0800e7db
 800e7b4:	0800e7eb 	.word	0x0800e7eb
 800e7b8:	0800e7eb 	.word	0x0800e7eb
 800e7bc:	0800e7eb 	.word	0x0800e7eb
 800e7c0:	0800e7e3 	.word	0x0800e7e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e7c4:	f7fd fa7e 	bl	800bcc4 <HAL_RCC_GetPCLK1Freq>
 800e7c8:	61f8      	str	r0, [r7, #28]
        break;
 800e7ca:	e014      	b.n	800e7f6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e7cc:	f7fd fa90 	bl	800bcf0 <HAL_RCC_GetPCLK2Freq>
 800e7d0:	61f8      	str	r0, [r7, #28]
        break;
 800e7d2:	e010      	b.n	800e7f6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e7d4:	4b1d      	ldr	r3, [pc, #116]	; (800e84c <UART_SetConfig+0x4b0>)
 800e7d6:	61fb      	str	r3, [r7, #28]
        break;
 800e7d8:	e00d      	b.n	800e7f6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e7da:	f7fd f9db 	bl	800bb94 <HAL_RCC_GetSysClockFreq>
 800e7de:	61f8      	str	r0, [r7, #28]
        break;
 800e7e0:	e009      	b.n	800e7f6 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e7e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e7e6:	61fb      	str	r3, [r7, #28]
        break;
 800e7e8:	e005      	b.n	800e7f6 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e7ee:	2301      	movs	r3, #1
 800e7f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e7f4:	bf00      	nop
    }

    if (pclk != 0U)
 800e7f6:	69fb      	ldr	r3, [r7, #28]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d019      	beq.n	800e830 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	685b      	ldr	r3, [r3, #4]
 800e800:	085a      	lsrs	r2, r3, #1
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	441a      	add	r2, r3
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	685b      	ldr	r3, [r3, #4]
 800e80a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e80e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e810:	69bb      	ldr	r3, [r7, #24]
 800e812:	2b0f      	cmp	r3, #15
 800e814:	d909      	bls.n	800e82a <UART_SetConfig+0x48e>
 800e816:	69bb      	ldr	r3, [r7, #24]
 800e818:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e81c:	d205      	bcs.n	800e82a <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e81e:	69bb      	ldr	r3, [r7, #24]
 800e820:	b29a      	uxth	r2, r3
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	60da      	str	r2, [r3, #12]
 800e828:	e002      	b.n	800e830 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800e82a:	2301      	movs	r3, #1
 800e82c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	2200      	movs	r2, #0
 800e834:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	2200      	movs	r2, #0
 800e83a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800e83c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e840:	4618      	mov	r0, r3
 800e842:	3728      	adds	r7, #40	; 0x28
 800e844:	46bd      	mov	sp, r7
 800e846:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e84a:	bf00      	nop
 800e84c:	00f42400 	.word	0x00f42400

0800e850 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e850:	b480      	push	{r7}
 800e852:	b083      	sub	sp, #12
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e85c:	f003 0301 	and.w	r3, r3, #1
 800e860:	2b00      	cmp	r3, #0
 800e862:	d00a      	beq.n	800e87a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	685b      	ldr	r3, [r3, #4]
 800e86a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	430a      	orrs	r2, r1
 800e878:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e87e:	f003 0302 	and.w	r3, r3, #2
 800e882:	2b00      	cmp	r3, #0
 800e884:	d00a      	beq.n	800e89c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	685b      	ldr	r3, [r3, #4]
 800e88c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	430a      	orrs	r2, r1
 800e89a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8a0:	f003 0304 	and.w	r3, r3, #4
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d00a      	beq.n	800e8be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	685b      	ldr	r3, [r3, #4]
 800e8ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	430a      	orrs	r2, r1
 800e8bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8c2:	f003 0308 	and.w	r3, r3, #8
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d00a      	beq.n	800e8e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	685b      	ldr	r3, [r3, #4]
 800e8d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	430a      	orrs	r2, r1
 800e8de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8e4:	f003 0310 	and.w	r3, r3, #16
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d00a      	beq.n	800e902 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	689b      	ldr	r3, [r3, #8]
 800e8f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	430a      	orrs	r2, r1
 800e900:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e906:	f003 0320 	and.w	r3, r3, #32
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d00a      	beq.n	800e924 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	689b      	ldr	r3, [r3, #8]
 800e914:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	430a      	orrs	r2, r1
 800e922:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d01a      	beq.n	800e966 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	685b      	ldr	r3, [r3, #4]
 800e936:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	430a      	orrs	r2, r1
 800e944:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e94a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e94e:	d10a      	bne.n	800e966 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	685b      	ldr	r3, [r3, #4]
 800e956:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	430a      	orrs	r2, r1
 800e964:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e96a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d00a      	beq.n	800e988 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	685b      	ldr	r3, [r3, #4]
 800e978:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	430a      	orrs	r2, r1
 800e986:	605a      	str	r2, [r3, #4]
  }
}
 800e988:	bf00      	nop
 800e98a:	370c      	adds	r7, #12
 800e98c:	46bd      	mov	sp, r7
 800e98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e992:	4770      	bx	lr

0800e994 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b086      	sub	sp, #24
 800e998:	af02      	add	r7, sp, #8
 800e99a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2200      	movs	r2, #0
 800e9a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e9a4:	f7fb f9fe 	bl	8009da4 <HAL_GetTick>
 800e9a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	f003 0308 	and.w	r3, r3, #8
 800e9b4:	2b08      	cmp	r3, #8
 800e9b6:	d10e      	bne.n	800e9d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e9b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e9bc:	9300      	str	r3, [sp, #0]
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e9c6:	6878      	ldr	r0, [r7, #4]
 800e9c8:	f000 f82d 	bl	800ea26 <UART_WaitOnFlagUntilTimeout>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d001      	beq.n	800e9d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e9d2:	2303      	movs	r3, #3
 800e9d4:	e023      	b.n	800ea1e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	f003 0304 	and.w	r3, r3, #4
 800e9e0:	2b04      	cmp	r3, #4
 800e9e2:	d10e      	bne.n	800ea02 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e9e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e9e8:	9300      	str	r3, [sp, #0]
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e9f2:	6878      	ldr	r0, [r7, #4]
 800e9f4:	f000 f817 	bl	800ea26 <UART_WaitOnFlagUntilTimeout>
 800e9f8:	4603      	mov	r3, r0
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d001      	beq.n	800ea02 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e9fe:	2303      	movs	r3, #3
 800ea00:	e00d      	b.n	800ea1e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	2220      	movs	r2, #32
 800ea06:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	2220      	movs	r2, #32
 800ea0c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	2200      	movs	r2, #0
 800ea12:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2200      	movs	r2, #0
 800ea18:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800ea1c:	2300      	movs	r3, #0
}
 800ea1e:	4618      	mov	r0, r3
 800ea20:	3710      	adds	r7, #16
 800ea22:	46bd      	mov	sp, r7
 800ea24:	bd80      	pop	{r7, pc}

0800ea26 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ea26:	b580      	push	{r7, lr}
 800ea28:	b09c      	sub	sp, #112	; 0x70
 800ea2a:	af00      	add	r7, sp, #0
 800ea2c:	60f8      	str	r0, [r7, #12]
 800ea2e:	60b9      	str	r1, [r7, #8]
 800ea30:	603b      	str	r3, [r7, #0]
 800ea32:	4613      	mov	r3, r2
 800ea34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ea36:	e0a5      	b.n	800eb84 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ea38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ea3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea3e:	f000 80a1 	beq.w	800eb84 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ea42:	f7fb f9af 	bl	8009da4 <HAL_GetTick>
 800ea46:	4602      	mov	r2, r0
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	1ad3      	subs	r3, r2, r3
 800ea4c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800ea4e:	429a      	cmp	r2, r3
 800ea50:	d302      	bcc.n	800ea58 <UART_WaitOnFlagUntilTimeout+0x32>
 800ea52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d13e      	bne.n	800ead6 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea60:	e853 3f00 	ldrex	r3, [r3]
 800ea64:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ea66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ea6c:	667b      	str	r3, [r7, #100]	; 0x64
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	461a      	mov	r2, r3
 800ea74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ea76:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ea78:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea7a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ea7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ea7e:	e841 2300 	strex	r3, r2, [r1]
 800ea82:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ea84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d1e6      	bne.n	800ea58 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	3308      	adds	r3, #8
 800ea90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea94:	e853 3f00 	ldrex	r3, [r3]
 800ea98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ea9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea9c:	f023 0301 	bic.w	r3, r3, #1
 800eaa0:	663b      	str	r3, [r7, #96]	; 0x60
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	3308      	adds	r3, #8
 800eaa8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800eaaa:	64ba      	str	r2, [r7, #72]	; 0x48
 800eaac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eab0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eab2:	e841 2300 	strex	r3, r2, [r1]
 800eab6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800eab8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d1e5      	bne.n	800ea8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	2220      	movs	r2, #32
 800eac2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	2220      	movs	r2, #32
 800eac8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	2200      	movs	r2, #0
 800eace:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800ead2:	2303      	movs	r3, #3
 800ead4:	e067      	b.n	800eba6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f003 0304 	and.w	r3, r3, #4
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d04f      	beq.n	800eb84 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	69db      	ldr	r3, [r3, #28]
 800eaea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eaee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eaf2:	d147      	bne.n	800eb84 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800eafc:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb06:	e853 3f00 	ldrex	r3, [r3]
 800eb0a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800eb0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb0e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800eb12:	66fb      	str	r3, [r7, #108]	; 0x6c
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	461a      	mov	r2, r3
 800eb1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb1c:	637b      	str	r3, [r7, #52]	; 0x34
 800eb1e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800eb22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eb24:	e841 2300 	strex	r3, r2, [r1]
 800eb28:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800eb2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d1e6      	bne.n	800eafe <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	3308      	adds	r3, #8
 800eb36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb38:	697b      	ldr	r3, [r7, #20]
 800eb3a:	e853 3f00 	ldrex	r3, [r3]
 800eb3e:	613b      	str	r3, [r7, #16]
   return(result);
 800eb40:	693b      	ldr	r3, [r7, #16]
 800eb42:	f023 0301 	bic.w	r3, r3, #1
 800eb46:	66bb      	str	r3, [r7, #104]	; 0x68
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	3308      	adds	r3, #8
 800eb4e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800eb50:	623a      	str	r2, [r7, #32]
 800eb52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb54:	69f9      	ldr	r1, [r7, #28]
 800eb56:	6a3a      	ldr	r2, [r7, #32]
 800eb58:	e841 2300 	strex	r3, r2, [r1]
 800eb5c:	61bb      	str	r3, [r7, #24]
   return(result);
 800eb5e:	69bb      	ldr	r3, [r7, #24]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d1e5      	bne.n	800eb30 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	2220      	movs	r2, #32
 800eb68:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	2220      	movs	r2, #32
 800eb6e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	2220      	movs	r2, #32
 800eb74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800eb80:	2303      	movs	r3, #3
 800eb82:	e010      	b.n	800eba6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	69da      	ldr	r2, [r3, #28]
 800eb8a:	68bb      	ldr	r3, [r7, #8]
 800eb8c:	4013      	ands	r3, r2
 800eb8e:	68ba      	ldr	r2, [r7, #8]
 800eb90:	429a      	cmp	r2, r3
 800eb92:	bf0c      	ite	eq
 800eb94:	2301      	moveq	r3, #1
 800eb96:	2300      	movne	r3, #0
 800eb98:	b2db      	uxtb	r3, r3
 800eb9a:	461a      	mov	r2, r3
 800eb9c:	79fb      	ldrb	r3, [r7, #7]
 800eb9e:	429a      	cmp	r2, r3
 800eba0:	f43f af4a 	beq.w	800ea38 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800eba4:	2300      	movs	r3, #0
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3770      	adds	r7, #112	; 0x70
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	bd80      	pop	{r7, pc}
	...

0800ebb0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ebb0:	b480      	push	{r7}
 800ebb2:	b097      	sub	sp, #92	; 0x5c
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	60f8      	str	r0, [r7, #12]
 800ebb8:	60b9      	str	r1, [r7, #8]
 800ebba:	4613      	mov	r3, r2
 800ebbc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	68ba      	ldr	r2, [r7, #8]
 800ebc2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	88fa      	ldrh	r2, [r7, #6]
 800ebc8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	88fa      	ldrh	r2, [r7, #6]
 800ebd0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	689b      	ldr	r3, [r3, #8]
 800ebde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ebe2:	d10e      	bne.n	800ec02 <UART_Start_Receive_IT+0x52>
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	691b      	ldr	r3, [r3, #16]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d105      	bne.n	800ebf8 <UART_Start_Receive_IT+0x48>
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ebf2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ebf6:	e02d      	b.n	800ec54 <UART_Start_Receive_IT+0xa4>
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	22ff      	movs	r2, #255	; 0xff
 800ebfc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ec00:	e028      	b.n	800ec54 <UART_Start_Receive_IT+0xa4>
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	689b      	ldr	r3, [r3, #8]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d10d      	bne.n	800ec26 <UART_Start_Receive_IT+0x76>
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	691b      	ldr	r3, [r3, #16]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d104      	bne.n	800ec1c <UART_Start_Receive_IT+0x6c>
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	22ff      	movs	r2, #255	; 0xff
 800ec16:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ec1a:	e01b      	b.n	800ec54 <UART_Start_Receive_IT+0xa4>
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	227f      	movs	r2, #127	; 0x7f
 800ec20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ec24:	e016      	b.n	800ec54 <UART_Start_Receive_IT+0xa4>
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	689b      	ldr	r3, [r3, #8]
 800ec2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ec2e:	d10d      	bne.n	800ec4c <UART_Start_Receive_IT+0x9c>
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	691b      	ldr	r3, [r3, #16]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d104      	bne.n	800ec42 <UART_Start_Receive_IT+0x92>
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	227f      	movs	r2, #127	; 0x7f
 800ec3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ec40:	e008      	b.n	800ec54 <UART_Start_Receive_IT+0xa4>
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	223f      	movs	r2, #63	; 0x3f
 800ec46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ec4a:	e003      	b.n	800ec54 <UART_Start_Receive_IT+0xa4>
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	2200      	movs	r2, #0
 800ec50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	2200      	movs	r2, #0
 800ec58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	2222      	movs	r2, #34	; 0x22
 800ec60:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	3308      	adds	r3, #8
 800ec68:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec6c:	e853 3f00 	ldrex	r3, [r3]
 800ec70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ec72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec74:	f043 0301 	orr.w	r3, r3, #1
 800ec78:	657b      	str	r3, [r7, #84]	; 0x54
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	3308      	adds	r3, #8
 800ec80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ec82:	64ba      	str	r2, [r7, #72]	; 0x48
 800ec84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec8a:	e841 2300 	strex	r3, r2, [r1]
 800ec8e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ec90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d1e5      	bne.n	800ec62 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ec9e:	d107      	bne.n	800ecb0 <UART_Start_Receive_IT+0x100>
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	691b      	ldr	r3, [r3, #16]
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d103      	bne.n	800ecb0 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	4a24      	ldr	r2, [pc, #144]	; (800ed3c <UART_Start_Receive_IT+0x18c>)
 800ecac:	665a      	str	r2, [r3, #100]	; 0x64
 800ecae:	e002      	b.n	800ecb6 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	4a23      	ldr	r2, [pc, #140]	; (800ed40 <UART_Start_Receive_IT+0x190>)
 800ecb4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	2200      	movs	r2, #0
 800ecba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	691b      	ldr	r3, [r3, #16]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d019      	beq.n	800ecfa <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecce:	e853 3f00 	ldrex	r3, [r3]
 800ecd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ecd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecd6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800ecda:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	461a      	mov	r2, r3
 800ece2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ece4:	637b      	str	r3, [r7, #52]	; 0x34
 800ece6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ece8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ecea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ecec:	e841 2300 	strex	r3, r2, [r1]
 800ecf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ecf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d1e6      	bne.n	800ecc6 <UART_Start_Receive_IT+0x116>
 800ecf8:	e018      	b.n	800ed2c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed00:	697b      	ldr	r3, [r7, #20]
 800ed02:	e853 3f00 	ldrex	r3, [r3]
 800ed06:	613b      	str	r3, [r7, #16]
   return(result);
 800ed08:	693b      	ldr	r3, [r7, #16]
 800ed0a:	f043 0320 	orr.w	r3, r3, #32
 800ed0e:	653b      	str	r3, [r7, #80]	; 0x50
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	461a      	mov	r2, r3
 800ed16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed18:	623b      	str	r3, [r7, #32]
 800ed1a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed1c:	69f9      	ldr	r1, [r7, #28]
 800ed1e:	6a3a      	ldr	r2, [r7, #32]
 800ed20:	e841 2300 	strex	r3, r2, [r1]
 800ed24:	61bb      	str	r3, [r7, #24]
   return(result);
 800ed26:	69bb      	ldr	r3, [r7, #24]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d1e6      	bne.n	800ecfa <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800ed2c:	2300      	movs	r3, #0
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	375c      	adds	r7, #92	; 0x5c
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr
 800ed3a:	bf00      	nop
 800ed3c:	0800f163 	.word	0x0800f163
 800ed40:	0800f003 	.word	0x0800f003

0800ed44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b095      	sub	sp, #84	; 0x54
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed54:	e853 3f00 	ldrex	r3, [r3]
 800ed58:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ed5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ed60:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	461a      	mov	r2, r3
 800ed68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed6a:	643b      	str	r3, [r7, #64]	; 0x40
 800ed6c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed6e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ed70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ed72:	e841 2300 	strex	r3, r2, [r1]
 800ed76:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ed78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d1e6      	bne.n	800ed4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	3308      	adds	r3, #8
 800ed84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed86:	6a3b      	ldr	r3, [r7, #32]
 800ed88:	e853 3f00 	ldrex	r3, [r3]
 800ed8c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ed8e:	69fb      	ldr	r3, [r7, #28]
 800ed90:	f023 0301 	bic.w	r3, r3, #1
 800ed94:	64bb      	str	r3, [r7, #72]	; 0x48
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	3308      	adds	r3, #8
 800ed9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ed9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800eda0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800eda4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eda6:	e841 2300 	strex	r3, r2, [r1]
 800edaa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800edac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d1e5      	bne.n	800ed7e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800edb6:	2b01      	cmp	r3, #1
 800edb8:	d118      	bne.n	800edec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	e853 3f00 	ldrex	r3, [r3]
 800edc6:	60bb      	str	r3, [r7, #8]
   return(result);
 800edc8:	68bb      	ldr	r3, [r7, #8]
 800edca:	f023 0310 	bic.w	r3, r3, #16
 800edce:	647b      	str	r3, [r7, #68]	; 0x44
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	461a      	mov	r2, r3
 800edd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800edd8:	61bb      	str	r3, [r7, #24]
 800edda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eddc:	6979      	ldr	r1, [r7, #20]
 800edde:	69ba      	ldr	r2, [r7, #24]
 800ede0:	e841 2300 	strex	r3, r2, [r1]
 800ede4:	613b      	str	r3, [r7, #16]
   return(result);
 800ede6:	693b      	ldr	r3, [r7, #16]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d1e6      	bne.n	800edba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	2220      	movs	r2, #32
 800edf0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	2200      	movs	r2, #0
 800edf6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	2200      	movs	r2, #0
 800edfc:	665a      	str	r2, [r3, #100]	; 0x64
}
 800edfe:	bf00      	nop
 800ee00:	3754      	adds	r7, #84	; 0x54
 800ee02:	46bd      	mov	sp, r7
 800ee04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee08:	4770      	bx	lr

0800ee0a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ee0a:	b580      	push	{r7, lr}
 800ee0c:	b084      	sub	sp, #16
 800ee0e:	af00      	add	r7, sp, #0
 800ee10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee16:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	2200      	movs	r2, #0
 800ee24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee28:	68f8      	ldr	r0, [r7, #12]
 800ee2a:	f7ff faa1 	bl	800e370 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee2e:	bf00      	nop
 800ee30:	3710      	adds	r7, #16
 800ee32:	46bd      	mov	sp, r7
 800ee34:	bd80      	pop	{r7, pc}

0800ee36 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ee36:	b480      	push	{r7}
 800ee38:	b08f      	sub	sp, #60	; 0x3c
 800ee3a:	af00      	add	r7, sp, #0
 800ee3c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ee42:	2b21      	cmp	r3, #33	; 0x21
 800ee44:	d14d      	bne.n	800eee2 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ee4c:	b29b      	uxth	r3, r3
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d132      	bne.n	800eeb8 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee58:	6a3b      	ldr	r3, [r7, #32]
 800ee5a:	e853 3f00 	ldrex	r3, [r3]
 800ee5e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ee60:	69fb      	ldr	r3, [r7, #28]
 800ee62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ee66:	637b      	str	r3, [r7, #52]	; 0x34
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	461a      	mov	r2, r3
 800ee6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee70:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee72:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ee76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ee78:	e841 2300 	strex	r3, r2, [r1]
 800ee7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ee7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d1e6      	bne.n	800ee52 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	e853 3f00 	ldrex	r3, [r3]
 800ee90:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee92:	68bb      	ldr	r3, [r7, #8]
 800ee94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee98:	633b      	str	r3, [r7, #48]	; 0x30
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	461a      	mov	r2, r3
 800eea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eea2:	61bb      	str	r3, [r7, #24]
 800eea4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eea6:	6979      	ldr	r1, [r7, #20]
 800eea8:	69ba      	ldr	r2, [r7, #24]
 800eeaa:	e841 2300 	strex	r3, r2, [r1]
 800eeae:	613b      	str	r3, [r7, #16]
   return(result);
 800eeb0:	693b      	ldr	r3, [r7, #16]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d1e6      	bne.n	800ee84 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800eeb6:	e014      	b.n	800eee2 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eebc:	781a      	ldrb	r2, [r3, #0]
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	b292      	uxth	r2, r2
 800eec4:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eeca:	1c5a      	adds	r2, r3, #1
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800eed6:	b29b      	uxth	r3, r3
 800eed8:	3b01      	subs	r3, #1
 800eeda:	b29a      	uxth	r2, r3
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800eee2:	bf00      	nop
 800eee4:	373c      	adds	r7, #60	; 0x3c
 800eee6:	46bd      	mov	sp, r7
 800eee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeec:	4770      	bx	lr

0800eeee <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800eeee:	b480      	push	{r7}
 800eef0:	b091      	sub	sp, #68	; 0x44
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800eefa:	2b21      	cmp	r3, #33	; 0x21
 800eefc:	d151      	bne.n	800efa2 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ef04:	b29b      	uxth	r3, r3
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d132      	bne.n	800ef70 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef12:	e853 3f00 	ldrex	r3, [r3]
 800ef16:	623b      	str	r3, [r7, #32]
   return(result);
 800ef18:	6a3b      	ldr	r3, [r7, #32]
 800ef1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ef1e:	63bb      	str	r3, [r7, #56]	; 0x38
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	461a      	mov	r2, r3
 800ef26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef28:	633b      	str	r3, [r7, #48]	; 0x30
 800ef2a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ef2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ef30:	e841 2300 	strex	r3, r2, [r1]
 800ef34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ef36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d1e6      	bne.n	800ef0a <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	e853 3f00 	ldrex	r3, [r3]
 800ef48:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef50:	637b      	str	r3, [r7, #52]	; 0x34
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	461a      	mov	r2, r3
 800ef58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef5a:	61fb      	str	r3, [r7, #28]
 800ef5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef5e:	69b9      	ldr	r1, [r7, #24]
 800ef60:	69fa      	ldr	r2, [r7, #28]
 800ef62:	e841 2300 	strex	r3, r2, [r1]
 800ef66:	617b      	str	r3, [r7, #20]
   return(result);
 800ef68:	697b      	ldr	r3, [r7, #20]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d1e6      	bne.n	800ef3c <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ef6e:	e018      	b.n	800efa2 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ef74:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ef76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef78:	881a      	ldrh	r2, [r3, #0]
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ef82:	b292      	uxth	r2, r2
 800ef84:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ef8a:	1c9a      	adds	r2, r3, #2
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ef96:	b29b      	uxth	r3, r3
 800ef98:	3b01      	subs	r3, #1
 800ef9a:	b29a      	uxth	r2, r3
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800efa2:	bf00      	nop
 800efa4:	3744      	adds	r7, #68	; 0x44
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr

0800efae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800efae:	b580      	push	{r7, lr}
 800efb0:	b088      	sub	sp, #32
 800efb2:	af00      	add	r7, sp, #0
 800efb4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	e853 3f00 	ldrex	r3, [r3]
 800efc2:	60bb      	str	r3, [r7, #8]
   return(result);
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800efca:	61fb      	str	r3, [r7, #28]
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	461a      	mov	r2, r3
 800efd2:	69fb      	ldr	r3, [r7, #28]
 800efd4:	61bb      	str	r3, [r7, #24]
 800efd6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efd8:	6979      	ldr	r1, [r7, #20]
 800efda:	69ba      	ldr	r2, [r7, #24]
 800efdc:	e841 2300 	strex	r3, r2, [r1]
 800efe0:	613b      	str	r3, [r7, #16]
   return(result);
 800efe2:	693b      	ldr	r3, [r7, #16]
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d1e6      	bne.n	800efb6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2220      	movs	r2, #32
 800efec:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	2200      	movs	r2, #0
 800eff2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800eff4:	6878      	ldr	r0, [r7, #4]
 800eff6:	f7f9 fb13 	bl	8008620 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800effa:	bf00      	nop
 800effc:	3720      	adds	r7, #32
 800effe:	46bd      	mov	sp, r7
 800f000:	bd80      	pop	{r7, pc}

0800f002 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f002:	b580      	push	{r7, lr}
 800f004:	b096      	sub	sp, #88	; 0x58
 800f006:	af00      	add	r7, sp, #0
 800f008:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f010:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f018:	2b22      	cmp	r3, #34	; 0x22
 800f01a:	f040 8094 	bne.w	800f146 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f024:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f028:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f02c:	b2d9      	uxtb	r1, r3
 800f02e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f032:	b2da      	uxtb	r2, r3
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f038:	400a      	ands	r2, r1
 800f03a:	b2d2      	uxtb	r2, r2
 800f03c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f042:	1c5a      	adds	r2, r3, #1
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f04e:	b29b      	uxth	r3, r3
 800f050:	3b01      	subs	r3, #1
 800f052:	b29a      	uxth	r2, r3
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f060:	b29b      	uxth	r3, r3
 800f062:	2b00      	cmp	r3, #0
 800f064:	d179      	bne.n	800f15a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f06c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f06e:	e853 3f00 	ldrex	r3, [r3]
 800f072:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f076:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f07a:	653b      	str	r3, [r7, #80]	; 0x50
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	461a      	mov	r2, r3
 800f082:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f084:	647b      	str	r3, [r7, #68]	; 0x44
 800f086:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f088:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f08a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f08c:	e841 2300 	strex	r3, r2, [r1]
 800f090:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f092:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f094:	2b00      	cmp	r3, #0
 800f096:	d1e6      	bne.n	800f066 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	3308      	adds	r3, #8
 800f09e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0a2:	e853 3f00 	ldrex	r3, [r3]
 800f0a6:	623b      	str	r3, [r7, #32]
   return(result);
 800f0a8:	6a3b      	ldr	r3, [r7, #32]
 800f0aa:	f023 0301 	bic.w	r3, r3, #1
 800f0ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	3308      	adds	r3, #8
 800f0b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0b8:	633a      	str	r2, [r7, #48]	; 0x30
 800f0ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f0be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f0c0:	e841 2300 	strex	r3, r2, [r1]
 800f0c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f0c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d1e5      	bne.n	800f098 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	2220      	movs	r2, #32
 800f0d0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f0dc:	2b01      	cmp	r3, #1
 800f0de:	d12e      	bne.n	800f13e <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0ec:	693b      	ldr	r3, [r7, #16]
 800f0ee:	e853 3f00 	ldrex	r3, [r3]
 800f0f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	f023 0310 	bic.w	r3, r3, #16
 800f0fa:	64bb      	str	r3, [r7, #72]	; 0x48
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	461a      	mov	r2, r3
 800f102:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f104:	61fb      	str	r3, [r7, #28]
 800f106:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f108:	69b9      	ldr	r1, [r7, #24]
 800f10a:	69fa      	ldr	r2, [r7, #28]
 800f10c:	e841 2300 	strex	r3, r2, [r1]
 800f110:	617b      	str	r3, [r7, #20]
   return(result);
 800f112:	697b      	ldr	r3, [r7, #20]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d1e6      	bne.n	800f0e6 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	69db      	ldr	r3, [r3, #28]
 800f11e:	f003 0310 	and.w	r3, r3, #16
 800f122:	2b10      	cmp	r3, #16
 800f124:	d103      	bne.n	800f12e <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	2210      	movs	r2, #16
 800f12c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f134:	4619      	mov	r1, r3
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f7ff f924 	bl	800e384 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f13c:	e00d      	b.n	800f15a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f7f2 faa6 	bl	8001690 <HAL_UART_RxCpltCallback>
}
 800f144:	e009      	b.n	800f15a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	8b1b      	ldrh	r3, [r3, #24]
 800f14c:	b29a      	uxth	r2, r3
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	f042 0208 	orr.w	r2, r2, #8
 800f156:	b292      	uxth	r2, r2
 800f158:	831a      	strh	r2, [r3, #24]
}
 800f15a:	bf00      	nop
 800f15c:	3758      	adds	r7, #88	; 0x58
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}

0800f162 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f162:	b580      	push	{r7, lr}
 800f164:	b096      	sub	sp, #88	; 0x58
 800f166:	af00      	add	r7, sp, #0
 800f168:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f170:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f178:	2b22      	cmp	r3, #34	; 0x22
 800f17a:	f040 8094 	bne.w	800f2a6 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f184:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f18c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f18e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f192:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f196:	4013      	ands	r3, r2
 800f198:	b29a      	uxth	r2, r3
 800f19a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f19c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f1a2:	1c9a      	adds	r2, r3, #2
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f1ae:	b29b      	uxth	r3, r3
 800f1b0:	3b01      	subs	r3, #1
 800f1b2:	b29a      	uxth	r2, r3
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800f1c0:	b29b      	uxth	r3, r3
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d179      	bne.n	800f2ba <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1ce:	e853 3f00 	ldrex	r3, [r3]
 800f1d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f1da:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	461a      	mov	r2, r3
 800f1e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f1e4:	643b      	str	r3, [r7, #64]	; 0x40
 800f1e6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f1ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f1ec:	e841 2300 	strex	r3, r2, [r1]
 800f1f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f1f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d1e6      	bne.n	800f1c6 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	3308      	adds	r3, #8
 800f1fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f200:	6a3b      	ldr	r3, [r7, #32]
 800f202:	e853 3f00 	ldrex	r3, [r3]
 800f206:	61fb      	str	r3, [r7, #28]
   return(result);
 800f208:	69fb      	ldr	r3, [r7, #28]
 800f20a:	f023 0301 	bic.w	r3, r3, #1
 800f20e:	64bb      	str	r3, [r7, #72]	; 0x48
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	3308      	adds	r3, #8
 800f216:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f218:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f21a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f21c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f21e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f220:	e841 2300 	strex	r3, r2, [r1]
 800f224:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d1e5      	bne.n	800f1f8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	2220      	movs	r2, #32
 800f230:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2200      	movs	r2, #0
 800f236:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f23c:	2b01      	cmp	r3, #1
 800f23e:	d12e      	bne.n	800f29e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2200      	movs	r2, #0
 800f244:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	e853 3f00 	ldrex	r3, [r3]
 800f252:	60bb      	str	r3, [r7, #8]
   return(result);
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	f023 0310 	bic.w	r3, r3, #16
 800f25a:	647b      	str	r3, [r7, #68]	; 0x44
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	461a      	mov	r2, r3
 800f262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f264:	61bb      	str	r3, [r7, #24]
 800f266:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f268:	6979      	ldr	r1, [r7, #20]
 800f26a:	69ba      	ldr	r2, [r7, #24]
 800f26c:	e841 2300 	strex	r3, r2, [r1]
 800f270:	613b      	str	r3, [r7, #16]
   return(result);
 800f272:	693b      	ldr	r3, [r7, #16]
 800f274:	2b00      	cmp	r3, #0
 800f276:	d1e6      	bne.n	800f246 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	69db      	ldr	r3, [r3, #28]
 800f27e:	f003 0310 	and.w	r3, r3, #16
 800f282:	2b10      	cmp	r3, #16
 800f284:	d103      	bne.n	800f28e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	2210      	movs	r2, #16
 800f28c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f294:	4619      	mov	r1, r3
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	f7ff f874 	bl	800e384 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f29c:	e00d      	b.n	800f2ba <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f7f2 f9f6 	bl	8001690 <HAL_UART_RxCpltCallback>
}
 800f2a4:	e009      	b.n	800f2ba <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	8b1b      	ldrh	r3, [r3, #24]
 800f2ac:	b29a      	uxth	r2, r3
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	f042 0208 	orr.w	r2, r2, #8
 800f2b6:	b292      	uxth	r2, r2
 800f2b8:	831a      	strh	r2, [r3, #24]
}
 800f2ba:	bf00      	nop
 800f2bc:	3758      	adds	r7, #88	; 0x58
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	bd80      	pop	{r7, pc}

0800f2c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f2c2:	b480      	push	{r7}
 800f2c4:	b083      	sub	sp, #12
 800f2c6:	af00      	add	r7, sp, #0
 800f2c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f2ca:	bf00      	nop
 800f2cc:	370c      	adds	r7, #12
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d4:	4770      	bx	lr

0800f2d6 <_ZdlPvj>:
 800f2d6:	f000 b800 	b.w	800f2da <_ZdlPv>

0800f2da <_ZdlPv>:
 800f2da:	f000 b82b 	b.w	800f334 <free>
	...

0800f2e0 <__errno>:
 800f2e0:	4b01      	ldr	r3, [pc, #4]	; (800f2e8 <__errno+0x8>)
 800f2e2:	6818      	ldr	r0, [r3, #0]
 800f2e4:	4770      	bx	lr
 800f2e6:	bf00      	nop
 800f2e8:	20000014 	.word	0x20000014

0800f2ec <__libc_init_array>:
 800f2ec:	b570      	push	{r4, r5, r6, lr}
 800f2ee:	4d0d      	ldr	r5, [pc, #52]	; (800f324 <__libc_init_array+0x38>)
 800f2f0:	4c0d      	ldr	r4, [pc, #52]	; (800f328 <__libc_init_array+0x3c>)
 800f2f2:	1b64      	subs	r4, r4, r5
 800f2f4:	10a4      	asrs	r4, r4, #2
 800f2f6:	2600      	movs	r6, #0
 800f2f8:	42a6      	cmp	r6, r4
 800f2fa:	d109      	bne.n	800f310 <__libc_init_array+0x24>
 800f2fc:	4d0b      	ldr	r5, [pc, #44]	; (800f32c <__libc_init_array+0x40>)
 800f2fe:	4c0c      	ldr	r4, [pc, #48]	; (800f330 <__libc_init_array+0x44>)
 800f300:	f000 fc96 	bl	800fc30 <_init>
 800f304:	1b64      	subs	r4, r4, r5
 800f306:	10a4      	asrs	r4, r4, #2
 800f308:	2600      	movs	r6, #0
 800f30a:	42a6      	cmp	r6, r4
 800f30c:	d105      	bne.n	800f31a <__libc_init_array+0x2e>
 800f30e:	bd70      	pop	{r4, r5, r6, pc}
 800f310:	f855 3b04 	ldr.w	r3, [r5], #4
 800f314:	4798      	blx	r3
 800f316:	3601      	adds	r6, #1
 800f318:	e7ee      	b.n	800f2f8 <__libc_init_array+0xc>
 800f31a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f31e:	4798      	blx	r3
 800f320:	3601      	adds	r6, #1
 800f322:	e7f2      	b.n	800f30a <__libc_init_array+0x1e>
 800f324:	080101cc 	.word	0x080101cc
 800f328:	080101cc 	.word	0x080101cc
 800f32c:	080101cc 	.word	0x080101cc
 800f330:	080101d4 	.word	0x080101d4

0800f334 <free>:
 800f334:	4b02      	ldr	r3, [pc, #8]	; (800f340 <free+0xc>)
 800f336:	4601      	mov	r1, r0
 800f338:	6818      	ldr	r0, [r3, #0]
 800f33a:	f000 b819 	b.w	800f370 <_free_r>
 800f33e:	bf00      	nop
 800f340:	20000014 	.word	0x20000014

0800f344 <memcpy>:
 800f344:	440a      	add	r2, r1
 800f346:	4291      	cmp	r1, r2
 800f348:	f100 33ff 	add.w	r3, r0, #4294967295
 800f34c:	d100      	bne.n	800f350 <memcpy+0xc>
 800f34e:	4770      	bx	lr
 800f350:	b510      	push	{r4, lr}
 800f352:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f356:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f35a:	4291      	cmp	r1, r2
 800f35c:	d1f9      	bne.n	800f352 <memcpy+0xe>
 800f35e:	bd10      	pop	{r4, pc}

0800f360 <memset>:
 800f360:	4402      	add	r2, r0
 800f362:	4603      	mov	r3, r0
 800f364:	4293      	cmp	r3, r2
 800f366:	d100      	bne.n	800f36a <memset+0xa>
 800f368:	4770      	bx	lr
 800f36a:	f803 1b01 	strb.w	r1, [r3], #1
 800f36e:	e7f9      	b.n	800f364 <memset+0x4>

0800f370 <_free_r>:
 800f370:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f372:	2900      	cmp	r1, #0
 800f374:	d044      	beq.n	800f400 <_free_r+0x90>
 800f376:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f37a:	9001      	str	r0, [sp, #4]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	f1a1 0404 	sub.w	r4, r1, #4
 800f382:	bfb8      	it	lt
 800f384:	18e4      	addlt	r4, r4, r3
 800f386:	f000 f903 	bl	800f590 <__malloc_lock>
 800f38a:	4a1e      	ldr	r2, [pc, #120]	; (800f404 <_free_r+0x94>)
 800f38c:	9801      	ldr	r0, [sp, #4]
 800f38e:	6813      	ldr	r3, [r2, #0]
 800f390:	b933      	cbnz	r3, 800f3a0 <_free_r+0x30>
 800f392:	6063      	str	r3, [r4, #4]
 800f394:	6014      	str	r4, [r2, #0]
 800f396:	b003      	add	sp, #12
 800f398:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f39c:	f000 b8fe 	b.w	800f59c <__malloc_unlock>
 800f3a0:	42a3      	cmp	r3, r4
 800f3a2:	d908      	bls.n	800f3b6 <_free_r+0x46>
 800f3a4:	6825      	ldr	r5, [r4, #0]
 800f3a6:	1961      	adds	r1, r4, r5
 800f3a8:	428b      	cmp	r3, r1
 800f3aa:	bf01      	itttt	eq
 800f3ac:	6819      	ldreq	r1, [r3, #0]
 800f3ae:	685b      	ldreq	r3, [r3, #4]
 800f3b0:	1949      	addeq	r1, r1, r5
 800f3b2:	6021      	streq	r1, [r4, #0]
 800f3b4:	e7ed      	b.n	800f392 <_free_r+0x22>
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	685b      	ldr	r3, [r3, #4]
 800f3ba:	b10b      	cbz	r3, 800f3c0 <_free_r+0x50>
 800f3bc:	42a3      	cmp	r3, r4
 800f3be:	d9fa      	bls.n	800f3b6 <_free_r+0x46>
 800f3c0:	6811      	ldr	r1, [r2, #0]
 800f3c2:	1855      	adds	r5, r2, r1
 800f3c4:	42a5      	cmp	r5, r4
 800f3c6:	d10b      	bne.n	800f3e0 <_free_r+0x70>
 800f3c8:	6824      	ldr	r4, [r4, #0]
 800f3ca:	4421      	add	r1, r4
 800f3cc:	1854      	adds	r4, r2, r1
 800f3ce:	42a3      	cmp	r3, r4
 800f3d0:	6011      	str	r1, [r2, #0]
 800f3d2:	d1e0      	bne.n	800f396 <_free_r+0x26>
 800f3d4:	681c      	ldr	r4, [r3, #0]
 800f3d6:	685b      	ldr	r3, [r3, #4]
 800f3d8:	6053      	str	r3, [r2, #4]
 800f3da:	4421      	add	r1, r4
 800f3dc:	6011      	str	r1, [r2, #0]
 800f3de:	e7da      	b.n	800f396 <_free_r+0x26>
 800f3e0:	d902      	bls.n	800f3e8 <_free_r+0x78>
 800f3e2:	230c      	movs	r3, #12
 800f3e4:	6003      	str	r3, [r0, #0]
 800f3e6:	e7d6      	b.n	800f396 <_free_r+0x26>
 800f3e8:	6825      	ldr	r5, [r4, #0]
 800f3ea:	1961      	adds	r1, r4, r5
 800f3ec:	428b      	cmp	r3, r1
 800f3ee:	bf04      	itt	eq
 800f3f0:	6819      	ldreq	r1, [r3, #0]
 800f3f2:	685b      	ldreq	r3, [r3, #4]
 800f3f4:	6063      	str	r3, [r4, #4]
 800f3f6:	bf04      	itt	eq
 800f3f8:	1949      	addeq	r1, r1, r5
 800f3fa:	6021      	streq	r1, [r4, #0]
 800f3fc:	6054      	str	r4, [r2, #4]
 800f3fe:	e7ca      	b.n	800f396 <_free_r+0x26>
 800f400:	b003      	add	sp, #12
 800f402:	bd30      	pop	{r4, r5, pc}
 800f404:	20000ebc 	.word	0x20000ebc

0800f408 <sbrk_aligned>:
 800f408:	b570      	push	{r4, r5, r6, lr}
 800f40a:	4e0e      	ldr	r6, [pc, #56]	; (800f444 <sbrk_aligned+0x3c>)
 800f40c:	460c      	mov	r4, r1
 800f40e:	6831      	ldr	r1, [r6, #0]
 800f410:	4605      	mov	r5, r0
 800f412:	b911      	cbnz	r1, 800f41a <sbrk_aligned+0x12>
 800f414:	f000 f88c 	bl	800f530 <_sbrk_r>
 800f418:	6030      	str	r0, [r6, #0]
 800f41a:	4621      	mov	r1, r4
 800f41c:	4628      	mov	r0, r5
 800f41e:	f000 f887 	bl	800f530 <_sbrk_r>
 800f422:	1c43      	adds	r3, r0, #1
 800f424:	d00a      	beq.n	800f43c <sbrk_aligned+0x34>
 800f426:	1cc4      	adds	r4, r0, #3
 800f428:	f024 0403 	bic.w	r4, r4, #3
 800f42c:	42a0      	cmp	r0, r4
 800f42e:	d007      	beq.n	800f440 <sbrk_aligned+0x38>
 800f430:	1a21      	subs	r1, r4, r0
 800f432:	4628      	mov	r0, r5
 800f434:	f000 f87c 	bl	800f530 <_sbrk_r>
 800f438:	3001      	adds	r0, #1
 800f43a:	d101      	bne.n	800f440 <sbrk_aligned+0x38>
 800f43c:	f04f 34ff 	mov.w	r4, #4294967295
 800f440:	4620      	mov	r0, r4
 800f442:	bd70      	pop	{r4, r5, r6, pc}
 800f444:	20000ec0 	.word	0x20000ec0

0800f448 <_malloc_r>:
 800f448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f44c:	1ccd      	adds	r5, r1, #3
 800f44e:	f025 0503 	bic.w	r5, r5, #3
 800f452:	3508      	adds	r5, #8
 800f454:	2d0c      	cmp	r5, #12
 800f456:	bf38      	it	cc
 800f458:	250c      	movcc	r5, #12
 800f45a:	2d00      	cmp	r5, #0
 800f45c:	4607      	mov	r7, r0
 800f45e:	db01      	blt.n	800f464 <_malloc_r+0x1c>
 800f460:	42a9      	cmp	r1, r5
 800f462:	d905      	bls.n	800f470 <_malloc_r+0x28>
 800f464:	230c      	movs	r3, #12
 800f466:	603b      	str	r3, [r7, #0]
 800f468:	2600      	movs	r6, #0
 800f46a:	4630      	mov	r0, r6
 800f46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f470:	4e2e      	ldr	r6, [pc, #184]	; (800f52c <_malloc_r+0xe4>)
 800f472:	f000 f88d 	bl	800f590 <__malloc_lock>
 800f476:	6833      	ldr	r3, [r6, #0]
 800f478:	461c      	mov	r4, r3
 800f47a:	bb34      	cbnz	r4, 800f4ca <_malloc_r+0x82>
 800f47c:	4629      	mov	r1, r5
 800f47e:	4638      	mov	r0, r7
 800f480:	f7ff ffc2 	bl	800f408 <sbrk_aligned>
 800f484:	1c43      	adds	r3, r0, #1
 800f486:	4604      	mov	r4, r0
 800f488:	d14d      	bne.n	800f526 <_malloc_r+0xde>
 800f48a:	6834      	ldr	r4, [r6, #0]
 800f48c:	4626      	mov	r6, r4
 800f48e:	2e00      	cmp	r6, #0
 800f490:	d140      	bne.n	800f514 <_malloc_r+0xcc>
 800f492:	6823      	ldr	r3, [r4, #0]
 800f494:	4631      	mov	r1, r6
 800f496:	4638      	mov	r0, r7
 800f498:	eb04 0803 	add.w	r8, r4, r3
 800f49c:	f000 f848 	bl	800f530 <_sbrk_r>
 800f4a0:	4580      	cmp	r8, r0
 800f4a2:	d13a      	bne.n	800f51a <_malloc_r+0xd2>
 800f4a4:	6821      	ldr	r1, [r4, #0]
 800f4a6:	3503      	adds	r5, #3
 800f4a8:	1a6d      	subs	r5, r5, r1
 800f4aa:	f025 0503 	bic.w	r5, r5, #3
 800f4ae:	3508      	adds	r5, #8
 800f4b0:	2d0c      	cmp	r5, #12
 800f4b2:	bf38      	it	cc
 800f4b4:	250c      	movcc	r5, #12
 800f4b6:	4629      	mov	r1, r5
 800f4b8:	4638      	mov	r0, r7
 800f4ba:	f7ff ffa5 	bl	800f408 <sbrk_aligned>
 800f4be:	3001      	adds	r0, #1
 800f4c0:	d02b      	beq.n	800f51a <_malloc_r+0xd2>
 800f4c2:	6823      	ldr	r3, [r4, #0]
 800f4c4:	442b      	add	r3, r5
 800f4c6:	6023      	str	r3, [r4, #0]
 800f4c8:	e00e      	b.n	800f4e8 <_malloc_r+0xa0>
 800f4ca:	6822      	ldr	r2, [r4, #0]
 800f4cc:	1b52      	subs	r2, r2, r5
 800f4ce:	d41e      	bmi.n	800f50e <_malloc_r+0xc6>
 800f4d0:	2a0b      	cmp	r2, #11
 800f4d2:	d916      	bls.n	800f502 <_malloc_r+0xba>
 800f4d4:	1961      	adds	r1, r4, r5
 800f4d6:	42a3      	cmp	r3, r4
 800f4d8:	6025      	str	r5, [r4, #0]
 800f4da:	bf18      	it	ne
 800f4dc:	6059      	strne	r1, [r3, #4]
 800f4de:	6863      	ldr	r3, [r4, #4]
 800f4e0:	bf08      	it	eq
 800f4e2:	6031      	streq	r1, [r6, #0]
 800f4e4:	5162      	str	r2, [r4, r5]
 800f4e6:	604b      	str	r3, [r1, #4]
 800f4e8:	4638      	mov	r0, r7
 800f4ea:	f104 060b 	add.w	r6, r4, #11
 800f4ee:	f000 f855 	bl	800f59c <__malloc_unlock>
 800f4f2:	f026 0607 	bic.w	r6, r6, #7
 800f4f6:	1d23      	adds	r3, r4, #4
 800f4f8:	1af2      	subs	r2, r6, r3
 800f4fa:	d0b6      	beq.n	800f46a <_malloc_r+0x22>
 800f4fc:	1b9b      	subs	r3, r3, r6
 800f4fe:	50a3      	str	r3, [r4, r2]
 800f500:	e7b3      	b.n	800f46a <_malloc_r+0x22>
 800f502:	6862      	ldr	r2, [r4, #4]
 800f504:	42a3      	cmp	r3, r4
 800f506:	bf0c      	ite	eq
 800f508:	6032      	streq	r2, [r6, #0]
 800f50a:	605a      	strne	r2, [r3, #4]
 800f50c:	e7ec      	b.n	800f4e8 <_malloc_r+0xa0>
 800f50e:	4623      	mov	r3, r4
 800f510:	6864      	ldr	r4, [r4, #4]
 800f512:	e7b2      	b.n	800f47a <_malloc_r+0x32>
 800f514:	4634      	mov	r4, r6
 800f516:	6876      	ldr	r6, [r6, #4]
 800f518:	e7b9      	b.n	800f48e <_malloc_r+0x46>
 800f51a:	230c      	movs	r3, #12
 800f51c:	603b      	str	r3, [r7, #0]
 800f51e:	4638      	mov	r0, r7
 800f520:	f000 f83c 	bl	800f59c <__malloc_unlock>
 800f524:	e7a1      	b.n	800f46a <_malloc_r+0x22>
 800f526:	6025      	str	r5, [r4, #0]
 800f528:	e7de      	b.n	800f4e8 <_malloc_r+0xa0>
 800f52a:	bf00      	nop
 800f52c:	20000ebc 	.word	0x20000ebc

0800f530 <_sbrk_r>:
 800f530:	b538      	push	{r3, r4, r5, lr}
 800f532:	4d06      	ldr	r5, [pc, #24]	; (800f54c <_sbrk_r+0x1c>)
 800f534:	2300      	movs	r3, #0
 800f536:	4604      	mov	r4, r0
 800f538:	4608      	mov	r0, r1
 800f53a:	602b      	str	r3, [r5, #0]
 800f53c:	f7f3 f828 	bl	8002590 <_sbrk>
 800f540:	1c43      	adds	r3, r0, #1
 800f542:	d102      	bne.n	800f54a <_sbrk_r+0x1a>
 800f544:	682b      	ldr	r3, [r5, #0]
 800f546:	b103      	cbz	r3, 800f54a <_sbrk_r+0x1a>
 800f548:	6023      	str	r3, [r4, #0]
 800f54a:	bd38      	pop	{r3, r4, r5, pc}
 800f54c:	20000ec4 	.word	0x20000ec4

0800f550 <siprintf>:
 800f550:	b40e      	push	{r1, r2, r3}
 800f552:	b500      	push	{lr}
 800f554:	b09c      	sub	sp, #112	; 0x70
 800f556:	ab1d      	add	r3, sp, #116	; 0x74
 800f558:	9002      	str	r0, [sp, #8]
 800f55a:	9006      	str	r0, [sp, #24]
 800f55c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f560:	4809      	ldr	r0, [pc, #36]	; (800f588 <siprintf+0x38>)
 800f562:	9107      	str	r1, [sp, #28]
 800f564:	9104      	str	r1, [sp, #16]
 800f566:	4909      	ldr	r1, [pc, #36]	; (800f58c <siprintf+0x3c>)
 800f568:	f853 2b04 	ldr.w	r2, [r3], #4
 800f56c:	9105      	str	r1, [sp, #20]
 800f56e:	6800      	ldr	r0, [r0, #0]
 800f570:	9301      	str	r3, [sp, #4]
 800f572:	a902      	add	r1, sp, #8
 800f574:	f000 f874 	bl	800f660 <_svfiprintf_r>
 800f578:	9b02      	ldr	r3, [sp, #8]
 800f57a:	2200      	movs	r2, #0
 800f57c:	701a      	strb	r2, [r3, #0]
 800f57e:	b01c      	add	sp, #112	; 0x70
 800f580:	f85d eb04 	ldr.w	lr, [sp], #4
 800f584:	b003      	add	sp, #12
 800f586:	4770      	bx	lr
 800f588:	20000014 	.word	0x20000014
 800f58c:	ffff0208 	.word	0xffff0208

0800f590 <__malloc_lock>:
 800f590:	4801      	ldr	r0, [pc, #4]	; (800f598 <__malloc_lock+0x8>)
 800f592:	f000 baf9 	b.w	800fb88 <__retarget_lock_acquire_recursive>
 800f596:	bf00      	nop
 800f598:	20000ec8 	.word	0x20000ec8

0800f59c <__malloc_unlock>:
 800f59c:	4801      	ldr	r0, [pc, #4]	; (800f5a4 <__malloc_unlock+0x8>)
 800f59e:	f000 baf4 	b.w	800fb8a <__retarget_lock_release_recursive>
 800f5a2:	bf00      	nop
 800f5a4:	20000ec8 	.word	0x20000ec8

0800f5a8 <__ssputs_r>:
 800f5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f5ac:	688e      	ldr	r6, [r1, #8]
 800f5ae:	429e      	cmp	r6, r3
 800f5b0:	4682      	mov	sl, r0
 800f5b2:	460c      	mov	r4, r1
 800f5b4:	4690      	mov	r8, r2
 800f5b6:	461f      	mov	r7, r3
 800f5b8:	d838      	bhi.n	800f62c <__ssputs_r+0x84>
 800f5ba:	898a      	ldrh	r2, [r1, #12]
 800f5bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f5c0:	d032      	beq.n	800f628 <__ssputs_r+0x80>
 800f5c2:	6825      	ldr	r5, [r4, #0]
 800f5c4:	6909      	ldr	r1, [r1, #16]
 800f5c6:	eba5 0901 	sub.w	r9, r5, r1
 800f5ca:	6965      	ldr	r5, [r4, #20]
 800f5cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f5d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f5d4:	3301      	adds	r3, #1
 800f5d6:	444b      	add	r3, r9
 800f5d8:	106d      	asrs	r5, r5, #1
 800f5da:	429d      	cmp	r5, r3
 800f5dc:	bf38      	it	cc
 800f5de:	461d      	movcc	r5, r3
 800f5e0:	0553      	lsls	r3, r2, #21
 800f5e2:	d531      	bpl.n	800f648 <__ssputs_r+0xa0>
 800f5e4:	4629      	mov	r1, r5
 800f5e6:	f7ff ff2f 	bl	800f448 <_malloc_r>
 800f5ea:	4606      	mov	r6, r0
 800f5ec:	b950      	cbnz	r0, 800f604 <__ssputs_r+0x5c>
 800f5ee:	230c      	movs	r3, #12
 800f5f0:	f8ca 3000 	str.w	r3, [sl]
 800f5f4:	89a3      	ldrh	r3, [r4, #12]
 800f5f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f5fa:	81a3      	strh	r3, [r4, #12]
 800f5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800f600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f604:	6921      	ldr	r1, [r4, #16]
 800f606:	464a      	mov	r2, r9
 800f608:	f7ff fe9c 	bl	800f344 <memcpy>
 800f60c:	89a3      	ldrh	r3, [r4, #12]
 800f60e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f612:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f616:	81a3      	strh	r3, [r4, #12]
 800f618:	6126      	str	r6, [r4, #16]
 800f61a:	6165      	str	r5, [r4, #20]
 800f61c:	444e      	add	r6, r9
 800f61e:	eba5 0509 	sub.w	r5, r5, r9
 800f622:	6026      	str	r6, [r4, #0]
 800f624:	60a5      	str	r5, [r4, #8]
 800f626:	463e      	mov	r6, r7
 800f628:	42be      	cmp	r6, r7
 800f62a:	d900      	bls.n	800f62e <__ssputs_r+0x86>
 800f62c:	463e      	mov	r6, r7
 800f62e:	6820      	ldr	r0, [r4, #0]
 800f630:	4632      	mov	r2, r6
 800f632:	4641      	mov	r1, r8
 800f634:	f000 faaa 	bl	800fb8c <memmove>
 800f638:	68a3      	ldr	r3, [r4, #8]
 800f63a:	1b9b      	subs	r3, r3, r6
 800f63c:	60a3      	str	r3, [r4, #8]
 800f63e:	6823      	ldr	r3, [r4, #0]
 800f640:	4433      	add	r3, r6
 800f642:	6023      	str	r3, [r4, #0]
 800f644:	2000      	movs	r0, #0
 800f646:	e7db      	b.n	800f600 <__ssputs_r+0x58>
 800f648:	462a      	mov	r2, r5
 800f64a:	f000 fab9 	bl	800fbc0 <_realloc_r>
 800f64e:	4606      	mov	r6, r0
 800f650:	2800      	cmp	r0, #0
 800f652:	d1e1      	bne.n	800f618 <__ssputs_r+0x70>
 800f654:	6921      	ldr	r1, [r4, #16]
 800f656:	4650      	mov	r0, sl
 800f658:	f7ff fe8a 	bl	800f370 <_free_r>
 800f65c:	e7c7      	b.n	800f5ee <__ssputs_r+0x46>
	...

0800f660 <_svfiprintf_r>:
 800f660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f664:	4698      	mov	r8, r3
 800f666:	898b      	ldrh	r3, [r1, #12]
 800f668:	061b      	lsls	r3, r3, #24
 800f66a:	b09d      	sub	sp, #116	; 0x74
 800f66c:	4607      	mov	r7, r0
 800f66e:	460d      	mov	r5, r1
 800f670:	4614      	mov	r4, r2
 800f672:	d50e      	bpl.n	800f692 <_svfiprintf_r+0x32>
 800f674:	690b      	ldr	r3, [r1, #16]
 800f676:	b963      	cbnz	r3, 800f692 <_svfiprintf_r+0x32>
 800f678:	2140      	movs	r1, #64	; 0x40
 800f67a:	f7ff fee5 	bl	800f448 <_malloc_r>
 800f67e:	6028      	str	r0, [r5, #0]
 800f680:	6128      	str	r0, [r5, #16]
 800f682:	b920      	cbnz	r0, 800f68e <_svfiprintf_r+0x2e>
 800f684:	230c      	movs	r3, #12
 800f686:	603b      	str	r3, [r7, #0]
 800f688:	f04f 30ff 	mov.w	r0, #4294967295
 800f68c:	e0d1      	b.n	800f832 <_svfiprintf_r+0x1d2>
 800f68e:	2340      	movs	r3, #64	; 0x40
 800f690:	616b      	str	r3, [r5, #20]
 800f692:	2300      	movs	r3, #0
 800f694:	9309      	str	r3, [sp, #36]	; 0x24
 800f696:	2320      	movs	r3, #32
 800f698:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f69c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6a0:	2330      	movs	r3, #48	; 0x30
 800f6a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f84c <_svfiprintf_r+0x1ec>
 800f6a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f6aa:	f04f 0901 	mov.w	r9, #1
 800f6ae:	4623      	mov	r3, r4
 800f6b0:	469a      	mov	sl, r3
 800f6b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f6b6:	b10a      	cbz	r2, 800f6bc <_svfiprintf_r+0x5c>
 800f6b8:	2a25      	cmp	r2, #37	; 0x25
 800f6ba:	d1f9      	bne.n	800f6b0 <_svfiprintf_r+0x50>
 800f6bc:	ebba 0b04 	subs.w	fp, sl, r4
 800f6c0:	d00b      	beq.n	800f6da <_svfiprintf_r+0x7a>
 800f6c2:	465b      	mov	r3, fp
 800f6c4:	4622      	mov	r2, r4
 800f6c6:	4629      	mov	r1, r5
 800f6c8:	4638      	mov	r0, r7
 800f6ca:	f7ff ff6d 	bl	800f5a8 <__ssputs_r>
 800f6ce:	3001      	adds	r0, #1
 800f6d0:	f000 80aa 	beq.w	800f828 <_svfiprintf_r+0x1c8>
 800f6d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f6d6:	445a      	add	r2, fp
 800f6d8:	9209      	str	r2, [sp, #36]	; 0x24
 800f6da:	f89a 3000 	ldrb.w	r3, [sl]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	f000 80a2 	beq.w	800f828 <_svfiprintf_r+0x1c8>
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	f04f 32ff 	mov.w	r2, #4294967295
 800f6ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6ee:	f10a 0a01 	add.w	sl, sl, #1
 800f6f2:	9304      	str	r3, [sp, #16]
 800f6f4:	9307      	str	r3, [sp, #28]
 800f6f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f6fa:	931a      	str	r3, [sp, #104]	; 0x68
 800f6fc:	4654      	mov	r4, sl
 800f6fe:	2205      	movs	r2, #5
 800f700:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f704:	4851      	ldr	r0, [pc, #324]	; (800f84c <_svfiprintf_r+0x1ec>)
 800f706:	f7f0 fd6b 	bl	80001e0 <memchr>
 800f70a:	9a04      	ldr	r2, [sp, #16]
 800f70c:	b9d8      	cbnz	r0, 800f746 <_svfiprintf_r+0xe6>
 800f70e:	06d0      	lsls	r0, r2, #27
 800f710:	bf44      	itt	mi
 800f712:	2320      	movmi	r3, #32
 800f714:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f718:	0711      	lsls	r1, r2, #28
 800f71a:	bf44      	itt	mi
 800f71c:	232b      	movmi	r3, #43	; 0x2b
 800f71e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f722:	f89a 3000 	ldrb.w	r3, [sl]
 800f726:	2b2a      	cmp	r3, #42	; 0x2a
 800f728:	d015      	beq.n	800f756 <_svfiprintf_r+0xf6>
 800f72a:	9a07      	ldr	r2, [sp, #28]
 800f72c:	4654      	mov	r4, sl
 800f72e:	2000      	movs	r0, #0
 800f730:	f04f 0c0a 	mov.w	ip, #10
 800f734:	4621      	mov	r1, r4
 800f736:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f73a:	3b30      	subs	r3, #48	; 0x30
 800f73c:	2b09      	cmp	r3, #9
 800f73e:	d94e      	bls.n	800f7de <_svfiprintf_r+0x17e>
 800f740:	b1b0      	cbz	r0, 800f770 <_svfiprintf_r+0x110>
 800f742:	9207      	str	r2, [sp, #28]
 800f744:	e014      	b.n	800f770 <_svfiprintf_r+0x110>
 800f746:	eba0 0308 	sub.w	r3, r0, r8
 800f74a:	fa09 f303 	lsl.w	r3, r9, r3
 800f74e:	4313      	orrs	r3, r2
 800f750:	9304      	str	r3, [sp, #16]
 800f752:	46a2      	mov	sl, r4
 800f754:	e7d2      	b.n	800f6fc <_svfiprintf_r+0x9c>
 800f756:	9b03      	ldr	r3, [sp, #12]
 800f758:	1d19      	adds	r1, r3, #4
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	9103      	str	r1, [sp, #12]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	bfbb      	ittet	lt
 800f762:	425b      	neglt	r3, r3
 800f764:	f042 0202 	orrlt.w	r2, r2, #2
 800f768:	9307      	strge	r3, [sp, #28]
 800f76a:	9307      	strlt	r3, [sp, #28]
 800f76c:	bfb8      	it	lt
 800f76e:	9204      	strlt	r2, [sp, #16]
 800f770:	7823      	ldrb	r3, [r4, #0]
 800f772:	2b2e      	cmp	r3, #46	; 0x2e
 800f774:	d10c      	bne.n	800f790 <_svfiprintf_r+0x130>
 800f776:	7863      	ldrb	r3, [r4, #1]
 800f778:	2b2a      	cmp	r3, #42	; 0x2a
 800f77a:	d135      	bne.n	800f7e8 <_svfiprintf_r+0x188>
 800f77c:	9b03      	ldr	r3, [sp, #12]
 800f77e:	1d1a      	adds	r2, r3, #4
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	9203      	str	r2, [sp, #12]
 800f784:	2b00      	cmp	r3, #0
 800f786:	bfb8      	it	lt
 800f788:	f04f 33ff 	movlt.w	r3, #4294967295
 800f78c:	3402      	adds	r4, #2
 800f78e:	9305      	str	r3, [sp, #20]
 800f790:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f85c <_svfiprintf_r+0x1fc>
 800f794:	7821      	ldrb	r1, [r4, #0]
 800f796:	2203      	movs	r2, #3
 800f798:	4650      	mov	r0, sl
 800f79a:	f7f0 fd21 	bl	80001e0 <memchr>
 800f79e:	b140      	cbz	r0, 800f7b2 <_svfiprintf_r+0x152>
 800f7a0:	2340      	movs	r3, #64	; 0x40
 800f7a2:	eba0 000a 	sub.w	r0, r0, sl
 800f7a6:	fa03 f000 	lsl.w	r0, r3, r0
 800f7aa:	9b04      	ldr	r3, [sp, #16]
 800f7ac:	4303      	orrs	r3, r0
 800f7ae:	3401      	adds	r4, #1
 800f7b0:	9304      	str	r3, [sp, #16]
 800f7b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7b6:	4826      	ldr	r0, [pc, #152]	; (800f850 <_svfiprintf_r+0x1f0>)
 800f7b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f7bc:	2206      	movs	r2, #6
 800f7be:	f7f0 fd0f 	bl	80001e0 <memchr>
 800f7c2:	2800      	cmp	r0, #0
 800f7c4:	d038      	beq.n	800f838 <_svfiprintf_r+0x1d8>
 800f7c6:	4b23      	ldr	r3, [pc, #140]	; (800f854 <_svfiprintf_r+0x1f4>)
 800f7c8:	bb1b      	cbnz	r3, 800f812 <_svfiprintf_r+0x1b2>
 800f7ca:	9b03      	ldr	r3, [sp, #12]
 800f7cc:	3307      	adds	r3, #7
 800f7ce:	f023 0307 	bic.w	r3, r3, #7
 800f7d2:	3308      	adds	r3, #8
 800f7d4:	9303      	str	r3, [sp, #12]
 800f7d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7d8:	4433      	add	r3, r6
 800f7da:	9309      	str	r3, [sp, #36]	; 0x24
 800f7dc:	e767      	b.n	800f6ae <_svfiprintf_r+0x4e>
 800f7de:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7e2:	460c      	mov	r4, r1
 800f7e4:	2001      	movs	r0, #1
 800f7e6:	e7a5      	b.n	800f734 <_svfiprintf_r+0xd4>
 800f7e8:	2300      	movs	r3, #0
 800f7ea:	3401      	adds	r4, #1
 800f7ec:	9305      	str	r3, [sp, #20]
 800f7ee:	4619      	mov	r1, r3
 800f7f0:	f04f 0c0a 	mov.w	ip, #10
 800f7f4:	4620      	mov	r0, r4
 800f7f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7fa:	3a30      	subs	r2, #48	; 0x30
 800f7fc:	2a09      	cmp	r2, #9
 800f7fe:	d903      	bls.n	800f808 <_svfiprintf_r+0x1a8>
 800f800:	2b00      	cmp	r3, #0
 800f802:	d0c5      	beq.n	800f790 <_svfiprintf_r+0x130>
 800f804:	9105      	str	r1, [sp, #20]
 800f806:	e7c3      	b.n	800f790 <_svfiprintf_r+0x130>
 800f808:	fb0c 2101 	mla	r1, ip, r1, r2
 800f80c:	4604      	mov	r4, r0
 800f80e:	2301      	movs	r3, #1
 800f810:	e7f0      	b.n	800f7f4 <_svfiprintf_r+0x194>
 800f812:	ab03      	add	r3, sp, #12
 800f814:	9300      	str	r3, [sp, #0]
 800f816:	462a      	mov	r2, r5
 800f818:	4b0f      	ldr	r3, [pc, #60]	; (800f858 <_svfiprintf_r+0x1f8>)
 800f81a:	a904      	add	r1, sp, #16
 800f81c:	4638      	mov	r0, r7
 800f81e:	f3af 8000 	nop.w
 800f822:	1c42      	adds	r2, r0, #1
 800f824:	4606      	mov	r6, r0
 800f826:	d1d6      	bne.n	800f7d6 <_svfiprintf_r+0x176>
 800f828:	89ab      	ldrh	r3, [r5, #12]
 800f82a:	065b      	lsls	r3, r3, #25
 800f82c:	f53f af2c 	bmi.w	800f688 <_svfiprintf_r+0x28>
 800f830:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f832:	b01d      	add	sp, #116	; 0x74
 800f834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f838:	ab03      	add	r3, sp, #12
 800f83a:	9300      	str	r3, [sp, #0]
 800f83c:	462a      	mov	r2, r5
 800f83e:	4b06      	ldr	r3, [pc, #24]	; (800f858 <_svfiprintf_r+0x1f8>)
 800f840:	a904      	add	r1, sp, #16
 800f842:	4638      	mov	r0, r7
 800f844:	f000 f87a 	bl	800f93c <_printf_i>
 800f848:	e7eb      	b.n	800f822 <_svfiprintf_r+0x1c2>
 800f84a:	bf00      	nop
 800f84c:	08010190 	.word	0x08010190
 800f850:	0801019a 	.word	0x0801019a
 800f854:	00000000 	.word	0x00000000
 800f858:	0800f5a9 	.word	0x0800f5a9
 800f85c:	08010196 	.word	0x08010196

0800f860 <_printf_common>:
 800f860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f864:	4616      	mov	r6, r2
 800f866:	4699      	mov	r9, r3
 800f868:	688a      	ldr	r2, [r1, #8]
 800f86a:	690b      	ldr	r3, [r1, #16]
 800f86c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f870:	4293      	cmp	r3, r2
 800f872:	bfb8      	it	lt
 800f874:	4613      	movlt	r3, r2
 800f876:	6033      	str	r3, [r6, #0]
 800f878:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f87c:	4607      	mov	r7, r0
 800f87e:	460c      	mov	r4, r1
 800f880:	b10a      	cbz	r2, 800f886 <_printf_common+0x26>
 800f882:	3301      	adds	r3, #1
 800f884:	6033      	str	r3, [r6, #0]
 800f886:	6823      	ldr	r3, [r4, #0]
 800f888:	0699      	lsls	r1, r3, #26
 800f88a:	bf42      	ittt	mi
 800f88c:	6833      	ldrmi	r3, [r6, #0]
 800f88e:	3302      	addmi	r3, #2
 800f890:	6033      	strmi	r3, [r6, #0]
 800f892:	6825      	ldr	r5, [r4, #0]
 800f894:	f015 0506 	ands.w	r5, r5, #6
 800f898:	d106      	bne.n	800f8a8 <_printf_common+0x48>
 800f89a:	f104 0a19 	add.w	sl, r4, #25
 800f89e:	68e3      	ldr	r3, [r4, #12]
 800f8a0:	6832      	ldr	r2, [r6, #0]
 800f8a2:	1a9b      	subs	r3, r3, r2
 800f8a4:	42ab      	cmp	r3, r5
 800f8a6:	dc26      	bgt.n	800f8f6 <_printf_common+0x96>
 800f8a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f8ac:	1e13      	subs	r3, r2, #0
 800f8ae:	6822      	ldr	r2, [r4, #0]
 800f8b0:	bf18      	it	ne
 800f8b2:	2301      	movne	r3, #1
 800f8b4:	0692      	lsls	r2, r2, #26
 800f8b6:	d42b      	bmi.n	800f910 <_printf_common+0xb0>
 800f8b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f8bc:	4649      	mov	r1, r9
 800f8be:	4638      	mov	r0, r7
 800f8c0:	47c0      	blx	r8
 800f8c2:	3001      	adds	r0, #1
 800f8c4:	d01e      	beq.n	800f904 <_printf_common+0xa4>
 800f8c6:	6823      	ldr	r3, [r4, #0]
 800f8c8:	68e5      	ldr	r5, [r4, #12]
 800f8ca:	6832      	ldr	r2, [r6, #0]
 800f8cc:	f003 0306 	and.w	r3, r3, #6
 800f8d0:	2b04      	cmp	r3, #4
 800f8d2:	bf08      	it	eq
 800f8d4:	1aad      	subeq	r5, r5, r2
 800f8d6:	68a3      	ldr	r3, [r4, #8]
 800f8d8:	6922      	ldr	r2, [r4, #16]
 800f8da:	bf0c      	ite	eq
 800f8dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f8e0:	2500      	movne	r5, #0
 800f8e2:	4293      	cmp	r3, r2
 800f8e4:	bfc4      	itt	gt
 800f8e6:	1a9b      	subgt	r3, r3, r2
 800f8e8:	18ed      	addgt	r5, r5, r3
 800f8ea:	2600      	movs	r6, #0
 800f8ec:	341a      	adds	r4, #26
 800f8ee:	42b5      	cmp	r5, r6
 800f8f0:	d11a      	bne.n	800f928 <_printf_common+0xc8>
 800f8f2:	2000      	movs	r0, #0
 800f8f4:	e008      	b.n	800f908 <_printf_common+0xa8>
 800f8f6:	2301      	movs	r3, #1
 800f8f8:	4652      	mov	r2, sl
 800f8fa:	4649      	mov	r1, r9
 800f8fc:	4638      	mov	r0, r7
 800f8fe:	47c0      	blx	r8
 800f900:	3001      	adds	r0, #1
 800f902:	d103      	bne.n	800f90c <_printf_common+0xac>
 800f904:	f04f 30ff 	mov.w	r0, #4294967295
 800f908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f90c:	3501      	adds	r5, #1
 800f90e:	e7c6      	b.n	800f89e <_printf_common+0x3e>
 800f910:	18e1      	adds	r1, r4, r3
 800f912:	1c5a      	adds	r2, r3, #1
 800f914:	2030      	movs	r0, #48	; 0x30
 800f916:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f91a:	4422      	add	r2, r4
 800f91c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f920:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f924:	3302      	adds	r3, #2
 800f926:	e7c7      	b.n	800f8b8 <_printf_common+0x58>
 800f928:	2301      	movs	r3, #1
 800f92a:	4622      	mov	r2, r4
 800f92c:	4649      	mov	r1, r9
 800f92e:	4638      	mov	r0, r7
 800f930:	47c0      	blx	r8
 800f932:	3001      	adds	r0, #1
 800f934:	d0e6      	beq.n	800f904 <_printf_common+0xa4>
 800f936:	3601      	adds	r6, #1
 800f938:	e7d9      	b.n	800f8ee <_printf_common+0x8e>
	...

0800f93c <_printf_i>:
 800f93c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f940:	7e0f      	ldrb	r7, [r1, #24]
 800f942:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f944:	2f78      	cmp	r7, #120	; 0x78
 800f946:	4691      	mov	r9, r2
 800f948:	4680      	mov	r8, r0
 800f94a:	460c      	mov	r4, r1
 800f94c:	469a      	mov	sl, r3
 800f94e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f952:	d807      	bhi.n	800f964 <_printf_i+0x28>
 800f954:	2f62      	cmp	r7, #98	; 0x62
 800f956:	d80a      	bhi.n	800f96e <_printf_i+0x32>
 800f958:	2f00      	cmp	r7, #0
 800f95a:	f000 80d8 	beq.w	800fb0e <_printf_i+0x1d2>
 800f95e:	2f58      	cmp	r7, #88	; 0x58
 800f960:	f000 80a3 	beq.w	800faaa <_printf_i+0x16e>
 800f964:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f968:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f96c:	e03a      	b.n	800f9e4 <_printf_i+0xa8>
 800f96e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f972:	2b15      	cmp	r3, #21
 800f974:	d8f6      	bhi.n	800f964 <_printf_i+0x28>
 800f976:	a101      	add	r1, pc, #4	; (adr r1, 800f97c <_printf_i+0x40>)
 800f978:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f97c:	0800f9d5 	.word	0x0800f9d5
 800f980:	0800f9e9 	.word	0x0800f9e9
 800f984:	0800f965 	.word	0x0800f965
 800f988:	0800f965 	.word	0x0800f965
 800f98c:	0800f965 	.word	0x0800f965
 800f990:	0800f965 	.word	0x0800f965
 800f994:	0800f9e9 	.word	0x0800f9e9
 800f998:	0800f965 	.word	0x0800f965
 800f99c:	0800f965 	.word	0x0800f965
 800f9a0:	0800f965 	.word	0x0800f965
 800f9a4:	0800f965 	.word	0x0800f965
 800f9a8:	0800faf5 	.word	0x0800faf5
 800f9ac:	0800fa19 	.word	0x0800fa19
 800f9b0:	0800fad7 	.word	0x0800fad7
 800f9b4:	0800f965 	.word	0x0800f965
 800f9b8:	0800f965 	.word	0x0800f965
 800f9bc:	0800fb17 	.word	0x0800fb17
 800f9c0:	0800f965 	.word	0x0800f965
 800f9c4:	0800fa19 	.word	0x0800fa19
 800f9c8:	0800f965 	.word	0x0800f965
 800f9cc:	0800f965 	.word	0x0800f965
 800f9d0:	0800fadf 	.word	0x0800fadf
 800f9d4:	682b      	ldr	r3, [r5, #0]
 800f9d6:	1d1a      	adds	r2, r3, #4
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	602a      	str	r2, [r5, #0]
 800f9dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f9e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f9e4:	2301      	movs	r3, #1
 800f9e6:	e0a3      	b.n	800fb30 <_printf_i+0x1f4>
 800f9e8:	6820      	ldr	r0, [r4, #0]
 800f9ea:	6829      	ldr	r1, [r5, #0]
 800f9ec:	0606      	lsls	r6, r0, #24
 800f9ee:	f101 0304 	add.w	r3, r1, #4
 800f9f2:	d50a      	bpl.n	800fa0a <_printf_i+0xce>
 800f9f4:	680e      	ldr	r6, [r1, #0]
 800f9f6:	602b      	str	r3, [r5, #0]
 800f9f8:	2e00      	cmp	r6, #0
 800f9fa:	da03      	bge.n	800fa04 <_printf_i+0xc8>
 800f9fc:	232d      	movs	r3, #45	; 0x2d
 800f9fe:	4276      	negs	r6, r6
 800fa00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fa04:	485e      	ldr	r0, [pc, #376]	; (800fb80 <_printf_i+0x244>)
 800fa06:	230a      	movs	r3, #10
 800fa08:	e019      	b.n	800fa3e <_printf_i+0x102>
 800fa0a:	680e      	ldr	r6, [r1, #0]
 800fa0c:	602b      	str	r3, [r5, #0]
 800fa0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fa12:	bf18      	it	ne
 800fa14:	b236      	sxthne	r6, r6
 800fa16:	e7ef      	b.n	800f9f8 <_printf_i+0xbc>
 800fa18:	682b      	ldr	r3, [r5, #0]
 800fa1a:	6820      	ldr	r0, [r4, #0]
 800fa1c:	1d19      	adds	r1, r3, #4
 800fa1e:	6029      	str	r1, [r5, #0]
 800fa20:	0601      	lsls	r1, r0, #24
 800fa22:	d501      	bpl.n	800fa28 <_printf_i+0xec>
 800fa24:	681e      	ldr	r6, [r3, #0]
 800fa26:	e002      	b.n	800fa2e <_printf_i+0xf2>
 800fa28:	0646      	lsls	r6, r0, #25
 800fa2a:	d5fb      	bpl.n	800fa24 <_printf_i+0xe8>
 800fa2c:	881e      	ldrh	r6, [r3, #0]
 800fa2e:	4854      	ldr	r0, [pc, #336]	; (800fb80 <_printf_i+0x244>)
 800fa30:	2f6f      	cmp	r7, #111	; 0x6f
 800fa32:	bf0c      	ite	eq
 800fa34:	2308      	moveq	r3, #8
 800fa36:	230a      	movne	r3, #10
 800fa38:	2100      	movs	r1, #0
 800fa3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fa3e:	6865      	ldr	r5, [r4, #4]
 800fa40:	60a5      	str	r5, [r4, #8]
 800fa42:	2d00      	cmp	r5, #0
 800fa44:	bfa2      	ittt	ge
 800fa46:	6821      	ldrge	r1, [r4, #0]
 800fa48:	f021 0104 	bicge.w	r1, r1, #4
 800fa4c:	6021      	strge	r1, [r4, #0]
 800fa4e:	b90e      	cbnz	r6, 800fa54 <_printf_i+0x118>
 800fa50:	2d00      	cmp	r5, #0
 800fa52:	d04d      	beq.n	800faf0 <_printf_i+0x1b4>
 800fa54:	4615      	mov	r5, r2
 800fa56:	fbb6 f1f3 	udiv	r1, r6, r3
 800fa5a:	fb03 6711 	mls	r7, r3, r1, r6
 800fa5e:	5dc7      	ldrb	r7, [r0, r7]
 800fa60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fa64:	4637      	mov	r7, r6
 800fa66:	42bb      	cmp	r3, r7
 800fa68:	460e      	mov	r6, r1
 800fa6a:	d9f4      	bls.n	800fa56 <_printf_i+0x11a>
 800fa6c:	2b08      	cmp	r3, #8
 800fa6e:	d10b      	bne.n	800fa88 <_printf_i+0x14c>
 800fa70:	6823      	ldr	r3, [r4, #0]
 800fa72:	07de      	lsls	r6, r3, #31
 800fa74:	d508      	bpl.n	800fa88 <_printf_i+0x14c>
 800fa76:	6923      	ldr	r3, [r4, #16]
 800fa78:	6861      	ldr	r1, [r4, #4]
 800fa7a:	4299      	cmp	r1, r3
 800fa7c:	bfde      	ittt	le
 800fa7e:	2330      	movle	r3, #48	; 0x30
 800fa80:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fa84:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fa88:	1b52      	subs	r2, r2, r5
 800fa8a:	6122      	str	r2, [r4, #16]
 800fa8c:	f8cd a000 	str.w	sl, [sp]
 800fa90:	464b      	mov	r3, r9
 800fa92:	aa03      	add	r2, sp, #12
 800fa94:	4621      	mov	r1, r4
 800fa96:	4640      	mov	r0, r8
 800fa98:	f7ff fee2 	bl	800f860 <_printf_common>
 800fa9c:	3001      	adds	r0, #1
 800fa9e:	d14c      	bne.n	800fb3a <_printf_i+0x1fe>
 800faa0:	f04f 30ff 	mov.w	r0, #4294967295
 800faa4:	b004      	add	sp, #16
 800faa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800faaa:	4835      	ldr	r0, [pc, #212]	; (800fb80 <_printf_i+0x244>)
 800faac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800fab0:	6829      	ldr	r1, [r5, #0]
 800fab2:	6823      	ldr	r3, [r4, #0]
 800fab4:	f851 6b04 	ldr.w	r6, [r1], #4
 800fab8:	6029      	str	r1, [r5, #0]
 800faba:	061d      	lsls	r5, r3, #24
 800fabc:	d514      	bpl.n	800fae8 <_printf_i+0x1ac>
 800fabe:	07df      	lsls	r7, r3, #31
 800fac0:	bf44      	itt	mi
 800fac2:	f043 0320 	orrmi.w	r3, r3, #32
 800fac6:	6023      	strmi	r3, [r4, #0]
 800fac8:	b91e      	cbnz	r6, 800fad2 <_printf_i+0x196>
 800faca:	6823      	ldr	r3, [r4, #0]
 800facc:	f023 0320 	bic.w	r3, r3, #32
 800fad0:	6023      	str	r3, [r4, #0]
 800fad2:	2310      	movs	r3, #16
 800fad4:	e7b0      	b.n	800fa38 <_printf_i+0xfc>
 800fad6:	6823      	ldr	r3, [r4, #0]
 800fad8:	f043 0320 	orr.w	r3, r3, #32
 800fadc:	6023      	str	r3, [r4, #0]
 800fade:	2378      	movs	r3, #120	; 0x78
 800fae0:	4828      	ldr	r0, [pc, #160]	; (800fb84 <_printf_i+0x248>)
 800fae2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fae6:	e7e3      	b.n	800fab0 <_printf_i+0x174>
 800fae8:	0659      	lsls	r1, r3, #25
 800faea:	bf48      	it	mi
 800faec:	b2b6      	uxthmi	r6, r6
 800faee:	e7e6      	b.n	800fabe <_printf_i+0x182>
 800faf0:	4615      	mov	r5, r2
 800faf2:	e7bb      	b.n	800fa6c <_printf_i+0x130>
 800faf4:	682b      	ldr	r3, [r5, #0]
 800faf6:	6826      	ldr	r6, [r4, #0]
 800faf8:	6961      	ldr	r1, [r4, #20]
 800fafa:	1d18      	adds	r0, r3, #4
 800fafc:	6028      	str	r0, [r5, #0]
 800fafe:	0635      	lsls	r5, r6, #24
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	d501      	bpl.n	800fb08 <_printf_i+0x1cc>
 800fb04:	6019      	str	r1, [r3, #0]
 800fb06:	e002      	b.n	800fb0e <_printf_i+0x1d2>
 800fb08:	0670      	lsls	r0, r6, #25
 800fb0a:	d5fb      	bpl.n	800fb04 <_printf_i+0x1c8>
 800fb0c:	8019      	strh	r1, [r3, #0]
 800fb0e:	2300      	movs	r3, #0
 800fb10:	6123      	str	r3, [r4, #16]
 800fb12:	4615      	mov	r5, r2
 800fb14:	e7ba      	b.n	800fa8c <_printf_i+0x150>
 800fb16:	682b      	ldr	r3, [r5, #0]
 800fb18:	1d1a      	adds	r2, r3, #4
 800fb1a:	602a      	str	r2, [r5, #0]
 800fb1c:	681d      	ldr	r5, [r3, #0]
 800fb1e:	6862      	ldr	r2, [r4, #4]
 800fb20:	2100      	movs	r1, #0
 800fb22:	4628      	mov	r0, r5
 800fb24:	f7f0 fb5c 	bl	80001e0 <memchr>
 800fb28:	b108      	cbz	r0, 800fb2e <_printf_i+0x1f2>
 800fb2a:	1b40      	subs	r0, r0, r5
 800fb2c:	6060      	str	r0, [r4, #4]
 800fb2e:	6863      	ldr	r3, [r4, #4]
 800fb30:	6123      	str	r3, [r4, #16]
 800fb32:	2300      	movs	r3, #0
 800fb34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb38:	e7a8      	b.n	800fa8c <_printf_i+0x150>
 800fb3a:	6923      	ldr	r3, [r4, #16]
 800fb3c:	462a      	mov	r2, r5
 800fb3e:	4649      	mov	r1, r9
 800fb40:	4640      	mov	r0, r8
 800fb42:	47d0      	blx	sl
 800fb44:	3001      	adds	r0, #1
 800fb46:	d0ab      	beq.n	800faa0 <_printf_i+0x164>
 800fb48:	6823      	ldr	r3, [r4, #0]
 800fb4a:	079b      	lsls	r3, r3, #30
 800fb4c:	d413      	bmi.n	800fb76 <_printf_i+0x23a>
 800fb4e:	68e0      	ldr	r0, [r4, #12]
 800fb50:	9b03      	ldr	r3, [sp, #12]
 800fb52:	4298      	cmp	r0, r3
 800fb54:	bfb8      	it	lt
 800fb56:	4618      	movlt	r0, r3
 800fb58:	e7a4      	b.n	800faa4 <_printf_i+0x168>
 800fb5a:	2301      	movs	r3, #1
 800fb5c:	4632      	mov	r2, r6
 800fb5e:	4649      	mov	r1, r9
 800fb60:	4640      	mov	r0, r8
 800fb62:	47d0      	blx	sl
 800fb64:	3001      	adds	r0, #1
 800fb66:	d09b      	beq.n	800faa0 <_printf_i+0x164>
 800fb68:	3501      	adds	r5, #1
 800fb6a:	68e3      	ldr	r3, [r4, #12]
 800fb6c:	9903      	ldr	r1, [sp, #12]
 800fb6e:	1a5b      	subs	r3, r3, r1
 800fb70:	42ab      	cmp	r3, r5
 800fb72:	dcf2      	bgt.n	800fb5a <_printf_i+0x21e>
 800fb74:	e7eb      	b.n	800fb4e <_printf_i+0x212>
 800fb76:	2500      	movs	r5, #0
 800fb78:	f104 0619 	add.w	r6, r4, #25
 800fb7c:	e7f5      	b.n	800fb6a <_printf_i+0x22e>
 800fb7e:	bf00      	nop
 800fb80:	080101a1 	.word	0x080101a1
 800fb84:	080101b2 	.word	0x080101b2

0800fb88 <__retarget_lock_acquire_recursive>:
 800fb88:	4770      	bx	lr

0800fb8a <__retarget_lock_release_recursive>:
 800fb8a:	4770      	bx	lr

0800fb8c <memmove>:
 800fb8c:	4288      	cmp	r0, r1
 800fb8e:	b510      	push	{r4, lr}
 800fb90:	eb01 0402 	add.w	r4, r1, r2
 800fb94:	d902      	bls.n	800fb9c <memmove+0x10>
 800fb96:	4284      	cmp	r4, r0
 800fb98:	4623      	mov	r3, r4
 800fb9a:	d807      	bhi.n	800fbac <memmove+0x20>
 800fb9c:	1e43      	subs	r3, r0, #1
 800fb9e:	42a1      	cmp	r1, r4
 800fba0:	d008      	beq.n	800fbb4 <memmove+0x28>
 800fba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fbaa:	e7f8      	b.n	800fb9e <memmove+0x12>
 800fbac:	4402      	add	r2, r0
 800fbae:	4601      	mov	r1, r0
 800fbb0:	428a      	cmp	r2, r1
 800fbb2:	d100      	bne.n	800fbb6 <memmove+0x2a>
 800fbb4:	bd10      	pop	{r4, pc}
 800fbb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fbba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fbbe:	e7f7      	b.n	800fbb0 <memmove+0x24>

0800fbc0 <_realloc_r>:
 800fbc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbc4:	4680      	mov	r8, r0
 800fbc6:	4614      	mov	r4, r2
 800fbc8:	460e      	mov	r6, r1
 800fbca:	b921      	cbnz	r1, 800fbd6 <_realloc_r+0x16>
 800fbcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbd0:	4611      	mov	r1, r2
 800fbd2:	f7ff bc39 	b.w	800f448 <_malloc_r>
 800fbd6:	b92a      	cbnz	r2, 800fbe4 <_realloc_r+0x24>
 800fbd8:	f7ff fbca 	bl	800f370 <_free_r>
 800fbdc:	4625      	mov	r5, r4
 800fbde:	4628      	mov	r0, r5
 800fbe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbe4:	f000 f81b 	bl	800fc1e <_malloc_usable_size_r>
 800fbe8:	4284      	cmp	r4, r0
 800fbea:	4607      	mov	r7, r0
 800fbec:	d802      	bhi.n	800fbf4 <_realloc_r+0x34>
 800fbee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fbf2:	d812      	bhi.n	800fc1a <_realloc_r+0x5a>
 800fbf4:	4621      	mov	r1, r4
 800fbf6:	4640      	mov	r0, r8
 800fbf8:	f7ff fc26 	bl	800f448 <_malloc_r>
 800fbfc:	4605      	mov	r5, r0
 800fbfe:	2800      	cmp	r0, #0
 800fc00:	d0ed      	beq.n	800fbde <_realloc_r+0x1e>
 800fc02:	42bc      	cmp	r4, r7
 800fc04:	4622      	mov	r2, r4
 800fc06:	4631      	mov	r1, r6
 800fc08:	bf28      	it	cs
 800fc0a:	463a      	movcs	r2, r7
 800fc0c:	f7ff fb9a 	bl	800f344 <memcpy>
 800fc10:	4631      	mov	r1, r6
 800fc12:	4640      	mov	r0, r8
 800fc14:	f7ff fbac 	bl	800f370 <_free_r>
 800fc18:	e7e1      	b.n	800fbde <_realloc_r+0x1e>
 800fc1a:	4635      	mov	r5, r6
 800fc1c:	e7df      	b.n	800fbde <_realloc_r+0x1e>

0800fc1e <_malloc_usable_size_r>:
 800fc1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc22:	1f18      	subs	r0, r3, #4
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	bfbc      	itt	lt
 800fc28:	580b      	ldrlt	r3, [r1, r0]
 800fc2a:	18c0      	addlt	r0, r0, r3
 800fc2c:	4770      	bx	lr
	...

0800fc30 <_init>:
 800fc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc32:	bf00      	nop
 800fc34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc36:	bc08      	pop	{r3}
 800fc38:	469e      	mov	lr, r3
 800fc3a:	4770      	bx	lr

0800fc3c <_fini>:
 800fc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc3e:	bf00      	nop
 800fc40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc42:	bc08      	pop	{r3}
 800fc44:	469e      	mov	lr, r3
 800fc46:	4770      	bx	lr
