INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_5/project_5.srcs/sources_1/new/jk_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_5/project_5.srcs/sim_1/new/test_jk_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_jk_trigger
