// Seed: 623535149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_6 = 1;
  module_0(
      id_4, id_1, id_1, id_6
  );
  genvar id_7;
  wire id_8 = id_1;
  xnor (id_2, id_6, id_5, id_1, id_3);
endmodule
module module_2 (
    input  uwire id_0,
    output tri1  id_1,
    output wand  id_2
);
endmodule
module module_3 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    output wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11,
    output supply1 id_12
);
  assign id_3 = id_9;
  module_2(
      id_0, id_11, id_1
  );
  wire id_14;
endmodule
