// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
 */

#include <dt-bindings/clock/qcom,rpmh.h>
#include <dt-bindings/clock/qcom,gcc-lemans.h>
#include <dt-bindings/clock/qcom,gpucc-lemans.h>
#include <dt-bindings/interconnect/qcom,lemans.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/mailbox/qcom-ipcc.h>
#include <dt-bindings/soc/qcom,rpmh-rsc.h>
#include <dt-bindings/power/qcom-rpmpd.h>

/ {
	model = "Qualcomm Technologies, Inc. Lemans";
	compatible = "qcom,lemans";
	qcom,msm-id = <532 0x10000>, <533 0x10000>;
	interrupt-parent = <&intc>;

	#address-cells = <2>;
	#size-cells = <2>;
	memory { device_type = "memory"; reg = <0 0 0 0>; };

	reserved_memory: reserved-memory { };

	aliases { };

	chosen { };

	soc: soc { };
        qcom_tzlog: tz-log@146AA720 {
                compatible = "qcom,tz-log";
                reg = <0x146AA720 0x3000>;
                qcom,hyplog-enabled;
                hyplog-address-offset = <0x410>;
                hyplog-size-offset = <0x414>;
        };


	firmware: firmware { };

	clocks {
		xo_board_clk: xo-board-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
		};

		sleep_clk: sleep-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32764>;
		};
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x0>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_0>;
			L2_0: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
				L3_0: l3-cache {
				      compatible = "cache";
				};
			};
		};

		CPU1: cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x100>;
			enable-method = "psci";
			cpu-release-addr = <0x0 0x90000000>;
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_1>;
			L2_1: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
			};
		};

		CPU2: cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x200>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_2>;
			L2_2: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
			};
		};

		CPU3: cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x300>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_3>;
			L2_3: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_0>;
			};
		};

		CPU4: cpu@10000 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10000>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_4>;
			L2_4: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
				L3_1: l3-cache {
				      compatible = "cache";
				};

			};
		};

		CPU5: cpu@10100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10100>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_5>;
			L2_5: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
			};
		};

		CPU6: cpu@10200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10200>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_6>;
			L2_6: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
			};
		};

		CPU7: cpu@10300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10300>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_7>;
			L2_7: l2-cache {
			      compatible = "cache";
			      next-level-cache = <&L3_1>;
			};
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};

				core1 {
					cpu = <&CPU1>;
				};

				core2 {
					cpu = <&CPU2>;
				};

				core3 {
					cpu = <&CPU3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&CPU4>;
				};

				core1 {
					cpu = <&CPU5>;
				};

				core2 {
					cpu = <&CPU6>;
				};

				core3 {
					cpu = <&CPU7>;
				};
			};
		};
	};

	qup_opp_table_100mhz: qup-100mhz-opp-table {
		compatible = "operating-points-v2";

		opp-100000000 {
			opp-hz = /bits/ 64 <100000000>;
			required-opps = <&rpmhpd_opp_svs_l1>;
		};
	};

	smp2p-adsp {
		compatible = "qcom,smp2p";
		qcom,smem = <443>, <429>;
		interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
						IPCC_MPROC_SIGNAL_SMP2P
						IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_LPASS
			  IPCC_MPROC_SIGNAL_SMP2P>;
		qcom,local-pid = <0>;
		qcom,remote-pid = <2>;

		smp2p_adsp_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_adsp_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-nsp0 {
		compatible = "qcom,smp2p";
		qcom,smem = <94>, <432>;
		interrupts-extended = <&ipcc IPCC_CLIENT_CDSP
						IPCC_MPROC_SIGNAL_SMP2P
						IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_CDSP IPCC_MPROC_SIGNAL_SMP2P>;
		qcom,local-pid = <0>;
		qcom,remote-pid = <5>;

		smp2p_nsp0_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_nsp0_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-gpdsp0 {
		compatible = "qcom,smp2p";
		qcom,smem = <617>, <616>;
		interrupts-extended = <&ipcc IPCC_CLIENT_GPDSP0
						IPCC_MPROC_SIGNAL_SMP2P
						IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_GPDSP0
			  IPCC_MPROC_SIGNAL_SMP2P>;
		qcom,local-pid = <0>;
		qcom,remote-pid = <17>;

		smp2p_gpdsp0_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_gpdsp0_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-gpdsp1 {
		compatible = "qcom,smp2p";
		qcom,smem = <617>, <616>;
		interrupts-extended = <&ipcc IPCC_CLIENT_GPDSP1
						IPCC_MPROC_SIGNAL_SMP2P
						IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_GPDSP1
			  IPCC_MPROC_SIGNAL_SMP2P>;
		qcom,local-pid = <0>;
		qcom,remote-pid = <18>;

		smp2p_gpdsp1_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_gpdsp1_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

};

&firmware {
	scm {
		compatible = "qcom,scm";
	};
};

&reserved_memory {
	#address-cells = <2>;
	#size-cells = <2>;
	ranges;

	sail_ss_mem: sail_ss_region@80000000 {
		no-map;
		reg = <0x0 0x80000000 0x0 0x10000000>;
	};

	hyp_mem: hyp_region@90000000 {
		no-map;
		reg = <0x0 0x90000000 0x0 0x600000>;
	};

	xbl_boot_mem: xbl_boot_region@90600000 {
		no-map;
		reg = <0x0 0x90600000 0x0 0x200000>;
	};

	aop_image_mem: aop_image_region@90800000 {
		no-map;
		reg = <0x0 0x90800000 0x0 0x60000>;
	};

	aop_cmd_db_mem: aop_cmd_db_region@90860000 {
		compatible = "qcom,cmd-db";
		no-map;
		reg = <0x0 0x90860000 0x0 0x20000>;
	};

	uefi_log: uefi_log_region@908b0000 {
		no-map;
		reg = <0x0 0x908b0000 0x0 0x10000>;
	};

	reserved_mem: reserved_region@908f0000 {
		no-map;
		reg = <0x0 0x908f0000 0x0 0xf000>;
	};

	secdata_apss_mem: secdata_apss_region@908ff000 {
		no-map;
		reg = <0x0 0x908ff000 0x0 0x1000>;
	};

	smem_mem: smem_region@90900000 {
		compatible = "qcom,smem";
		reg = <0x0 0x90900000 0x0 0x200000>;
		no-map;
		hwlocks = <&tcsr_mutex 3>;
	};

	cpucp_fw_mem: cpucp_fw_region@90b00000 {
		no-map;
		reg = <0x0 0x90b00000 0x0 0x100000>;
	};

	lpass_machine_learning_mem: lpass_machine_learning_region@93b00000 {
		no-map;
		reg = <0x0 0x93b00000 0x0 0xf00000>;
	};

	adsp_rpc_remote_heap_mem: adsp_rpc_remote_heap_region@94a00000 {
		no-map;
		reg = <0x0 0x94a00000 0x0 0x800000>;
	};

	pil_camera_mem: pil_camera_region@95200000 {
		no-map;
		reg = <0x0 0x95200000 0x0 0x500000>;
	};

	pil_adsp_mem: pil_adsp_region@95c00000 {
		no-map;
		reg = <0x0 0x95c00000 0x0 0x1e00000>;
	};

	pil_gdsp0_mem: pil_gdsp0_region@97b00000 {
		no-map;
		reg = <0x0 0x97b00000 0x0 0x1e00000>;
	};

	pil_gdsp1_mem: pil_gdsp1_region@99900000 {
		no-map;
		reg = <0x0 0x99900000 0x0 0x1e00000>;
	};

	pil_cdsp0_mem: pil_cdsp0_region@9b800000 {
		no-map;
		reg = <0x0 0x9b800000 0x0 0x1e00000>;
	};

	pil_gpu_mem: pil_gpu_region@9d600000 {
		no-map;
		reg = <0x0 0x9d600000 0x0 0x2000>;
	};

	pil_cdsp1_mem: pil_cdsp1_region@9d700000 {
		no-map;
		reg = <0x0 0x9d700000 0x0 0x1e00000>;
	};

	pil_cvp_mem: pil_cvp_region@9f500000 {
		no-map;
		reg = <0x0 0x9f500000 0x0 0x700000>;
	};

	pil_video_mem: pil_video_region@9fc00000 {
		no-map;
		reg = <0x0 0x9fc00000 0x0 0x700000>;
	};

	hyptz_reserved_mem: hyptz_reserved_region@beb00000 {
		no-map;
		reg = <0x0 0xbeb00000 0x0 0x11500000>;
	};

	tz_stat_mem: tz_stat_region@d0000000 {
		no-map;
		reg = <0x0 0xd0000000 0x0 0x100000>;
	};

	tags_mem: tags_region@d0100000 {
		no-map;
		reg = <0x0 0xd0100000 0x0 0x1200000>;
	};

	qtee_mem: qtee_region@d1300000 {
		no-map;
		reg = <0x0 0xd1300000 0x0 0x500000>;
	};

	trusted_apps_mem: trusted_apps_region@d1800000 {
		no-map;
		reg = <0x0 0xd1800000 0x0 0x3900000>;
	};

	dump_mem: mem_dump_region {
		compatible = "shared-dma-pool";
		alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
		reusable;
		size = <0 0x3000000>;
	};

	/* global autoconfigured region for contiguous allocations */
	linux,cma {
		compatible = "shared-dma-pool";
		alloc-ranges = <0x0 0x00000000 0x0 0xdfffffff>;
		reusable;
		alignment = <0x0 0x400000>;
		size = <0x0 0x2000000>;
		linux,cma-default;
	};
};

&soc {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0 0 0 0xffffffff>;
	compatible = "simple-bus";

	gcc: clock-controller@100000 {
		compatible = "qcom,lemans-gcc";
		reg = <0x100000 0xc7018>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
		clocks = <&rpmhcc RPMH_CXO_CLK>,
				 <&sleep_clk>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <&usb_0_ssphy>,
				 <0>,
				 <0>,
				 <0>,
				 <0>;
		power-domains = <&rpmhpd LEMANS_CX>;
	};

	camcc: clock-controller@ade0000 {
		compatible = "qcom,lemans-camcc";
		reg = <0xade0000 0x20000>;
		clocks = <&gcc GCC_CAMERA_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>;
		power-domains = <&rpmhpd LEMANS_MMCX>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
	};

	dispcc0: clock-controller@af00000 {
		compatible = "qcom,lemans-dispcc0";
		reg = <0xaf00000 0x20000>;
		clocks = <&gcc GCC_DISP_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>;
		power-domains = <&rpmhpd LEMANS_MMCX>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
	};

	dispcc1: clock-controller@22100000 {
		compatible = "qcom,lemans-dispcc1";
		reg = <0x22100000 0x20000>;
		clocks = <&gcc GCC_DISP_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>,
				 <0>;
		power-domains = <&rpmhpd LEMANS_MMCX>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
	};

	gpucc: clock-controller@3d90000 {
		compatible = "qcom,lemans-gpucc";
		reg = <0x3d90000 0xa000>;
		clocks = <&gcc GCC_GPU_CFG_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&gcc GCC_GPU_GPLL0_CLK_SRC>,
				 <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
	};

	videocc: clock-controller@abf0000 {
		compatible = "qcom,lemans-videocc";
		reg = <0xabf0000 0x10000>;
		clocks = <&gcc GCC_VIDEO_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>;
		power-domains = <&rpmhpd LEMANS_MMCX>;
		#clock-cells = <1>;
		#reset-cells = <1>;
		#power-domain-cells = <1>;
	};

	ipcc: mailbox@408000 {
		compatible = "qcom,lemans-ipcc", "qcom,ipcc";
		reg = <0x408000 0x1000>;
		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-controller;
		#interrupt-cells = <3>;
		#mbox-cells = <2>;
	};

	aggre1_noc:interconnect-aggre1-noc {
		compatible = "qcom,lemans-aggre1-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;

	};

	aggre2_noc: interconnect-aggre2-noc {
		compatible = "qcom,lemans-aggre2-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	clk_virt: interconnect-clk-virt {
		compatible = "qcom,lemans-clk-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	config_noc: interconnect-config-noc {
		compatible = "qcom,lemans-config-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	dc_noc: interconnect-dc-noc {
		compatible = "qcom,lemans-dc-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	gem_noc: interconnect-gem-noc {
		compatible = "qcom,lemans-gem-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	gpdsp_anoc: interconnect-gpdsp-anoc {
		compatible = "qcom,lemans-gpdsp-anoc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	lpass_ag_noc: interconnect-lpass-ag-noc {
		compatible = "qcom,lemans-lpass-ag-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	mc_virt: interconnect-mc-virt {
		compatible = "qcom,lemans-mc-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	mmss_noc: interconnect-mmss-noc {
		compatible = "qcom,lemans-mmss-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	nspa_noc: interconnect-nspa-noc {
		compatible = "qcom,lemans-nspa-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	nspb_noc: interconnect-nspb-noc {
		compatible = "qcom,lemans-nspb-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	pcie_anoc: interconnect-pcie-anoc {
		compatible = "qcom,lemans-pcie-anoc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	system_noc: interconnect-system-noc {
		compatible = "qcom,lemans-system-noc";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	intc: interrupt-controller@17a00000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		interrupt-controller;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		#redistributor-regions = <1>;
		redistributor-stride = <0x0 0x20000>;
		reg = <0x17a00000 0x10000>,     /* GICD */
		      <0x17a60000 0x100000>;    /* GICR * 8 */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	pdc: interrupt-controller@b220000 {
		compatible = "qcom,lemans-pdc", "qcom,pdc";
		reg = <0xb220000 0x30000>, <0x17c000f0 0x64>;
		qcom,pdc-ranges = <0 480 40>, <40 140 14>, <54 263 1>,
				  <55 306 4>, <59 312 3>, <62 374 2>,
				  <64 434 2>, <66 438 2>, <70 520 1>,
				  <73 523 1>, <118 568 6>, <124 609 3>,
				  <159 638 1>, <160 720 3>, <169 728 30>,
				  <199 416 2>, <201 449 1>, <202 89 1>,
				  <203 451 1>, <204 462 1>, <205 264 1>,
				  <206 579 1>, <207 653 1>, <208 656 1>,
				  <209 659 1>, <210 122 1>, <211 699 1>,
				  <212 705 1>, <213 450 1>, <214 643 2>,
				  <216 646 5>, <221 390 5>, <226 700 2>,
				  <228 440 1>, <229 663 1>, <230 524 2>,
				  <232 612 3>, <235 723 5>;
		#interrupt-cells = <2>;
		interrupt-parent = <&intc>;
		interrupt-controller;
	};

	apps_rsc: rsc@18200000 {
		compatible = "qcom,rpmh-rsc";
		reg = <0x18200000 0x10000>,
		      <0x18210000 0x10000>,
		      <0x18220000 0x10000>;
		reg-names = "drv-0", "drv-1", "drv-2";
		interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
		qcom,tcs-offset = <0xd00>;
		qcom,drv-id = <2>;
		qcom,tcs-config = <ACTIVE_TCS    2>, <SLEEP_TCS     3>,
			<WAKE_TCS 3>, <CONTROL_TCS   0>;
		label = "apps_rsc";

		apps_bcm_voter: bcm_voter {
			compatible = "qcom,bcm-voter";
		};

		rpmhcc: clock-controller {
			compatible = "qcom,lemans-rpmh-clk";
			#clock-cells = <1>;
			clock-names = "xo";
			clocks = <&xo_board_clk>;
		};

		rpmhpd: power-controller {
			compatible = "qcom,lemans-rpmhpd";
			#power-domain-cells = <1>;
			operating-points-v2 = <&rpmhpd_opp_table>;

			rpmhpd_opp_table: opp-table {
				compatible = "operating-points-v2";

				rpmhpd_opp_ret: opp1 {
					opp-level = <RPMH_REGULATOR_LEVEL_RETENTION>;
				};

				rpmhpd_opp_min_svs: opp2 {
					opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
				};

				rpmhpd_opp_low_svs: opp3 {
					opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
				};

				rpmhpd_opp_svs: opp4 {
					opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
				};

				rpmhpd_opp_svs_l1: opp5 {
					opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
				};

				rpmhpd_opp_nom: opp6 {
					opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
				};

				rpmhpd_opp_nom_l1: opp7 {
					opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
				};

				rpmhpd_opp_nom_l2: opp8 {
					opp-level = <RPMH_REGULATOR_LEVEL_NOM_L2>;
				};

				rpmhpd_opp_turbo: opp9 {
					opp-level = <RPMH_REGULATOR_LEVEL_TURBO>;
				};

				rpmhpd_opp_turbo_l1: opp10 {
					opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
				};
			};
		};
	};

	arch_timer: timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 12 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
		clock-frequency = <19200000>;
	};

	memtimer: timer@17c20000 {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		compatible = "arm,armv7-timer-mem";
		reg = <0x17c20000 0x1000>;
		clock-frequency = <19200000>;

		frame@17c21000 {
			frame-number = <0>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c21000 0x1000>,
			      <0x17c22000 0x1000>;
		};

		frame@17c23000 {
			frame-number = <1>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c23000 0x1000>;
			status = "disabled";
		};

		frame@17c25000 {
			frame-number = <2>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c25000 0x1000>;
			status = "disabled";
		};

		frame@17c27000 {
			frame-number = <3>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c27000 0x1000>;
			status = "disabled";
		};

		frame@17c29000 {
			frame-number = <4>;
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c29000 0x1000>;
			status = "disabled";
		};

		frame@17c2b000 {
			frame-number = <5>;
			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c2b000 0x1000>;
			status = "disabled";
		};

		frame@17c2d000 {
			frame-number = <6>;
			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17c2d000 0x1000>;
			status = "disabled";
		};
	};

	tcsr_mutex: hwlock@1f40000 {
		compatible = "qcom,tcsr-mutex";
		reg = <0x1f40000 0x20000>;
		#hwlock-cells = <1>;
	};

	cpufreq_hw: cpufreq@18591000 {
		compatible = "qcom,lemans-cpufreq-epss", "qcom,cpufreq-epss";
		reg = <0x18591000 0x1000>, <0x18593000 0x1000>;
		reg-names = "freq-domain0", "freq-domain1";

		clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
		clock-names = "xo", "alternate";

		#freq-domain-cells = <1>;
	};

	aoss_qmp: power-controller@c300000 {
		compatible = "qcom,lemans-aoss-qmp", "qcom,aoss-qmp";
		reg = <0xc300000 0x400>;
		mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>;
		interrupts-extended = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP IRQ_TYPE_EDGE_RISING>;
		#clock-cells = <0>;
	};

	ufs_mem_hc: ufs@1d84000 {
		compatible = "qcom,lemans-ufshc", "qcom,ufshc",
				 "jedec,ufs-2.0";
		reg = <0x1d84000 0x3000>;
		interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
		phys = <&ufs_mem_phy_lanes>;
		phy-names = "ufsphy";
		lanes-per-direction = <2>;
		#reset-cells = <1>;
		resets = <&gcc GCC_UFS_PHY_BCR>;
		reset-names = "rst";

		power-domains = <&gcc UFS_PHY_GDSC>;
		required-opps = <&rpmhpd_opp_nom>;

		iommus = <&apps_smmu 0x100 0x0>;

		clocks =
			<&gcc GCC_UFS_PHY_AXI_CLK>,
			<&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
			<&gcc GCC_UFS_PHY_AHB_CLK>,
			<&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>,
			<&rpmhcc RPMH_CXO_CLK>,
			<&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,
			<&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
			<&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>;
		clock-names =
			"core_clk",
			"bus_aggr_clk",
			"iface_clk",
			"core_clk_unipro",
			"ref_clk",
			"tx_lane0_sync_clk",
			"rx_lane0_sync_clk",
			"rx_lane1_sync_clk";
		freq-table-hz =
			<75000000 300000000>,
			<0 0>,
			<0 0>,
			<75000000 300000000>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>;

		status = "disabled";
	};

	ufs_mem_phy: phy@1d87000 {
		compatible = "qcom,lemans-qmp-ufs-phy";
		reg = <0x1d87000 0xe10>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		clock-names = "ref", "ref_aux", "qref";
		clocks = <&rpmhcc RPMH_CXO_CLK>,
			<&gcc GCC_UFS_PHY_PHY_AUX_CLK>,
			<&gcc GCC_EDP_REF_CLKREF_EN>;

		resets = <&ufs_mem_hc 0>;
		reset-names = "ufsphy";
		status = "disabled";

		ufs_mem_phy_lanes: phy@1d87400 {
			reg = <0 0x01d87400 0 0x188>,
				  <0 0x01d87600 0 0x200>,
				  <0 0x01d87c00 0 0x210>,
				  <0 0x01d87800 0 0x188>,
				  <0 0x01d87a00 0 0x200>;
			#phy-cells = <0>;
			#clock-cells = <0>;
		};
	};

	usb_0_hsphy: phy@88e4000 {
		compatible = "qcom,lemans-usb-hs-phy",
					"qcom,usb-snps-hs-5nm-phy";
		reg = <0x088e4000 0x120>;
		clocks = <&rpmhcc RPMH_CXO_CLK>;
		clock-names = "ref";
		resets = <&gcc GCC_USB2_PHY_PRIM_BCR>;

		#phy-cells = <0>;

		status = "disabled";
	};

	usb_0_qmpphy: phy-wrapper@88e8000 {
		compatible = "qcom,lemans-qmp-usb3-uni-phy";
		reg = <0x088e8000 0x1c8>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		clocks = <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>,
				<&rpmhcc RPMH_CXO_CLK>,
				<&gcc GCC_USB_CLKREF_EN>,
				<&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>;
		clock-names = "aux", "ref_clk_src", "ref", "com_aux";

		resets = <&gcc GCC_USB3_PHY_PRIM_BCR>,
				<&gcc GCC_USB3PHY_PHY_PRIM_BCR>;
		reset-names = "phy", "common";

		power-domains = <&gcc USB30_PRIM_GDSC>;

		status = "disabled";

		usb_0_ssphy: phy@88e8e00 {
			reg = <0x088e8e00 0x160>,
				  <0x088E9000 0x1ec>,
				  <0x088e8200 0x1f0>;
			#phy-cells = <0>;
			#clock-cells = <0>;
			clocks = <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>;
			clock-names = "pipe0";
			clock-output-names = "usb0_phy_pipe_clk_src";
		};
	};

	usb_0: usb@a6f8800 {
		compatible = "qcom,lemans-dwc3", "qcom,dwc3";
		reg = <0x0a6f8800 0x400>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
				<&gcc GCC_USB30_PRIM_MASTER_CLK>,
				<&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
				<&gcc GCC_USB30_PRIM_SLEEP_CLK>,
				<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>;
		clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi";

		assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
					<&gcc GCC_USB30_PRIM_MASTER_CLK>;
		assigned-clock-rates = <19200000>, <200000000>;

		interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "pwr_event";

		power-domains = <&gcc USB30_PRIM_GDSC>;

		resets = <&gcc GCC_USB30_PRIM_BCR>;

		interconnects = <&aggre1_noc MASTER_USB3_0 0 &mc_virt SLAVE_EBI1 0>,
				<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_USB3_0 0>;
		interconnect-names = "usb-ddr", "apps-usb";

		status = "disabled";

		usb_0_dwc3: usb@a600000 {
			compatible = "snps,dwc3";
			reg = <0x0a600000 0xe000>;
			interrupts = <GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&apps_smmu 0x080 0x0>;
			phys = <&usb_0_hsphy>, <&usb_0_ssphy>;
			phy-names = "usb2-phy", "usb3-phy";
		};
	};

	spmi_bus: qcom,spmi@c440000 {
		compatible = "qcom,spmi-pmic-arb";
		reg = <0xc440000 0x1100>,
		      <0xc600000 0x2000000>,
		      <0xe600000 0x100000>,
		      <0xe700000 0xa0000>,
		      <0xc40a000 0x26000>;
		reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
		interrupts-extended = <&pdc 1 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "periph_irq";
		interrupt-controller;
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <0>;
		cell-index = <0>;
		qcom,channel = <0>;
		qcom,ee = <0>;
	};

	thermal_zones: thermal-zones {
	};

	tlmm: pinctrl@f000000 {
		compatible = "qcom,lemans-pinctrl";
		reg = <0xf000000 0x1000000>;
		interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-ranges = <&tlmm 0 0 149>;

		qup_i2c0_default: qup-i2c0-default {
			pins = "gpio20", "gpio21";
			function = "qup0_se0";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c1_default: qup-i2c1-default {
			pins = "gpio24", "gpio25";
			function = "qup0_se1";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c2_default: qup-i2c2-default {
			pins = "gpio36", "gpio37";
			function = "qup0_se2";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c3_default: qup-i2c3-default {
			pins = "gpio28", "gpio29";
			function = "qup0_se3";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c4_default: qup-i2c4-default {
			pins = "gpio32", "gpio33";
			function = "qup0_se4";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c5_default: qup-i2c5-default {
			pins = "gpio36", "gpio37";
			function = "qup0_se5";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c7_default: qup-i2c7-default {
			pins = "gpio40", "gpio41";
			function = "qup1_se0";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c8_default: qup-i2c8-default {
			pins = "gpio42", "gpio43";
			function = "qup1_se1";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c9_default: qup-i2c9-default {
			pins = "gpio46", "gpio47";
			function = "qup1_se2";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c10_default: qup-i2c10-default {
			pins = "gpio44", "gpio45";
			function = "qup1_se3";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c11_default: qup-i2c11-default {
			pins = "gpio48", "gpio49";
			function = "qup1_se4";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c12_default: qup-i2c12-default {
			pins = "gpio52", "gpio53";
			function = "qup1_se5";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c13_default: qup-i2c13-default {
			pins = "gpio56", "gpio57";
			function = "qup1_se6";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c14_default: qup-i2c14-default {
			pins = "gpio80", "gpio81";
			function = "qup2_se0";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c15_default: qup-i2c15-default {
			pins = "gpio84", "gpio85";
			function = "qup2_se1";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c16_default: qup-i2c16-default {
			pins = "gpio86", "gpio87";
			function = "qup2_se2";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c17_default: qup-i2c17-default {
			pins = "gpio91", "gpio92";
			function = "qup2_se3";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c18_default: qup-i2c18-default {
			pins = "gpio95", "gpio96";
			function = "qup2_se4";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c19_default: qup-i2c19-default {
			pins = "gpio99", "gpio100";
			function = "qup2_se5";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c20_default: qup-i2c20-default {
			pins = "gpio97", "gpio98";
			function = "qup2_se6";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_i2c21_default: qup-i2c21-default {
			pins = "gpio13", "gpio14";
			function = "qup3_se0";
			drive-strength = <2>;
			bias-pull-up;
		};

		qup_spi0_default: qup-spi0-default {
			pins = "gpio20", "gpio21", "gpio22", "gpio23";
			function = "qup0_se0";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi1_default: qup-spi1-default {
			pins = "gpio24", "gpio25", "gpio26", "gpio27";
			function = "qup0_se1";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi2_default: qup-spi2-default {
			pins = "gpio36", "gpio37", "gpio38", "gpio39";
			function = "qup0_se2";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi3_default: qup-spi3-default {
			pins = "gpio28", "gpio29", "gpio30", "gpio31";
			function = "qup0_se3";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi4_default: qup-spi4-default {
			pins = "gpio32", "gpio33", "gpio34", "gpio35";
			function = "qup0_se4";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi5_default: qup-spi5-default {
			pins = "gpio36", "gpio37", "gpio38", "gpio39";
			function = "qup0_se5";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi7_default: qup-spi7-default {
			pins = "gpio40", "gpio41", "gpio42", "gpio43";
			function = "qup1_se0";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi8_default: qup-spi8-default {
			pins = "gpio42", "gpio43", "gpio40", "gpio41";
			function = "qup1_se1";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi9_default: qup-spi9-default {
			pins = "gpio46", "gpio47", "gpio44", "gpio45";
			function = "qup1_se2";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi10_default: qup-spi10-default {
			pins = "gpio44", "gpio45", "gpio46", "gpio47";
			function = "qup1_se3";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi11_default: qup-spi11-default {
			pins = "gpio48", "gpio49", "gpio50", "gpio51";
			function = "qup1_se4";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi12_default: qup-spi12-default {
			pins = "gpio52", "gpio53", "gpio54", "gpio55";
			function = "qup1_se5";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi14_default: qup-spi14-default {
			pins = "gpio80", "gpio81", "gpio82", "gpio83";
			function = "qup2_se0";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi15_default: qup-spi15-default {
			pins = "gpio84", "gpio85", "gpio99", "gpio100";
			function = "qup2_se1";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi16_default: qup-spi16-default {
			pins = "gpio86", "gpio87", "gpio88", "gpio89";
			function = "qup2_se2";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi17_default: qup-spi17-default {
			pins = "gpio91", "gpio92", "gpio93", "gpio94";
			function = "qup2_se3";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi18_default: qup-spi18-default {
			pins = "gpio95", "gpio96", "gpio97", "gpio98";
			function = "qup2_se4";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi19_default: qup-spi19-default {
			pins = "gpio99", "gpio100", "gpio84", "gpio95";  // 85?
			function = "qup2_se5";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi20_default: qup-spi20-default {
			pins = "gpio97", "gpio98", "gpio95", "gpio96";
			function = "qup2_se6";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_spi21_default: qup-spi21-default {
			pins = "gpio13", "gpio14", "gpio15", "gpio16";
			function = "qup3_se0";
			drive-strength = <6>;
			bias-disabled;
		};

		qup_uart5_default: qup-uart5-default {
			pins = "gpio38", "gpio39";
			function = "qup0_se5";
		};

		qup_uart9_default: qup-uart9-default {
			pins = "gpio44", "gpio45";
			function = "qup1_se2";
		};

		qup_uart10_default: qup-uart10-default {
			pins = "gpio46", "gpio47";
			function = "qup1_se3";
		};

		qup_uart12_cts: qup-uart12-cts {
			pins = "gpio52";
			function = "qup1_se5";
			bias-disable;
		};

		qup_uart12_rts: qup0_uart12_rts {
			pins = "gpio53";
			function = "qup1_se5";
			bias-pull-down;
		};

		qup_uart12_tx: qup0_uart12_tx {
			pins = "gpio54";
			function = "qup1_se5";
			bias-pull-up;
		};

		qup_uart12_rx: qup0_uart12_rx {
			pins = "gpio55";
			function = "qup1_se5";
			bias-pull-down;
		};

		qup_uart17_cts: qup-uart17-cts {
			pins = "gpio91";
			function = "qup2_se3";
			bias-disable;
		};

		qup_uart17_rts: qup0_uart17_rts {
			pins = "gpio92";
			function = "qup2_se3";
			bias-pull-down;
		};

		qup_uart17_tx: qup0_uart17_tx {
			pins = "gpio93";
			function = "qup2_se3";
			bias-pull-up;
		};

		qup_uart17_rx: qup0_uart17_rx {
			pins = "gpio94";
			function = "qup2_se3";
			bias-pull-down;
		};

	};

	qcom-wdt@17c10000 {
		compatible = "qcom,kpss-wdt";
		reg = <0x17c10000 0x1000>;
		clocks = <&sleep_clk>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
	};

	vfio_timer@17c23000 {
            compatible = "qcom,vfio-platform";
            interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
            reg = <0x17c23000 0x1000>;
            iommus = <&apps_smmu 0x580 0x0>;
            qcom,iommu-dma-addr-pool = <0x60002000 0x1FFFE000>;
    	};


// GFX changes starts
	vfio_kgsl@3d00000 {
		name = "vfio_kgsl";
		compatible = "qcom,vfio-platform";

		reg = <0x03d00000 0x69000>,
				<0x03d69000 0x97000>,
				<0x0b210000 0x400000>,
				<0x00780188 0x1000>,
				<0x01fc8000 0x1000>,
				<0x01fc0000 0x30000>;
		reg-names = "gpu_reg", "gmu_reg",
					"rpmh_pdc", "qfprom_reg",
					"tcsr_hwver_reg", "tcsr_tcsr_reg";

		interrupts = <0 300 IRQ_TYPE_LEVEL_HIGH>,
						<0 304 IRQ_TYPE_LEVEL_HIGH>,
						<0 305 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "kgsl_3d0_irq", "kgsl_hfi_irq",
							"kgsl_gmu_irq";

		iommus = <&kgsl_smmu 0x0 0xc00>;
		qcom,iommu-dma = "disabled";
		qcom,iommu-dma-addr-pool = <0x0 0x7FFF0000>;
		dma-coherent;
	};

	vfio_gmu {
		compatible = "qcom,vfio-platform";
		iommus = <&kgsl_smmu 0x5 0xc00>;
		qcom,iommu-dma = "disabled";
		dma-coherent;
	};

	vfio_gmu_db {
		compatible = "qcom,vfio-platform";
		iommus = <&kgsl_smmu 0x4 0xc00>;
		qcom,iommu-dma = "disabled";
		dma-coherent;
	};

	vfio_kgsl_secure {
		compatible = "qcom,vfio-platform";
		// switch to secure CB once ready
		iommus = <&kgsl_smmu 0x7 0xc00>;
		qcom,iommu-dma-addr-pool = <0x0 0x7FFF0000>;
		qcom,iommu-dma = "disabled";
		dma-coherent;
	};

	vfio_kgsl_lpac {
		compatible = "qcom,vfio-platform";
		iommus = <&kgsl_smmu 0x1 0xc00>;
		qcom,iommu-dma = "disabled";
		dma-coherent;
	};
// GFX changes Ends

	qupv3_id_0: geniqup@9c0000 {
		compatible = "qcom,geni-se-qup";
		reg = <0x9c0000 0x6000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		clock-names = "m-ahb", "s-ahb";
		clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
			<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
		iommus = <&apps_smmu 0x403 0x0>;
		status = "disabled";

		i2c0: i2c@980000 {
			compatible = "qcom,geni-i2c";
			reg = <0x980000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c0_default>;
			status = "disabled";
		};

		spi0: spi@980000 {
			compatible = "qcom,geni-spi";
			reg = <0x980000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi0_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c1: i2c@984000 {
			compatible = "qcom,geni-i2c";
			reg = <0x984000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c1_default>;
			status = "disabled";
		};

		spi1: spi@984000 {
			compatible = "qcom,geni-spi";
			reg = <0x984000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi1_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c2: i2c@988000 {
			compatible = "qcom,geni-i2c";
			reg = <0x988000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c2_default>;
			status = "disabled";
		};

		spi2: spi@988000 {
			compatible = "qcom,geni-spi";
			reg = <0x988000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi2_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c3: i2c@98c000 {
			compatible = "qcom,geni-i2c";
			reg = <0x98c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c3_default>;
			status = "disabled";
		};

		spi3: spi@98c000 {
			compatible = "qcom,geni-spi";
			reg = <0x98c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi3_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c4: i2c@990000 {
			compatible = "qcom,geni-i2c";
			reg = <0x990000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c4_default>;
			status = "disabled";
		};

		spi4: spi@990000 {
			compatible = "qcom,geni-spi";
			reg = <0x990000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi4_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c5: i2c@994000 {
			compatible = "qcom,geni-i2c";
			reg = <0x994000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c5_default>;
			status = "disabled";
		};

		spi5: spi@994000 {
			compatible = "qcom,geni-spi";
			reg = <0x994000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi5_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		uart5: serial@994000 {
			compatible = "qcom,geni-uart";
			reg = <0x994000 0x4000>;
			interrupts = <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_0 0 &clk_virt SLAVE_QUP_CORE_0 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>,
			<&aggre2_noc MASTER_QUP_0 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_uart5_default>;
			status = "disabled";
		};
	};

	qupv3_id_1: geniqup@ac0000 {
		compatible = "qcom,geni-se-qup";
		reg = <0xac0000 0x6000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		clock-names = "m-ahb", "s-ahb";
		clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
			<&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
		iommus = <&apps_smmu 0x443 0x0>;
		status = "disabled";

		i2c7: i2c@a80000 {
			compatible = "qcom,geni-i2c";
			reg = <0xa80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c7_default>;
			status = "disabled";
		};

		spi7: spi@a80000 {
			compatible = "qcom,geni-spi";
			reg = <0xa80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi7_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c8: i2c@a84000 {
			compatible = "qcom,geni-i2c";
			reg = <0xa84000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c8_default>;
			status = "disabled";
		};

		spi8: spi@a84000 {
			compatible = "qcom,geni-spi";
			reg = <0xa84000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi8_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c9: i2c@a88000 {
			compatible = "qcom,geni-i2c";
			reg = <0xa88000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c9_default>;
			status = "disabled";
		};

		spi9: spi@a88000 {
			compatible = "qcom,geni-spi";
			reg = <0xa88000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi9_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		uart9: serial@a88000 {
			compatible = "qcom,geni-uart";
			reg = <0xa88000 0x4000>;
			interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_uart9_default>;
			status = "disabled";
		};

		i2c10: i2c@a8c000 {
			compatible = "qcom,geni-i2c";
			reg = <0xa8c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c10_default>;
			status = "disabled";
		};

		spi10: spi@a8c000 {
			compatible = "qcom,geni-spi";
			reg = <0xa8c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi10_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		uart10: serial@a8c000 {
			compatible = "qcom,geni-uart";
			reg = <0xa8c000 0x4000>;
			interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			operating-points-v2 = <&qup_opp_table_100mhz>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_uart10_default>;
			status = "ok";
		};

		i2c11: i2c@a90000 {
			compatible = "qcom,geni-i2c";
			reg = <0xa90000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c11_default>;
			status = "disabled";
		};

		spi11: spi@a90000 {
			compatible = "qcom,geni-spi";
			reg = <0xa90000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi11_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c12: i2c@a94000 {
			compatible = "qcom,geni-i2c";
			reg = <0xa94000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c12_default>;
			status = "disabled";
		};

		spi12: spi@a94000 {
			compatible = "qcom,geni-spi";
			reg = <0xa94000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi12_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		uart12: serial@a94000 {
			compatible = "qcom,geni-uart";
			reg = <0xa94000 0x4000>;
			interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_uart12_cts>, <&qup_uart12_rts>, <&qup_uart12_tx>, <&qup_uart12_rx>;
			status = "disabled";
		};

		i2c13: i2c@a98000 {
			compatible = "qcom,geni-i2c";
			reg = <0xa98000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_1 0>,
			<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c13_default>;
			status = "disabled";
		};
	};


	qupv3_id_2: geniqup@8c0000 {
		compatible = "qcom,geni-se-qup";
		reg = <0x8c0000 0x6000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		clock-names = "m-ahb", "s-ahb";
		clocks = <&gcc GCC_QUPV3_WRAP_2_M_AHB_CLK>,
			<&gcc GCC_QUPV3_WRAP_2_S_AHB_CLK>;
		iommus = <&apps_smmu 0x5a3  0x0>;
		status = "disabled";

		i2c14: i2c@880000 {
			compatible = "qcom,geni-i2c";
			reg = <0x880000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c14_default>;
			status = "disabled";
		};

		spi14: spi@880000 {
			compatible = "qcom,geni-spi";
			reg = <0x880000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi14_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c15: i2c@884000 {
			compatible = "qcom,geni-i2c";
			reg = <0x884000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c15_default>;
			status = "disabled";
		};

		spi15: spi@884000 {
			compatible = "qcom,geni-spi";
			reg = <0x884000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi15_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c16: i2c@888000 {
			compatible = "qcom,geni-i2c";
			reg = <0x888000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c16_default>;
			status = "disabled";
		};

		spi16: spi@888000 {
			compatible = "qcom,geni-spi";
			reg = <0x888000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi16_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c17: i2c@88c000 {
			compatible = "qcom,geni-i2c";
			reg = <0x88c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c17_default>;
			status = "disabled";
		};

		spi17: spi@88c000 {
			compatible = "qcom,geni-spi";
			reg = <0x88c000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi17_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		/* BT UART Instance */
		uart17: serial@88c000 {
			compatible = "qcom,geni-uart";
			reg = <0x88c000 0x4000>;
			interrupts-extended = <&intc GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>,
					<&tlmm 94 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_uart17_cts>, <&qup_uart17_rts>, <&qup_uart17_tx>, <&qup_uart17_rx>;
			status = "disabled";
		};

		i2c18: i2c@890000 {
			compatible = "qcom,geni-i2c";
			reg = <0x890000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S4_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c18_default>;
			status = "disabled";
		};

		spi18: spi@890000 {
			compatible = "qcom,geni-spi";
			reg = <0x890000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S4_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi18_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c19: i2c@894000 {
			compatible = "qcom,geni-i2c";
			reg = <0x894000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c19_default>;
			status = "disabled";
		};

		spi19: spi@894000 {
			compatible = "qcom,geni-spi";
			reg = <0x894000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S5_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi19_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

		i2c20: i2c@898000 {
			compatible = "qcom,geni-i2c";
			reg = <0x898000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S6_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c20_default>;
			status = "disabled";
		};

		spi20: spi@898000 {
			compatible = "qcom,geni-spi";
			reg = <0x898000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP2_S6_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_2 0>,
			<&aggre2_noc MASTER_QUP_2 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi20_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};

	};

	qupv3_id_3: geniqup@bc0000 {
		compatible = "qcom,geni-se-qup";
		reg = <0xbc0000 0x6000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		clock-names = "m-ahb", "s-ahb";
		clocks = <&gcc GCC_QUPV3_WRAP_3_M_AHB_CLK>,
			<&gcc GCC_QUPV3_WRAP_3_S_AHB_CLK>;
		iommus = <&apps_smmu 0x43 0x0>;
		status = "disabled";

		i2c21: i2c@b80000 {
			compatible = "qcom,geni-i2c";
			reg = <0xb80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP3_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_3 0 &clk_virt SLAVE_QUP_CORE_3 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_3 0>,
			<&aggre1_noc MASTER_QUP_3 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_i2c21_default>;
			status = "disabled";
		};

		spi21: spi@b80000 {
			compatible = "qcom,geni-spi";
			reg = <0xb80000 0x4000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "se";
			clocks = <&gcc GCC_QUPV3_WRAP3_S0_CLK>;
			interconnect-names = "qup-core", "qup-config", "qup-memory";
			interconnects =
			<&clk_virt MASTER_QUP_CORE_3 0 &clk_virt SLAVE_QUP_CORE_3 0>,
			<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_3 0>,
			<&aggre1_noc MASTER_QUP_3 0 &mc_virt SLAVE_EBI1 0>;
			power-domains = <&rpmhpd LEMANS_CX>;
			pinctrl-names = "default";
			pinctrl-0 = <&qup_spi21_default>;
			spi-max-frequency = <50000000>;
			status = "disabled";
		};
	};

	apps_smmu: apps-smmu@15000000 {
                compatible = "qcom,sa8755p-v500", "arm,mmu-500";
                reg = <0x15000000 0x100000>,
                        <0x15182000 0x28>;
                reg-names = "base", "tcu-base";
                #iommu-cells = <2>;
                qcom,skip-init;
                qcom,use-3-lvl-tables;
                #global-interrupts = <2>;
                #size-cells = <1>;
                #address-cells = <1>;
                ranges;

                interrupts =    <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 706 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 689 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 912 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 911 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 910 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 909 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 908 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 907 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 906 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 905 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 904 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 903 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 902 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 901 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 900 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 899 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 898 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 896 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 895 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 894 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 893 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 892 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 891 IRQ_TYPE_LEVEL_HIGH>;

		 anoc_1_tbu: anoc_1_tbu@15189000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x15189000 0x1000>,
                                <0x15182200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x0 0x400>;
                        qcom,iova-width = <36>;
                };

                anoc_2_tbu: anoc_2_tbu@15191000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x15191000 0x1000>,
                                <0x15182208 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x400 0x400>;
                        qcom,iova-width = <36>;
                };

                mnoc_sf_0_tbu: mnoc_sf_0_tbu@15199000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x15199000 0x1000>,
                                <0x15182210 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x800 0x400>;
                        qcom,iova-width = <36>;
                };

                mnoc_sf_1_tbu: mnoc_sf_1_tbu@0x151a1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151A1000 0x1000>,
                                <0x15182218 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0xC00 0x400>;
                        qcom,iova-width = <36>;
                };

                mdp_00_tbu: mdp_00_tbu@0x151a9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151A9000 0x1000>,
                                <0x15182220 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1000 0x400>;
                        qcom,iova-width = <32>;
                };

		mdp_01_tbu: mdp_01_tbu@0x151b1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151B1000 0x1000>,
                                <0x15182228 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1400 0x400>;
                        qcom,iova-width = <32>;
                };

                mdp_10_tbu: mdp_10_tbu@0x151b9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151B9000 0x1000>,
                                <0x15182230 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1800 0x400>;
                        qcom,iova-width = <32>;
                };

                mdp_11_tbu: mdp_11_tbu@151c1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151C1000 0x1000>,
                                < 0x15182238 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x1C00 0x400>;
                        qcom,iova-width = <32>;
                };

                nsp_00_tbu: nsp_00_tbu@151c9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151C9000 0x1000>,
                                < 0x15182240 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2000 0x400>;
                        qcom,iova-width = <32>;
                };

		nsp_01_tbu: nsp_01_tbu@151d1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151D1000 0x1000>,
                                < 0x15182248 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2400 0x400>;
                        qcom,iova-width = <32>;
                };

                nsp_10_tbu: nsp_10_tbu@151d9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151D9000 0x1000>,
                                < 0x15182250 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2800 0x400>;
                        qcom,iova-width = <32>;
                };

                nsp_11_tbu: nsp_11_tbu@151e1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151E1000 0x1000>,
                                < 0x15182258 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x2C00 0x400>;
                        qcom,iova-width = <32>;
                };

                lpass_tbu: lpass_tbu@151e9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151E9000 0x1000>,
                                < 0x15182260 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x3000 0x400>;
                        qcom,iova-width = <32>;
                };

                cam_tbu: cam_tbu@151f1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151F1000 0x1000>,
                                < 0x15182268 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x3400 0x400>;
                        qcom,iova-width = <32>;
                };

		gpdsp_sail_ss_tbu: gpdsp_sail_ss_tbu@151f9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x151F9000 0x1000>,
                                < 0x15182270 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x3800 0x400>;
                        qcom,iova-width = <32>;
                };

	};

	pcie_smmu: pcie-smmu@0x15200000 {
                compatible = "qcom,sa8755p-v500", "arm,mmu-500";
                reg = <0x15200000 0x80000>,
                        <0x152F2000 0x28>;
                reg-names = "base", "tcu-base";
                #iommu-cells = <2>;
                qcom,skip-init;
                qcom,use-3-lvl-tables;
                qcom,split-tables;
                #global-interrupts = <2>;
                #size-cells = <1>;
                #address-cells = <1>;
                #tcu-testbus-version = <1>;
                ranges;

                interrupts =    <GIC_SPI 920 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 921 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 925 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 926 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 927 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 928 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 950 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 951 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 952 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 953 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 954 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 955 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 956 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 957 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 958 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 885 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 886 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 887 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 888 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 820 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 823 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 840 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 841 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 842 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 843 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 844 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 845 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 847 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 848 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 849 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 802 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 803 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 804 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 805 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 806 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 807 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 808 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 809 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 810 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 811 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 812 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 813 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 814 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 837 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 838 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 839 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 854 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 855 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 856 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 790 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH>;

		pcie_0_tbu: pcie_0_tbu@152f9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x152F9000 0x1000>,
                                <0x152F2200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x0 0x400>;
                        qcom,iova-width = <36>;
                };

                pcie_1_tbu: pcie_1_tbu@152fb000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x152FB000 0x1000>,
                                <0x152F3200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x400 0x400>;
                        qcom,iova-width = <36>;
                };
        };

	kgsl_smmu: kgsl-smmu@3da0000 {
                compatible = "qcom,sa8755p-v500", "arm,mmu-500";
                reg = <0x3da0000 0x20000>,
                        <0x3dca000 0x28>;
                reg-names = "base", "tcu-base";
                #iommu-cells = <2>;
                qcom,skip-init;
                qcom,use-3-lvl-tables;
                qcom,split-tables;
                #global-interrupts = <2>;
                #size-cells = <1>;
                #address-cells = <1>;
                #tcu-testbus-version = <1>;
                ranges;
                dma-coherent;
				power-domains = <&gpucc GPU_CC_CX_GDSC>;

                clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>,
                        <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>,
                        <&gpucc GPU_CC_AHB_CLK>,
                        <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
                        <&gpucc GPU_CC_CX_GMU_CLK>,
                        <&gpucc GPU_CC_HUB_CX_INT_CLK>,
                        <&gpucc GPU_CC_HUB_AON_CLK>;

                clock-names = "gcc_gpu_memnoc_gfx",
                                "gcc_gpu_snoc_dvm_gfx",
                                "gpu_cc_ahb",
                                "gpu_cc_hlos1_vote_gpu_smmu_clk",
                                "gpu_cc_cx_gmu_clk",
                                "gpu_cc_hub_cx_int_clk",
                                "gpu_cc_hub_aon_clk";

		interrupts =    <GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 679 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 681 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 682 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 683 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH>,
                                <GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH>;

                gfx_0_tbu: gfx_0_tbu@3dd1000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DD1000 0x1000>,
                                <0x3DCA200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x0 0x400>;
                        qcom,iova-width = <49>;
                };

                gfx_1_tbu: gfx_1_tbu@3dd3000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DD3000 0x1000>,
                                <0x3DCA208 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x400 0x400>;
                        qcom,iova-width = <49>;
                };

                gfx_2_tbu: gfx_2_tbu@3dd9000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DD9000 0x1000>,
                                <0x3DCB200 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0x800 0x400>;
                        qcom,iova-width = <49>;
                };

		gfx_3_tbu: gfx_3_tbu@3ddb000 {
                        compatible = "qcom,qsmmuv500-tbu";
                        reg = <0x3DDB000 0x1000>,
                                <0x3DCB208 0x8>;
                        reg-names = "base", "status-reg";
                        qcom,stream-id-range = <0xC00 0x400>;
                        qcom,iova-width = <49>;
                };
        };

	mtl_rx_setup: rx-queues-config {
		snps,rx-queues-to-use = <4>;
		snps,rx-sched-sp;

		queue0 {
			snps,dcb-algorithm;
			snps,map-to-dma-channel = <0x0>;
			snps,route-up;
			snps,priority = <0x1>;
		};

		queue1 {
			snps,dcb-algorithm;
			snps,map-to-dma-channel = <0x1>;
			snps,route-ptp;
		};

		queue2 {
			snps,avb-algorithm;
			snps,map-to-dma-channel = <0x2>;
			snps,route-avcp;
		};

		queue3 {
			snps,avb-algorithm;
			snps,map-to-dma-channel = <0x3>;
			snps,priority = <0xC>;
		};
	};

	mtl_tx_setup: tx-queues-config {
		snps,tx-queues-to-use = <4>;
		snps,tx-sched-sp;
		queue0 {
			snps,dcb-algorithm;
		};

		queue1 {
			snps,dcb-algorithm;
		};

		queue2 {
			snps,avb-algorithm;
			snps,send_slope = <0x1000>;
			snps,idle_slope = <0x1000>;
			snps,high_credit = <0x3E800>;
			snps,low_credit = <0xFFC18000>;
		};

		queue3 {
			snps,avb-algorithm;
			snps,send_slope = <0x1000>;
			snps,idle_slope = <0x1000>;
			snps,high_credit = <0x3E800>;
			snps,low_credit = <0xFFC18000>;
		};
	};

	ethqos_hw: qcom,ethernet@23040000 {
		compatible = "qcom,stmmac-ethqos";
		reg = <0x23040000 0x10000>,
			<0x23056000 0x100>,
			<0x08901000 0xE10>,
			<0x23056100 0x100>;

		reg-names = "stmmaceth", "rgmii","serdes","reseteth";
		clocks = <&gcc GCC_EMAC0_AXI_CLK>,
			<&gcc GCC_EMAC0_SLV_AHB_CLK>,
			<&gcc GCC_EMAC0_PTP_CLK>,
			<&gcc GCC_EMAC0_PHY_AUX_CLK>,
			<&gcc GCC_SGMI_CLKREF_EN>;
		clock-names = "stmmaceth", "pclk", "ptp_ref", "phyaux","sgmi_ref";
		snps,ptp-ref-clk-rate = <250000000>;
		snps,ptp-req-clk-rate = <96000000>;
		interrupts-extended = <&intc 0 946 4>;
		qcom,arm-smmu;

		interrupt-names = "macirq";

		snps,tso;
		snps,pbl = <32>;
		rx-fifo-depth = <16384>;
		tx-fifo-depth = <16384>;

	 /*       qcom,phy-intr-redirect = <&tlmm 7 0>; */

		snps,mtl-rx-config = <&mtl_rx_setup>;
		snps,mtl-tx-config = <&mtl_tx_setup>;

		/* vreg_rgmii-supply = <&pm8775_a_l4>; */
		vreg_emac_phy-supply =  <&vreg_l5a>;
		vreg_rgmii_io_pads-supply = <&vreg_l1c>;

		power-domains = <&gcc EMAC0_GDSC>;

		phy-mode = "sgmii";
		snps,reset-delays-us = <0 11000 70000>;
		pinctrl-names = "dev-emac-mdc",
			"dev-emac-mdio";

		pinctrl-0 = <&emac_mdc>;
		pinctrl-1 = <&emac_mdio>;

		snps,ps-speed = <1000>;

		ethqos_emb_smmu: ethqos_emb_smmu {
			compatible = "qcom,emac-smmu-embedded";

			iommus = <&apps_smmu 0x120 0xf>;
			qcom,iommu-dma = "fastmap";
		};
	};
};
