/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_RNA_BASE (A_ADR + 0x1000)

//Page P0_HDMIRX_PHY_RNA_1
#define REG_0000_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x600)
    #define REG_0000_RNA_ICTRL_PFD_L2_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_0000_RNA_ICTRL_PFD_L2_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_0000_RNA_ICTRL_PFD_L2_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_0004_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x604)
    #define REG_0004_RNA_ICTRL_PFD_L2_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_0004_RNA_ICTRL_PFD_L2_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_0004_RNA_ICTRL_PFD_L2_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_0008_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x608)
    #define REG_0008_RNA_ICTRL_PFD_L2_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_0008_RNA_ICTRL_PFD_L2_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_0008_RNA_ICTRL_PFD_L2_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_000C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x60C)
    #define REG_000C_RNA_ICTRL_PFD_L2_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_000C_RNA_ICTRL_PFD_L2_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_000C_RNA_ICTRL_PFD_L2_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_0010_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x610)
    #define REG_0010_RNA_ICTRL_PFD_L2_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_0010_RNA_ICTRL_PFD_L2_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_0010_RNA_ICTRL_PFD_L3_MOD_0_HDMI2P1_12G Fld(5, 10, AC_MSKB1)
#define REG_0014_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x614)
    #define REG_0014_RNA_ICTRL_PFD_L3_MOD_1_HDMI2P1_10G Fld(5, 0, AC_MSKB0)
    #define REG_0014_RNA_ICTRL_PFD_L3_MOD_2_HDMI2P1_8G Fld(5, 5, AC_MSKW10)
    #define REG_0014_RNA_ICTRL_PFD_L3_MOD_3_HDMI2P1_6G Fld(5, 10, AC_MSKB1)
#define REG_0018_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x618)
    #define REG_0018_RNA_ICTRL_PFD_L3_MOD_4_HDMI2P1_3G Fld(5, 0, AC_MSKB0)
    #define REG_0018_RNA_ICTRL_PFD_L3_MOD_5_HDMI2P0_6G Fld(5, 5, AC_MSKW10)
    #define REG_0018_RNA_ICTRL_PFD_L3_MOD_6_HDMI2P0_4P5G Fld(5, 10, AC_MSKB1)
#define REG_001C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x61C)
    #define REG_001C_RNA_ICTRL_PFD_L3_MOD_7_HDMI2P0_3G Fld(5, 0, AC_MSKB0)
    #define REG_001C_RNA_ICTRL_PFD_L3_MOD_8_HDMI1P4_6G Fld(5, 5, AC_MSKW10)
    #define REG_001C_RNA_ICTRL_PFD_L3_MOD_9_HDMI1P4_4P5G Fld(5, 10, AC_MSKB1)
#define REG_0020_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x620)
    #define REG_0020_RNA_ICTRL_PFD_L3_MOD_10_HDMI1P4_3P6G Fld(5, 0, AC_MSKB0)
    #define REG_0020_RNA_ICTRL_PFD_L3_MOD_11_HDMI1P4_3G Fld(5, 5, AC_MSKW10)
    #define REG_0020_RNA_ICTRL_PFD_L3_MOD_12_HDMI1P4_1P5G Fld(5, 10, AC_MSKB1)
#define REG_0024_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x624)
    #define REG_0024_RNA_ICTRL_PFD_L3_MOD_13_HDMI1P4_0P9G Fld(5, 0, AC_MSKB0)
    #define REG_0024_RNA_ICTRL_PFD_L3_MOD_14_HDMI1P4_0P5G Fld(5, 5, AC_MSKW10)
    #define REG_0024_RNA_PD_BG_MOD_FIX Fld(1, 10, AC_MSKB1)
    #define REG_0024_RNA_PD_CLKIN_MOD_FIX Fld(1, 11, AC_MSKB1)
    #define REG_0024_RNA_PD_DLEV_SAFF_L0_MOD_FIX Fld(1, 12, AC_MSKB1)
    #define REG_0024_RNA_PD_DLEV_SAFF_L1_MOD_FIX Fld(1, 13, AC_MSKB1)
    #define REG_0024_RNA_PD_DLEV_SAFF_L2_MOD_FIX Fld(1, 14, AC_MSKB1)
    #define REG_0024_RNA_PD_DLEV_SAFF_L3_MOD_FIX Fld(1, 15, AC_MSKB1)
#define REG_0028_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x628)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_0_HDMI2P1_12G Fld(1, 0, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_1_HDMI2P1_10G Fld(1, 1, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_2_HDMI2P1_8G Fld(1, 2, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_3_HDMI2P1_6G Fld(1, 3, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_4_HDMI2P1_3G Fld(1, 4, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_5_HDMI2P0_6G Fld(1, 5, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_6_HDMI2P0_4P5G Fld(1, 6, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_7_HDMI2P0_3G Fld(1, 7, AC_MSKB0)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_8_HDMI1P4_6G Fld(1, 8, AC_MSKB1)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_9_HDMI1P4_4P5G Fld(1, 9, AC_MSKB1)
    #define REG_0028_RNA_PD_DLPF_L0_MOD_10_HDMI1P4_3P6G Fld(1, 10, AC_MSKB1)
    #define REG_0028_RNA_PD_DLPF_L1_MOD_0_HDMI2P1_12G Fld(1, 11, AC_MSKB1)
    #define REG_0028_RNA_PD_DLPF_L1_MOD_1_HDMI2P1_10G Fld(1, 12, AC_MSKB1)
    #define REG_0028_RNA_PD_DLPF_L1_MOD_2_HDMI2P1_8G Fld(1, 13, AC_MSKB1)
    #define REG_0028_RNA_PD_DLPF_L1_MOD_3_HDMI2P1_6G Fld(1, 14, AC_MSKB1)
    #define REG_0028_RNA_PD_DLPF_L1_MOD_4_HDMI2P1_3G Fld(1, 15, AC_MSKB1)
#define REG_002C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x62C)
    #define REG_002C_RNA_PD_DLPF_L1_MOD_5_HDMI2P0_6G Fld(1, 0, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L1_MOD_6_HDMI2P0_4P5G Fld(1, 1, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L1_MOD_7_HDMI2P0_3G Fld(1, 2, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L1_MOD_8_HDMI1P4_6G Fld(1, 3, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L1_MOD_9_HDMI1P4_4P5G Fld(1, 4, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L1_MOD_10_HDMI1P4_3P6G Fld(1, 5, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_0_HDMI2P1_12G Fld(1, 6, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_1_HDMI2P1_10G Fld(1, 7, AC_MSKB0)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_2_HDMI2P1_8G Fld(1, 8, AC_MSKB1)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_3_HDMI2P1_6G Fld(1, 9, AC_MSKB1)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_4_HDMI2P1_3G Fld(1, 10, AC_MSKB1)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_5_HDMI2P0_6G Fld(1, 11, AC_MSKB1)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_6_HDMI2P0_4P5G Fld(1, 12, AC_MSKB1)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_7_HDMI2P0_3G Fld(1, 13, AC_MSKB1)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_8_HDMI1P4_6G Fld(1, 14, AC_MSKB1)
    #define REG_002C_RNA_PD_DLPF_L2_MOD_9_HDMI1P4_4P5G Fld(1, 15, AC_MSKB1)
#define REG_0030_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x630)
    #define REG_0030_RNA_PD_DLPF_L2_MOD_10_HDMI1P4_3P6G Fld(1, 0, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_0_HDMI2P1_12G Fld(1, 1, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_1_HDMI2P1_10G Fld(1, 2, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_2_HDMI2P1_8G Fld(1, 3, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_3_HDMI2P1_6G Fld(1, 4, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_4_HDMI2P1_3G Fld(1, 5, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_5_HDMI2P0_6G Fld(1, 6, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_6_HDMI2P0_4P5G Fld(1, 7, AC_MSKB0)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_7_HDMI2P0_3G Fld(1, 8, AC_MSKB1)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_8_HDMI1P4_6G Fld(1, 9, AC_MSKB1)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_9_HDMI1P4_4P5G Fld(1, 10, AC_MSKB1)
    #define REG_0030_RNA_PD_DLPF_L3_MOD_10_HDMI1P4_3P6G Fld(1, 11, AC_MSKB1)
    #define REG_0030_RNA_PD_LANE_L0_MOD_FIX Fld(1, 12, AC_MSKB1)
    #define REG_0030_RNA_PD_LANE_L1_MOD_FIX Fld(1, 13, AC_MSKB1)
    #define REG_0030_RNA_PD_LANE_L2_MOD_FIX Fld(1, 14, AC_MSKB1)
    #define REG_0030_RNA_PD_LANE_L3_MOD_FIX Fld(1, 15, AC_MSKB1)
#define REG_0034_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x634)
    #define REG_0034_RNA_PD_PHDAC_CAL_L0_MOD_FIX Fld(1, 0, AC_MSKB0)
    #define REG_0034_RNA_PD_PHDAC_CAL_L1_MOD_FIX Fld(1, 1, AC_MSKB0)
    #define REG_0034_RNA_PD_PHDAC_CAL_L2_MOD_FIX Fld(1, 2, AC_MSKB0)
    #define REG_0034_RNA_PD_PHDAC_CAL_L3_MOD_FIX Fld(1, 3, AC_MSKB0)
    #define REG_0034_RNA_PD_PHDAC_L0_MOD_FIX Fld(1, 4, AC_MSKB0)
    #define REG_0034_RNA_PD_PHDAC_L1_MOD_FIX Fld(1, 5, AC_MSKB0)
    #define REG_0034_RNA_PD_PHDAC_L2_MOD_FIX Fld(1, 6, AC_MSKB0)
    #define REG_0034_RNA_PD_PHDAC_L3_MOD_FIX Fld(1, 7, AC_MSKB0)
    #define REG_0034_RNA_PD_PLL_L0_MOD_FIX Fld(1, 8, AC_MSKB1)
    #define REG_0034_RNA_PD_PLL_L1_MOD_FIX Fld(1, 9, AC_MSKB1)
    #define REG_0034_RNA_PD_PLL_L2_MOD_FIX Fld(1, 10, AC_MSKB1)
    #define REG_0034_RNA_PD_PLL_L3_MOD_FIX Fld(1, 11, AC_MSKB1)
    #define REG_0034_RNA_PD_SAFF_CAL_L0_MOD_FIX Fld(1, 12, AC_MSKB1)
    #define REG_0034_RNA_PD_SAFF_CAL_L1_MOD_FIX Fld(1, 13, AC_MSKB1)
    #define REG_0034_RNA_PD_SAFF_CAL_L2_MOD_FIX Fld(1, 14, AC_MSKB1)
    #define REG_0034_RNA_PD_SAFF_CAL_L3_MOD_FIX Fld(1, 15, AC_MSKB1)
#define REG_0038_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x638)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_0_HDMI2P1_12G Fld(1, 0, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_1_HDMI2P1_10G Fld(1, 1, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_2_HDMI2P1_8G Fld(1, 2, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_3_HDMI2P1_6G Fld(1, 3, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_4_HDMI2P1_3G Fld(1, 4, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_5_HDMI2P0_6G Fld(1, 5, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_6_HDMI2P0_4P5G Fld(1, 6, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_7_HDMI2P0_3G Fld(1, 7, AC_MSKB0)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_8_HDMI1P4_6G Fld(1, 8, AC_MSKB1)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_9_HDMI1P4_4P5G Fld(1, 9, AC_MSKB1)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_10_HDMI1P4_3P6G Fld(1, 10, AC_MSKB1)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_11_HDMI1P4_3G Fld(1, 11, AC_MSKB1)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_12_HDMI1P4_1P5G Fld(1, 12, AC_MSKB1)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_13_HDMI1P4_0P9G Fld(1, 13, AC_MSKB1)
    #define REG_0038_RNA_PD_UPDN_DMX_L0_MOD_14_HDMI1P4_0P5G Fld(1, 14, AC_MSKB1)
    #define REG_0038_RNA_PD_UPDN_DMX_L1_MOD_0_HDMI2P1_12G Fld(1, 15, AC_MSKB1)
#define REG_003C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x63C)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_1_HDMI2P1_10G Fld(1, 0, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_2_HDMI2P1_8G Fld(1, 1, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_3_HDMI2P1_6G Fld(1, 2, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_4_HDMI2P1_3G Fld(1, 3, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_5_HDMI2P0_6G Fld(1, 4, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_6_HDMI2P0_4P5G Fld(1, 5, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_7_HDMI2P0_3G Fld(1, 6, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_8_HDMI1P4_6G Fld(1, 7, AC_MSKB0)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_9_HDMI1P4_4P5G Fld(1, 8, AC_MSKB1)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_10_HDMI1P4_3P6G Fld(1, 9, AC_MSKB1)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_11_HDMI1P4_3G Fld(1, 10, AC_MSKB1)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_12_HDMI1P4_1P5G Fld(1, 11, AC_MSKB1)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_13_HDMI1P4_0P9G Fld(1, 12, AC_MSKB1)
    #define REG_003C_RNA_PD_UPDN_DMX_L1_MOD_14_HDMI1P4_0P5G Fld(1, 13, AC_MSKB1)
    #define REG_003C_RNA_PD_UPDN_DMX_L2_MOD_0_HDMI2P1_12G Fld(1, 14, AC_MSKB1)
    #define REG_003C_RNA_PD_UPDN_DMX_L2_MOD_1_HDMI2P1_10G Fld(1, 15, AC_MSKB1)
#define REG_0040_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x640)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_2_HDMI2P1_8G Fld(1, 0, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_3_HDMI2P1_6G Fld(1, 1, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_4_HDMI2P1_3G Fld(1, 2, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_5_HDMI2P0_6G Fld(1, 3, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_6_HDMI2P0_4P5G Fld(1, 4, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_7_HDMI2P0_3G Fld(1, 5, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_8_HDMI1P4_6G Fld(1, 6, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_9_HDMI1P4_4P5G Fld(1, 7, AC_MSKB0)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_10_HDMI1P4_3P6G Fld(1, 8, AC_MSKB1)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_11_HDMI1P4_3G Fld(1, 9, AC_MSKB1)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_12_HDMI1P4_1P5G Fld(1, 10, AC_MSKB1)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_13_HDMI1P4_0P9G Fld(1, 11, AC_MSKB1)
    #define REG_0040_RNA_PD_UPDN_DMX_L2_MOD_14_HDMI1P4_0P5G Fld(1, 12, AC_MSKB1)
    #define REG_0040_RNA_PD_UPDN_DMX_L3_MOD_0_HDMI2P1_12G Fld(1, 13, AC_MSKB1)
    #define REG_0040_RNA_PD_UPDN_DMX_L3_MOD_1_HDMI2P1_10G Fld(1, 14, AC_MSKB1)
    #define REG_0040_RNA_PD_UPDN_DMX_L3_MOD_2_HDMI2P1_8G Fld(1, 15, AC_MSKB1)
#define REG_0044_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x644)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_3_HDMI2P1_6G Fld(1, 0, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_4_HDMI2P1_3G Fld(1, 1, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_5_HDMI2P0_6G Fld(1, 2, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_6_HDMI2P0_4P5G Fld(1, 3, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_7_HDMI2P0_3G Fld(1, 4, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_8_HDMI1P4_6G Fld(1, 5, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_9_HDMI1P4_4P5G Fld(1, 6, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_10_HDMI1P4_3P6G Fld(1, 7, AC_MSKB0)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_11_HDMI1P4_3G Fld(1, 8, AC_MSKB1)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_12_HDMI1P4_1P5G Fld(1, 9, AC_MSKB1)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_13_HDMI1P4_0P9G Fld(1, 10, AC_MSKB1)
    #define REG_0044_RNA_PD_UPDN_DMX_L3_MOD_14_HDMI1P4_0P5G Fld(1, 11, AC_MSKB1)
    #define REG_0044_RNA_PD_QD_L0_MOD_FIX Fld(1, 12, AC_MSKB1)
    #define REG_0044_RNA_PD_QD_L1_MOD_FIX Fld(1, 13, AC_MSKB1)
    #define REG_0044_RNA_PD_QD_L2_MOD_FIX Fld(1, 14, AC_MSKB1)
    #define REG_0044_RNA_PD_QD_L3_MOD_FIX Fld(1, 15, AC_MSKB1)
#define REG_0048_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x648)
    #define REG_0048_RNA_PGA_BW_L0_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0048_RNA_PGA_BW_L0_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0048_RNA_PGA_BW_L0_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0048_RNA_PGA_BW_L0_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0048_RNA_PGA_BW_L0_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_004C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x64C)
    #define REG_004C_RNA_PGA_BW_L0_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_004C_RNA_PGA_BW_L0_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_004C_RNA_PGA_BW_L0_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_004C_RNA_PGA_BW_L0_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_004C_RNA_PGA_BW_L0_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0050_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x650)
    #define REG_0050_RNA_PGA_BW_L0_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0050_RNA_PGA_BW_L0_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0050_RNA_PGA_BW_L0_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0050_RNA_PGA_BW_L0_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0050_RNA_PGA_BW_L0_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0054_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x654)
    #define REG_0054_RNA_PGA_BW_L1_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0054_RNA_PGA_BW_L1_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0054_RNA_PGA_BW_L1_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0054_RNA_PGA_BW_L1_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0054_RNA_PGA_BW_L1_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0058_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x658)
    #define REG_0058_RNA_PGA_BW_L1_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0058_RNA_PGA_BW_L1_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0058_RNA_PGA_BW_L1_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0058_RNA_PGA_BW_L1_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0058_RNA_PGA_BW_L1_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_005C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x65C)
    #define REG_005C_RNA_PGA_BW_L1_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_005C_RNA_PGA_BW_L1_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_005C_RNA_PGA_BW_L1_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_005C_RNA_PGA_BW_L1_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_005C_RNA_PGA_BW_L1_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0060_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x660)
    #define REG_0060_RNA_PGA_BW_L2_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0060_RNA_PGA_BW_L2_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0060_RNA_PGA_BW_L2_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0060_RNA_PGA_BW_L2_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0060_RNA_PGA_BW_L2_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0064_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x664)
    #define REG_0064_RNA_PGA_BW_L2_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0064_RNA_PGA_BW_L2_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0064_RNA_PGA_BW_L2_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0064_RNA_PGA_BW_L2_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0064_RNA_PGA_BW_L2_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0068_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x668)
    #define REG_0068_RNA_PGA_BW_L2_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0068_RNA_PGA_BW_L2_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0068_RNA_PGA_BW_L2_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0068_RNA_PGA_BW_L2_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0068_RNA_PGA_BW_L2_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_006C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x66C)
    #define REG_006C_RNA_PGA_BW_L3_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_006C_RNA_PGA_BW_L3_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_006C_RNA_PGA_BW_L3_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_006C_RNA_PGA_BW_L3_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_006C_RNA_PGA_BW_L3_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0070_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x670)
    #define REG_0070_RNA_PGA_BW_L3_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0070_RNA_PGA_BW_L3_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0070_RNA_PGA_BW_L3_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0070_RNA_PGA_BW_L3_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0070_RNA_PGA_BW_L3_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0074_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x674)
    #define REG_0074_RNA_PGA_BW_L3_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0074_RNA_PGA_BW_L3_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0074_RNA_PGA_BW_L3_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0074_RNA_PGA_BW_L3_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0074_RNA_PGA_BW_L3_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0078_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x678)
    #define REG_0078_RNA_RCTRL_PLL_L0_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0078_RNA_RCTRL_PLL_L0_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0078_RNA_RCTRL_PLL_L0_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0078_RNA_RCTRL_PLL_L0_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0078_RNA_RCTRL_PLL_L0_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_007C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x67C)
    #define REG_007C_RNA_RCTRL_PLL_L0_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_007C_RNA_RCTRL_PLL_L0_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_007C_RNA_RCTRL_PLL_L0_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_007C_RNA_RCTRL_PLL_L0_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_007C_RNA_RCTRL_PLL_L0_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0080_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x680)
    #define REG_0080_RNA_RCTRL_PLL_L0_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0080_RNA_RCTRL_PLL_L0_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0080_RNA_RCTRL_PLL_L0_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0080_RNA_RCTRL_PLL_L0_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0080_RNA_RCTRL_PLL_L0_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0084_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x684)
    #define REG_0084_RNA_RCTRL_PLL_L1_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0084_RNA_RCTRL_PLL_L1_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0084_RNA_RCTRL_PLL_L1_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0084_RNA_RCTRL_PLL_L1_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0084_RNA_RCTRL_PLL_L1_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0088_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x688)
    #define REG_0088_RNA_RCTRL_PLL_L1_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0088_RNA_RCTRL_PLL_L1_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0088_RNA_RCTRL_PLL_L1_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0088_RNA_RCTRL_PLL_L1_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0088_RNA_RCTRL_PLL_L1_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_008C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x68C)
    #define REG_008C_RNA_RCTRL_PLL_L1_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_008C_RNA_RCTRL_PLL_L1_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_008C_RNA_RCTRL_PLL_L1_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_008C_RNA_RCTRL_PLL_L1_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_008C_RNA_RCTRL_PLL_L1_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_0090_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x690)
    #define REG_0090_RNA_RCTRL_PLL_L2_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_0090_RNA_RCTRL_PLL_L2_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_0090_RNA_RCTRL_PLL_L2_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_0090_RNA_RCTRL_PLL_L2_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_0090_RNA_RCTRL_PLL_L2_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_0094_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x694)
    #define REG_0094_RNA_RCTRL_PLL_L2_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_0094_RNA_RCTRL_PLL_L2_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_0094_RNA_RCTRL_PLL_L2_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_0094_RNA_RCTRL_PLL_L2_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_0094_RNA_RCTRL_PLL_L2_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_0098_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x698)
    #define REG_0098_RNA_RCTRL_PLL_L2_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_0098_RNA_RCTRL_PLL_L2_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_0098_RNA_RCTRL_PLL_L2_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_0098_RNA_RCTRL_PLL_L2_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_0098_RNA_RCTRL_PLL_L2_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)

//Page P0_HDMIRX_PHY_RNA_2
#define REG_009C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x69C)
    #define REG_009C_RNA_RCTRL_PLL_L3_MOD_0_HDMI2P1_12G Fld(3, 0, AC_MSKB0)
    #define REG_009C_RNA_RCTRL_PLL_L3_MOD_1_HDMI2P1_10G Fld(3, 3, AC_MSKB0)
    #define REG_009C_RNA_RCTRL_PLL_L3_MOD_2_HDMI2P1_8G Fld(3, 6, AC_MSKW10)
    #define REG_009C_RNA_RCTRL_PLL_L3_MOD_3_HDMI2P1_6G Fld(3, 9, AC_MSKB1)
    #define REG_009C_RNA_RCTRL_PLL_L3_MOD_4_HDMI2P1_3G Fld(3, 12, AC_MSKB1)
#define REG_00A0_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6A0)
    #define REG_00A0_RNA_RCTRL_PLL_L3_MOD_5_HDMI2P0_6G Fld(3, 0, AC_MSKB0)
    #define REG_00A0_RNA_RCTRL_PLL_L3_MOD_6_HDMI2P0_4P5G Fld(3, 3, AC_MSKB0)
    #define REG_00A0_RNA_RCTRL_PLL_L3_MOD_7_HDMI2P0_3G Fld(3, 6, AC_MSKW10)
    #define REG_00A0_RNA_RCTRL_PLL_L3_MOD_8_HDMI1P4_6G Fld(3, 9, AC_MSKB1)
    #define REG_00A0_RNA_RCTRL_PLL_L3_MOD_9_HDMI1P4_4P5G Fld(3, 12, AC_MSKB1)
#define REG_00A4_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6A4)
    #define REG_00A4_RNA_RCTRL_PLL_L3_MOD_10_HDMI1P4_3P6G Fld(3, 0, AC_MSKB0)
    #define REG_00A4_RNA_RCTRL_PLL_L3_MOD_11_HDMI1P4_3G Fld(3, 3, AC_MSKB0)
    #define REG_00A4_RNA_RCTRL_PLL_L3_MOD_12_HDMI1P4_1P5G Fld(3, 6, AC_MSKW10)
    #define REG_00A4_RNA_RCTRL_PLL_L3_MOD_13_HDMI1P4_0P9G Fld(3, 9, AC_MSKB1)
    #define REG_00A4_RNA_RCTRL_PLL_L3_MOD_14_HDMI1P4_0P5G Fld(3, 12, AC_MSKB1)
#define REG_00A8_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6A8)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_0_HDMI2P1_12G Fld(2, 0, AC_MSKB0)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_1_HDMI2P1_10G Fld(2, 2, AC_MSKB0)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_2_HDMI2P1_8G Fld(2, 4, AC_MSKB0)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_3_HDMI2P1_6G Fld(2, 6, AC_MSKB0)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_4_HDMI2P1_3G Fld(2, 8, AC_MSKB1)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_5_HDMI2P0_6G Fld(2, 10, AC_MSKB1)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_6_HDMI2P0_4P5G Fld(2, 12, AC_MSKB1)
    #define REG_00A8_RNA_SEL_CLKIN_L0_MOD_7_HDMI2P0_3G Fld(2, 14, AC_MSKB1)
#define REG_00AC_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6AC)
    #define REG_00AC_RNA_SEL_CLKIN_L0_MOD_8_HDMI1P4_6G Fld(2, 0, AC_MSKB0)
    #define REG_00AC_RNA_SEL_CLKIN_L0_MOD_9_HDMI1P4_4P5G Fld(2, 2, AC_MSKB0)
    #define REG_00AC_RNA_SEL_CLKIN_L0_MOD_10_HDMI1P4_3P6G Fld(2, 4, AC_MSKB0)
    #define REG_00AC_RNA_SEL_CLKIN_L0_MOD_11_HDMI1P4_3G Fld(2, 6, AC_MSKB0)
    #define REG_00AC_RNA_SEL_CLKIN_L0_MOD_12_HDMI1P4_1P5G Fld(2, 8, AC_MSKB1)
    #define REG_00AC_RNA_SEL_CLKIN_L0_MOD_13_HDMI1P4_0P9G Fld(2, 10, AC_MSKB1)
    #define REG_00AC_RNA_SEL_CLKIN_L0_MOD_14_HDMI1P4_0P5G Fld(2, 12, AC_MSKB1)
    #define REG_00AC_RNA_SEL_CLKIN_L1_MOD_0_HDMI2P1_12G Fld(2, 14, AC_MSKB1)
#define REG_00B0_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6B0)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_1_HDMI2P1_10G Fld(2, 0, AC_MSKB0)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_2_HDMI2P1_8G Fld(2, 2, AC_MSKB0)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_3_HDMI2P1_6G Fld(2, 4, AC_MSKB0)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_4_HDMI2P1_3G Fld(2, 6, AC_MSKB0)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_5_HDMI2P0_6G Fld(2, 8, AC_MSKB1)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_6_HDMI2P0_4P5G Fld(2, 10, AC_MSKB1)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_7_HDMI2P0_3G Fld(2, 12, AC_MSKB1)
    #define REG_00B0_RNA_SEL_CLKIN_L1_MOD_8_HDMI1P4_6G Fld(2, 14, AC_MSKB1)
#define REG_00B4_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6B4)
    #define REG_00B4_RNA_SEL_CLKIN_L1_MOD_9_HDMI1P4_4P5G Fld(2, 0, AC_MSKB0)
    #define REG_00B4_RNA_SEL_CLKIN_L1_MOD_10_HDMI1P4_3P6G Fld(2, 2, AC_MSKB0)
    #define REG_00B4_RNA_SEL_CLKIN_L1_MOD_11_HDMI1P4_3G Fld(2, 4, AC_MSKB0)
    #define REG_00B4_RNA_SEL_CLKIN_L1_MOD_12_HDMI1P4_1P5G Fld(2, 6, AC_MSKB0)
    #define REG_00B4_RNA_SEL_CLKIN_L1_MOD_13_HDMI1P4_0P9G Fld(2, 8, AC_MSKB1)
    #define REG_00B4_RNA_SEL_CLKIN_L1_MOD_14_HDMI1P4_0P5G Fld(2, 10, AC_MSKB1)
    #define REG_00B4_RNA_SEL_CLKIN_L2_MOD_0_HDMI2P1_12G Fld(2, 12, AC_MSKB1)
    #define REG_00B4_RNA_SEL_CLKIN_L2_MOD_1_HDMI2P1_10G Fld(2, 14, AC_MSKB1)
#define REG_00B8_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6B8)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_2_HDMI2P1_8G Fld(2, 0, AC_MSKB0)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_3_HDMI2P1_6G Fld(2, 2, AC_MSKB0)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_4_HDMI2P1_3G Fld(2, 4, AC_MSKB0)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_5_HDMI2P0_6G Fld(2, 6, AC_MSKB0)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_6_HDMI2P0_4P5G Fld(2, 8, AC_MSKB1)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_7_HDMI2P0_3G Fld(2, 10, AC_MSKB1)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_8_HDMI1P4_6G Fld(2, 12, AC_MSKB1)
    #define REG_00B8_RNA_SEL_CLKIN_L2_MOD_9_HDMI1P4_4P5G Fld(2, 14, AC_MSKB1)
#define REG_00BC_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6BC)
    #define REG_00BC_RNA_SEL_CLKIN_L2_MOD_10_HDMI1P4_3P6G Fld(2, 0, AC_MSKB0)
    #define REG_00BC_RNA_SEL_CLKIN_L2_MOD_11_HDMI1P4_3G Fld(2, 2, AC_MSKB0)
    #define REG_00BC_RNA_SEL_CLKIN_L2_MOD_12_HDMI1P4_1P5G Fld(2, 4, AC_MSKB0)
    #define REG_00BC_RNA_SEL_CLKIN_L2_MOD_13_HDMI1P4_0P9G Fld(2, 6, AC_MSKB0)
    #define REG_00BC_RNA_SEL_CLKIN_L2_MOD_14_HDMI1P4_0P5G Fld(2, 8, AC_MSKB1)
    #define REG_00BC_RNA_SEL_CLKIN_L3_MOD_0_HDMI2P1_12G Fld(2, 10, AC_MSKB1)
    #define REG_00BC_RNA_SEL_CLKIN_L3_MOD_1_HDMI2P1_10G Fld(2, 12, AC_MSKB1)
    #define REG_00BC_RNA_SEL_CLKIN_L3_MOD_2_HDMI2P1_8G Fld(2, 14, AC_MSKB1)
#define REG_00C0_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6C0)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_3_HDMI2P1_6G Fld(2, 0, AC_MSKB0)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_4_HDMI2P1_3G Fld(2, 2, AC_MSKB0)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_5_HDMI2P0_6G Fld(2, 4, AC_MSKB0)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_6_HDMI2P0_4P5G Fld(2, 6, AC_MSKB0)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_7_HDMI2P0_3G Fld(2, 8, AC_MSKB1)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_8_HDMI1P4_6G Fld(2, 10, AC_MSKB1)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_9_HDMI1P4_4P5G Fld(2, 12, AC_MSKB1)
    #define REG_00C0_RNA_SEL_CLKIN_L3_MOD_10_HDMI1P4_3P6G Fld(2, 14, AC_MSKB1)
#define REG_00C4_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6C4)
    #define REG_00C4_RNA_SEL_CLKIN_L3_MOD_11_HDMI1P4_3G Fld(2, 0, AC_MSKB0)
    #define REG_00C4_RNA_SEL_CLKIN_L3_MOD_12_HDMI1P4_1P5G Fld(2, 2, AC_MSKB0)
    #define REG_00C4_RNA_SEL_CLKIN_L3_MOD_13_HDMI1P4_0P9G Fld(2, 4, AC_MSKB0)
    #define REG_00C4_RNA_SEL_CLKIN_L3_MOD_14_HDMI1P4_0P5G Fld(2, 6, AC_MSKB0)
    #define REG_00C4_RNA_SEL_PHDAC_L0_MOD_0_HDMI2P1_12G Fld(2, 8, AC_MSKB1)
    #define REG_00C4_RNA_SEL_PHDAC_L0_MOD_1_HDMI2P1_10G Fld(2, 10, AC_MSKB1)
    #define REG_00C4_RNA_SEL_PHDAC_L0_MOD_2_HDMI2P1_8G Fld(2, 12, AC_MSKB1)
    #define REG_00C4_RNA_SEL_PHDAC_L0_MOD_3_HDMI2P1_6G Fld(2, 14, AC_MSKB1)
#define REG_00C8_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6C8)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_4_HDMI2P1_3G Fld(2, 0, AC_MSKB0)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_5_HDMI2P0_6G Fld(2, 2, AC_MSKB0)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_6_HDMI2P0_4P5G Fld(2, 4, AC_MSKB0)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_7_HDMI2P0_3G Fld(2, 6, AC_MSKB0)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_8_HDMI1P4_6G Fld(2, 8, AC_MSKB1)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_9_HDMI1P4_4P5G Fld(2, 10, AC_MSKB1)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_10_HDMI1P4_3P6G Fld(2, 12, AC_MSKB1)
    #define REG_00C8_RNA_SEL_PHDAC_L0_MOD_11_HDMI1P4_3G Fld(2, 14, AC_MSKB1)
#define REG_00CC_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6CC)
    #define REG_00CC_RNA_SEL_PHDAC_L0_MOD_12_HDMI1P4_1P5G Fld(2, 0, AC_MSKB0)
    #define REG_00CC_RNA_SEL_PHDAC_L0_MOD_13_HDMI1P4_0P9G Fld(2, 2, AC_MSKB0)
    #define REG_00CC_RNA_SEL_PHDAC_L0_MOD_14_HDMI1P4_0P5G Fld(2, 4, AC_MSKB0)
    #define REG_00CC_RNA_SEL_PHDAC_L1_MOD_0_HDMI2P1_12G Fld(2, 6, AC_MSKB0)
    #define REG_00CC_RNA_SEL_PHDAC_L1_MOD_1_HDMI2P1_10G Fld(2, 8, AC_MSKB1)
    #define REG_00CC_RNA_SEL_PHDAC_L1_MOD_2_HDMI2P1_8G Fld(2, 10, AC_MSKB1)
    #define REG_00CC_RNA_SEL_PHDAC_L1_MOD_3_HDMI2P1_6G Fld(2, 12, AC_MSKB1)
    #define REG_00CC_RNA_SEL_PHDAC_L1_MOD_4_HDMI2P1_3G Fld(2, 14, AC_MSKB1)
#define REG_00D0_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6D0)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_5_HDMI2P0_6G Fld(2, 0, AC_MSKB0)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_6_HDMI2P0_4P5G Fld(2, 2, AC_MSKB0)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_7_HDMI2P0_3G Fld(2, 4, AC_MSKB0)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_8_HDMI1P4_6G Fld(2, 6, AC_MSKB0)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_9_HDMI1P4_4P5G Fld(2, 8, AC_MSKB1)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_10_HDMI1P4_3P6G Fld(2, 10, AC_MSKB1)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_11_HDMI1P4_3G Fld(2, 12, AC_MSKB1)
    #define REG_00D0_RNA_SEL_PHDAC_L1_MOD_12_HDMI1P4_1P5G Fld(2, 14, AC_MSKB1)
#define REG_00D4_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6D4)
    #define REG_00D4_RNA_SEL_PHDAC_L1_MOD_13_HDMI1P4_0P9G Fld(2, 0, AC_MSKB0)
    #define REG_00D4_RNA_SEL_PHDAC_L1_MOD_14_HDMI1P4_0P5G Fld(2, 2, AC_MSKB0)
    #define REG_00D4_RNA_SEL_PHDAC_L2_MOD_0_HDMI2P1_12G Fld(2, 4, AC_MSKB0)
    #define REG_00D4_RNA_SEL_PHDAC_L2_MOD_1_HDMI2P1_10G Fld(2, 6, AC_MSKB0)
    #define REG_00D4_RNA_SEL_PHDAC_L2_MOD_2_HDMI2P1_8G Fld(2, 8, AC_MSKB1)
    #define REG_00D4_RNA_SEL_PHDAC_L2_MOD_3_HDMI2P1_6G Fld(2, 10, AC_MSKB1)
    #define REG_00D4_RNA_SEL_PHDAC_L2_MOD_4_HDMI2P1_3G Fld(2, 12, AC_MSKB1)
    #define REG_00D4_RNA_SEL_PHDAC_L2_MOD_5_HDMI2P0_6G Fld(2, 14, AC_MSKB1)
#define REG_00D8_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6D8)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_6_HDMI2P0_4P5G Fld(2, 0, AC_MSKB0)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_7_HDMI2P0_3G Fld(2, 2, AC_MSKB0)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_8_HDMI1P4_6G Fld(2, 4, AC_MSKB0)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_9_HDMI1P4_4P5G Fld(2, 6, AC_MSKB0)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_10_HDMI1P4_3P6G Fld(2, 8, AC_MSKB1)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_11_HDMI1P4_3G Fld(2, 10, AC_MSKB1)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_12_HDMI1P4_1P5G Fld(2, 12, AC_MSKB1)
    #define REG_00D8_RNA_SEL_PHDAC_L2_MOD_13_HDMI1P4_0P9G Fld(2, 14, AC_MSKB1)
#define REG_00DC_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6DC)
    #define REG_00DC_RNA_SEL_PHDAC_L2_MOD_14_HDMI1P4_0P5G Fld(2, 0, AC_MSKB0)
    #define REG_00DC_RNA_SEL_PHDAC_L3_MOD_0_HDMI2P1_12G Fld(2, 2, AC_MSKB0)
    #define REG_00DC_RNA_SEL_PHDAC_L3_MOD_1_HDMI2P1_10G Fld(2, 4, AC_MSKB0)
    #define REG_00DC_RNA_SEL_PHDAC_L3_MOD_2_HDMI2P1_8G Fld(2, 6, AC_MSKB0)
    #define REG_00DC_RNA_SEL_PHDAC_L3_MOD_3_HDMI2P1_6G Fld(2, 8, AC_MSKB1)
    #define REG_00DC_RNA_SEL_PHDAC_L3_MOD_4_HDMI2P1_3G Fld(2, 10, AC_MSKB1)
    #define REG_00DC_RNA_SEL_PHDAC_L3_MOD_5_HDMI2P0_6G Fld(2, 12, AC_MSKB1)
    #define REG_00DC_RNA_SEL_PHDAC_L3_MOD_6_HDMI2P0_4P5G Fld(2, 14, AC_MSKB1)
#define REG_00E0_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x6E0)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_7_HDMI2P0_3G Fld(2, 0, AC_MSKB0)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_8_HDMI1P4_6G Fld(2, 2, AC_MSKB0)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_9_HDMI1P4_4P5G Fld(2, 4, AC_MSKB0)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_10_HDMI1P4_3P6G Fld(2, 6, AC_MSKB0)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_11_HDMI1P4_3G Fld(2, 8, AC_MSKB1)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_12_HDMI1P4_1P5G Fld(2, 10, AC_MSKB1)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_13_HDMI1P4_0P9G Fld(2, 12, AC_MSKB1)
    #define REG_00E0_RNA_SEL_PHDAC_L3_MOD_14_HDMI1P4_0P5G Fld(2, 14, AC_MSKB1)
#define REG_0118_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x718)
    #define REG_0118_RNA_DFE_BW_L0_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0118_RNA_DFE_BW_L1_SEL Fld(1, 1, AC_MSKB0)
    #define REG_0118_RNA_DFE_BW_L2_SEL Fld(1, 2, AC_MSKB0)
    #define REG_0118_RNA_DFE_BW_L3_SEL Fld(1, 3, AC_MSKB0)
    #define REG_0118_RNA_DFE_MODE_L0_SEL Fld(1, 4, AC_MSKB0)
    #define REG_0118_RNA_DFE_MODE_L1_SEL Fld(1, 5, AC_MSKB0)
    #define REG_0118_RNA_DFE_MODE_L2_SEL Fld(1, 6, AC_MSKB0)
    #define REG_0118_RNA_DFE_MODE_L3_SEL Fld(1, 7, AC_MSKB0)
    #define REG_0118_RNA_DIVSEL_IN_L0_SEL Fld(1, 8, AC_MSKB1)
    #define REG_0118_RNA_DIVSEL_IN_L1_SEL Fld(1, 9, AC_MSKB1)
    #define REG_0118_RNA_DIVSEL_IN_L2_SEL Fld(1, 10, AC_MSKB1)
    #define REG_0118_RNA_DIVSEL_IN_L3_SEL Fld(1, 11, AC_MSKB1)
    #define REG_0118_RNA_DIVSEL_PLL_L0_SEL Fld(1, 12, AC_MSKB1)
    #define REG_0118_RNA_DIVSEL_PLL_L1_SEL Fld(1, 13, AC_MSKB1)
    #define REG_0118_RNA_DIVSEL_PLL_L2_SEL Fld(1, 14, AC_MSKB1)
    #define REG_0118_RNA_DIVSEL_PLL_L3_SEL Fld(1, 15, AC_MSKB1)
#define REG_011C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x71C)
    #define REG_011C_RNA_DIVSEL_POST_L0_SEL Fld(1, 0, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_POST_L1_SEL Fld(1, 1, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_POST_L2_SEL Fld(1, 2, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_POST_L3_SEL Fld(1, 3, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_RX2TX_SEL Fld(1, 4, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_VCODIV_L0_SEL Fld(1, 5, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_VCODIV_L1_SEL Fld(1, 6, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_VCODIV_L2_SEL Fld(1, 7, AC_MSKB0)
    #define REG_011C_RNA_DIVSEL_VCODIV_L3_SEL Fld(1, 8, AC_MSKB1)
    #define REG_011C_RNA_DLPF_KI_L0_SEL Fld(1, 9, AC_MSKB1)
    #define REG_011C_RNA_DLPF_KI_L1_SEL Fld(1, 10, AC_MSKB1)
    #define REG_011C_RNA_DLPF_KI_L2_SEL Fld(1, 11, AC_MSKB1)
    #define REG_011C_RNA_DLPF_KI_L3_SEL Fld(1, 12, AC_MSKB1)
    #define REG_011C_RNA_DLPF_KP_L0_SEL Fld(1, 13, AC_MSKB1)
    #define REG_011C_RNA_DLPF_KP_L1_SEL Fld(1, 14, AC_MSKB1)
    #define REG_011C_RNA_DLPF_KP_L2_SEL Fld(1, 15, AC_MSKB1)
#define REG_0120_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x720)
    #define REG_0120_RNA_DLPF_KP_L3_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0120_RNA_EN_ACDR_MODE_SEL Fld(1, 1, AC_MSKB0)
    #define REG_0120_RNA_EN_CLKO_PIX_2X_SEL Fld(1, 2, AC_MSKB0)
    #define REG_0120_RNA_EN_CLKO_RX2TX_SEL Fld(1, 3, AC_MSKB0)
    #define REG_0120_RNA_EN_CLKO_VCODIV_L0_SEL Fld(1, 4, AC_MSKB0)
    #define REG_0120_RNA_EN_CLKO_VCODIV_L1_SEL Fld(1, 5, AC_MSKB0)
    #define REG_0120_RNA_EN_CLKO_VCODIV_L2_SEL Fld(1, 6, AC_MSKB0)
    #define REG_0120_RNA_EN_CLKO_VCODIV_L3_SEL Fld(1, 7, AC_MSKB0)
    #define REG_0120_RNA_EN_DATARATE_DIV36_2X_SEL Fld(1, 8, AC_MSKB1)
    #define REG_0120_RNA_EN_HDMI2P1_SEL Fld(1, 9, AC_MSKB1)
    #define REG_0120_RNA_EQ_BW_L0_SEL Fld(1, 10, AC_MSKB1)
    #define REG_0120_RNA_EQ_BW_L1_SEL Fld(1, 11, AC_MSKB1)
    #define REG_0120_RNA_EQ_BW_L2_SEL Fld(1, 12, AC_MSKB1)
    #define REG_0120_RNA_EQ_BW_L3_SEL Fld(1, 13, AC_MSKB1)
    #define REG_0120_RNA_EQ_CODE_MODE_L0_SEL Fld(1, 14, AC_MSKB1)
    #define REG_0120_RNA_EQ_CODE_MODE_L1_SEL Fld(1, 15, AC_MSKB1)
#define REG_0124_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x724)
    #define REG_0124_RNA_EQ_CODE_MODE_L2_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0124_RNA_EQ_CODE_MODE_L3_SEL Fld(1, 1, AC_MSKB0)
    #define REG_0124_RNA_ICTRL_PD_L0_SEL Fld(1, 2, AC_MSKB0)
    #define REG_0124_RNA_ICTRL_PD_L1_SEL Fld(1, 3, AC_MSKB0)
    #define REG_0124_RNA_ICTRL_PD_L2_SEL Fld(1, 4, AC_MSKB0)
    #define REG_0124_RNA_ICTRL_PD_L3_SEL Fld(1, 5, AC_MSKB0)
    #define REG_0124_RNA_ICTRL_PFD_L0_SEL Fld(1, 6, AC_MSKB0)
    #define REG_0124_RNA_ICTRL_PFD_L1_SEL Fld(1, 7, AC_MSKB0)
    #define REG_0124_RNA_ICTRL_PFD_L2_SEL Fld(1, 8, AC_MSKB1)
    #define REG_0124_RNA_ICTRL_PFD_L3_SEL Fld(1, 9, AC_MSKB1)
    #define REG_0124_RNA_PD_BG_SEL Fld(1, 10, AC_MSKB1)
    #define REG_0124_RNA_PD_CLKIN_SEL Fld(1, 11, AC_MSKB1)
    #define REG_0124_RNA_PD_DLEV_SAFF_L0_SEL Fld(1, 12, AC_MSKB1)
    #define REG_0124_RNA_PD_DLEV_SAFF_L1_SEL Fld(1, 13, AC_MSKB1)
    #define REG_0124_RNA_PD_DLEV_SAFF_L2_SEL Fld(1, 14, AC_MSKB1)
    #define REG_0124_RNA_PD_DLEV_SAFF_L3_SEL Fld(1, 15, AC_MSKB1)
#define REG_0128_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x728)
    #define REG_0128_RNA_PD_DLPF_L0_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0128_RNA_PD_DLPF_L1_SEL Fld(1, 1, AC_MSKB0)
    #define REG_0128_RNA_PD_DLPF_L2_SEL Fld(1, 2, AC_MSKB0)
    #define REG_0128_RNA_PD_DLPF_L3_SEL Fld(1, 3, AC_MSKB0)
    #define REG_0128_RNA_PD_LANE_L0_SEL Fld(1, 4, AC_MSKB0)
    #define REG_0128_RNA_PD_LANE_L1_SEL Fld(1, 5, AC_MSKB0)
    #define REG_0128_RNA_PD_LANE_L2_SEL Fld(1, 6, AC_MSKB0)
    #define REG_0128_RNA_PD_LANE_L3_SEL Fld(1, 7, AC_MSKB0)
    #define REG_0128_RNA_PD_PHDAC_CAL_L0_SEL Fld(1, 8, AC_MSKB1)
    #define REG_0128_RNA_PD_PHDAC_CAL_L1_SEL Fld(1, 9, AC_MSKB1)
    #define REG_0128_RNA_PD_PHDAC_CAL_L2_SEL Fld(1, 10, AC_MSKB1)
    #define REG_0128_RNA_PD_PHDAC_CAL_L3_SEL Fld(1, 11, AC_MSKB1)
    #define REG_0128_RNA_PD_PHDAC_L0_SEL Fld(1, 12, AC_MSKB1)
    #define REG_0128_RNA_PD_PHDAC_L1_SEL Fld(1, 13, AC_MSKB1)
    #define REG_0128_RNA_PD_PHDAC_L2_SEL Fld(1, 14, AC_MSKB1)
    #define REG_0128_RNA_PD_PHDAC_L3_SEL Fld(1, 15, AC_MSKB1)
#define REG_012C_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x72C)
    #define REG_012C_RNA_PD_PLL_L0_SEL Fld(1, 0, AC_MSKB0)
    #define REG_012C_RNA_PD_PLL_L1_SEL Fld(1, 1, AC_MSKB0)
    #define REG_012C_RNA_PD_PLL_L2_SEL Fld(1, 2, AC_MSKB0)
    #define REG_012C_RNA_PD_PLL_L3_SEL Fld(1, 3, AC_MSKB0)
    #define REG_012C_RNA_PD_SAFF_CAL_L0_SEL Fld(1, 4, AC_MSKB0)
    #define REG_012C_RNA_PD_SAFF_CAL_L1_SEL Fld(1, 5, AC_MSKB0)
    #define REG_012C_RNA_PD_SAFF_CAL_L2_SEL Fld(1, 6, AC_MSKB0)
    #define REG_012C_RNA_PD_SAFF_CAL_L3_SEL Fld(1, 7, AC_MSKB0)
    #define REG_012C_RNA_PD_UPDN_DMX_L0_SEL Fld(1, 8, AC_MSKB1)
    #define REG_012C_RNA_PD_UPDN_DMX_L1_SEL Fld(1, 9, AC_MSKB1)
    #define REG_012C_RNA_PD_UPDN_DMX_L2_SEL Fld(1, 10, AC_MSKB1)
    #define REG_012C_RNA_PD_UPDN_DMX_L3_SEL Fld(1, 11, AC_MSKB1)
    #define REG_012C_RNA_PD_QD_L0_SEL Fld(1, 12, AC_MSKB1)
    #define REG_012C_RNA_PD_QD_L1_SEL Fld(1, 13, AC_MSKB1)
    #define REG_012C_RNA_PD_QD_L2_SEL Fld(1, 14, AC_MSKB1)
    #define REG_012C_RNA_PD_QD_L3_SEL Fld(1, 15, AC_MSKB1)
#define REG_0130_RNA (HDMIRX_P0_PHY_RNA_BASE + 0x730)
    #define REG_0130_RNA_PGA_BW_L0_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0130_RNA_PGA_BW_L1_SEL Fld(1, 1, AC_MSKB0)
    #define REG_0130_RNA_PGA_BW_L2_SEL Fld(1, 2, AC_MSKB0)
    #define REG_0130_RNA_PGA_BW_L3_SEL Fld(1, 3, AC_MSKB0)
    #define REG_0130_RNA_RCTRL_PLL_L0_SEL Fld(1, 4, AC_MSKB0)
    #define REG_0130_RNA_RCTRL_PLL_L1_SEL Fld(1, 5, AC_MSKB0)
    #define REG_0130_RNA_RCTRL_PLL_L2_SEL Fld(1, 6, AC_MSKB0)
    #define REG_0130_RNA_RCTRL_PLL_L3_SEL Fld(1, 7, AC_MSKB0)
    #define REG_0130_RNA_SEL_CLKIN_L0_SEL Fld(1, 8, AC_MSKB1)
    #define REG_0130_RNA_SEL_CLKIN_L1_SEL Fld(1, 9, AC_MSKB1)
    #define REG_0130_RNA_SEL_CLKIN_L2_SEL Fld(1, 10, AC_MSKB1)
    #define REG_0130_RNA_SEL_CLKIN_L3_SEL Fld(1, 11, AC_MSKB1)
    #define REG_0130_RNA_SEL_PHDAC_L0_SEL Fld(1, 12, AC_MSKB1)
    #define REG_0130_RNA_SEL_PHDAC_L1_SEL Fld(1, 13, AC_MSKB1)
    #define REG_0130_RNA_SEL_PHDAC_L2_SEL Fld(1, 14, AC_MSKB1)
    #define REG_0130_RNA_SEL_PHDAC_L3_SEL Fld(1, 15, AC_MSKB1)

