---
title: "gf180-inkjet-driver"
description: "layout- and GDS-oriented design notes"
---

# ğŸ–¼ GDS Screenshot Index

This page lists **all screenshot PNGs** generated during the  
**GF180 HV layout and GDS-oriented exploration**.

Each image corresponds to a **concrete GDS artifact** and a  
**documented Run or structural milestone**.

This index exists purely to make **visual inspection fast and unambiguous**.

---

## ğŸ§° Environment

<img src="01_gf180_inkjet_env_klayout.png" width="80%" />

- ğŸ–¥ KLayout environment used for all manual and macro-based layout work

---

## ğŸ§± HV_SW_UNIT â€“ Single / Array (Baseline)

<img src="02_hv_sw_unit_gds.png" width="80%" />

- âš¡ Single **HV_SW_UNIT** with DNWELL and guard ring

<img src="03_hv_unit_array_full_gds.png" width="80%" />

- ğŸ§© Naive array with per-unit DNWELL and guard ring  
- âŒ Pitch dominated by guard ring enclosure

---

## ğŸ” Guard Ring Sharing Study

<img src="04_hv_sw_unit_array_gr_shared_FIXED_gds.png" width="80%" />

- ğŸ§ª Column-wise guard ring sharing (intermediate state)

<img src="05_hv_sw_unit_array_gr_shared_clean_gds.png" width="80%" />

- ğŸ§¹ Guard-ring-clean shared configuration  
- ğŸ“ Guard ring no longer dominant pitch limiter

---

## ğŸŸ¡ 300 dpi Array (Golden Baseline)

<img src="06_hv_sw_unit_array_gr_shared_300dpi.png" width="80%" />

- ğŸ“ 300 dpi (~85 Âµm pitch) array  
- âœ… Structurally feasible under GF180 DNWELL constraints  
- â­ Treated as **golden baseline**

---

## ğŸ§ª Run 001 â€“ Probe Layout

<img src="07_hv_sw_unit_run001_probe_gds.png" width="80%" />

- ğŸ” Aggressive probe layout to expose dominant HV constraints

---

## ğŸ§ª Run 002 â€“ Guard Strategy Change

<img src="08_hv_sw_unit_run002_guard_share.png" width="80%" />

- ğŸ” Per-cell guard ring â†’ shared outer guard ring

---

## ğŸ§ª Run 003 â€“ Poly Gate Trim

<img src="09_hv_sw_unit_run003_poly_trim_gds.png" width="80%" />

- âœ‚ Poly gate end isolation study  
- ğŸ“‰ Guard ring no longer pitch-dominant

---

## ğŸ§ª Run 004 â€“ X-Direction Tiling Evaluation

<img src="10_hv_sw_unit_run004_x_tiling_eval_gds.png" width="80%" />

- ğŸ§­ X-tiling evaluation based on **Run 003**

<img src="11_hv_sw_unit_run004_x_tiling_eval_16um_gds.png" width="80%" />

- ğŸ“ **16 Âµm pitch** confirmed geometrically feasible (marginal)

---

## ğŸ§ª Run 005 â€“ Metal1 Stub Trim (Pitch Sweep)

<img src="12_hv_sw_unit_run005_m1_stub_trim_16um_gds.png" width="80%" />

- ğŸ§² Metal1 stub trim, **16 Âµm pitch**

<img src="13_hv_sw_unit_run005_m1_stub_trim_12um_gds.png" width="80%" />

- â— Metal1 stub trim, **12 Âµm pitch**

<img src="14_hv_sw_unit_run005_m1_stub_trim_14um.gds.png" width="80%" />

- âš  Metal1 stub trim, **14 Âµm pitch**

---

## HV Inverter 1ch Unit (300dpi)

<img src="15_hv_inv_1ch_260119.png" width="80%" />

---

## ğŸ“ Notes

- ğŸ–¼ All images are **direct screenshots from KLayout**
- ğŸš« No DRC / LVS deck was applied (layout-first exploration)
- ğŸ”— Image order matches **RUNNING_LOG** progression
- ğŸ‘ This index is **purely visual** and contains no design intent beyond what is logged

---

**End of document.**
