#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Sep 02 20:27:00 2015
# Process ID: 7656
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1167.215 ; gain = 529.031
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1183.367 ; gain = 999.578
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.367 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c80a8e47

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.242 ; gain = 1.875

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 1443912d9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1185.242 ; gain = 1.875

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2889 unconnected nets.
INFO: [Opt 31-11] Eliminated 5491 unconnected cells.
Phase 3 Sweep | Checksum: 14ae90130

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.242 ; gain = 1.875
Ending Logic Optimization Task | Checksum: 14ae90130

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.242 ; gain = 1.875
Implement Debug Cores | Checksum: 106471843
Logic Optimization | Checksum: 106471843

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 14ae90130

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.242 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: 95a040dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1355.984 ; gain = 170.742
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1355.984 ; gain = 172.617
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1355.984 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.984 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 126b26495

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 126b26495

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[103]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[103]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[111]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[111]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[119]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[119]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[127]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[127]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[15]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[15]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[23]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[23]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[31]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[31]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[39]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[39]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[47]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[47]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[55]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[55]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[63]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[63]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[71]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[71]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[79]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[79]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[7]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[87]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[87]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[95]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[92] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[95]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[92] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.984 ; gain = 0.000
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1302a125c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 228027014

Time (s): cpu = 00:02:05 ; elapsed = 00:01:21 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 18674f24a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 18674f24a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 18674f24a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 18674f24a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 18674f24a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 1355.984 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18674f24a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 255efed40

Time (s): cpu = 00:03:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 255efed40

Time (s): cpu = 00:03:49 ; elapsed = 00:02:38 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a669cb72

Time (s): cpu = 00:04:19 ; elapsed = 00:02:59 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc4e010b

Time (s): cpu = 00:04:20 ; elapsed = 00:03:00 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 158a02bf3

Time (s): cpu = 00:04:32 ; elapsed = 00:03:07 . Memory (MB): peak = 1355.984 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 26438ccb9

Time (s): cpu = 00:04:49 ; elapsed = 00:03:25 . Memory (MB): peak = 1374.230 ; gain = 18.246

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26438ccb9

Time (s): cpu = 00:04:52 ; elapsed = 00:03:28 . Memory (MB): peak = 1376.266 ; gain = 20.281
Phase 3 Detail Placement | Checksum: 26438ccb9

Time (s): cpu = 00:04:52 ; elapsed = 00:03:28 . Memory (MB): peak = 1376.266 ; gain = 20.281

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1d0c14484

Time (s): cpu = 00:04:53 ; elapsed = 00:03:29 . Memory (MB): peak = 1376.266 ; gain = 20.281

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 2272d7b93

Time (s): cpu = 00:05:24 ; elapsed = 00:03:52 . Memory (MB): peak = 1385.402 ; gain = 29.418

Phase 4.2.1.2 updateTiming after Restore Best Placement
Phase 4.2.1.2 updateTiming after Restore Best Placement | Checksum: 2272d7b93

Time (s): cpu = 00:05:25 ; elapsed = 00:03:52 . Memory (MB): peak = 1385.402 ; gain = 29.418
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.135. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 2272d7b93

Time (s): cpu = 00:05:25 ; elapsed = 00:03:53 . Memory (MB): peak = 1385.402 ; gain = 29.418
Phase 4.2 Post Placement Optimization | Checksum: 2272d7b93

Time (s): cpu = 00:05:25 ; elapsed = 00:03:53 . Memory (MB): peak = 1385.402 ; gain = 29.418

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2272d7b93

Time (s): cpu = 00:05:25 ; elapsed = 00:03:53 . Memory (MB): peak = 1385.402 ; gain = 29.418

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 2272d7b93

Time (s): cpu = 00:05:26 ; elapsed = 00:03:53 . Memory (MB): peak = 1385.402 ; gain = 29.418
Phase 4.4 Placer Reporting | Checksum: 2272d7b93

Time (s): cpu = 00:05:31 ; elapsed = 00:03:57 . Memory (MB): peak = 1385.402 ; gain = 29.418

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1cc9fc0ce

Time (s): cpu = 00:05:31 ; elapsed = 00:03:57 . Memory (MB): peak = 1385.402 ; gain = 29.418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc9fc0ce

Time (s): cpu = 00:05:31 ; elapsed = 00:03:57 . Memory (MB): peak = 1385.402 ; gain = 29.418
Ending Placer Task | Checksum: 126a19b20

Time (s): cpu = 00:00:00 ; elapsed = 00:03:57 . Memory (MB): peak = 1385.402 ; gain = 29.418
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:39 ; elapsed = 00:04:04 . Memory (MB): peak = 1385.402 ; gain = 29.418
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.402 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1385.402 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.779 . Memory (MB): peak = 1385.402 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e44fd3f

Time (s): cpu = 00:02:22 ; elapsed = 00:01:56 . Memory (MB): peak = 1598.887 ; gain = 121.262

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8e44fd3f

Time (s): cpu = 00:02:24 ; elapsed = 00:01:58 . Memory (MB): peak = 1598.887 ; gain = 121.262
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Sep 02 20:55:06 2015
# Process ID: 7272
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0_board.xdc] for cell 'mb_system_i/mig_7series_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1167.863 ; gain = 528.664
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc] for cell 'mb_system_i/mdm_1/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_rst_mig_7series_0_100M_0/mb_system_rst_mig_7series_0_100M_0_board.xdc] for cell 'mb_system_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0_board.xdc] for cell 'mb_system_i/clk_wiz_0/U0'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_system_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'mb_system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 643 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

link_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1183.414 ; gain = 999.469
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1183.414 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c80a8e47

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1185.266 ; gain = 1.852

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 51 inverter(s).
INFO: [Opt 31-10] Eliminated 519 cells.
Phase 2 Constant Propagation | Checksum: 1443912d9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1185.266 ; gain = 1.852

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2889 unconnected nets.
INFO: [Opt 31-11] Eliminated 5491 unconnected cells.
Phase 3 Sweep | Checksum: 14ae90130

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.266 ; gain = 1.852
Ending Logic Optimization Task | Checksum: 14ae90130

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1185.266 ; gain = 1.852
Implement Debug Cores | Checksum: 106471843
Logic Optimization | Checksum: 106471843

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 14ae90130

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.266 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 36 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 72
Ending Power Optimization Task | Checksum: 95a040dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1356.711 ; gain = 171.445
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1356.711 ; gain = 173.297
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1356.711 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.711 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 402335a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 402335a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 402335a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 126b26495

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 126b26495

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: a1212ad7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[103]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[103]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[100] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[101] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[102] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[103] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[96] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[111]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[111]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[104] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[105] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[106] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[107] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[108] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[119]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[119]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[112] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[113] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[114] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[115] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[116] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[127]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[127]_i_2__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[120] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[121] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[122] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[123] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[124] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[15]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[15]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[10] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[11] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[12] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[13] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[14] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[23]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[23]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[16] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[17] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[18] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[19] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[20] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[31]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[31]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[24] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[25] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[26] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[27] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[28] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[39]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[39]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[32] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[33] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[34] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[35] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[36] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[47]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[47]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[40] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[41] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[42] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[43] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[44] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[55]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[55]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[48] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[49] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[50] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[51] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[52] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[63]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[63]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[56] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[57] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[58] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[59] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[60] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[71]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[71]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[64] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[65] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[66] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[67] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[68] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[79]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[79]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[72] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[73] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[74] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[75] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[76] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[7]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[7]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[0] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[1] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[2] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[3] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[87]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[87]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[80] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[81] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[82] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[83] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[84] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[95]_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/SubBytes_round/Bo_reg[92] {LDCE}
WARNING: [Place 30-568] A LUT 'mb_system_i/debug_AES_v1_3_0/Bo_reg[95]_i_1__0' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[88] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[89] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[90] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[91] {LDCE}
	mb_system_i/debug_AES_v1_3_0/U0/AES_Crypto_0/InvSubBytes_round/Bo_reg[92] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: a1212ad7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1356.711 ; gain = 0.000
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [c:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: a1212ad7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1302a125c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 228027014

Time (s): cpu = 00:02:07 ; elapsed = 00:01:23 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 18674f24a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 18674f24a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 18674f24a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:26 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 18674f24a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:27 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 18674f24a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:27 . Memory (MB): peak = 1356.711 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18674f24a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:27 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 255efed40

Time (s): cpu = 00:03:51 ; elapsed = 00:02:39 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 255efed40

Time (s): cpu = 00:03:51 ; elapsed = 00:02:39 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a669cb72

Time (s): cpu = 00:04:21 ; elapsed = 00:03:01 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc4e010b

Time (s): cpu = 00:04:22 ; elapsed = 00:03:01 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 158a02bf3

Time (s): cpu = 00:04:35 ; elapsed = 00:03:09 . Memory (MB): peak = 1356.711 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 26438ccb9

Time (s): cpu = 00:04:52 ; elapsed = 00:03:27 . Memory (MB): peak = 1374.035 ; gain = 17.324

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26438ccb9

Time (s): cpu = 00:04:55 ; elapsed = 00:03:30 . Memory (MB): peak = 1376.168 ; gain = 19.457
Phase 3 Detail Placement | Checksum: 26438ccb9

Time (s): cpu = 00:04:55 ; elapsed = 00:03:31 . Memory (MB): peak = 1376.168 ; gain = 19.457

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1d0c14484

Time (s): cpu = 00:04:56 ; elapsed = 00:03:31 . Memory (MB): peak = 1376.168 ; gain = 19.457

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 2272d7b93

Time (s): cpu = 00:05:27 ; elapsed = 00:03:54 . Memory (MB): peak = 1385.031 ; gain = 28.320

Phase 4.2.1.2 updateTiming after Restore Best Placement
Phase 4.2.1.2 updateTiming after Restore Best Placement | Checksum: 2272d7b93

Time (s): cpu = 00:05:27 ; elapsed = 00:03:54 . Memory (MB): peak = 1385.031 ; gain = 28.320
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.135. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 2272d7b93

Time (s): cpu = 00:05:27 ; elapsed = 00:03:55 . Memory (MB): peak = 1385.031 ; gain = 28.320
Phase 4.2 Post Placement Optimization | Checksum: 2272d7b93

Time (s): cpu = 00:05:27 ; elapsed = 00:03:55 . Memory (MB): peak = 1385.031 ; gain = 28.320

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2272d7b93

Time (s): cpu = 00:05:28 ; elapsed = 00:03:55 . Memory (MB): peak = 1385.031 ; gain = 28.320

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 2272d7b93

Time (s): cpu = 00:05:28 ; elapsed = 00:03:55 . Memory (MB): peak = 1385.031 ; gain = 28.320
Phase 4.4 Placer Reporting | Checksum: 2272d7b93

Time (s): cpu = 00:05:34 ; elapsed = 00:03:59 . Memory (MB): peak = 1385.031 ; gain = 28.320

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1cc9fc0ce

Time (s): cpu = 00:05:34 ; elapsed = 00:03:59 . Memory (MB): peak = 1385.031 ; gain = 28.320
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc9fc0ce

Time (s): cpu = 00:05:34 ; elapsed = 00:03:59 . Memory (MB): peak = 1385.031 ; gain = 28.320
Ending Placer Task | Checksum: 126a19b20

Time (s): cpu = 00:00:00 ; elapsed = 00:03:59 . Memory (MB): peak = 1385.031 ; gain = 28.320
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:42 ; elapsed = 00:04:06 . Memory (MB): peak = 1385.031 ; gain = 28.320
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.031 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.031 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.791 . Memory (MB): peak = 1385.031 ; gain = 0.000
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e44fd3f

Time (s): cpu = 00:02:19 ; elapsed = 00:01:52 . Memory (MB): peak = 1591.242 ; gain = 115.840

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8e44fd3f

Time (s): cpu = 00:02:20 ; elapsed = 00:01:53 . Memory (MB): peak = 1591.242 ; gain = 115.840
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Sep 02 21:10:17 2015
# Process ID: 6996
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Command: open_checkpoint mb_system_wrapper_placed.dcp
INFO: [Netlist 29-17] Analyzing 826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-6996-LAPAR01-PC/dcp/mb_system_wrapper_early.xdc]
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1131.320 ; gain = 508.320
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-6996-LAPAR01-PC/dcp/mb_system_wrapper_early.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-6996-LAPAR01-PC/dcp/mb_system_wrapper.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-6996-LAPAR01-PC/dcp/mb_system_wrapper.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-6996-LAPAR01-PC/dcp/mb_system_wrapper_late.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-6996-LAPAR01-PC/dcp/mb_system_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1149.785 ; gain = 10.059
Restoring placement.
Restored 7164 out of 7164 XDEF sites from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 633 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 82 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

INFO: [Project 1-484] Checkpoint was created with build 881834
open_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1183.898 ; gain = 1009.660
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e44fd3f

Time (s): cpu = 00:02:20 ; elapsed = 00:01:56 . Memory (MB): peak = 1503.715 ; gain = 136.180

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8e44fd3f

Time (s): cpu = 00:02:24 ; elapsed = 00:01:59 . Memory (MB): peak = 1503.715 ; gain = 136.180
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Wed Sep 02 21:19:08 2015
# Process ID: 3772
# Log file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper.vdi
# Journal file: C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_system_wrapper.tcl -notrace
Command: open_checkpoint mb_system_wrapper_placed.dcp
INFO: [Netlist 29-17] Analyzing 826 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-3772-LAPAR01-PC/dcp/mb_system_wrapper_early.xdc]
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'mb_system_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1' is not a valid startpoint. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mig_7series_0_0/mb_system_mig_7series_0_0/user_design/constraints/mb_system_mig_7series_0_0.xdc:817]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_0/mb_system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1131.266 ; gain = 508.578
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_0/mb_system_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-3772-LAPAR01-PC/dcp/mb_system_wrapper_early.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-3772-LAPAR01-PC/dcp/mb_system_wrapper.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-3772-LAPAR01-PC/dcp/mb_system_wrapper.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-3772-LAPAR01-PC/dcp/mb_system_wrapper_late.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/.Xil/Vivado-3772-LAPAR01-PC/dcp/mb_system_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1150.809 ; gain = 11.047
Restoring placement.
Restored 7164 out of 7164 XDEF sites from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 633 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 82 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 446 instances

INFO: [Project 1-484] Checkpoint was created with build 881834
open_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1183.914 ; gain = 1010.258
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e44fd3f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 1483.305 ; gain = 115.504

Phase 2 Router Initialization
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 12d7285fe

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 1530.652 ; gain = 162.852

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 171bf7b58

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.652 ; gain = 162.852

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2909
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12be4076f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1530.652 ; gain = 162.852
Phase 4 Rip-up And Reroute | Checksum: 12be4076f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1530.652 ; gain = 162.852

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 12be4076f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1530.652 ; gain = 162.852

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.68837 %
  Global Horizontal Routing Utilization  = 3.06471 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y60 -> INT_L_X62Y60
Phase 6 Route finalize | Checksum: 12be4076f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 1530.652 ; gain = 162.852

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 12be4076f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:51 . Memory (MB): peak = 1530.652 ; gain = 162.852

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 16798f673

Time (s): cpu = 00:01:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1530.652 ; gain = 162.852
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 16798f673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1530.652 ; gain = 162.852

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:55 . Memory (MB): peak = 1530.652 ; gain = 162.852
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1530.652 ; gain = 346.738
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.652 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1530.652 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projetos_git/repo/vivado_projects/project_uBlaze-AES/project_uBlaze-AES.runs/impl_1/mb_system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1641.559 ; gain = 110.906
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 1660.266 ; gain = 18.707
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1730.945 ; gain = 70.680
INFO: [Common 17-206] Exiting Vivado at Wed Sep 02 21:22:48 2015...
