/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  wire [7:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[47] & in_data[85]);
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_7z) & (celloutsig_1_0z | celloutsig_1_8z));
  assign celloutsig_1_0z = in_data[185] ^ in_data[96];
  reg [3:0] _08_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 4'h0;
    else _08_ <= { in_data[45:43], celloutsig_0_0z };
  assign { celloutsig_0_5z, _00_[3:2], _04_[0] } = _08_;
  reg [7:0] _09_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 8'h00;
    else _09_ <= { in_data[153:147], celloutsig_1_5z };
  assign { _03_[7:4], _01_[3:2], _02_[1:0] } = _09_;
  assign celloutsig_1_12z = { _01_[2], celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, in_data[110], celloutsig_1_7z };
  assign celloutsig_0_6z = { in_data[15:9], celloutsig_0_2z, celloutsig_0_3z } >= { in_data[16:14], celloutsig_0_3z, celloutsig_0_5z, _00_[3:2], _04_[0], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[48:42] <= in_data[10:4];
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z } <= { celloutsig_1_16z[4:1], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_5z, _00_[3:2], _04_[0] } && { celloutsig_0_5z, _00_[3:2], _04_[0] };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z } && in_data[184:180];
  assign celloutsig_0_14z = ! { celloutsig_0_10z[1:0], celloutsig_0_4z };
  assign celloutsig_1_5z = { in_data[168:157], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } || { in_data[161:153], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_7z = _04_[0] & ~(celloutsig_0_3z);
  assign celloutsig_1_13z = celloutsig_1_9z & ~(celloutsig_1_7z);
  assign celloutsig_1_19z = celloutsig_1_16z[6:3] % { 1'h1, celloutsig_1_17z[4:2] };
  assign celloutsig_0_9z = in_data[28:25] % { 1'h1, in_data[87:85] };
  assign celloutsig_1_16z = { in_data[143:140], celloutsig_1_12z } % { 1'h1, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_17z = { celloutsig_1_16z[5:0], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z } % { 1'h1, _03_[5:4], _01_[3:2], _02_[1:0], celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_13z = { in_data[27:21], celloutsig_0_0z } !== { in_data[33:27], celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } !== in_data[110:108];
  assign celloutsig_1_1z = ~ in_data[119:116];
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } | { in_data[70:67], celloutsig_0_9z };
  assign celloutsig_1_7z = & { _02_[1:0], _01_[3:2], _03_[7:4], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = | { _03_[5:4], _01_[3], celloutsig_1_7z };
  assign celloutsig_1_11z = | in_data[175:156];
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_1z[2];
  assign celloutsig_0_3z = | in_data[19:7];
  assign celloutsig_1_15z = ~^ in_data[142:138];
  assign celloutsig_1_8z = ~((celloutsig_1_2z & in_data[96]) | celloutsig_1_0z);
  assign { _00_[4], _00_[1:0] } = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign _01_[1:0] = { celloutsig_1_7z, celloutsig_1_13z };
  assign _02_[3:2] = _01_[3:2];
  assign _03_[3:0] = { _01_[3:2], _02_[1:0] };
  assign _04_[3:1] = { celloutsig_0_5z, _00_[3:2] };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
