<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_hash_table_mgr_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">7</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hash_table_mgr_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 28 03:35:22 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b837950</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_hash_table_mgr_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 28 03:35:22 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b837950</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hash_table_mgr_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 28 03:35:22 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6c90197b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_hash_table_mgr_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Feb 28 03:35:22 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6c90197b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5b837950</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_ht_output_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ht_output_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ht_output_key</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_KEY_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ht_output_type</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_OTYPE_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ht_output_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ht_output_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ht_input_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ht_input_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ht_input_key</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_KEY_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ht_input_op</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.HASH_TABLE_OP_WIDTH&apos;)) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_ht_input_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HASH_TABLE_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Hash Table Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HASH_TABLE_ADDR_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HASH_TABLE_DATA_WIDTH</spirit:name>
        <spirit:displayName>Hash Table Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HASH_TABLE_DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HASH_TABLE_OP_WIDTH</spirit:name>
        <spirit:displayName>Hash Table Op Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HASH_TABLE_OP_WIDTH">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HASH_TABLE_OTYPE_WIDTH</spirit:name>
        <spirit:displayName>Hash Table Otype Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HASH_TABLE_OTYPE_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HASH_TABLE_KEY_WIDTH</spirit:name>
        <spirit:displayName>Hash Table Key Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HASH_TABLE_KEY_WIDTH">256</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/c78c/hdl/hash_table_mgr_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/c78c/hdl/hash_table_mgr_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_hash_table_mgr_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/c78c/hdl/hash_table_mgr_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/c78c/hdl/hash_table_mgr_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_hash_table_mgr_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_hash_table_mgr_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_hash_table_mgr_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_hash_table_mgr_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_hash_table_mgr_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_hash_table_mgr_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Hash table manager and synchronization</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_hash_table_mgr_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HASH_TABLE_ADDR_WIDTH</spirit:name>
      <spirit:displayName>Hash Table Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HASH_TABLE_ADDR_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HASH_TABLE_DATA_WIDTH</spirit:name>
      <spirit:displayName>Hash Table Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HASH_TABLE_DATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HASH_TABLE_OP_WIDTH</spirit:name>
      <spirit:displayName>Hash Table Op Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HASH_TABLE_OP_WIDTH">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HASH_TABLE_OTYPE_WIDTH</spirit:name>
      <spirit:displayName>Hash Table Otype Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HASH_TABLE_OTYPE_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HASH_TABLE_KEY_WIDTH</spirit:name>
      <spirit:displayName>Hash Table Key Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HASH_TABLE_KEY_WIDTH">256</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>hash_table_mgr_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad51b4_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635aeed0_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9fe6a4_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15043dc3_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601cc74e_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51121784_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30dda228_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad54a9b_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11812381_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e8a858_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cc2e09_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48931cac_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cea1c4_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5c11d1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e651d3_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552b08e_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cf7551_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbdeaaa_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ed735b_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6267c1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c69277c_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51539a14_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8b34df_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460f1ec_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622f3b53_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575dd4d2_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b71fd8_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4938becd_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fd57cc_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a741002_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8c5a21_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44fba3e2_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b915637_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2a7b4c_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a89d14_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bf419d_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4453e4_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81f8ba6_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d6cf5f_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b2b8cf_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2fee66_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722804ab_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20212aa6_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55eff60d_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d94b93e_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4bdfa1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470de3c7_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1881bad1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4b6809_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba91754_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25840507_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3492f9a9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362b4998_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd398b1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ffc74b_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9d1086_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b6384e_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5182cddc_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb41e12_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc2e07e_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3013fef2_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ead47df_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b0bc30_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7a20e7_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f7ca55_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549eae_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745c6cd8_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4c99da_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72afdd56_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8949f_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45148028_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764dcebe_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa31dd3_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b2bcd3_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f7d063_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11483a06_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad447c0_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4666e93a_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a9dbd_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747b9a96_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd84290_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344d7000_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4d2e00_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e337d92_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607ea418_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1621fe_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e3ed3a_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71343dc3_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac7abbd_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7b9ae3_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fd2c87_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db61090_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5da644_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41160637_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bd8b90_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3388b7_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c484ef8_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249ceff9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3304d9e4_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9c5867_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5283a5bb_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d16cd01_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569070e7_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@853816c_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c26861_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418689ac_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b0cc58_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbdf1b3_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c90f9b_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35eb7cb9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796aeaa6_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47138dd6_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245b9e19_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73db8bcd_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584e0750_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714b3542_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@135590c9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26662f1a_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a0a312_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1f7d9e_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10768669_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18254d9c_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d8a64f_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac45ec9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8c0b2b_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6f8e5a_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7610fae1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbfb2b9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6c58e1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5570f37f_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64074080_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a88f4e_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bf2e54_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ffaf34_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f4094b_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4192bcfc_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd981ed_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738f42ff_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed70ef5_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50570fa7_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb320bc_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6661e93b_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f04bb9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bf9973_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1755c1_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15004e5c_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200c88a9_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40873961_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79337501_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a9d884_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a634cd6_ARCHIVE_LOCATION">/nfs/ug/homes-3/j/jiangja5/ece532/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56593ae4_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16d6272f_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dd3b192_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27f32da_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cd403b0_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ee8e793_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ee815f1_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51469c02_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@971faa0_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a67e4f5_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23b967fb_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1902eac2_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@83ad78c_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e904b44_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ac07ac6_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43113efb_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e9ab757_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f4d3aa_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b884ca3_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e1a195a_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60414a4_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63d077a0_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54ee94e9_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f3972cc_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@386f3194_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58783259_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f0750cd_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69fdd63e_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15bd5404_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a4a6ef_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ecd7032_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fac1771_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3094fde4_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4786aae4_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dd235dd_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aa01b06_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@231d30ac_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507b8db8_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f33fade_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@164795d8_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a762747_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51bd3624_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c60bb63_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f10d5a0_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631895ca_ARCHIVE_LOCATION">e:/Documents/ECE532-Labs/project/ip_repo/hash_table_mgr_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="206b0a70"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9761f1cb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bcd698e0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f3bfb73f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="06222ba3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
