## 欢迎来到HIT吕振斌的个人博客----VerilogLanguage-ModuleRoutine

该网站用于收集一些基于verilog语言的通用module（包含对应的testbench文件）。

目的在于：在保证正确率的前期下，缩短FPGA项目产品的开发周期。

### 目录

在此显示已经当前的module和其对应的testbench文件。

当然，此处作者会根据自己的情况，不定期进行更新。

```markdown
Syntax highlighted code block

# Header 1
## Header 2
### Header 3

- Bulleted
- List

1. Numbered
2. List

**Bold** and _Italic_ and `Code` text

[Link](url) and ![Image](src)
```

For more details see [GitHub Flavored Markdown](https://guides.github.com/features/mastering-markdown/).

### Jekyll Themes

Your Pages site will use the layout and styles from the Jekyll theme you have selected in your [repository settings](https://github.com/HITlvzhenbin2020/VerilogLanguage-ModuleRoutine/settings). The name of this theme is saved in the Jekyll `_config.yml` configuration file.

### Support or Contact

Having trouble with Pages? Check out our [documentation](https://docs.github.com/categories/github-pages-basics/) or [contact support](https://github.com/contact) and we’ll help you sort it out.
