;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24/07/2017 06:02:24 p.m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x0000000404DA  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
_main:
0x04DA	0x2081CF  	MOV	#2076, W15
0x04DC	0x20FFF0  	MOV	#4095, W0
0x04DE	0xB7A020  	MOV	WREG, SPLIM
0x04E0	0x200000  	MOV	#0, W0
0x04E2	0xB7A034  	MOV	WREG, PSVPAG
0x04E4	0x200040  	MOV	#4, W0
0x04E6	0xB72044  	IOR	CORCON
0x04E8	0xFA001E  	LNK	#30
0x04EA	0x0000000206E8  	CALL	1768
;GYROS_ACCEL_DSP.c,43 :: 		void main()
;GYROS_ACCEL_DSP.c,50 :: 		OSCCON.F13=0;
0x04EE	0x781F8A  	PUSH	W10
0x04F0	0x781F8B  	PUSH	W11
0x04F2	0xA9A743  	BCLR	OSCCON, #13
;GYROS_ACCEL_DSP.c,51 :: 		OSCCON.F12=1;
0x04F4	0xA88743  	BSET	OSCCON, #12
;GYROS_ACCEL_DSP.c,52 :: 		TRISB.F0=0;
0x04F6	0xA902C6  	BCLR	TRISB, #0
;GYROS_ACCEL_DSP.c,53 :: 		I2C1_Init(100000);
0x04F8	0x286A0A  	MOV	#34464, W10
0x04FA	0x20001B  	MOV	#1, W11
0x04FC	0x07FFA7  	RCALL	_I2C1_Init
;GYROS_ACCEL_DSP.c,54 :: 		UART1_Init(9600);
0x04FE	0x22580A  	MOV	#9600, W10
0x0500	0x20000B  	MOV	#0, W11
0x0502	0x07FF62  	RCALL	_UART1_Init
;GYROS_ACCEL_DSP.c,55 :: 		U1MODE.F10=1;
0x0504	0xA8420D  	BSET	U1MODE, #10
;GYROS_ACCEL_DSP.c,56 :: 		MPU6050_Init();
0x0506	0x07FFD8  	RCALL	_MPU6050_Init
;GYROS_ACCEL_DSP.c,57 :: 		while(1)
L_main2:
;GYROS_ACCEL_DSP.c,59 :: 		PORTB.F0=0;
0x0508	0xA902C8  	BCLR	PORTB, #0
;GYROS_ACCEL_DSP.c,60 :: 		delay_ms(500);
0x050A	0x200278  	MOV	#39, W8
0x050C	0x225AB7  	MOV	#9643, W7
L_main4:
0x050E	0xED200E  	DEC	W7
0x0510	0x3AFFFE  	BRA NZ	L_main4
0x0512	0xED2010  	DEC	W8
0x0514	0x3AFFFC  	BRA NZ	L_main4
0x0516	0x000000  	NOP
0x0518	0x000000  	NOP
;GYROS_ACCEL_DSP.c,61 :: 		PORTB.F0=1;
0x051A	0xA802C8  	BSET	PORTB, #0
;GYROS_ACCEL_DSP.c,62 :: 		delay_ms(500);
0x051C	0x200278  	MOV	#39, W8
0x051E	0x225AB7  	MOV	#9643, W7
L_main6:
0x0520	0xED200E  	DEC	W7
0x0522	0x3AFFFE  	BRA NZ	L_main6
0x0524	0xED2010  	DEC	W8
0x0526	0x3AFFFC  	BRA NZ	L_main6
0x0528	0x000000  	NOP
0x052A	0x000000  	NOP
;GYROS_ACCEL_DSP.c,66 :: 		temp[1]=(MPU_Read(0x41)<<8)+MPU_Read(0x42);
0x052C	0x47006C  	ADD	W14, #12, W0
0x052E	0x980F50  	MOV	W0, [W14+26]
0x0530	0xECA000  	INC2	W0
0x0532	0x980F40  	MOV	W0, [W14+24]
0x0534	0xB3C41A  	MOV.B	#65, W10
0x0536	0x07FFAD  	RCALL	_MPU_Read
0x0538	0xFB8000  	ZE	W0, W0
0x053A	0xDD0048  	SL	W0, #8, W0
0x053C	0x980F30  	MOV	W0, [W14+22]
0x053E	0xB3C42A  	MOV.B	#66, W10
0x0540	0x07FFA8  	RCALL	_MPU_Read
0x0542	0xFB8080  	ZE	W0, W1
0x0544	0x90083E  	MOV	[W14+22], W0
0x0546	0x400081  	ADD	W0, W1, W1
0x0548	0x90084E  	MOV	[W14+24], W0
0x054A	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,67 :: 		temp[1]=(temp[1]+11900)/340;
0x054C	0x9008DE  	MOV	[W14+26], W1
0x054E	0x408062  	ADD	W1, #2, W0
0x0550	0x980F30  	MOV	W0, [W14+22]
0x0552	0x408062  	ADD	W1, #2, W0
0x0554	0x780090  	MOV	[W0], W1
0x0556	0x22E7C0  	MOV	#11900, W0
0x0558	0x408080  	ADD	W1, W0, W1
0x055A	0x201542  	MOV	#340, W2
0x055C	0x090011  	REPEAT	#17
0x055E	0xD80082  	DIV.S	W1, W2
0x0560	0x780080  	MOV	W0, W1
0x0562	0x90083E  	MOV	[W14+22], W0
0x0564	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,68 :: 		inttostr(temp[1],txt0);
0x0566	0x4700EE  	ADD	W14, #14, W1
0x0568	0x90085E  	MOV	[W14+26], W0
0x056A	0x980F61  	MOV	W1, [W14+28]
0x056C	0xECA000  	INC2	W0
0x056E	0x780581  	MOV	W1, W11
0x0570	0x780510  	MOV	[W0], W10
0x0572	0x07FF02  	RCALL	_IntToStr
;GYROS_ACCEL_DSP.c,69 :: 		UART1_Write_Text(txt0);
0x0574	0x47006E  	ADD	W14, #14, W0
0x0576	0x780500  	MOV	W0, W10
0x0578	0x07FEEE  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,70 :: 		UART1_Write_Text(" [°C]");
0x057A	0x20800A  	MOV	#lo_addr(?lstr1_GYROS_ACCEL_DSP), W10
0x057C	0x07FEEC  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,71 :: 		UART1_Write(0x0D);
0x057E	0x2000DA  	MOV	#13, W10
0x0580	0x07FE86  	RCALL	_UART1_Write
;GYROS_ACCEL_DSP.c,72 :: 		UART1_Write(0x0A);
0x0582	0x2000AA  	MOV	#10, W10
0x0584	0x07FE84  	RCALL	_UART1_Write
;GYROS_ACCEL_DSP.c,75 :: 		gyro[1]=(MPU_Read(0x43)<<8)+MPU_Read(0x44);
0x0586	0x470060  	ADD	W14, #0, W0
0x0588	0x980F50  	MOV	W0, [W14+26]
0x058A	0xECA000  	INC2	W0
0x058C	0x980F40  	MOV	W0, [W14+24]
0x058E	0xB3C43A  	MOV.B	#67, W10
0x0590	0x07FF80  	RCALL	_MPU_Read
0x0592	0xFB8000  	ZE	W0, W0
0x0594	0xDD0048  	SL	W0, #8, W0
0x0596	0x980F30  	MOV	W0, [W14+22]
0x0598	0xB3C44A  	MOV.B	#68, W10
0x059A	0x07FF7B  	RCALL	_MPU_Read
0x059C	0xFB8080  	ZE	W0, W1
0x059E	0x90083E  	MOV	[W14+22], W0
0x05A0	0x400081  	ADD	W0, W1, W1
0x05A2	0x90084E  	MOV	[W14+24], W0
0x05A4	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,76 :: 		inttostr(gyro[1],txt0);
0x05A6	0x90085E  	MOV	[W14+26], W0
0x05A8	0x4000E2  	ADD	W0, #2, W1
0x05AA	0x90086E  	MOV	[W14+28], W0
0x05AC	0x780580  	MOV	W0, W11
0x05AE	0x780511  	MOV	[W1], W10
0x05B0	0x07FEE3  	RCALL	_IntToStr
;GYROS_ACCEL_DSP.c,77 :: 		UART1_Write_Text(txt0);
0x05B2	0x47006E  	ADD	W14, #14, W0
0x05B4	0x780500  	MOV	W0, W10
0x05B6	0x07FECF  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,78 :: 		UART1_Write_Text("  ");
0x05B8	0x20806A  	MOV	#lo_addr(?lstr2_GYROS_ACCEL_DSP), W10
0x05BA	0x07FECD  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,81 :: 		gyro[2]=(MPU_Read(0x45)<<8)+MPU_Read(0x46);
0x05BC	0x470060  	ADD	W14, #0, W0
0x05BE	0x400064  	ADD	W0, #4, W0
0x05C0	0x980F40  	MOV	W0, [W14+24]
0x05C2	0xB3C45A  	MOV.B	#69, W10
0x05C4	0x07FF66  	RCALL	_MPU_Read
0x05C6	0xFB8000  	ZE	W0, W0
0x05C8	0xDD0048  	SL	W0, #8, W0
0x05CA	0x980F30  	MOV	W0, [W14+22]
0x05CC	0xB3C46A  	MOV.B	#70, W10
0x05CE	0x07FF61  	RCALL	_MPU_Read
0x05D0	0xFB8080  	ZE	W0, W1
0x05D2	0x90083E  	MOV	[W14+22], W0
0x05D4	0x400081  	ADD	W0, W1, W1
0x05D6	0x90084E  	MOV	[W14+24], W0
0x05D8	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,82 :: 		inttostr(gyro[2],txt0);
0x05DA	0x90085E  	MOV	[W14+26], W0
0x05DC	0x4000E4  	ADD	W0, #4, W1
0x05DE	0x90086E  	MOV	[W14+28], W0
0x05E0	0x780580  	MOV	W0, W11
0x05E2	0x780511  	MOV	[W1], W10
0x05E4	0x07FEC9  	RCALL	_IntToStr
;GYROS_ACCEL_DSP.c,83 :: 		UART1_Write_Text(txt0);
0x05E6	0x47006E  	ADD	W14, #14, W0
0x05E8	0x780500  	MOV	W0, W10
0x05EA	0x07FEB5  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,84 :: 		UART1_Write_Text("  ");
0x05EC	0x20809A  	MOV	#lo_addr(?lstr3_GYROS_ACCEL_DSP), W10
0x05EE	0x07FEB3  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,87 :: 		gyro[3]=(MPU_Read(0x47)<<8)+MPU_Read(0x48);
0x05F0	0x470060  	ADD	W14, #0, W0
0x05F2	0x400066  	ADD	W0, #6, W0
0x05F4	0x980F40  	MOV	W0, [W14+24]
0x05F6	0xB3C47A  	MOV.B	#71, W10
0x05F8	0x07FF4C  	RCALL	_MPU_Read
0x05FA	0xFB8000  	ZE	W0, W0
0x05FC	0xDD0048  	SL	W0, #8, W0
0x05FE	0x980F30  	MOV	W0, [W14+22]
0x0600	0xB3C48A  	MOV.B	#72, W10
0x0602	0x07FF47  	RCALL	_MPU_Read
0x0604	0xFB8080  	ZE	W0, W1
0x0606	0x90083E  	MOV	[W14+22], W0
0x0608	0x400081  	ADD	W0, W1, W1
0x060A	0x90084E  	MOV	[W14+24], W0
0x060C	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,88 :: 		inttostr(gyro[3],txt0);
0x060E	0x90085E  	MOV	[W14+26], W0
0x0610	0x4000E6  	ADD	W0, #6, W1
0x0612	0x90086E  	MOV	[W14+28], W0
0x0614	0x780580  	MOV	W0, W11
0x0616	0x780511  	MOV	[W1], W10
0x0618	0x07FEAF  	RCALL	_IntToStr
;GYROS_ACCEL_DSP.c,89 :: 		UART1_Write_Text(txt0);
0x061A	0x47006E  	ADD	W14, #14, W0
0x061C	0x780500  	MOV	W0, W10
0x061E	0x07FE9B  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,90 :: 		UART1_Write(0x0D);
0x0620	0x2000DA  	MOV	#13, W10
0x0622	0x07FE35  	RCALL	_UART1_Write
;GYROS_ACCEL_DSP.c,91 :: 		UART1_Write(0x0A);
0x0624	0x2000AA  	MOV	#10, W10
0x0626	0x07FE33  	RCALL	_UART1_Write
;GYROS_ACCEL_DSP.c,94 :: 		accel[1]=(MPU_Read(0x3B)<<8)+MPU_Read(0x3C);
0x0628	0x470066  	ADD	W14, #6, W0
0x062A	0x980F50  	MOV	W0, [W14+26]
0x062C	0xECA000  	INC2	W0
0x062E	0x980F40  	MOV	W0, [W14+24]
0x0630	0xB3C3BA  	MOV.B	#59, W10
0x0632	0x07FF2F  	RCALL	_MPU_Read
0x0634	0xFB8000  	ZE	W0, W0
0x0636	0xDD0048  	SL	W0, #8, W0
0x0638	0x980F30  	MOV	W0, [W14+22]
0x063A	0xB3C3CA  	MOV.B	#60, W10
0x063C	0x07FF2A  	RCALL	_MPU_Read
0x063E	0xFB8080  	ZE	W0, W1
0x0640	0x90083E  	MOV	[W14+22], W0
0x0642	0x400081  	ADD	W0, W1, W1
0x0644	0x90084E  	MOV	[W14+24], W0
0x0646	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,95 :: 		inttostr(accel[1],txt0);
0x0648	0x90085E  	MOV	[W14+26], W0
0x064A	0x4000E2  	ADD	W0, #2, W1
0x064C	0x90086E  	MOV	[W14+28], W0
0x064E	0x780580  	MOV	W0, W11
0x0650	0x780511  	MOV	[W1], W10
0x0652	0x07FE92  	RCALL	_IntToStr
;GYROS_ACCEL_DSP.c,96 :: 		UART1_Write_Text(txt0);
0x0654	0x47006E  	ADD	W14, #14, W0
0x0656	0x780500  	MOV	W0, W10
0x0658	0x07FE7E  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,97 :: 		UART1_Write_Text("  ");
0x065A	0x20811A  	MOV	#lo_addr(?lstr4_GYROS_ACCEL_DSP), W10
0x065C	0x07FE7C  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,100 :: 		accel[2]=(MPU_Read(0x3D)<<8)+MPU_Read(0x3E);
0x065E	0x470066  	ADD	W14, #6, W0
0x0660	0x400064  	ADD	W0, #4, W0
0x0662	0x980F40  	MOV	W0, [W14+24]
0x0664	0xB3C3DA  	MOV.B	#61, W10
0x0666	0x07FF15  	RCALL	_MPU_Read
0x0668	0xFB8000  	ZE	W0, W0
0x066A	0xDD0048  	SL	W0, #8, W0
0x066C	0x980F30  	MOV	W0, [W14+22]
0x066E	0xB3C3EA  	MOV.B	#62, W10
0x0670	0x07FF10  	RCALL	_MPU_Read
0x0672	0xFB8080  	ZE	W0, W1
0x0674	0x90083E  	MOV	[W14+22], W0
0x0676	0x400081  	ADD	W0, W1, W1
0x0678	0x90084E  	MOV	[W14+24], W0
0x067A	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,101 :: 		inttostr(accel[2],txt0);
0x067C	0x90085E  	MOV	[W14+26], W0
0x067E	0x4000E4  	ADD	W0, #4, W1
0x0680	0x90086E  	MOV	[W14+28], W0
0x0682	0x780580  	MOV	W0, W11
0x0684	0x780511  	MOV	[W1], W10
0x0686	0x07FE78  	RCALL	_IntToStr
;GYROS_ACCEL_DSP.c,102 :: 		UART1_Write_Text(txt0);
0x0688	0x47006E  	ADD	W14, #14, W0
0x068A	0x780500  	MOV	W0, W10
0x068C	0x07FE64  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,103 :: 		UART1_Write_Text("  ");
0x068E	0x2080CA  	MOV	#lo_addr(?lstr5_GYROS_ACCEL_DSP), W10
0x0690	0x07FE62  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,106 :: 		accel[3]=(MPU_Read(0x3F)<<8)+MPU_Read(0x40);
0x0692	0x470066  	ADD	W14, #6, W0
0x0694	0x400066  	ADD	W0, #6, W0
0x0696	0x980F40  	MOV	W0, [W14+24]
0x0698	0xB3C3FA  	MOV.B	#63, W10
0x069A	0x07FEFB  	RCALL	_MPU_Read
0x069C	0xFB8000  	ZE	W0, W0
0x069E	0xDD0048  	SL	W0, #8, W0
0x06A0	0x980F30  	MOV	W0, [W14+22]
0x06A2	0xB3C40A  	MOV.B	#64, W10
0x06A4	0x07FEF6  	RCALL	_MPU_Read
0x06A6	0xFB8080  	ZE	W0, W1
0x06A8	0x90083E  	MOV	[W14+22], W0
0x06AA	0x400081  	ADD	W0, W1, W1
0x06AC	0x90084E  	MOV	[W14+24], W0
0x06AE	0x780801  	MOV	W1, [W0]
;GYROS_ACCEL_DSP.c,107 :: 		inttostr(accel[3],txt0);
0x06B0	0x90085E  	MOV	[W14+26], W0
0x06B2	0x4000E6  	ADD	W0, #6, W1
0x06B4	0x90086E  	MOV	[W14+28], W0
0x06B6	0x780580  	MOV	W0, W11
0x06B8	0x780511  	MOV	[W1], W10
0x06BA	0x07FE5E  	RCALL	_IntToStr
;GYROS_ACCEL_DSP.c,108 :: 		UART1_Write_Text(txt0);
0x06BC	0x47006E  	ADD	W14, #14, W0
0x06BE	0x780500  	MOV	W0, W10
0x06C0	0x07FE4A  	RCALL	_UART1_Write_Text
;GYROS_ACCEL_DSP.c,109 :: 		UART1_Write(0x0D);
0x06C2	0x2000DA  	MOV	#13, W10
0x06C4	0x07FDE4  	RCALL	_UART1_Write
;GYROS_ACCEL_DSP.c,110 :: 		UART1_Write(0x0A);
0x06C6	0x2000AA  	MOV	#10, W10
0x06C8	0x07FDE2  	RCALL	_UART1_Write
;GYROS_ACCEL_DSP.c,116 :: 		}
0x06CA	0x37FF1E  	BRA	L_main2
;GYROS_ACCEL_DSP.c,118 :: 		}
L_end_main:
0x06CC	0x7805CF  	POP	W11
0x06CE	0x78054F  	POP	W10
0x06D0	0xFA8000  	ULNK
L__main_end_loop:
0x06D2	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_I2C1_Init:
0x044C	0xFA0004  	LNK	#4
;__Lib_I2C_1_p30.c,59 :: 		
;__Lib_I2C_1_p30.c,66 :: 		
0x044E	0x07FF26  	RCALL	_Get_Fosc_kHz
0x0450	0x200FA2  	MOV	#250, W2
0x0452	0x200003  	MOV	#0, W3
0x0454	0x07FF77  	RCALL	__Multiply_32x32
; fcy start address is: 4 (W2)
0x0456	0xBE0100  	MOV.D	W0, W2
;__Lib_I2C_1_p30.c,67 :: 		
0x0458	0xBE9F82  	PUSH.D	W2
0x045A	0xBE9F8A  	PUSH.D	W10
0x045C	0xBE0002  	MOV.D	W2, W0
0x045E	0x2F4472  	MOV	#62535, W2
0x0460	0x200103  	MOV	#16, W3
0x0462	0xEB0200  	CLR	W4
0x0464	0x07FF22  	RCALL	__Divide_32x32
0x0466	0xBE054F  	POP.D	W10
0x0468	0xBE014F  	POP.D	W2
0x046A	0x980700  	MOV	W0, [W14+0]
0x046C	0x980711  	MOV	W1, [W14+2]
;__Lib_I2C_1_p30.c,68 :: 		
0x046E	0xBE0002  	MOV.D	W2, W0
0x0470	0xBE010A  	MOV.D	W10, W2
0x0472	0xEB0200  	CLR	W4
0x0474	0x07FF1A  	RCALL	__Divide_32x32
0x0476	0xBE0100  	MOV.D	W0, W2
;__Lib_I2C_1_p30.c,69 :: 		
0x0478	0x470060  	ADD	W14, #0, W0
0x047A	0x510130  	SUB	W2, [W0++], W2
0x047C	0x5981A0  	SUBB	W3, [W0--], W3
0x047E	0x510061  	SUB	W2, #1, W0
0x0480	0x5980E0  	SUBB	W3, #0, W1
; fcy end address is: 4 (W2)
; fcy start address is: 0 (W0)
;__Lib_I2C_1_p30.c,71 :: 		
0x0482	0x881020  	MOV	W0, I2CBRG
; fcy end address is: 0 (W0)
;__Lib_I2C_1_p30.c,72 :: 		
0x0484	0xA8E207  	BSET	I2CCON, #15
;__Lib_I2C_1_p30.c,73 :: 		
0x0486	0x07FEF4  	RCALL	_Delay_100ms
;__Lib_I2C_1_p30.c,74 :: 		
0x0488	0xEF2208  	CLR	I2CSTAT
;__Lib_I2C_1_p30.c,76 :: 		
0x048A	0x07FEFA  	RCALL	__Lib_I2C_1_p30_I2C1_Wait_For_Idle
;__Lib_I2C_1_p30.c,78 :: 		
0x048C	0x07FF0A  	RCALL	_Delay_1us
;__Lib_I2C_1_p30.c,79 :: 		
L_end_I2C1_Init:
0x048E	0xFA8000  	ULNK
0x0490	0x060000  	RETURN
; end of _I2C1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x029C	0x2EA600  	MOV	#60000, W0
0x029E	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x02A0	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x0270	0x200088  	MOV	#8, W8
0x0272	0x2A1217  	MOV	#41249, W7
L_Delay_100ms33:
0x0274	0xED200E  	DEC	W7
0x0276	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x0278	0xED2010  	DEC	W8
0x027A	0x3AFFFC  	BRA NZ	L_Delay_100ms33
0x027C	0x000000  	NOP
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x027E	0x060000  	RETURN
; end of _Delay_100ms
__Lib_I2C_1_p30_I2C1_Wait_For_Idle:
0x0280	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,47 :: 		
;__Lib_I2C_1_p30.c,54 :: 		
L___Lib_I2C_1_p30_I2C1_Wait_For_Idle2:
0x0282	0x07FF45  	RCALL	_I2C1_Is_Idle
0x0284	0xE20000  	CP0	W0
0x0286	0x3A0001  	BRA NZ	L___Lib_I2C_1_p30_I2C1_Wait_For_Idle3
L___Lib_I2C_1_p30_I2C1_Wait_For_Idle25:
;__Lib_I2C_1_p30.c,55 :: 		
0x0288	0x37FFFC  	BRA	L___Lib_I2C_1_p30_I2C1_Wait_For_Idle2
L___Lib_I2C_1_p30_I2C1_Wait_For_Idle3:
;__Lib_I2C_1_p30.c,57 :: 		
L_end_I2C1_Wait_For_Idle:
0x028A	0xFA8000  	ULNK
0x028C	0x060000  	RETURN
; end of __Lib_I2C_1_p30_I2C1_Wait_For_Idle
_I2C1_Is_Idle:
0x010E	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,38 :: 		
;__Lib_I2C_1_p30.c,40 :: 		
0x0110	0xEF6002  	CLR.B	W1
0x0112	0xAF0206  	BTSC	I2CCON, #0
0x0114	0xEC6002  	INC.B	W1
0x0116	0xEF6000  	CLR.B	W0
0x0118	0xAF4206  	BTSC	I2CCON, #2
0x011A	0xEC6000  	INC.B	W0
0x011C	0xFB8081  	ZE	W1, W1
0x011E	0xFB8000  	ZE	W0, W0
0x0120	0x708080  	IOR	W1, W0, W1
0x0122	0xEF6000  	CLR.B	W0
0x0124	0xAF6206  	BTSC	I2CCON, #3
0x0126	0xEC6000  	INC.B	W0
0x0128	0xFB8000  	ZE	W0, W0
0x012A	0x708080  	IOR	W1, W0, W1
0x012C	0xEF6000  	CLR.B	W0
0x012E	0xAF8206  	BTSC	I2CCON, #4
0x0130	0xEC6000  	INC.B	W0
0x0132	0xFB8000  	ZE	W0, W0
0x0134	0x708080  	IOR	W1, W0, W1
;__Lib_I2C_1_p30.c,41 :: 		
0x0136	0xEF6000  	CLR.B	W0
0x0138	0xAF2206  	BTSC	I2CCON, #1
0x013A	0xEC6000  	INC.B	W0
0x013C	0xFB8000  	ZE	W0, W0
0x013E	0x708080  	IOR	W1, W0, W1
0x0140	0xEF6000  	CLR.B	W0
0x0142	0xAFC209  	BTSC	I2CSTAT, #14
0x0144	0xEC6000  	INC.B	W0
0x0146	0xFB8000  	ZE	W0, W0
0x0148	0x708000  	IOR	W1, W0, W0
;__Lib_I2C_1_p30.c,43 :: 		
0x014A	0xE20000  	CP0	W0
0x014C	0xEF6000  	CLR.B	W0
0x014E	0x3A0001  	BRA NZ	L__I2C1_Is_Idle23
0x0150	0xEC6000  	INC.B	W0
L__I2C1_Is_Idle23:
0x0152	0xFB8000  	ZE	W0, W0
;__Lib_I2C_1_p30.c,44 :: 		
L_end_I2C1_Is_Idle:
0x0154	0xFA8000  	ULNK
0x0156	0x060000  	RETURN
; end of _I2C1_Is_Idle
_Delay_1us:
;__Lib_Delays.c,380 :: 		void Delay_1us()
;__Lib_Delays.c,382 :: 		Delay_us(1);
0x02A2	0x200057  	MOV	#5, W7
L_Delay_1us11:
0x02A4	0xED200E  	DEC	W7
0x02A6	0x3AFFFE  	BRA NZ	L_Delay_1us11
;__Lib_Delays.c,383 :: 		}
L_end_Delay_1us:
0x02A8	0x060000  	RETURN
; end of _Delay_1us
__Multiply_32x32:
0x0344	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0346	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x0348	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x034A	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x034C	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x034E	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x0350	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x0352	0xFA8000  	ULNK
0x0354	0x060000  	RETURN
; end of __Multiply_32x32
__Divide_32x32:
0x02AA	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x02AC	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x02AE	0x0000000402F8  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x02B2	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x02B4	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x02B6	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x02B8	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x02BA	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x02BC	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x02BE	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x02C0	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x02C2	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x02C4	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x02C6	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x02C8	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x02CA	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x02CC	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x02CE	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x02D0	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x02D2	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x02D4	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x02D6	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x02D8	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x02DA	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x02DC	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x02DE	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x02E0	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x02E2	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x02E4	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x02E6	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x02E8	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x02EA	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x02EC	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x02EE	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x02F0	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x02F2	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x02F4	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x02F6	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x02F8	0xFA8000  	ULNK
0x02FA	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Init:
0x03C8	0xFA0008  	LNK	#8
;__Lib_UART_12_p30.c,121 :: 		
;__Lib_UART_12_p30.c,124 :: 		
0x03CA	0x2028E0  	MOV	#lo_addr(_UART1_Write), W0
0x03CC	0x8840C0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p30.c,125 :: 		
0x03CE	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x03D0	0x8840D0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p30.c,126 :: 		
0x03D2	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x03D4	0x8840A0  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p30.c,127 :: 		
0x03D6	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x03D8	0x8840B0  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p30.c,132 :: 		
0x03DA	0xEF220C  	CLR	U1MODE
;__Lib_UART_12_p30.c,133 :: 		
0x03DC	0x280000  	MOV	#32768, W0
0x03DE	0xB7A20E  	MOV	WREG, U1STA
;__Lib_UART_12_p30.c,134 :: 		
0x03E0	0x07FF5D  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p30.c,137 :: 		
0x03E2	0x203E82  	MOV	#1000, W2
0x03E4	0x200003  	MOV	#0, W3
0x03E6	0x07FFAE  	RCALL	__Multiply_32x32
; tmp start address is: 8 (W4)
0x03E8	0xBE0200  	MOV.D	W0, W4
;__Lib_UART_12_p30.c,140 :: 		
0x03EA	0x07FF0C  	RCALL	_Get_Fosc_Per_Cyc
0x03EC	0xDE0041  	LSR	W0, #1, W0
0x03EE	0x400064  	ADD	W0, #4, W0
0x03F0	0x780080  	MOV	W0, W1
0x03F2	0xBE010A  	MOV.D	W10, W2
L__UART1_Init61:
0x03F4	0xE90081  	DEC	W1, W1
0x03F6	0x350003  	BRA LT	L__UART1_Init62
0x03F8	0xD00102  	SL	W2, W2
0x03FA	0xD28183  	RLC	W3, W3
0x03FC	0x37FFFB  	BRA	L__UART1_Init61
L__UART1_Init62:
0x03FE	0x980702  	MOV	W2, [W14+0]
0x0400	0x980713  	MOV	W3, [W14+2]
;__Lib_UART_12_p30.c,142 :: 		
0x0402	0xBE9F84  	PUSH.D	W4
0x0404	0xBE0004  	MOV.D	W4, W0
0x0406	0xEB0200  	CLR	W4
0x0408	0x07FED1  	RCALL	__Modulus_32x32
0x040A	0xBE024F  	POP.D	W4
0x040C	0x980720  	MOV	W0, [W14+4]
0x040E	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p30.c,143 :: 		
0x0410	0xBE0004  	MOV.D	W4, W0
0x0412	0x90010E  	MOV	[W14+0], W2
0x0414	0x90019E  	MOV	[W14+2], W3
0x0416	0xEB0200  	CLR	W4
0x0418	0x07FF48  	RCALL	__Divide_32x32
; tmp end address is: 8 (W4)
; tmp start address is: 6 (W3)
0x041A	0x780180  	MOV	W0, W3
0x041C	0x780201  	MOV	W1, W4
;__Lib_UART_12_p30.c,145 :: 		
0x041E	0x470060  	ADD	W14, #0, W0
0x0420	0xD10150  	LSR	[++W0], W2
0x0422	0xD380C0  	RRC	[--W0], W1
0x0424	0x470064  	ADD	W14, #4, W0
0x0426	0xE10830  	CP	W1, [W0++]
0x0428	0xE19020  	CPB	W2, [W0--]
0x042A	0x310004  	BRA GEU	L__UART1_Init42
L__UART1_Init63:
;__Lib_UART_12_p30.c,146 :: 		
; tmp start address is: 0 (W0)
0x042C	0x418061  	ADD	W3, #1, W0
0x042E	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
0x0430	0xBE0100  	MOV.D	W0, W2
; tmp end address is: 0 (W0)
0x0432	0x370002  	BRA	L_UART1_Init13
L__UART1_Init42:
;__Lib_UART_12_p30.c,145 :: 		
0x0434	0x780103  	MOV	W3, W2
0x0436	0x780184  	MOV	W4, W3
;__Lib_UART_12_p30.c,146 :: 		
L_UART1_Init13:
;__Lib_UART_12_p30.c,150 :: 		
; tmp start address is: 4 (W2)
0x0438	0x510061  	SUB	W2, #1, W0
0x043A	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
0x043C	0x8810A0  	MOV	W0, U1BRG
;__Lib_UART_12_p30.c,151 :: 		
0x043E	0xA9220E  	BCLR	U1STA, #1
;__Lib_UART_12_p30.c,153 :: 		
0x0440	0xA8E20D  	BSET	U1MODE, #15
;__Lib_UART_12_p30.c,154 :: 		
0x0442	0xA8420F  	BSET	U1STA, #10
;__Lib_UART_12_p30.c,155 :: 		
0x0444	0x07FF15  	RCALL	_Delay_100ms
0x0446	0x07FF14  	RCALL	_Delay_100ms
;__Lib_UART_12_p30.c,157 :: 		
L_end_UART1_Init:
0x0448	0xFA8000  	ULNK
0x044A	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0204	0x200040  	MOV	#4, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x0206	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
__Modulus_32x32:
0x01AC	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x01AE	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x01B0	0x000000040200  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x01B4	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x01B6	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x01B8	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x01BA	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x01BC	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x01BE	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x01C0	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x01C2	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x01C4	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x01C6	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x01C8	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x01CA	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x01CC	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x01CE	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x01D0	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x01D2	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x01D4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x01D6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x01D8	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x01DA	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x01DC	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x01DE	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x01E0	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x01E2	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x01E4	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x01E6	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x01E8	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x01EA	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x01EC	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x01EE	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x01F0	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x01F2	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x01F4	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x01F6	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x01F8	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x01FA	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x01FC	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x01FE	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0200	0xFA8000  	ULNK
0x0202	0x060000  	RETURN
; end of __Modulus_32x32
_MPU6050_Init:
;GYROS_ACCEL_DSP.c,36 :: 		void  MPU6050_Init(void)
;GYROS_ACCEL_DSP.c,38 :: 		MPU_Write(0x6B,0x80);
0x04B8	0x781F8A  	PUSH	W10
0x04BA	0x781F8B  	PUSH	W11
0x04BC	0xB3C80B  	MOV.B	#128, W11
0x04BE	0xB3C6BA  	MOV.B	#107, W10
0x04C0	0x07FEA3  	RCALL	_MPU_Write
;GYROS_ACCEL_DSP.c,39 :: 		MPU_Write(0x6B,0x00);
0x04C2	0xEF2016  	CLR	W11
0x04C4	0xB3C6BA  	MOV.B	#107, W10
0x04C6	0x07FEA0  	RCALL	_MPU_Write
;GYROS_ACCEL_DSP.c,40 :: 		MPU_Write(0x1B,0x00);
0x04C8	0xEF2016  	CLR	W11
0x04CA	0xB3C1BA  	MOV.B	#27, W10
0x04CC	0x07FE9D  	RCALL	_MPU_Write
;GYROS_ACCEL_DSP.c,41 :: 		MPU_Write(0x1C,0x00);
0x04CE	0xEF2016  	CLR	W11
0x04D0	0xB3C1CA  	MOV.B	#28, W10
0x04D2	0x07FE9A  	RCALL	_MPU_Write
;GYROS_ACCEL_DSP.c,42 :: 		}
L_end_MPU6050_Init:
0x04D4	0x7805CF  	POP	W11
0x04D6	0x78054F  	POP	W10
0x04D8	0x060000  	RETURN
; end of _MPU6050_Init
_MPU_Write:
;GYROS_ACCEL_DSP.c,15 :: 		void  MPU_Write(unsigned short add,unsigned short dato)
;GYROS_ACCEL_DSP.c,17 :: 		I2C1_Start();
0x0208	0x781F8A  	PUSH	W10
0x020A	0x07FFA6  	RCALL	_I2C1_Start
;GYROS_ACCEL_DSP.c,18 :: 		I2C1_Write(W_DATA);
0x020C	0x2080F0  	MOV	#lo_addr(_W_DATA), W0
0x020E	0x781F8A  	PUSH	W10
0x0210	0x784510  	MOV.B	[W0], W10
0x0212	0x07FFB7  	RCALL	_I2C1_Write
0x0214	0x78054F  	POP	W10
;GYROS_ACCEL_DSP.c,19 :: 		I2C1_Write(add);
0x0216	0x07FFB5  	RCALL	_I2C1_Write
;GYROS_ACCEL_DSP.c,20 :: 		I2C1_Write(dato);
0x0218	0x78450B  	MOV.B	W11, W10
0x021A	0x07FFB3  	RCALL	_I2C1_Write
;GYROS_ACCEL_DSP.c,21 :: 		I2C1_Stop();
0x021C	0x07FFBD  	RCALL	_I2C1_Stop
;GYROS_ACCEL_DSP.c,22 :: 		delay_ms(50);
0x021E	0x200048  	MOV	#4, W8
0x0220	0x2D0907  	MOV	#53392, W7
L_MPU_Write0:
0x0222	0xED200E  	DEC	W7
0x0224	0x3AFFFE  	BRA NZ	L_MPU_Write0
0x0226	0xED2010  	DEC	W8
0x0228	0x3AFFFC  	BRA NZ	L_MPU_Write0
;GYROS_ACCEL_DSP.c,23 :: 		}
L_end_MPU_Write:
0x022A	0x78054F  	POP	W10
0x022C	0x060000  	RETURN
; end of _MPU_Write
_I2C1_Start:
0x0158	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,83 :: 		
;__Lib_I2C_1_p30.c,89 :: 		
; j start address is: 4 (W2)
0x015A	0xEF2004  	CLR	W2
; j end address is: 4 (W2)
L_I2C1_Start4:
; j start address is: 4 (W2)
0x015C	0x227100  	MOV	#10000, W0
0x015E	0xE11000  	CP	W2, W0
0x0160	0x3E0006  	BRA GTU	L_I2C1_Start5
L__I2C1_Start28:
;__Lib_I2C_1_p30.c,90 :: 		
0x0162	0x07FFD5  	RCALL	_I2C1_Is_Idle
0x0164	0xE20000  	CP0	W0
0x0166	0x320001  	BRA Z	L_I2C1_Start7
L__I2C1_Start29:
;__Lib_I2C_1_p30.c,91 :: 		
0x0168	0x370002  	BRA	L_I2C1_Start5
L_I2C1_Start7:
;__Lib_I2C_1_p30.c,89 :: 		
0x016A	0xEC2004  	INC	W2
;__Lib_I2C_1_p30.c,92 :: 		
0x016C	0x37FFF7  	BRA	L_I2C1_Start4
L_I2C1_Start5:
;__Lib_I2C_1_p30.c,94 :: 		
0x016E	0x227110  	MOV	#10001, W0
0x0170	0xE11000  	CP	W2, W0
0x0172	0x390002  	BRA LTU	L_I2C1_Start8
L__I2C1_Start30:
; j end address is: 4 (W2)
;__Lib_I2C_1_p30.c,95 :: 		
0x0174	0x200FF0  	MOV	#255, W0
0x0176	0x370003  	BRA	L_end_I2C1_Start
L_I2C1_Start8:
;__Lib_I2C_1_p30.c,97 :: 		
0x0178	0xA80206  	BSET	I2CCON, #0
;__Lib_I2C_1_p30.c,98 :: 		
0x017A	0x07FFC2  	RCALL	__Lib_I2C_1_p30_I2C1_Is_Finished
;__Lib_I2C_1_p30.c,99 :: 		
0x017C	0xEF2000  	CLR	W0
;__Lib_I2C_1_p30.c,102 :: 		
L_end_I2C1_Start:
0x017E	0xFA8000  	ULNK
0x0180	0x060000  	RETURN
; end of _I2C1_Start
__Lib_I2C_1_p30_I2C1_Is_Finished:
0x0100	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,30 :: 		
;__Lib_I2C_1_p30.c,31 :: 		
L___Lib_I2C_1_p30_I2C1_Is_Finished0:
0x0102	0xAFC085  	BTSC	IFS0, #14
0x0104	0x370001  	BRA	L___Lib_I2C_1_p30_I2C1_Is_Finished1
;__Lib_I2C_1_p30.c,32 :: 		
0x0106	0x37FFFD  	BRA	L___Lib_I2C_1_p30_I2C1_Is_Finished0
L___Lib_I2C_1_p30_I2C1_Is_Finished1:
;__Lib_I2C_1_p30.c,33 :: 		
0x0108	0xA9C085  	BCLR	IFS0, #14
;__Lib_I2C_1_p30.c,34 :: 		
L_end_I2C1_Is_Finished:
0x010A	0xFA8000  	ULNK
0x010C	0x060000  	RETURN
; end of __Lib_I2C_1_p30_I2C1_Is_Finished
_I2C1_Write:
0x0182	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,128 :: 		
;__Lib_I2C_1_p30.c,129 :: 		
0x0184	0xFB800A  	ZE	W10, W0
0x0186	0xB7A202  	MOV	WREG, I2CTRN
;__Lib_I2C_1_p30.c,131 :: 		
0x0188	0xAEE208  	BTSS	I2CSTAT, #7
0x018A	0x370002  	BRA	L_I2C1_Write14
;__Lib_I2C_1_p30.c,132 :: 		
0x018C	0x200010  	MOV	#1, W0
0x018E	0x370002  	BRA	L_end_I2C1_Write
L_I2C1_Write14:
;__Lib_I2C_1_p30.c,135 :: 		
0x0190	0x07FFB7  	RCALL	__Lib_I2C_1_p30_I2C1_Is_Finished
;__Lib_I2C_1_p30.c,137 :: 		
0x0192	0xEF2000  	CLR	W0
;__Lib_I2C_1_p30.c,138 :: 		
L_end_I2C1_Write:
0x0194	0xFA8000  	ULNK
0x0196	0x060000  	RETURN
; end of _I2C1_Write
_I2C1_Stop:
0x0198	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,112 :: 		
;__Lib_I2C_1_p30.c,113 :: 		
L_I2C1_Stop12:
0x019A	0xBF8206  	MOV	I2CCON, WREG
0x019C	0x60007F  	AND	W0, #31, W0
0x019E	0xE20000  	CP0	W0
0x01A0	0x320001  	BRA Z	L_I2C1_Stop13
L__I2C1_Stop34:
;__Lib_I2C_1_p30.c,114 :: 		
0x01A2	0x37FFFB  	BRA	L_I2C1_Stop12
L_I2C1_Stop13:
;__Lib_I2C_1_p30.c,116 :: 		
0x01A4	0xA84206  	BSET	I2CCON, #2
;__Lib_I2C_1_p30.c,117 :: 		
0x01A6	0x07FFAC  	RCALL	__Lib_I2C_1_p30_I2C1_Is_Finished
;__Lib_I2C_1_p30.c,118 :: 		
L_end_I2C1_Stop:
0x01A8	0xFA8000  	ULNK
0x01AA	0x060000  	RETURN
; end of _I2C1_Stop
_MPU_Read:
;GYROS_ACCEL_DSP.c,24 :: 		unsigned short MPU_Read(unsigned short add)
;GYROS_ACCEL_DSP.c,27 :: 		I2C1_Start();
0x0492	0x781F8A  	PUSH	W10
0x0494	0x07FE61  	RCALL	_I2C1_Start
;GYROS_ACCEL_DSP.c,28 :: 		I2C1_Write(W_DATA);
0x0496	0x2080F0  	MOV	#lo_addr(_W_DATA), W0
0x0498	0x781F8A  	PUSH	W10
0x049A	0x784510  	MOV.B	[W0], W10
0x049C	0x07FE72  	RCALL	_I2C1_Write
0x049E	0x78054F  	POP	W10
;GYROS_ACCEL_DSP.c,29 :: 		I2C1_Write(add);
0x04A0	0x07FE70  	RCALL	_I2C1_Write
;GYROS_ACCEL_DSP.c,30 :: 		I2C1_ReStart();
0x04A2	0x07FEC5  	RCALL	_I2C1_Restart
;GYROS_ACCEL_DSP.c,31 :: 		I2C1_Write(R_DATA);
0x04A4	0x208100  	MOV	#lo_addr(_R_DATA), W0
0x04A6	0x784510  	MOV.B	[W0], W10
0x04A8	0x07FE6C  	RCALL	_I2C1_Write
;GYROS_ACCEL_DSP.c,32 :: 		res=I2C1_Read(1u);
0x04AA	0x20001A  	MOV	#1, W10
0x04AC	0x07FECA  	RCALL	_I2C1_Read
; res start address is: 2 (W1)
0x04AE	0x784080  	MOV.B	W0, W1
;GYROS_ACCEL_DSP.c,33 :: 		I2C1_Stop();
0x04B0	0x07FE73  	RCALL	_I2C1_Stop
;GYROS_ACCEL_DSP.c,34 :: 		return res;
0x04B2	0x784001  	MOV.B	W1, W0
; res end address is: 2 (W1)
;GYROS_ACCEL_DSP.c,35 :: 		}
;GYROS_ACCEL_DSP.c,34 :: 		return res;
;GYROS_ACCEL_DSP.c,35 :: 		}
L_end_MPU_Read:
0x04B4	0x78054F  	POP	W10
0x04B6	0x060000  	RETURN
; end of _MPU_Read
_I2C1_Restart:
0x022E	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,104 :: 		
;__Lib_I2C_1_p30.c,105 :: 		
L_I2C1_Restart10:
0x0230	0xBF8206  	MOV	I2CCON, WREG
0x0232	0x60007F  	AND	W0, #31, W0
0x0234	0xE20000  	CP0	W0
0x0236	0x320001  	BRA Z	L_I2C1_Restart11
L__I2C1_Restart32:
;__Lib_I2C_1_p30.c,106 :: 		
0x0238	0x37FFFB  	BRA	L_I2C1_Restart10
L_I2C1_Restart11:
;__Lib_I2C_1_p30.c,107 :: 		
0x023A	0xA82206  	BSET	I2CCON, #1
;__Lib_I2C_1_p30.c,109 :: 		
0x023C	0x07FF61  	RCALL	__Lib_I2C_1_p30_I2C1_Is_Finished
;__Lib_I2C_1_p30.c,110 :: 		
L_end_I2C1_Restart:
0x023E	0xFA8000  	ULNK
0x0240	0x060000  	RETURN
; end of _I2C1_Restart
_I2C1_Read:
0x0242	0xFA0000  	LNK	#0
;__Lib_I2C_1_p30.c,141 :: 		
;__Lib_I2C_1_p30.c,142 :: 		
L_I2C1_Read15:
0x0244	0xBF8206  	MOV	I2CCON, WREG
0x0246	0x60007F  	AND	W0, #31, W0
0x0248	0xE20000  	CP0	W0
0x024A	0x320001  	BRA Z	L_I2C1_Read16
L__I2C1_Read37:
;__Lib_I2C_1_p30.c,143 :: 		
0x024C	0x37FFFB  	BRA	L_I2C1_Read15
L_I2C1_Read16:
;__Lib_I2C_1_p30.c,145 :: 		
0x024E	0xA86206  	BSET	I2CCON, #3
;__Lib_I2C_1_p30.c,146 :: 		
0x0250	0x07FF57  	RCALL	__Lib_I2C_1_p30_I2C1_Is_Finished
;__Lib_I2C_1_p30.c,149 :: 		
L_I2C1_Read17:
0x0252	0xBF8206  	MOV	I2CCON, WREG
0x0254	0x60007F  	AND	W0, #31, W0
0x0256	0xE20000  	CP0	W0
0x0258	0x320001  	BRA Z	L_I2C1_Read18
L__I2C1_Read38:
;__Lib_I2C_1_p30.c,150 :: 		
0x025A	0x37FFFB  	BRA	L_I2C1_Read17
L_I2C1_Read18:
;__Lib_I2C_1_p30.c,154 :: 		
0x025C	0xE20014  	CP0	W10
0x025E	0x320002  	BRA Z	L_I2C1_Read19
L__I2C1_Read39:
;__Lib_I2C_1_p30.c,155 :: 		
0x0260	0xA8A206  	BSET	I2CCON, #5
;__Lib_I2C_1_p30.c,156 :: 		
0x0262	0x370001  	BRA	L_I2C1_Read20
L_I2C1_Read19:
;__Lib_I2C_1_p30.c,158 :: 		
0x0264	0xA9A206  	BCLR	I2CCON, #5
;__Lib_I2C_1_p30.c,159 :: 		
L_I2C1_Read20:
;__Lib_I2C_1_p30.c,160 :: 		
0x0266	0xA88206  	BSET	I2CCON, #4
;__Lib_I2C_1_p30.c,161 :: 		
0x0268	0x07FF4B  	RCALL	__Lib_I2C_1_p30_I2C1_Is_Finished
;__Lib_I2C_1_p30.c,164 :: 		
0x026A	0xBFC200  	MOV.B	I2CRCV, WREG
;__Lib_I2C_1_p30.c,165 :: 		
L_end_I2C1_Read:
0x026C	0xFA8000  	ULNK
0x026E	0x060000  	RETURN
; end of _I2C1_Read
_IntToStr:
0x0378	0xFA0000  	LNK	#0
;__Lib_Conversions.c,146 :: 		
;__Lib_Conversions.c,152 :: 		
0x037A	0x781F8A  	PUSH	W10
; negative start address is: 8 (W4)
0x037C	0xEF2008  	CLR	W4
;__Lib_Conversions.c,153 :: 		
; inword start address is: 0 (W0)
0x037E	0x78000A  	MOV	W10, W0
;__Lib_Conversions.c,154 :: 		
0x0380	0xE15060  	CP	W10, #0
0x0382	0x3D0003  	BRA GE	L__IntToStr99
L__IntToStr133:
; inword end address is: 0 (W0)
;__Lib_Conversions.c,155 :: 		
0x0384	0x200014  	MOV	#1, W4
;__Lib_Conversions.c,156 :: 		
; inword start address is: 0 (W0)
0x0386	0x150060  	SUBR	W10, #0, W0
; inword end address is: 0 (W0)
; negative end address is: 8 (W4)
;__Lib_Conversions.c,157 :: 		
0x0388	0x370000  	BRA	L_IntToStr23
L__IntToStr99:
;__Lib_Conversions.c,154 :: 		
;__Lib_Conversions.c,157 :: 		
L_IntToStr23:
;__Lib_Conversions.c,158 :: 		
; inword start address is: 0 (W0)
; negative start address is: 8 (W4)
0x038A	0x780500  	MOV	W0, W10
; inword end address is: 0 (W0)
0x038C	0x07FFB7  	RCALL	_WordToStr
;__Lib_Conversions.c,160 :: 		
; i start address is: 6 (W3)
0x038E	0x200063  	MOV	#6, W3
; negative end address is: 8 (W4)
; i end address is: 6 (W3)
0x0390	0x780104  	MOV	W4, W2
;__Lib_Conversions.c,161 :: 		
L_IntToStr24:
; i start address is: 6 (W3)
; negative start address is: 4 (W2)
0x0392	0xE11860  	CP	W3, #0
0x0394	0x360006  	BRA LEU	L_IntToStr25
L__IntToStr134:
;__Lib_Conversions.c,162 :: 		
0x0396	0x458083  	ADD	W11, W3, W1
0x0398	0x518061  	SUB	W3, #1, W0
0x039A	0x458000  	ADD	W11, W0, W0
0x039C	0x784890  	MOV.B	[W0], [W1]
;__Lib_Conversions.c,163 :: 		
0x039E	0xED2006  	DEC	W3
;__Lib_Conversions.c,164 :: 		
; i end address is: 6 (W3)
0x03A0	0x37FFF8  	BRA	L_IntToStr24
L_IntToStr25:
;__Lib_Conversions.c,165 :: 		
0x03A2	0xB3C200  	MOV.B	#32, W0
0x03A4	0x784D80  	MOV.B	W0, [W11]
;__Lib_Conversions.c,166 :: 		
0x03A6	0xE20004  	CP0	W2
0x03A8	0x32000C  	BRA Z	L_IntToStr26
L__IntToStr135:
; negative end address is: 4 (W2)
;__Lib_Conversions.c,167 :: 		
; i start address is: 4 (W2)
0x03AA	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
;__Lib_Conversions.c,168 :: 		
L_IntToStr27:
; i start address is: 4 (W2)
0x03AC	0x458002  	ADD	W11, W2, W0
0x03AE	0x784090  	MOV.B	[W0], W1
0x03B0	0xB3C200  	MOV.B	#32, W0
0x03B2	0xE10C00  	CP.B	W1, W0
0x03B4	0x3A0002  	BRA NZ	L_IntToStr28
L__IntToStr136:
; i start address is: 4 (W2)
0x03B6	0xEC2004  	INC	W2
; i end address is: 4 (W2)
0x03B8	0x37FFF9  	BRA	L_IntToStr27
L_IntToStr28:
;__Lib_Conversions.c,169 :: 		
0x03BA	0x510061  	SUB	W2, #1, W0
; i end address is: 4 (W2)
;__Lib_Conversions.c,170 :: 		
0x03BC	0x458080  	ADD	W11, W0, W1
0x03BE	0xB3C2D0  	MOV.B	#45, W0
0x03C0	0x784880  	MOV.B	W0, [W1]
L_IntToStr26:
;__Lib_Conversions.c,171 :: 		
L_end_IntToStr:
0x03C2	0x78054F  	POP	W10
0x03C4	0xFA8000  	ULNK
0x03C6	0x060000  	RETURN
; end of _IntToStr
_WordToStr:
0x02FC	0xFA0002  	LNK	#2
;__Lib_Conversions.c,84 :: 		
;__Lib_Conversions.c,89 :: 		
; len start address is: 4 (W2)
0x02FE	0xEF2004  	CLR	W2
; len end address is: 4 (W2)
L_WordToStr6:
; len start address is: 4 (W2)
0x0300	0xE11465  	CP.B	W2, #5
0x0302	0x310006  	BRA GEU	L_WordToStr7
L__WordToStr122:
;__Lib_Conversions.c,90 :: 		
0x0304	0xFB8002  	ZE	W2, W0
0x0306	0x458080  	ADD	W11, W0, W1
0x0308	0xB3C200  	MOV.B	#32, W0
0x030A	0x784880  	MOV.B	W0, [W1]
;__Lib_Conversions.c,89 :: 		
0x030C	0xEC6004  	INC.B	W2
;__Lib_Conversions.c,90 :: 		
0x030E	0x37FFF8  	BRA	L_WordToStr6
L_WordToStr7:
;__Lib_Conversions.c,91 :: 		
0x0310	0xFB8002  	ZE	W2, W0
0x0312	0x458080  	ADD	W11, W0, W1
0x0314	0xEF2000  	CLR	W0
0x0316	0x784880  	MOV.B	W0, [W1]
; len start address is: 6 (W3)
0x0318	0x5141E1  	SUB.B	W2, #1, W3
; len end address is: 4 (W2)
; len end address is: 6 (W3)
;__Lib_Conversions.c,93 :: 		
L_WordToStr9:
;__Lib_Conversions.c,94 :: 		
; len start address is: 6 (W3)
0x031A	0xFB8003  	ZE	W3, W0
0x031C	0x458000  	ADD	W11, W0, W0
0x031E	0x980700  	MOV	W0, [W14+0]
0x0320	0x2000A2  	MOV	#10, W2
0x0322	0x090011  	REPEAT	#17
0x0324	0xD88502  	DIV.U	W10, W2
0x0326	0x200300  	MOV	#48, W0
0x0328	0x408080  	ADD	W1, W0, W1
0x032A	0x90000E  	MOV	[W14+0], W0
0x032C	0x784801  	MOV.B	W1, [W0]
;__Lib_Conversions.c,95 :: 		
0x032E	0x2000A2  	MOV	#10, W2
0x0330	0x090011  	REPEAT	#17
0x0332	0xD88502  	DIV.U	W10, W2
0x0334	0x780500  	MOV	W0, W10
;__Lib_Conversions.c,96 :: 		
0x0336	0xE10060  	CP	W0, #0
0x0338	0x3A0001  	BRA NZ	L_WordToStr11
L__WordToStr123:
; len end address is: 6 (W3)
;__Lib_Conversions.c,97 :: 		
0x033A	0x370002  	BRA	L_WordToStr10
L_WordToStr11:
;__Lib_Conversions.c,98 :: 		
; len start address is: 6 (W3)
0x033C	0xED6006  	DEC.B	W3
;__Lib_Conversions.c,99 :: 		
; len end address is: 6 (W3)
0x033E	0x37FFED  	BRA	L_WordToStr9
L_WordToStr10:
;__Lib_Conversions.c,100 :: 		
L_end_WordToStr:
0x0340	0xFA8000  	ULNK
0x0342	0x060000  	RETURN
; end of _WordToStr
_UART1_Write_Text:
0x0356	0xFA0000  	LNK	#0
;__Lib_UART_12_p30.c,59 :: 		
;__Lib_UART_12_p30.c,60 :: 		
; counter start address is: 2 (W1)
0x0358	0xEF2002  	CLR	W1
;__Lib_UART_12_p30.c,62 :: 		
; data_ start address is: 0 (W0)
0x035A	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_12_p30.c,63 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x035C	0xE10460  	CP.B	W0, #0
0x035E	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text49:
;__Lib_UART_12_p30.c,64 :: 		
0x0360	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0362	0xFB8500  	ZE	W0, W10
0x0364	0x07FF94  	RCALL	_UART1_Write
0x0366	0x78054F  	POP	W10
;__Lib_UART_12_p30.c,65 :: 		
0x0368	0x40C061  	ADD.B	W1, #1, W0
0x036A	0x784080  	MOV.B	W0, W1
;__Lib_UART_12_p30.c,66 :: 		
0x036C	0xFB8000  	ZE	W0, W0
0x036E	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0370	0x784010  	MOV.B	[W0], W0
;__Lib_UART_12_p30.c,67 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0372	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_12_p30.c,68 :: 		
L_end_UART1_Write_Text:
0x0374	0xFA8000  	ULNK
0x0376	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x028E	0xFA0000  	LNK	#0
;__Lib_UART_12_p30.c,53 :: 		
;__Lib_UART_12_p30.c,54 :: 		
L_UART1_Write0:
0x0290	0xAF020F  	BTSC	U1STA, #8
0x0292	0x370001  	BRA	L_UART1_Write1
0x0294	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p30.c,55 :: 		
0x0296	0x88108A  	MOV	W10, U1TXREG
;__Lib_UART_12_p30.c,56 :: 		
L_end_UART1_Write:
0x0298	0xFA8000  	ULNK
0x029A	0x060000  	RETURN
; end of _UART1_Write
0x06E8	0x208001  	MOV	#lo_addr(?lstr1_GYROS_ACCEL_DSP), W1
0x06EA	0x286D40  	MOV	#34516, W0
0x06EC	0x090009  	REPEAT	#9
0x06EE	0x7818B0  	MOV	[W0++], [W1++]
0x06F0	0x060000  	RETURN
;GYROS_ACCEL_DSP.c,0 :: ?ICS?lstr1_GYROS_ACCEL_DSP [6]
0x06D4	0x5B20 ;?ICS?lstr1_GYROS_ACCEL_DSP+0
0x06D6	0x43B0 ;?ICS?lstr1_GYROS_ACCEL_DSP+2
0x06D8	0x005D ;?ICS?lstr1_GYROS_ACCEL_DSP+4
; end of ?ICS?lstr1_GYROS_ACCEL_DSP
;,0 :: _initBlock_1 [6]
; Containing: ?ICS?lstr2_GYROS_ACCEL_DSP [3]
;             ?ICS?lstr3_GYROS_ACCEL_DSP [3]
0x06DA	0x2020 ;_initBlock_1+0 : ?ICS?lstr2_GYROS_ACCEL_DSP at 0x06DA
0x06DC	0x2000 ;_initBlock_1+2 : ?ICS?lstr3_GYROS_ACCEL_DSP at 0x06DD
0x06DE	0x0020 ;_initBlock_1+4
; end of _initBlock_1
;,0 :: _initBlock_2 [4]
; Containing: ?ICS?lstr5_GYROS_ACCEL_DSP [3]
;             ?ICS_W_DATA [1]
0x06E0	0x2020 ;_initBlock_2+0 : ?ICS?lstr5_GYROS_ACCEL_DSP at 0x06E0
0x06E2	0xD000 ;_initBlock_2+2 : ?ICS_W_DATA at 0x06E3
; end of _initBlock_2
;,0 :: _initBlock_3 [4]
; Containing: ?ICS_R_DATA [1]
;             ?ICS?lstr4_GYROS_ACCEL_DSP [3]
0x06E4	0x20D1 ;_initBlock_3+0 : ?ICS_R_DATA at 0x06E4 : ?ICS?lstr4_GYROS_ACCEL_DSP at 0x06E5
0x06E6	0x0020 ;_initBlock_3+2
; end of _initBlock_3
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0100      [14]    __Lib_I2C_1_p30_I2C1_Is_Finished
0x010E      [74]    _I2C1_Is_Idle
0x0158      [42]    _I2C1_Start
0x0182      [22]    _I2C1_Write
0x0198      [20]    _I2C1_Stop
0x01AC      [88]    __Modulus_32x32
0x0204       [4]    _Get_Fosc_Per_Cyc
0x0208      [38]    _MPU_Write
0x022E      [20]    _I2C1_Restart
0x0242      [46]    _I2C1_Read
0x0270      [16]    _Delay_100ms
0x0280      [14]    __Lib_I2C_1_p30_I2C1_Wait_For_Idle
0x028E      [14]    _UART1_Write
0x029C       [6]    _Get_Fosc_kHz
0x02A2       [8]    _Delay_1us
0x02AA      [82]    __Divide_32x32
0x02FC      [72]    _WordToStr
0x0344      [18]    __Multiply_32x32
0x0356      [34]    _UART1_Write_Text
0x0378      [80]    _IntToStr
0x03C8     [132]    _UART1_Init
0x044C      [70]    _I2C1_Init
0x0492      [38]    _MPU_Read
0x04B8      [34]    _MPU6050_Init
0x04DA     [506]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0200       [2]    I2CRCV
0x0204       [2]    I2CBRG
0x020E       [2]    U1STA
0x0202       [2]    I2CTRN
0x0208       [2]    I2CSTAT
0x0206       [2]    I2CCON
0x0814       [2]    _UART_Rdy_Ptr
0x0816       [2]    _UART_Tx_Idle_Ptr
0x0214       [2]    U1BRG
0x0210       [2]    U1TXREG
0x0818       [2]    _UART_Wr_Ptr
0x081A       [2]    _UART_Rd_Ptr
0x02C6       [2]    TRISB
0x020C       [2]    U1MODE
0x02C8       [2]    PORTB
0x0742       [2]    OSCCON
0x0084       [2]    IFS0
0x0800       [6]    ?lstr1_GYROS_ACCEL_DSP
0x0806       [3]    ?lstr2_GYROS_ACCEL_DSP
0x0809       [3]    ?lstr3_GYROS_ACCEL_DSP
0x080C       [3]    ?lstr5_GYROS_ACCEL_DSP
0x080F       [1]    _W_DATA
0x0810       [1]    _R_DATA
0x0811       [3]    ?lstr4_GYROS_ACCEL_DSP
0x0084       [2]    IFS0
0x0014       [1]    FARG_I2C1_Write_data_
0x0200       [2]    I2CRCV
0x0202       [2]    I2CTRN
0x0204       [2]    I2CBRG
0x0206       [2]    I2CCON
0x0014       [1]    FARG_MPU_Write_add
0x0016       [1]    FARG_MPU_Write_dato
0x0208       [2]    I2CSTAT
0x020C       [2]    U1MODE
0x020E       [2]    U1STA
0x0210       [2]    U1TXREG
0x0214       [2]    U1BRG
0x0014       [2]    FARG_I2C1_Read_ack
0x0014       [2]    FARG_UART1_Write__data
0x02C6       [2]    TRISB
0x02C8       [2]    PORTB
0x0014       [2]    FARG_WordToStr_input
0x0016       [2]    FARG_WordToStr_output
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [2]    FARG_IntToStr_input
0x0016       [2]    FARG_IntToStr_output
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [4]    FARG_I2C1_Init_scl
0x0014       [1]    FARG_MPU_Read_add
0x0742       [2]    OSCCON
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x06D4       [6]    ?ICS?lstr1_GYROS_ACCEL_DSP
0x06DA       [3]    ?ICS?lstr2_GYROS_ACCEL_DSP
0x06DD       [3]    ?ICS?lstr3_GYROS_ACCEL_DSP
0x06E0       [3]    ?ICS?lstr5_GYROS_ACCEL_DSP
0x06E3       [1]    ?ICS_W_DATA
0x06E4       [1]    ?ICS_R_DATA
0x06E5       [3]    ?ICS?lstr4_GYROS_ACCEL_DSP
//** Label List: ** 
//----------------------------------------------
  L_MPU_Write0
  L_main2
  L_main3
  L_main4
  L_main6
  L_end_MPU_Write
  _MPU_Write
  L_end_MPU_Read
  _MPU_Read
  L_end_MPU6050_Init
  _MPU6050_Init
  L_end_main
  _main
  L__main_end_loop
  L_ByteToStr0
  L_ByteToStr1
  L_ByteToStr2
  L_ByteToStr3
  L_ByteToStr4
  L_ByteToStr5
  L_WordToStr6
  L_WordToStr7
  L_WordToStr8
  L_WordToStr9
  L_WordToStr10
  L_WordToStr11
  L_WordToStrWithZeros12
  L_WordToStrWithZeros13
  L_WordToStrWithZeros14
  L_WordToStrWithZeros15
  L_WordToStrWithZeros16
  L_ShortToStr17
  L_ShortToStr18
  L_ShortToStr19
  L_ShortToStr20
  L_ShortToStr21
  L_ShortToStr22
  L_IntToStr23
  L_IntToStr24
  L_IntToStr25
  L_IntToStr26
  L_IntToStr27
  L_IntToStr28
  L_IntToStrWithZeros29
  L_IntToStrWithZeros30
  L_IntToStrWithZeros31
  L_IntToStrWithZeros32
  L_IntToStrWithZeros33
  L_IntToStrWithZeros34
  L_IntToStrWithZeros35
  L_IntToStrWithZeros36
  L_IntToStrWithZeros37
  L_LongWordToStr38
  L_LongWordToStr39
  L_LongWordToStr40
  L_LongWordToStr41
  L_LongWordToStr42
  L_LongWordToStr43
  L_LongWordToStrWithZeros44
  L_LongWordToStrWithZeros45
  L_LongWordToStrWithZeros46
  L_LongWordToStrWithZeros47
  L_LongWordToStrWithZeros48
  L_LongToStr49
  L_LongToStr50
  L_LongToStr51
  L_LongToStr52
  L_LongToStr53
  L_LongToStr54
  L_LongIntToStrWithZeros55
  L_LongIntToStrWithZeros56
  L_LongIntToStrWithZeros57
  L_LongIntToStrWithZeros58
  L_LongIntToStrWithZeros59
  L_LongIntToStrWithZeros60
  L_LongIntToStrWithZeros61
  L_LongIntToStrWithZeros62
  L_LongIntToStrWithZeros63
  L_Dec2Bcd64
  L_Dec2Bcd65
  L_Rtrim66
  L_Rtrim67
  L_Rtrim68
  L_Rtrim69
  L_Ltrim70
  L_Ltrim71
  L_Ltrim72
  L_Ltrim73
  L_Ltrim74
  L_Ltrim75
  L_FloatToStr76
  L_FloatToStr77
  L_FloatToStr78
  L_FloatToStr79
  L_FloatToStr80
  L_FloatToStr81
  L_FloatToStr82
  L_FloatToStr83
  L_FloatToStr84
  L_FloatToStr85
  L_FloatToStr86
  L_FloatToStr87
  L_FloatToStr88
  L_FloatToStr89
  L_FloatToStr90
  L_FloatToStr91
  L_FloatToStr92
  L_FloatToStr93
  L_FloatToStr94
  L_FloatToStr95
  L_FloatToStr96
  L_FloatToStr97
  L__ShortToStr98
  L__IntToStr99
  L__LongToStr100
  L__Rtrim101
  L__Rtrim102
  L__Rtrim103
  L__Ltrim104
  L__Ltrim105
  L__Ltrim106
  L__Ltrim107
  L__FloatToStr108
  L__FloatToStr109
  L__FloatToStr110
  L__FloatToStr111
  L_end_ByteToHex
  _ByteToHex
  L_end_ShortToHex
  _ShortToHex
  L_end_WordToHex
  _WordToHex
  L_end_IntToHex
  _IntToHex
  L_end_LongWordToHex
  _LongWordToHex
  L_end_LongIntToHex
  _LongIntToHex
  L_end_ByteToStr
  _ByteToStr
  L__ByteToStr119
  L__ByteToStr120
  L_end_WordToStr
  _WordToStr
  L__WordToStr122
  L__WordToStr123
  L_end_WordToStrWithZeros
  _WordToStrWithZeros
  L__WordToStrWithZeros125
  L__WordToStrWithZeros126
  L_end_ShortToStr
  _ShortToStr
  L__ShortToStr128
  L__ShortToStr129
  L__ShortToStr130
  L__ShortToStr131
  L_end_IntToStr
  _IntToStr
  L__IntToStr133
  L__IntToStr134
  L__IntToStr135
  L__IntToStr136
  L_end_IntToStrWithZeros
  _IntToStrWithZeros
  L__IntToStrWithZeros138
  L__IntToStrWithZeros139
  L__IntToStrWithZeros140
  L__IntToStrWithZeros141
  L__IntToStrWithZeros142
  L_end_LongWordToStr
  _LongWordToStr
  L__LongWordToStr144
  L__LongWordToStr145
  L_end_LongWordToStrWithZeros
  _LongWordToStrWithZeros
  L__LongWordToStrWithZeros147
  L__LongWordToStrWithZeros148
  L_end_LongToStr
  _LongToStr
  L__LongToStr150
  L__LongToStr151
  L__LongToStr152
  L__LongToStr153
  L_end_LongIntToStrWithZeros
  _LongIntToStrWithZeros
  L__LongIntToStrWithZeros155
  L__LongIntToStrWithZeros156
  L__LongIntToStrWithZeros157
  L__LongIntToStrWithZeros158
  L__LongIntToStrWithZeros159
  L_end_Dec2Bcd
  _Dec2Bcd
  L__Dec2Bcd161
  L_end_Bcd2Dec
  _Bcd2Dec
  L_end_Bcd2Dec16
  _Bcd2Dec16
  L_end_Dec2Bcd16
  _Dec2Bcd16
  L_end_Rtrim
  _Rtrim
  L__Rtrim166
  L__Rtrim167
  L_end_Ltrim
  _Ltrim
  L__Ltrim169
  L__Ltrim170
  L__Ltrim171
  L_end_FloatToStr
  _FloatToStr
  L__FloatToStr173
  L__FloatToStr174
  L__FloatToStr175
  L__FloatToStr176
  L__FloatToStr177
  L__FloatToStr178
  L__FloatToStr179
  L__FloatToStr180
  L__FloatToStr181
  L__FloatToStr182
  L__FloatToStr183
  L__FloatToStr184
  L__FloatToStr185
  L__FloatToStr186
  L__FloatToStr187
  L__FloatToStr188
  L__FloatToStr189
  L__FloatToStr190
  L__FloatToStr191
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  L___Lib_I2C_1_p30_I2C1_Is_Finished0
  L___Lib_I2C_1_p30_I2C1_Is_Finished1
  L___Lib_I2C_1_p30_I2C1_Wait_For_Idle2
  L___Lib_I2C_1_p30_I2C1_Wait_For_Idle3
  L_I2C1_Start4
  L_I2C1_Start5
  L_I2C1_Start6
  L_I2C1_Start7
  L_I2C1_Start8
  L_I2C1_Start9
  L_I2C1_Restart10
  L_I2C1_Restart11
  L_I2C1_Stop12
  L_I2C1_Stop13
  L_I2C1_Write14
  L_I2C1_Read15
  L_I2C1_Read16
  L_I2C1_Read17
  L_I2C1_Read18
  L_I2C1_Read19
  L_I2C1_Read20
  L_end_I2C1_Is_Finished
  __Lib_I2C_1_p30_I2C1_Is_Finished
  L_end_I2C1_Is_Idle
  _I2C1_Is_Idle
  L__I2C1_Is_Idle23
  L_end_I2C1_Wait_For_Idle
  __Lib_I2C_1_p30_I2C1_Wait_For_Idle
  L___Lib_I2C_1_p30_I2C1_Wait_For_Idle25
  L_end_I2C1_Init
  _I2C1_Init
  L_end_I2C1_Start
  _I2C1_Start
  L__I2C1_Start28
  L__I2C1_Start29
  L__I2C1_Start30
  L_end_I2C1_Restart
  _I2C1_Restart
  L__I2C1_Restart32
  L_end_I2C1_Stop
  _I2C1_Stop
  L__I2C1_Stop34
  L_end_I2C1_Write
  _I2C1_Write
  L_end_I2C1_Read
  _I2C1_Read
  L__I2C1_Read37
  L__I2C1_Read38
  L__I2C1_Read39
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init_Advanced14
  L_UART2_Write15
  L_UART2_Write16
  L_UART2_Write_Text17
  L_UART2_Write_Text18
  L_UART2_Read_Text19
  L_UART2_Read_Text20
  L_UART2_Read_Text21
  L_UART2_Read_Text22
  L_UART2_Read_Text23
  L_UART2_Read_Text24
  L_UART2_Read_Text25
  L_UART2_Read_Text26
  L_UART2_Read_Text27
  L_UART2_Init28
  L_UART2_Init_Advanced29
  L_UART_Write_Text30
  L_UART_Write_Text31
  L_UART_Read_Text32
  L_UART_Read_Text33
  L_UART_Read_Text34
  L_UART_Read_Text35
  L_UART_Read_Text36
  L_UART_Read_Text37
  L_UART_Read_Text38
  L_UART_Read_Text39
  L_UART_Read_Text40
  L__UART1_Read_Text41
  L__UART1_Init42
  L__UART1_Init_Advanced43
  L__UART2_Read_Text44
  L__UART2_Init45
  L__UART2_Init_Advanced46
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text49
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text53
  L__UART1_Read_Text54
  L__UART1_Read_Text55
  L__UART1_Read_Text56
  L__UART1_Read_Text57
  L__UART1_Read_Text58
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init61
  L__UART1_Init62
  L__UART1_Init63
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced65
  L__UART1_Init_Advanced66
  L__UART1_Init_Advanced67
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text70
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text74
  L__UART2_Read_Text75
  L__UART2_Read_Text76
  L__UART2_Read_Text77
  L__UART2_Read_Text78
  L__UART2_Read_Text79
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init82
  L__UART2_Init83
  L__UART2_Init84
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced86
  L__UART2_Init_Advanced87
  L__UART2_Init_Advanced88
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text92
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text96
  L__UART_Read_Text97
  L__UART_Read_Text98
  L__UART_Read_Text99
  L__UART_Read_Text100
  L__UART_Read_Text101
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
