./build/obj_dir/Valu.cpp ./build/obj_dir/Valu.h ./build/obj_dir/Valu.mk ./build/obj_dir/Valu__ConstPool_0.cpp ./build/obj_dir/Valu__Syms.cpp ./build/obj_dir/Valu__Syms.h ./build/obj_dir/Valu___024root.h ./build/obj_dir/Valu___024root__DepSet_h7172bd91__0.cpp ./build/obj_dir/Valu___024root__DepSet_h7172bd91__0__Slow.cpp ./build/obj_dir/Valu___024root__DepSet_ha59b247d__0.cpp ./build/obj_dir/Valu___024root__DepSet_ha59b247d__0__Slow.cpp ./build/obj_dir/Valu___024root__Slow.cpp ./build/obj_dir/Valu__ver.d ./build/obj_dir/Valu_classes.mk  : /usr/local/bin/verilator_bin /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/MuxKey.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/MuxKeyInternal.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/addr_4.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/alu.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_and.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_equ.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_max.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_or.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_xor.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/seg.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/sub_4.v /usr/local/bin/verilator_bin /usr/local/share/verilator/include/verilated_std.sv 
