5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd sbit_sel1.1.vcd -o sbit_sel1.1.cdd -v sbit_sel1.1.v
3 0 $root $root NA 0 0
3 0 main main sbit_sel1.1.v 1 21
2 1 9 120012 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 9 f0010 2 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 3 9 b0013 2 24 108 1 2 vec
2 4 9 70007 0 1 400 0 0 a
2 5 9 70013 2 35 f00a 3 4
2 6 10 f0010 2 0 20008 0 0 32 64 0 1 0 0 0 0 0 0
2 7 10 b0011 2 23 8 0 6 vec
2 8 10 70007 0 1 400 0 0 b
2 9 10 70011 2 35 f00a 7 8
2 10 11 b000d 1 1 8 0 0 vec
2 11 11 70007 0 1 400 0 0 c
2 12 11 7000d 1 35 f00a 10 11
1 a 0 3 3000c 16 1 aa aa aa aa
1 b 0 4 3000c 1 1 2
1 c 0 5 3000c 32 1 aa aa aa aa aa aa aa aa
1 vec 0 7 3000c 32 1 aa aa aa aa aa aa aa aa
4 5 5 5
4 9 9 9
4 12 12 12
