Running: xsim.dir/tb_fpga_core_multi_packet_behav/xsimk -simmode gui -wdb tb_fpga_core_multi_packet_behav.wdb -simrunnum 0 -socket 58017
Design successfully loaded
Design Loading Memory Usage: 67912 KB (Peak: 68360 KB)
Design Loading CPU Usage: 90 ms
Simulation completed
Simulation Memory Usage: 229472 KB (Peak: 295008 KB)
Simulation CPU Usage: 26670 ms
