http://www.ics.uci.edu/%7Eeli/courses/cs153-f09/p1.txt
project -> 4 
implement -> 2 
entity -> 7 
takes -> 1 
bit -> 3 
unsigned -> 15 
inputs -> 1 
one -> 2 
input -> 2 
op -> 12 
your -> 3 
16 -> 2 
output -> 2 
the -> 1 
combinational -> 1 
circuit -> 1 
computes -> 1 
follows -> 1 
00 -> 4 
01 -> 2 
10 -> 2 
11 -> 1 
exhaustive -> 1 
testbench -> 2 
you -> 1 
ll -> 1 
find -> 1 
95 -> 1 
code -> 1 
provided -> 1 
however -> 1 
make -> 3 
sure -> 3 
complete -> 2 
alu -> 6 
vhdl -> 4 
library -> 2 
ieee -> 6 
use -> 4 
std_logic_1164 -> 2 
std_logic_arith -> 2 
port -> 3 
downto -> 12 
15 -> 3 
end -> 10 
architecture -> 2 
bhv -> 4 
begin -> 4 
process -> 4 
case -> 2 
00000000 -> 4 
others -> 1 
0000000000000000 -> 1 
alu_tb -> 4 
component -> 2 
signal -> 4 
u1 -> 1 
map -> 1 
255 -> 2 
loop -> 4 
conv_unsigned -> 3 
wait -> 1 
ns -> 1 
assert -> 1 
report -> 3 
addition -> 1 
failed -> 1 
severity -> 1 
error -> 1 
add -> 1 
simulate -> 1 
show -> 1 
wave -> 1 
forms -> 1 
signals -> 1 
ta -> 3 
checks -> 1 
demo -> 1 
this -> 1 
will -> 2 
worth -> 1 
70 -> 1 
points -> 1 
attach -> 1 
source -> 1 
files -> 2 
include -> 1 
name -> 1 
description -> 2 
attached -> 1 
special -> 1 
notes -> 1 
comments -> 1 
tested -> 1 
design -> 1 
provide -> 1 
information -> 1 
tools -> 1 
lab -> 1 
setup -> 1 
things -> 1 
related -> 1 
seek -> 1 
help -> 1 
get -> 1 
started -> 1 
