$date
	Thu May  1 20:37:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 4 # parallel_in [3:0] $end
$var reg 4 $ serial_data [3:0] $end
$var integer 32 % file [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 & parallel_in [3:0] $end
$var reg 2 ' count [1:0] $end
$var reg 1 ! serial_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b1010 &
bx %
b0 $
b1010 #
0"
x!
$end
#5
b1 '
0!
1"
#10
0"
#15
b10 '
1!
1"
#20
0"
b10 $
#25
b11 '
0!
1"
#30
0"
#35
b0 '
1!
1"
#40
0"
b10000000000000000000000000000011 %
b1010 $
