// Seed: 1585316129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output logic [7:0] id_9;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_5,
      id_5
  );
  input wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_9[id_4] = id_7[-1 :-1] == -1'h0;
  wire id_12;
  logic id_13;
  logic [id_4 : 1] id_14;
endmodule
