===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.1629 seconds

  ----Wall Time----  ----Name----
    3.6057 ( 12.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.0382 ( 10.8%)    Parse modules
    0.5364 (  1.9%)    Verify circuit
   15.9524 ( 56.6%)  'firrtl.circuit' Pipeline
    0.5111 (  1.8%)    LowerFIRRTLAnnotations
    0.0546 (  0.2%)    LowerIntrinsics
    0.0546 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.8127 (  6.4%)    'firrtl.module' Pipeline
    0.5626 (  2.0%)      DropName
    1.2502 (  4.4%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0590 (  0.2%)    'firrtl.module' Pipeline
    0.0590 (  0.2%)      LowerCHIRRTLPass
    0.1018 (  0.4%)    InferWidths
    0.4945 (  1.8%)    MemToRegOfVec
    0.6803 (  2.4%)    InferResets
    0.0510 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0712 (  0.3%)    WireDFT
    0.4267 (  1.5%)    'firrtl.module' Pipeline
    0.4267 (  1.5%)      FlattenMemory
    0.6202 (  2.2%)    LowerFIRRTLTypes
    0.6607 (  2.3%)    'firrtl.module' Pipeline
    0.6324 (  2.2%)      ExpandWhens
    0.0284 (  0.1%)      SFCCompat
    0.6068 (  2.2%)    Inliner
    0.6677 (  2.4%)    'firrtl.module' Pipeline
    0.6677 (  2.4%)      RandomizeRegisterInit
    0.3429 (  1.2%)    CheckCombCycles
    0.0509 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.8528 ( 20.8%)    'firrtl.module' Pipeline
    5.5370 ( 19.7%)      Canonicalizer
    0.3158 (  1.1%)      InferReadWrite
    0.1248 (  0.4%)    PrefixModules
    0.0568 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9170 (  3.3%)    IMConstProp
    0.0541 (  0.2%)    AddSeqMemPorts
    0.0541 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3319 (  1.2%)    CreateSiFiveMetadata
    0.0277 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.4459 (  1.6%)    SymbolDCE
    0.0545 (  0.2%)    BlackBoxReader
    0.0545 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2674 (  0.9%)    'firrtl.module' Pipeline
    0.2674 (  0.9%)      DropName
    0.4047 (  1.4%)  InnerSymbolDCE
    4.6899 ( 16.7%)  'firrtl.circuit' Pipeline
    3.9077 ( 13.9%)    'firrtl.module' Pipeline
    3.9077 ( 13.9%)      Canonicalizer
    0.4905 (  1.7%)    IMDeadCodeElim
    0.0549 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0299 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1671 (  0.6%)    LowerXMR
    0.0250 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4879 (  1.7%)  LowerFIRRTLToHW
    0.0247 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.7927 (  2.8%)  'hw.module' Pipeline
    0.1300 (  0.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2152 (  0.8%)    Canonicalizer
    0.1139 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3336 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.6695 (  2.4%)  'hw.module' Pipeline
    0.1973 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2417 (  0.9%)    Canonicalizer
    0.1071 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1234 (  0.4%)    HWCleanup
    0.1670 (  0.6%)  'hw.module' Pipeline
    0.0231 (  0.1%)    HWLegalizeModules
    0.1438 (  0.5%)    PrettifyVerilog
    0.1279 (  0.5%)  StripDebugInfoWithPred
    1.2047 (  4.3%)  ExportVerilog
    0.3264 (  1.2%)  'builtin.module' Pipeline
    0.3019 (  1.1%)    'hw.module' Pipeline
    0.3019 (  1.1%)      PrepareForEmission
   -0.3235 ( -1.1%)  Rest
   28.1629 (100.0%)  Total

{
  totalTime: 28.189,
  maxMemory: 611889152
}
