<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="south"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#TCL" name="7"/>
  <lib desc="#Base" name="8"/>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#Input/Output-Extra" name="10"/>
  <lib desc="#Soc" name="11"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Poke Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Wiring Tool"/>
    <tool lib="8" name="Text Tool"/>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <sep/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
    <tool lib="4" name="Register"/>
  </toolbar>
  <circuit name="main">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="main"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <boardmap boardname="BASYS3">
      <mc key="/CLK" map="536,203"/>
      <mc key="/O_0" map="92,295"/>
      <mc key="/O_1" map="131,295"/>
      <mc key="/O_2" map="168,295"/>
      <mc key="/O_3" map="203,295"/>
      <mc key="/RST" map="647,323"/>
    </boardmap>
    <boardmap boardname="FPGA4U">
      <mc key="/CLK" map="612,210"/>
      <mc key="/O_0" map="473,216"/>
      <mc key="/O_1" map="488,216"/>
      <mc key="/O_2" map="503,216"/>
      <mc key="/O_3" map="518,216"/>
      <mc key="/RST" map="612,333"/>
    </boardmap>
    <comp lib="0" loc="(1080,400)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="O_3"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(230,340)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="RST"/>
    </comp>
    <comp lib="0" loc="(230,500)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(400,430)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="O_0"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(630,400)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="O_1"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(850,400)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="facing" val="south"/>
      <a name="label" val="O_2"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="1" loc="(1110,610)" name="NOT Gate">
      <a name="facing" val="west"/>
    </comp>
    <comp lib="1" loc="(490,480)" name="OR Gate"/>
    <comp lib="1" loc="(540,460)" name="NOT Gate"/>
    <comp lib="1" loc="(720,480)" name="OR Gate"/>
    <comp lib="1" loc="(760,460)" name="NOT Gate"/>
    <comp lib="1" loc="(940,480)" name="OR Gate"/>
    <comp lib="1" loc="(970,590)" name="NAND Gate">
      <a name="facing" val="west"/>
    </comp>
    <comp lib="1" loc="(990,460)" name="NOT Gate"/>
    <comp lib="4" loc="(1020,450)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(340,450)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(570,450)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(790,450)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(1030,570)" to="(1090,570)"/>
    <wire from="(1030,610)" to="(1110,610)"/>
    <wire from="(1070,460)" to="(1080,460)"/>
    <wire from="(1070,500)" to="(1090,500)"/>
    <wire from="(1080,400)" to="(1080,460)"/>
    <wire from="(1090,500)" to="(1090,570)"/>
    <wire from="(1140,610)" to="(1160,610)"/>
    <wire from="(1160,430)" to="(1160,610)"/>
    <wire from="(230,340)" to="(430,340)"/>
    <wire from="(230,500)" to="(310,500)"/>
    <wire from="(290,460)" to="(290,590)"/>
    <wire from="(290,460)" to="(330,460)"/>
    <wire from="(290,590)" to="(970,590)"/>
    <wire from="(310,500)" to="(310,530)"/>
    <wire from="(310,500)" to="(330,500)"/>
    <wire from="(310,530)" to="(550,530)"/>
    <wire from="(390,460)" to="(400,460)"/>
    <wire from="(390,500)" to="(440,500)"/>
    <wire from="(400,430)" to="(400,460)"/>
    <wire from="(430,340)" to="(430,430)"/>
    <wire from="(430,430)" to="(430,460)"/>
    <wire from="(430,430)" to="(660,430)"/>
    <wire from="(430,460)" to="(440,460)"/>
    <wire from="(490,460)" to="(490,480)"/>
    <wire from="(490,460)" to="(510,460)"/>
    <wire from="(540,460)" to="(560,460)"/>
    <wire from="(550,500)" to="(550,530)"/>
    <wire from="(550,500)" to="(560,500)"/>
    <wire from="(550,530)" to="(760,530)"/>
    <wire from="(620,460)" to="(630,460)"/>
    <wire from="(620,500)" to="(670,500)"/>
    <wire from="(630,400)" to="(630,460)"/>
    <wire from="(660,430)" to="(660,460)"/>
    <wire from="(660,430)" to="(880,430)"/>
    <wire from="(660,460)" to="(670,460)"/>
    <wire from="(720,460)" to="(720,480)"/>
    <wire from="(720,460)" to="(730,460)"/>
    <wire from="(760,460)" to="(780,460)"/>
    <wire from="(760,500)" to="(760,530)"/>
    <wire from="(760,500)" to="(780,500)"/>
    <wire from="(760,530)" to="(990,530)"/>
    <wire from="(840,460)" to="(850,460)"/>
    <wire from="(840,500)" to="(890,500)"/>
    <wire from="(850,400)" to="(850,460)"/>
    <wire from="(880,430)" to="(1160,430)"/>
    <wire from="(880,430)" to="(880,460)"/>
    <wire from="(880,460)" to="(890,460)"/>
    <wire from="(940,460)" to="(940,480)"/>
    <wire from="(940,460)" to="(960,460)"/>
    <wire from="(990,460)" to="(1010,460)"/>
    <wire from="(990,500)" to="(1010,500)"/>
    <wire from="(990,500)" to="(990,530)"/>
  </circuit>
</project>
