\doxysection{stm32wlxx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}
\hypertarget{stm32wlxx__hal__uart__ex_8h_source}{}\label{stm32wlxx__hal__uart__ex_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_uart\_ex.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_uart\_ex.h}}
\mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32WLxx\_HAL\_UART\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32WLxx\_HAL\_UART\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__def_8h}{stm32wlxx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00038}00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00046}\mbox{\hyperlink{structUART__WakeUpTypeDef}{00046}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00047}00047\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00048}\mbox{\hyperlink{structUART__WakeUpTypeDef_a1146a984a15b77174e96057cb88e4f59}{00048}}\ \ \ uint32\_t\ \mbox{\hyperlink{structUART__WakeUpTypeDef_a1146a984a15b77174e96057cb88e4f59}{WakeUpEvent}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00053}\mbox{\hyperlink{structUART__WakeUpTypeDef_a5be92432486df9b5320d668c236e1b6f}{00053}}\ \ \ uint16\_t\ \mbox{\hyperlink{structUART__WakeUpTypeDef_a5be92432486df9b5320d668c236e1b6f}{AddressLength}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00056}\mbox{\hyperlink{structUART__WakeUpTypeDef_ae2bbeaf207df18992544fd4193b34112}{00056}}\ \ \ uint8\_t\ \mbox{\hyperlink{structUART__WakeUpTypeDef_ae2bbeaf207df18992544fd4193b34112}{Address}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00057}00057\ \}\ \mbox{\hyperlink{structUART__WakeUpTypeDef}{UART\_WakeUpTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00063}00063\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00071}\mbox{\hyperlink{group__UARTEx__Word__Length_gadaec9a23646032a333a5327d66aae4fe}{00071}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_7B\ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00072}\mbox{\hyperlink{group__UARTEx__Word__Length_gaf394e9abaf17932ee89591f990fe6407}{00072}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_8B\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00073}\mbox{\hyperlink{group__UARTEx__Word__Length_gaf867be43de35fd3c32fe0b4dd4058f7e}{00073}}\ \textcolor{preprocessor}{\#define\ UART\_WORDLENGTH\_9B\ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00081}\mbox{\hyperlink{group__UARTEx__WakeUp__Address__Length_ga6599292020c484faeea894307d9dc6d5}{00081}}\ \textcolor{preprocessor}{\#define\ UART\_ADDRESS\_DETECT\_4B\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00082}\mbox{\hyperlink{group__UARTEx__WakeUp__Address__Length_ga4dbd5995e0e4998cb1a312c183d7cbb0}{00082}}\ \textcolor{preprocessor}{\#define\ UART\_ADDRESS\_DETECT\_7B\ \ \ \ \ \ USART\_CR2\_ADDM7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00091}\mbox{\hyperlink{group__UARTEx__FIFO__mode_gaf55427ab3ae02f380954508d80b6dea3}{00091}}\ \textcolor{preprocessor}{\#define\ UART\_FIFOMODE\_DISABLE\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00092}\mbox{\hyperlink{group__UARTEx__FIFO__mode_ga3ff44f476a9c4d0e6c98e50f513f3561}{00092}}\ \textcolor{preprocessor}{\#define\ UART\_FIFOMODE\_ENABLE\ \ \ \ \ \ \ \ USART\_CR1\_FIFOEN\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00101}\mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_gac0167b844b8cc2d183b55a0b296b2803}{00101}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_1\_8\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00102}\mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga7b6a3451b4d3677ba49f05228832edad}{00102}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_1\_4\ \ \ USART\_CR3\_TXFTCFG\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00103}\mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga3ded7de796281c47106eab832068534d}{00103}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_1\_2\ \ \ USART\_CR3\_TXFTCFG\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00104}\mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga0dd7780c824caddd1476cb59b9d5e5d0}{00104}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_3\_4\ \ \ (USART\_CR3\_TXFTCFG\_0|USART\_CR3\_TXFTCFG\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00105}\mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga8e36c5786a037adae9a124a3094fc374}{00105}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_7\_8\ \ \ USART\_CR3\_TXFTCFG\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00106}\mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga302d541c0419d26567cc0da09486e73d}{00106}}\ \textcolor{preprocessor}{\#define\ UART\_TXFIFO\_THRESHOLD\_8\_8\ \ \ (USART\_CR3\_TXFTCFG\_2|USART\_CR3\_TXFTCFG\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00115}\mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga9cabde9885fe477df3625fa8fdc7a99a}{00115}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_1\_8\ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00116}\mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga46898e3dbaa13a52a62ae7dbddc90cd5}{00116}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_1\_4\ \ \ USART\_CR3\_RXFTCFG\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00117}\mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga032d8a09e993ca8938eb6fa5b97f4d16}{00117}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_1\_2\ \ \ USART\_CR3\_RXFTCFG\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00118}\mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga822019dbcf489602fe72d84700655e27}{00118}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_3\_4\ \ \ (USART\_CR3\_RXFTCFG\_0|USART\_CR3\_RXFTCFG\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00119}\mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_gaba2b8f47d6b307a644ec4dcd6d8202e4}{00119}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_7\_8\ \ \ USART\_CR3\_RXFTCFG\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00120}\mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_gabc5dc474eeac764ab6e99435ace5ca21}{00120}}\ \textcolor{preprocessor}{\#define\ UART\_RXFIFO\_THRESHOLD\_8\_8\ \ \ (USART\_CR3\_RXFTCFG\_2|USART\_CR3\_RXFTCFG\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00129}00129\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00130}00130\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00139}00139\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ****************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00140}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group1_ga27862dc24258939a758a877b674977af}{00140}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group1_ga27862dc24258939a758a877b674977af}{HAL\_RS485Ex\_Init}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ Polarity,\ uint32\_t\ AssertionTime,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00141}00141\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DeassertionTime);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00151}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group2_ga44d09cdf66fec468d956c64a23f61856}{00151}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group2_ga44d09cdf66fec468d956c64a23f61856}{HAL\_UARTEx\_WakeupCallback}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00153}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group2_ga9275d738be064c56277b69384e6e3d14}{00153}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group2_ga9275d738be064c56277b69384e6e3d14}{HAL\_UARTEx\_RxFifoFullCallback}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00154}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group2_ga6136c1516c4319853fba64290aed1e9d}{00154}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group2_ga6136c1516c4319853fba64290aed1e9d}{HAL\_UARTEx\_TxFifoEmptyCallback}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00164}00164\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00165}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gaab6cd801f4e343b1d6f8478c2575c3bf}{00165}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gaab6cd801f4e343b1d6f8478c2575c3bf}{HAL\_UARTEx\_StopModeWakeUpSourceConfig}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ \mbox{\hyperlink{structUART__WakeUpTypeDef}{UART\_WakeUpTypeDef}}\ WakeUpSelection);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00166}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gad113d7b5cd162ca36e706d812801b5ab}{00166}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gad113d7b5cd162ca36e706d812801b5ab}{HAL\_UARTEx\_EnableStopMode}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00167}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gae396fbc25c33343afa0084d05f83a15a}{00167}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gae396fbc25c33343afa0084d05f83a15a}{HAL\_UARTEx\_DisableStopMode}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00168}00168\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00169}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gabb9d4edfed47241a86a304856cb4e3c6}{00169}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gabb9d4edfed47241a86a304856cb4e3c6}{HAL\_MultiProcessorEx\_AddressLength\_Set}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ AddressLength);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00171}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga68dcea204856c7b0316fd6562179197d}{00171}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga68dcea204856c7b0316fd6562179197d}{HAL\_UARTEx\_EnableFifoMode}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00172}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga5f321105c87423e7156dbab60826b37a}{00172}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga5f321105c87423e7156dbab60826b37a}{HAL\_UARTEx\_DisableFifoMode}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00173}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gae2e0da62ac7e71641ee696f6b6a3de11}{00173}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gae2e0da62ac7e71641ee696f6b6a3de11}{HAL\_UARTEx\_SetTxFifoThreshold}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ Threshold);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00174}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga7aa1f7a62351e140b6bc74a26ce14e5e}{00174}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga7aa1f7a62351e140b6bc74a26ce14e5e}{HAL\_UARTEx\_SetRxFifoThreshold}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ uint32\_t\ Threshold);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00176}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga33da590bebd5fd13ce9020ac1fc05e15}{00176}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_ga33da590bebd5fd13ce9020ac1fc05e15}{HAL\_UARTEx\_ReceiveToIdle}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint16\_t\ *RxLen,\ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00177}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gae70c60d3f42f1c205ebc834de99342a7}{00177}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gae70c60d3f42f1c205ebc834de99342a7}{HAL\_UARTEx\_ReceiveToIdle\_IT}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00178}\mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gaf482a22a09d594e0aa687937aef17949}{00178}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__UARTEx__Exported__Functions__Group3_gaf482a22a09d594e0aa687937aef17949}{HAL\_UARTEx\_ReceiveToIdle\_DMA}}(\mbox{\hyperlink{struct____UART__HandleTypeDef}{UART\_HandleTypeDef}}\ *huart,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00189}00189\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00199}\mbox{\hyperlink{group__UARTEx__Private__Macros_ga2d8ffd4cb12754846ace609dff92e8df}{00199}}\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00200}00200\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00202}00202\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00203}00203\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00204}00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00205}00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00206}00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK2;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00207}00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00208}00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00210}00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00212}00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00213}00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00214}00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00215}00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00216}00216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00217}00217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00218}00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00219}00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00220}00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00222}00222\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00223}00223\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00224}00224\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART2\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00225}00225\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00226}00226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00227}00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00228}00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00229}00229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00230}00230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00231}00231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00232}00232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00233}00233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00234}00234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00235}00235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00236}00236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00237}00237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00238}00238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00239}00239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00240}00240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00241}00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00242}00242\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00243}00243\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ LPUART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00244}00244\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00245}00245\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00246}00246\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00247}00247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00248}00248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00249}00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00250}00250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00251}00251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00252}00252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00253}00253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00254}00254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00255}00255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00256}00256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00257}00257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00258}00258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00259}00259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00260}00260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00261}00261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00262}00262\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00263}00263\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00264}00264\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00265}00265\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00266}00266\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00268}00268\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00279}\mbox{\hyperlink{group__UARTEx__Private__Macros_gad9330184a8bd9399a36bcc93215a50d1}{00279}}\ \textcolor{preprocessor}{\#define\ UART\_MASK\_COMPUTATION(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_9B)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00282}00282\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00283}00283\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00284}00284\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00285}00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x01FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00286}00286\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00287}00287\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00288}00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00289}00289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00290}00290\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00291}00291\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00292}00292\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_8B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00293}00293\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00294}00294\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00295}00295\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00296}00296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00297}00297\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00298}00298\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00299}00299\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00300}00300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00301}00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00302}00302\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00303}00303\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_7B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00304}00304\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00305}00305\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00306}00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00307}00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00308}00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00309}00309\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00310}00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00311}00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x003FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00312}00312\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00313}00313\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00314}00314\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00315}00315\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00316}00316\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x0000U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00317}00317\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00318}00318\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00325}\mbox{\hyperlink{group__UARTEx__Private__Macros_gaf856254e5a61d2ee81086918bffabde5}{00325}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_WORD\_LENGTH(\_\_LENGTH\_\_)\ (((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_7B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00326}00326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_8B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00327}00327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_9B))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00328}00328\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00334}\mbox{\hyperlink{group__UARTEx__Private__Macros_gaa4cf2a15ad7ae46e2905debeef35a908}{00334}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_ADDRESSLENGTH\_DETECT(\_\_ADDRESS\_\_)\ (((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_4B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00335}00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_7B))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00342}\mbox{\hyperlink{group__UARTEx__Private__Macros_ga59f192f936bea1dac321a552ab3e662d}{00342}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_TXFIFO\_THRESHOLD(\_\_THRESHOLD\_\_)\ (((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00343}00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00345}00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_3\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00346}00346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_7\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00347}00347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_8\_8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00348}00348\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00354}\mbox{\hyperlink{group__UARTEx__Private__Macros_gac6cc8376326d3982bda0685dbaaff687}{00354}}\ \textcolor{preprocessor}{\#define\ IS\_UART\_RXFIFO\_THRESHOLD(\_\_THRESHOLD\_\_)\ (((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00355}00355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00356}00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00357}00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_3\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_7\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00359}00359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_8\_8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00365}00365\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00366}00366\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00375}00375\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00376}00376\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00377}00377\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00378}00378\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00379}00379\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32WLxx\_HAL\_UART\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__uart__ex_8h_source_l00380}00380\ }

\end{DoxyCode}
