Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Dafe  Computer  Co/Desktop/LC/finalVersionProject/project/final_project_faze1/module_3_4/tb_exit_park_isim_beh.exe -prj C:/Users/Dafe  Computer  Co/Desktop/LC/finalVersionProject/project/final_project_faze1/module_3_4/tb_exit_park_beh.prj work.tb_exit_park work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Dafe  Computer  Co/Desktop/LC/finalVersionProject/project/final_project_faze1/module_3_4/exit_parking_lot.v" into library work
Analyzing Verilog file "C:/Users/Dafe  Computer  Co/Desktop/LC/finalVersionProject/project/final_project_faze1/module_3_4/decrypt.v" into library work
Analyzing Verilog file "C:/Users/Dafe  Computer  Co/Desktop/LC/finalVersionProject/project/final_project_faze1/module_3_4/exit_park.v" into library work
Analyzing Verilog file "C:/Users/Dafe  Computer  Co/Desktop/LC/finalVersionProject/project/final_project_faze1/module_3_4/tb_exit_park.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module xor3bit
Compiling module decrypt
Compiling module exit_parking_lot
Compiling module exit_park
Compiling module tb_exit_park
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Dafe  Computer  Co/Desktop/LC/finalVersionProject/project/final_project_faze1/module_3_4/tb_exit_park_isim_beh.exe
Fuse Memory Usage: 27296 KB
Fuse CPU Usage: 374 ms
