
---------- Begin Simulation Statistics ----------
final_tick                               2542160382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230811                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.18                       # Real time elapsed on the host
host_tick_rate                              668212820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196940                       # Number of instructions simulated
sim_ops                                       4196940                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012151                       # Number of seconds simulated
sim_ticks                                 12150537500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.963547                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  362704                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               711693                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2621                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114480                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            965553                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28498                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          194072                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165574                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1172663                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71846                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29547                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196940                       # Number of instructions committed
system.cpu.committedOps                       4196940                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786907                       # CPI: cycles per instruction
system.cpu.discardedOps                        322497                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619056                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480262                       # DTB hits
system.cpu.dtb.data_misses                       8528                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417190                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876039                       # DTB read hits
system.cpu.dtb.read_misses                       7603                       # DTB read misses
system.cpu.dtb.write_accesses                  201866                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604223                       # DTB write hits
system.cpu.dtb.write_misses                       925                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18289                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3707401                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1168117                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687337                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17074605                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172804                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977989                       # ITB accesses
system.cpu.itb.fetch_acv                          366                       # ITB acv
system.cpu.itb.fetch_hits                      972829                       # ITB hits
system.cpu.itb.fetch_misses                      5160                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11191017000     92.07%     92.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9360500      0.08%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19389500      0.16%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               935116000      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12154883000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8197390500     67.44%     67.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3957492500     32.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24287303                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542055     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839536     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592669     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196940                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7212698                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22866953                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22866953                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22866953                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22866953                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117266.425641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117266.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117266.425641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117266.425641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13106977                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13106977                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13106977                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13106977                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67215.266667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67215.266667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67215.266667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67215.266667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22516956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22516956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117275.812500                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117275.812500                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12906980                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12906980                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67223.854167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67223.854167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.296820                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539655671000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.296820                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206051                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206051                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130926                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34901                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88904                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34546                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28971                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41326                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11413312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11413312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18146105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160207                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002703                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051918                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159774     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160207                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837002527                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378230750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474485000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5723456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5723456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5723456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471045499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370246008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841291507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471045499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471045499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183832526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183832526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183832526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471045499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370246008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025124033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000210416750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414252                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114129                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123589                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159721                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123589                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2059                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5793                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041826000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4838801000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13687.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32437.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105617                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159721                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123589                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.877688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.433938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.333221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35067     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24736     29.83%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10125     12.21%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4634      5.59%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2497      3.01%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1444      1.74%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          967      1.17%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.75%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82927                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.961060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.361331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.674223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1323     17.70%     17.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5665     75.81%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           293      3.92%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            99      1.32%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            25      0.33%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6619     88.57%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.27%     89.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              503      6.73%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.53%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.83%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9547008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  675136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7776640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12150532500                       # Total gap between requests
system.mem_ctrls.avgGap                      42887.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5079168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7776640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418020025.863053441048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367707189.908265411854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640024361.062216401100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123589                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581083000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2257718000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297874045000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28861.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32119.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410198.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318429720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169230435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568850940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314739900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5311785540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192723840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834598775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.794420                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    448683750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11296253750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273747600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145477530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496237140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319542300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5256246450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239493600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7689583020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.859494                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    569591750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11175345750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1009953                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12143337500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1695830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1695830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1695830                       # number of overall hits
system.cpu.icache.overall_hits::total         1695830                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89494                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89494                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89494                       # number of overall misses
system.cpu.icache.overall_misses::total         89494                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5507649000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5507649000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5507649000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5507649000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1785324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1785324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1785324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1785324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050128                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61542.103381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61542.103381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61542.103381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61542.103381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88904                       # number of writebacks
system.cpu.icache.writebacks::total             88904                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89494                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89494                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89494                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89494                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5418155000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5418155000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5418155000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5418155000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050128                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050128                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050128                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050128                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60542.103381                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60542.103381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60542.103381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60542.103381                       # average overall mshr miss latency
system.cpu.icache.replacements                  88904                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1695830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1695830                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89494                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89494                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5507649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5507649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1785324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1785324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61542.103381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61542.103381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89494                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5418155000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5418155000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60542.103381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60542.103381                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843385                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1750665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88982                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.674372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3660142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3660142                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336796                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336796                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336796                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106007                       # number of overall misses
system.cpu.dcache.overall_misses::total        106007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794783500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794783500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794783500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.498278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.498278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.498278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.498278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34725                       # number of writebacks
system.cpu.dcache.writebacks::total             34725                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36580                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4419637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4419637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4419637500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4419637500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048120                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63658.771083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63658.771083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63658.771083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63658.771083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3319605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3319605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66963.972324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66963.972324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699612500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699612500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66752.695218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66752.695218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61579.517667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61579.517667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720025000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720025000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59341.900983                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59341.900983                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          883                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63390000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63390000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078910                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078910                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71789.354473                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71789.354473                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62507000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62507000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078910                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078910                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70789.354473                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70789.354473                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542160382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.403493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69268                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.187807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.403493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000526                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000526                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603324531500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 296034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   296034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.01                       # Real time elapsed on the host
host_tick_rate                              456241422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38192632                       # Number of instructions simulated
sim_ops                                      38192632                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058862                       # Number of seconds simulated
sim_ticks                                 58861667000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.200686                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2820951                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4535241                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             112730                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            524475                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4689336                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             159314                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          811355                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           652041                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6644180                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1113501                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        79898                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33256423                       # Number of instructions committed
system.cpu.committedOps                      33256423                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.514685                       # CPI: cycles per instruction
system.cpu.discardedOps                       3083059                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6424765                       # DTB accesses
system.cpu.dtb.data_acv                            47                       # DTB access violations
system.cpu.dtb.data_hits                      9679981                       # DTB hits
system.cpu.dtb.data_misses                      12523                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3624005                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      5471852                       # DTB read hits
system.cpu.dtb.read_misses                      10988                       # DTB read misses
system.cpu.dtb.write_accesses                 2800760                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4208129                       # DTB write hits
system.cpu.dtb.write_misses                      1535                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613694                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26855519                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7890618                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4494007                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63151957                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284520                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10543630                       # ITB accesses
system.cpu.itb.fetch_acv                         1295                       # ITB acv
system.cpu.itb.fetch_hits                    10539428                       # ITB hits
system.cpu.itb.fetch_misses                      4202                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15703     27.93%     28.53% # number of callpals executed
system.cpu.kern.callpal::rdps                     721      1.28%     29.81% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.81% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.82% # number of callpals executed
system.cpu.kern.callpal::rti                     1601      2.85%     32.66% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.53% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.53% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56222                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63476                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6964     39.82%     39.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10340     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17489                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6593     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6593     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13371                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49584287500     84.23%     84.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235965000      0.40%     84.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                72626500      0.12%     84.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8971411500     15.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58864290500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946726                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637621                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764538                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1098                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1876                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  50                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585288                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.480000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33227082000     56.45%     56.45% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24520361500     41.66%     98.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1116847000      1.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        116885867                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327997      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475452     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533674      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456548     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429069     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184415      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33256423                       # Class of committed instruction
system.cpu.quiesceCycles                       837467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53733910                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          759                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1516977                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15472623485                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15472623485                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15472623485                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15472623485                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118009.834913                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118009.834913                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118009.834913                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118009.834913                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           917                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   24                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.208333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8909607386                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8909607386                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8909607386                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8909607386                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67953.653612                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67953.653612                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67953.653612                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67953.653612                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35304880                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35304880                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118871.649832                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118871.649832                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20454880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20454880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68871.649832                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68871.649832                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15437318605                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15437318605                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118007.878279                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118007.878279                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8889152506                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8889152506                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67951.569426                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67951.569426                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             518155                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267389                       # Transaction distribution
system.membus.trans_dist::WritebackClean       365184                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125620                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110814                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110814                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         365185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151448                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1095538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1095538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       785871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       793401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2151173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46742592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46742592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25506240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25513897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80629225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              359                       # Total snoops (count)
system.membus.snoopTraffic                      19712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            762076                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001058                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032504                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  761270     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     806      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              762076                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7051500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4118555512                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659378                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1407845000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1917634750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23370816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16765568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40136896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23370816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23370816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17112896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17112896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          365169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              627139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267389                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267389                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         397046451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         284829990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           8698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             681885139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    397046451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        397046451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      290730740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290730740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      290730740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        397046451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        284829990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          8698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            972615879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    563590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    270508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000294689250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34480                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34480                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1543052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             532558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      627139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632225                       # Number of write requests accepted
system.mem_ctrls.readBursts                    627139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96736                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68635                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7392900500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2652015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17337956750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13938.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32688.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       473                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   382757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  415769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                627139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       295464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.963799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.022806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.337953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122990     41.63%     41.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84020     28.44%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34151     11.56%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14531      4.92%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8761      2.97%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4821      1.63%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2975      1.01%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2367      0.80%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20848      7.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       295464                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.382860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.981172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8372     24.28%     24.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4425     12.83%     37.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18378     53.30%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1526      4.43%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           626      1.82%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           378      1.10%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           231      0.67%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           135      0.39%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           103      0.30%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            77      0.22%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            53      0.15%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            42      0.12%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           30      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           16      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           23      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34480                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.314022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.349449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30763     89.22%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3291      9.54%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           287      0.83%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            96      0.28%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            18      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34480                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33945792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6191104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36069888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40136896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40462400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       576.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       612.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    681.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    687.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58861667000                       # Total gap between requests
system.mem_ctrls.avgGap                      46739.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17312512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16632768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36069888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294122013.228065729141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 282573852.351140499115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 8698.360513642945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 612790799.825631856918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       365169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       632225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9159976250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8177006000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       974500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1492269451250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25084.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31214.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    121812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2360345.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1138965660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            605348040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2005254720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1517386140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4646063760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24158855490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2259079680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36330953490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.226038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5639750000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1965340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51257876000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            970775820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            515956815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1781979780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1424647620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4646063760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24301955130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2138633760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35780012685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.866112                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5319691000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1965340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51578088500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133059                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               826000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5287000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683281485                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5501000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              546500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1202806.094183                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    7464879.970834                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    142525500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60729936000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    434213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14191442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14191442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14191442                       # number of overall hits
system.cpu.icache.overall_hits::total        14191442                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       365185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         365185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       365185                       # number of overall misses
system.cpu.icache.overall_misses::total        365185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20561427500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20561427500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20561427500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20561427500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14556627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14556627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14556627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14556627                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56304.140367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56304.140367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56304.140367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56304.140367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       365184                       # number of writebacks
system.cpu.icache.writebacks::total            365184                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       365185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       365185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       365185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       365185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20196242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20196242500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20196242500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20196242500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55304.140367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55304.140367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55304.140367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55304.140367                       # average overall mshr miss latency
system.cpu.icache.replacements                 365184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14191442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14191442                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       365185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        365185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20561427500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20561427500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14556627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14556627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56304.140367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56304.140367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       365185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       365185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20196242500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20196242500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55304.140367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55304.140367                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14601337                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            365184                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.983507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29478439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29478439                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9058722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9058722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9058722                       # number of overall hits
system.cpu.dcache.overall_hits::total         9058722                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       368072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         368072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       368072                       # number of overall misses
system.cpu.dcache.overall_misses::total        368072                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23318295000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23318295000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23318295000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23318295000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9426794                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9426794                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9426794                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9426794                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039045                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039045                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039045                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039045                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63352.537004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63352.537004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63352.537004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63352.537004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136573                       # number of writebacks
system.cpu.dcache.writebacks::total            136573                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107941                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107941                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107941                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       260131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       260131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       260131                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       260131                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16302280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16302280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16302280000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16302280000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256406500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256406500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62669.501136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62669.501136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62669.501136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62669.501136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68102.656042                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68102.656042                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261896                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5189998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5189998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10129210500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10129210500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5342714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5342714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66327.107179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66327.107179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9757141500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9757141500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256406500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256406500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65362.658012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65362.658012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168466.819974                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168466.819974                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868724                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13189084500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13189084500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084080                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61243.171771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61243.171771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104502                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6545138500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6545138500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59042.871705                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59042.871705                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106821                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106821                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145537500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145537500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017395                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017395                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76963.246959                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76963.246959                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017312                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017312                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76039.851222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76039.851222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108572                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108572                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108572                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108572                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61164149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.598531                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9297089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261965                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.489814                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.598531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19550121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19550121                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3152295462500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 334326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   334326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1647.43                       # Real time elapsed on the host
host_tick_rate                              333228151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   550779356                       # Number of instructions simulated
sim_ops                                     550779356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.548971                       # Number of seconds simulated
sim_ticks                                548970931000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.761818                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35553113                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48862321                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              20070                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8414628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          60011076                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             612705                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2873679                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2260974                       # Number of indirect misses.
system.cpu.branchPred.lookups                69626455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3284842                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       164047                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   512586724                       # Number of instructions committed
system.cpu.committedOps                     512586724                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.113706                       # CPI: cycles per instruction
system.cpu.discardedOps                      27414342                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                144861064                       # DTB accesses
system.cpu.dtb.data_acv                           140                       # DTB access violations
system.cpu.dtb.data_hits                    147637490                       # DTB hits
system.cpu.dtb.data_misses                     270359                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                103134592                       # DTB read accesses
system.cpu.dtb.read_acv                           139                       # DTB read access violations
system.cpu.dtb.read_hits                    104029259                       # DTB read hits
system.cpu.dtb.read_misses                     220142                       # DTB read misses
system.cpu.dtb.write_accesses                41726472                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    43608231                       # DTB write hits
system.cpu.dtb.write_misses                     50217                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            92147242                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          315767528                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         123772389                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         50032336                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       370318778                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.473103                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               144955974                       # ITB accesses
system.cpu.itb.fetch_acv                          873                       # ITB acv
system.cpu.itb.fetch_hits                   144946674                       # ITB hits
system.cpu.itb.fetch_misses                      9300                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   328      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21215     18.53%     18.82% # number of callpals executed
system.cpu.kern.callpal::rdps                    1337      1.17%     19.98% # number of callpals executed
system.cpu.kern.callpal::rti                     2522      2.20%     22.19% # number of callpals executed
system.cpu.kern.callpal::callsys                  577      0.50%     22.69% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.69% # number of callpals executed
system.cpu.kern.callpal::rdunique               88526     77.31%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 114508                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     244812                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8880     36.51%     36.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.10%     36.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     562      2.31%     38.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14857     61.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24324                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8879     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      562      3.06%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8879     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18345                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             537787216500     97.99%     97.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47699500      0.01%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               779640000      0.14%     98.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10196426500      1.86%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         548810982500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999887                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.597631                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.754193                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2470                      
system.cpu.kern.mode_good::user                  2462                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2826                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2462                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.874027                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.929970                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30082537000      5.48%      5.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         511175673500     93.14%     98.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7552772000      1.38%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      328                       # number of times the context was actually changed
system.cpu.numCycles                       1083457564                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36156382      7.05%      7.05% # Class of committed instruction
system.cpu.op_class_0::IntAlu               252164543     49.19%     56.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                1823633      0.36%     56.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51690050     10.08%     66.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11660040      2.27%     68.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2186306      0.43%     69.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11829039      2.31%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1146010      0.22%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               282384      0.06%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               65779852     12.83%     84.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37167035      7.25%     92.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33195156      6.48%     98.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6017248      1.17%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1489046      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                512586724                       # Class of committed instruction
system.cpu.quiesceCycles                     14484298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       713138786                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3755683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7511316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1469480641                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1469480641                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1469480641                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1469480641                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118021.093968                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118021.093968                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118021.093968                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118021.093968                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            30                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    846233606                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    846233606                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    846233606                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    846233606                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67965.111718                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67965.111718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67965.111718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67965.111718                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65356.600000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65356.600000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1465443160                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1465443160                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118028.605026                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118028.605026                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    843946125                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    843946125                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67972.464965                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67972.464965                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2397464                       # Transaction distribution
system.membus.trans_dist::WriteReq                948                       # Transaction distribution
system.membus.trans_dist::WriteResp               948                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1900659                       # Transaction distribution
system.membus.trans_dist::WritebackClean       550851                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1304122                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1346035                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1346035                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         550851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1846331                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1652488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1652488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9576964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9579428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11256818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     70504768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     70504768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    325155008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    325160881                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               396460273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              126                       # Total snoops (count)
system.membus.snoopTraffic                       8064                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3756864                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007036                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3756678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     186      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3756864                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2627000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18256207734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16960161750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2906259750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35250304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      204307456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          239557760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35250304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35250304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121642176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121642176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          550786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3192304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3743090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1900659                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1900659                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64211604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         372164434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             436376038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64211604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64211604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221582181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221582181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221582181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64211604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        372164434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            657958219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2298029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    436601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2921318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011719148500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       140422                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       140422                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9120798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2160162                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3743090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2451408                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3743090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2451408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 385171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                153379                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            237988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            153082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            203713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            256736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            287718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            157761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            175997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            223554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            229807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            166414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           221323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           182114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           278436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           171614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           187622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            188697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            112353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            207081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            188317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             96054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            158992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             99544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           163683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           190198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           108498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           129767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167992                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40164505250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16789595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            103125486500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11961.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30711.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        51                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2477478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1768177                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3743090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2451408                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3231613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 143519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 141975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 141694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 142487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 140882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 141048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 141371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 140488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 140512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 140550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    180                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1410303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.670313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.173251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.341569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       561017     39.78%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       389854     27.64%     67.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       146556     10.39%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77003      5.46%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64257      4.56%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25620      1.82%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18178      1.29%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13713      0.97%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       114105      8.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1410303                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       140422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.913048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.274188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        140132     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          219      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           44      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        140422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       140422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        139295     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1117      0.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        140422                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              214906816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24650944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147073664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               239557760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            156890112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       391.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       267.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    436.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  548967873000                       # Total gap between requests
system.mem_ctrls.avgGap                      88621.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27942464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    186964352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147073664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50899715.125353328884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 340572408.195507884026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 267907926.804233610630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       550786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3192304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2451408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14512598750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  88612887750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13359988987250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26348.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27758.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5449924.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5254697280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2792964405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11862181800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5609542500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43335807840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     189973091820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50827496640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       309655782285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.065900                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130024917000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18331560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 400614454000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4814773320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2559135480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12113359860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6386153220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43335807840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     187833228600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52629486720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       309671945040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.095342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134683127750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18331560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 395956243250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13364                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13364                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5873                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800777                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1515500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1514000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64776641                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              872500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              150500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     108127477.611940                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    301160973.941469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       356500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974358500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    541726390000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7244541000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146561954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146561954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146561954                       # number of overall hits
system.cpu.icache.overall_hits::total       146561954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       550850                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         550850                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       550850                       # number of overall misses
system.cpu.icache.overall_misses::total        550850                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31946936500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31946936500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31946936500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31946936500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    147112804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    147112804                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    147112804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    147112804                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003744                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57995.709358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57995.709358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57995.709358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57995.709358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       550851                       # number of writebacks
system.cpu.icache.writebacks::total            550851                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       550850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       550850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       550850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       550850                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  31396085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  31396085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  31396085500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  31396085500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003744                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003744                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003744                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003744                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56995.707543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56995.707543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56995.707543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56995.707543                       # average overall mshr miss latency
system.cpu.icache.replacements                 550851                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146561954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146561954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       550850                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        550850                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31946936500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31946936500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    147112804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    147112804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57995.709358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57995.709358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       550850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       550850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  31396085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  31396085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56995.707543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56995.707543                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           147123948                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            551363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            266.836817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         294776459                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        294776459                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    132552423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        132552423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    132552423                       # number of overall hits
system.cpu.dcache.overall_hits::total       132552423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4406734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4406734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4406734                       # number of overall misses
system.cpu.dcache.overall_misses::total       4406734                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 266117991500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 266117991500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 266117991500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 266117991500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    136959157                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    136959157                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    136959157                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    136959157                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032176                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032176                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60388.939178                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60388.939178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60388.939178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60388.939178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1888243                       # number of writebacks
system.cpu.dcache.writebacks::total           1888243                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1217750                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1217750                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1217750                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1217750                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3188984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3188984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3188984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3188984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1231                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1231                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 186924860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186924860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 186924860000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186924860000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49664500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023284                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023284                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023284                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023284                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58615.803654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58615.803654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58615.803654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58615.803654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40344.841592                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40344.841592                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3192330                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91954331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91954331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1957841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1957841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 114241966500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 114241966500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93912172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93912172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58350.993007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58350.993007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       114786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       114786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1843055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1843055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 105716256000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 105716256000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49664500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57359.251894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57359.251894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175492.932862                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175492.932862                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40598092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40598092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2448893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2448893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 151876025000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 151876025000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43046985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43046985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62018.236403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62018.236403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1102964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1102964                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1345929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1345929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          948                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          948                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  81208604000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  81208604000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60336.469457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60336.469457                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        82688                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        82688                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3348                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3348                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    255097500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    255097500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        86036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038914                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038914                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76193.996416                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76193.996416                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3347                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3347                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    251592500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    251592500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038902                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038902                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75169.554825                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75169.554825                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85909                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85909                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85909                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85909                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 548970931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           136183838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3193354                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.646020                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         277454534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        277454534                       # Number of data accesses

---------- End Simulation Statistics   ----------
