Received: with ECARTIS (v1.0.0; list linux-mips); Thu, 23 Jan 2003 23:23:31 +0000 (GMT)
Received: from father.pmc-sierra.bc.ca ([IPv6:::ffff:216.241.224.13]:47065
	"HELO father.pmc-sierra.bc.ca") by linux-mips.org with SMTP
	id <S8224939AbTAWXXa>; Thu, 23 Jan 2003 23:23:30 +0000
Received: (qmail 8189 invoked by uid 104); 23 Jan 2003 23:23:19 -0000
Received: from Adam_Kiepul@pmc-sierra.com by father by uid 101 with qmail-scanner-1.15 
 (uvscan: v4.1.40/v4244.  Clear:. 
 Processed in 0.424577 secs); 23 Jan 2003 23:23:19 -0000
Received: from unknown (HELO hymir.pmc-sierra.bc.ca) (134.87.114.120)
  by father.pmc-sierra.bc.ca with SMTP; 23 Jan 2003 23:23:18 -0000
Received: from bby1exi01.pmc-sierra.bc.ca (bby1exi01.pmc-sierra.bc.ca [216.241.231.251])
	by hymir.pmc-sierra.bc.ca (jason/8.11.6) with ESMTP id h0NNNIQ01764
	for <linux-mips@linux-mips.org>; Thu, 23 Jan 2003 15:23:18 -0800 (PST)
Received: by bby1exi01 with Internet Mail Service (5.5.2656.59)
	id <DCPTRMLB>; Thu, 23 Jan 2003 15:23:18 -0800
Message-ID: <71690137A786F7428FF9670D47CB95ED10DF71@SJE4EXM01>
From: Adam Kiepul <Adam_Kiepul@pmc-sierra.com>
To: "'linux-mips@linux-mips.org'" <linux-mips@linux-mips.org>
Subject: A question on Linux SMP and cache coherency
Date: Thu, 23 Jan 2003 15:21:01 -0800
MIME-Version: 1.0
X-Mailer: Internet Mail Service (5.5.2656.59)
Content-Type: text/plain;
	charset="iso-8859-1"
Return-Path: <Adam_Kiepul@pmc-sierra.com>
X-Envelope-To: <"|/home/ecartis/ecartis -s linux-mips"> (uid 0)
X-Orcpt: rfc822;linux-mips@linux-mips.org
Original-Recipient: rfc822;linux-mips@linux-mips.org
X-archive-position: 1212
X-ecartis-version: Ecartis v1.0.0
Sender: linux-mips-bounce@linux-mips.org
Errors-to: linux-mips-bounce@linux-mips.org
X-original-sender: Adam_Kiepul@pmc-sierra.com
Precedence: bulk
X-list: linux-mips

	Hi,

	I would really appreciate if anyone could tell me whether Hardware-maintained cache coherency between processors is required for Linux SMP operation.
	Thank you very much,

	Adam Kiepul
