<dec f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.h' l='32' type='unsigned int llvm::R600RegisterInfo::getHWRegChan(unsigned int reg) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.h' l='31'>/// get the HW encoding for a register&apos;s channel.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='63' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='107' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='74' ll='76' type='unsigned int llvm::R600RegisterInfo::getHWRegChan(unsigned int reg) const'/>
