library ieee;
use ieee.std_logic_1164.all;

ENTITY registrador8b IS
	PORT (B : IN STD_LOGIC_VECTOR (7 downto 0);
			CLK, L: IN STD_LOGIC;
			Q: BUFFER STD_LOGIC_VECTOR (7 downto 0));
END registrador8b;

ARCHITECTURE comp OF registrador8b IS 
	BEGIN
	PROCESS (CLK, L)
		BEGIN
			IF CLK'EVENT AND CLK = '1' THEN
				IF L = '1' THEN
					Q <= B;
				ELSE 
					Q <= Q;
				END IF;
			END IF;
	END PROCESS;
END comp;