INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'ADAM_GALLAS' on host 'desktop-u2j9hls' (Windows NT_amd64 version 6.2) on Sat Aug 22 11:14:55 +0800 2020
INFO: [HLS 200-10] In directory 'D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing'
Sourcing Tcl script 'D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1/csim.tcl'
INFO: [HLS 200-10] Opening project 'D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing'.
INFO: [HLS 200-10] Opening solution 'D:/ADAM_GALLAS/materials/01_Vivado_HLS/Final_Processing/Final_Processing/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11.1ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.387ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../top.cpp in debug mode
   Generating csim.exe
In file included from D:/Program_Files/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls_fpo.h:186,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls_half.h:44,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/ap_common.h:641,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/ap_int.h:54,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/ap_axi_sdata.h:86,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls/hls_axi_io.h:39,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls_video.h:48,
                 from ../../../../head.h:3,
                 from ../../../../top.cpp:1:
D:/Program_Files/Xilinx/Vivado/2019.2/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls_fpo.h:186:0,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls_half.h:44,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/etc/ap_private.h:90,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/ap_common.h:641,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/ap_int.h:54,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/ap_axi_sdata.h:86,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls/hls_axi_io.h:39,
                 from D:/Program_Files/Xilinx/Vivado/2019.2/include/hls_video.h:48,
                 from ../../../../head.h:3,
                 from ../../../../top.cpp:1:
D:/Program_Files/Xilinx/Vivado/2019.2/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
