vcs -full64 -sverilog -timescale=1ns/1ps -debug_access+pp -lca -cflags "-std=c++11" +vc+abstract Example.sv ../rtl/Example.v