// Seed: 3480437910
module module_0 (
    input tri0 module_0,
    input wor id_1
    , id_17,
    output uwire id_2,
    output wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    output wire id_9,
    input wor id_10,
    input supply0 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input supply1 id_14,
    output wire id_15
);
  uwire id_18 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6
    , id_21,
    input tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri id_13,
    input wor id_14,
    input wor id_15,
    output uwire id_16,
    input wire id_17
    , id_22,
    input wor id_18,
    input tri0 id_19
);
  generate
    assign id_4 = 1;
  endgenerate
  module_0(
      id_2,
      id_10,
      id_4,
      id_4,
      id_0,
      id_19,
      id_17,
      id_11,
      id_12,
      id_12,
      id_9,
      id_8,
      id_2,
      id_0,
      id_8,
      id_16
  );
endmodule
