// Generated by CIRCT 42e53322a
module bsg_scan_width_p5_or_p1_lo_to_hi_p1(	// /tmp/tmp.YiyvF9MbYN/12632_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.cleaned.mlir:2:3
  input  [4:0] i,	// /tmp/tmp.YiyvF9MbYN/12632_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.cleaned.mlir:2:53
  output [4:0] o	// /tmp/tmp.YiyvF9MbYN/12632_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.cleaned.mlir:2:66
);

  wire t_1__3_ = i[1] | i[0];	// /tmp/tmp.YiyvF9MbYN/12632_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.cleaned.mlir:3:10, :4:10, :5:10
  wire t_1__2_ = i[2] | i[1];	// /tmp/tmp.YiyvF9MbYN/12632_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.cleaned.mlir:4:10, :6:10, :7:10
  assign o =
    {i[4] | i[3] | t_1__2_ | i[0], i[3] | i[2] | t_1__3_, t_1__2_ | i[0], t_1__3_, i[0]};	// /tmp/tmp.YiyvF9MbYN/12632_OpenABC_leaf_level_verilog_tsmc65lp_bp_multi_top_bsg_scan_width_p5_or_p1_lo_to_hi_p1.cleaned.mlir:3:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:5
endmodule

