/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 12444
License: Customer

Current time: 	Tue Mar 19 09:03:01 EDT 2019
Time zone: 	Eastern Standard Time (America/New_York)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1536x864
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 36 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	D:/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	D:/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	tcmuz
User home directory: C:/Users/tcmuz
User working directory: D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor
User country: 	CA
User language: 	fr
User locale: 	fr_CA

RDI_BASEROOT: D:/Xilinx/Vivado
HDI_APPROOT: D:/Xilinx/Vivado/2018.2
RDI_DATADIR: D:/Xilinx/Vivado/2018.2/data
RDI_BINDIR: D:/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/tcmuz/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/tcmuz/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/tcmuz/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	D:/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/vivado.log
Vivado journal file location: 	D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/vivado.jou
Engine tmp dir: 	D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/.Xil/Vivado-12444-DELL-TC

Xilinx Environment Variables
----------------------------
XILINX: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: D:/Xilinx/Vivado/2018.2
XILINX_SDK: D:/Xilinx/SDK/2018.2
XILINX_VIVADO: D:/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: D:/Xilinx/Vivado/2018.2


GUI allocated memory:	144 MB
GUI max memory:		3,052 MB
Engine allocated memory: 468 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// [GUI Memory]: 52 MB (+52131kb) [00:00:18]
// [Engine Memory]: 454 MB (+324942kb) [00:00:18]
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.xpr. Version: Vivado v2018.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.xpr 
// TclEventType: MSGMGR_MOVEMSG
// [GUI Memory]: 61 MB (+6320kb) [00:00:23]
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 483 MB. GUI used memory: 34 MB. Current time: 3/19/19 9:03:03 AM EDT
// Tcl Message: open_project D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// [Engine Memory]: 489 MB (+12562kb) [00:00:28]
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 514 MB (+415kb) [00:00:49]
// HMemoryUtils.trashcanNow. Engine heap size: 540 MB. GUI used memory: 38 MB. Current time: 3/19/19 9:03:31 AM EDT
// Project name: FPGA-Logic; location: D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor; part: xc7z010clg400-1
// [Engine Memory]: 572 MB (+34259kb) [00:00:52]
// Tcl Message: open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 720.672 ; gain = 55.695 
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// a (ck): Critical Messages: addNotify
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3); // B (D, ck)
// Elapsed time: 25 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 5); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 6); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1); // B (D, ck)
// PAPropertyPanels.initPanels (FPGA-Logic.vhd) elapsed time: 0.3s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1); // B (D, ck)
// [GUI Memory]: 67 MB (+3836kb) [00:02:09]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), Controleur : Ctrl_AD1(BEHAVIORAL) (Ctrl_AD1.vhd)]", 5, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 28 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), Controleur : Ctrl_AD1(BEHAVIORAL) (Ctrl_AD1.vhd)]", 5); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 34 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 13); // B (D, ck)
// Elapsed time: 28 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 15); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 13); // B (D, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// [GUI Memory]: 80 MB (+9630kb) [00:03:55]
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/imports/new/AD7476_mef.vhd" into library xil_defaultlib 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 763.016 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '8' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic -log elaborate.log  Using 2 slave threads. Starting static elaboration ERROR: [VRFC 10-665] expression has 12 elements ; formal line_in expects 32 [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:82] ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fpga_logic in library work failed. 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 763.016 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 25 seconds
// Elapsed time: 25 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
selectTab((HResource) null, (HResource) null, "Reports", 3); // aE (Q, ck)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aE (Q, ck)
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // g (aQ, ck): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, true); // g (aQ, ck): TRUE
// Elapsed time: 15 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-665] expression has 12 elements ; formal line_in expects 32 [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:82]. ]", 20, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;82;-;;-;16;-;"); // ah (O, ck)
selectCodeEditor("magnetic.vhd", 187, 179); // ce (w, ck)
// [GUI Memory]: 84 MB (+423kb) [00:05:32]
// Elapsed time: 222 seconds
selectCodeEditor("magnetic.vhd", 231, 113); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 231, 113, false, false, false, false, true); // ce (w, ck) - Double Click
// [GUI Memory]: 90 MB (+1480kb) [00:11:33]
// Elapsed time: 196 seconds
selectCodeEditor("magnetic.vhd", 375, 248); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 98, 247); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 98, 247, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 186 seconds
selectCodeEditor("magnetic.vhd", 235, 232); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 235, 232, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 61 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3); // k (j, ck)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), inst_traitement : Traitement(Behavioral) (Traitement.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), inst_traitement : Traitement(Behavioral) (Traitement.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("Traitement.vhd", 106, 181); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 106, 181, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Traitement.vhd", 78, 335); // ce (w, ck)
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, memory_block(Behavioral) (memory_block.vhd)]", 5, false); // B (D, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 593 MB. GUI used memory: 41 MB. Current time: 3/19/19 9:19:44 AM EDT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, memory_block(Behavioral) (memory_block.vhd)]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
// [Engine Memory]: 601 MB (+236kb) [00:18:53]
// Elapsed time: 108 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true); // B (D, ck) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 616 MB. GUI used memory: 42 MB. Current time: 3/19/19 9:21:34 AM EDT
// Elapsed time: 17 seconds
selectCodeEditor("FPGA-Logic.vhd", 295, 251); // ce (w, ck)
selectCodeEditor("FPGA-Logic.vhd", 295, 251, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 73 seconds
selectCodeEditor("FPGA-Logic.vhd", 193, 45); // ce (w, ck)
// Elapsed time: 79 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "magnetic.vhd", 2); // k (j, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 7); // B (D, ck)
// Elapsed time: 66 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), Controleur : Ctrl_AD1(BEHAVIORAL) (Ctrl_AD1.vhd)]", 5, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), Controleur : Ctrl_AD1(BEHAVIORAL) (Ctrl_AD1.vhd)]", 5, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 32 seconds
selectCodeEditor("Ctrl_AD1.vhd", 89, 215); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 89, 215, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 96, 194); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 96, 194, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 96, 194); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 122, 194); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 122, 194, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 90, 216); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 90, 216, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 132, 197); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 132, 197, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 82, 114); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 109, 216); // ce (w, ck)
// Elapsed time: 10 seconds
selectCodeEditor("Ctrl_AD1.vhd", 80, 144); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 80, 144, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 115, 168); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 115, 168); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 115, 168, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 86, 143); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 86, 143, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 108, 166); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 108, 166, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 257, 159); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 257, 159, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 101, 169); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 101, 169, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Ctrl_AD1.vhd", 101, 169); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 87, 151); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 87, 151, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 14 seconds
selectCodeEditor("Ctrl_AD1.vhd", 117, 199); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 117, 199, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 66 seconds
selectCodeEditor("Ctrl_AD1.vhd", 109, 197); // ce (w, ck)
selectCodeEditor("Ctrl_AD1.vhd", 109, 197, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 559 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "magnetic.vhd", 2); // k (j, ck)
// Elapsed time: 12 seconds
selectCodeEditor("magnetic.vhd", 97, 151); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 119, 164); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 119, 164, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("magnetic.vhd", 119, 164); // ce (w, ck)
// Elapsed time: 11 seconds
selectCodeEditor("magnetic.vhd", 383, 260); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 382, 247); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 395, 326); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity magnetic 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 787.016 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// [GUI Memory]: 95 MB (+622kb) [00:35:58]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-718] formal port <it_reset> does not exist in entity <tamponcirc>.  Please compare the definition of block <tamponcirc> to its component declaration and its instantion to detect the mismatch. [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/compteur_signal.vhd:18]. ]", 21, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\compteur_signal.vhd;-;;-;16;-;line;-;18;-;;-;16;-;"); // ah (O, ck)
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), Controleur : Ctrl_AD1(BEHAVIORAL) (Ctrl_AD1.vhd)]", 5); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd), iteration_tampon : tamponcirc(comport) (tamponcirc.vhd)]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd), iteration_tampon : tamponcirc(comport) (tamponcirc.vhd)]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("tamponcirc.vhd", 169, 110); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 169, 110, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 146, 103); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 147, 332); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 87, 251); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/imports/new/tamponcirc.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity tamponcirc 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis ERROR: [XSIM 43-3249] File D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/compteur_signal.vhd, line 40. Unresolved signal "s_z" is multiply driven. 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 787.016 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // g (aQ, ck): FALSE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [XSIM 43-3249] File D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/compteur_signal.vhd, line 40. Unresolved signal s_z is multiply driven.. ]", 6, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "ID;-;[XSIM 43-3249];-;;-;16;-;DetailedMsg;-;IEEE LRM 1076-2008, section G.2.10, states that multiple drivers are allowed only on a resolved signal type. Vivado simulator issues a compile time ERROR if the signal is not of resolved type. The following example describes a scenario that results in this ERROR message:<br><br>library ieee;<br>use ieee.std_logic_1164.all;<br><br>entity top is<br>end entity top;<br><br>architecture arch of top is<br>signal state1: std_ulogic;<br>signal clock: bit := '0';<br><br>begin<br>    gen: for i in 0 to 1 generate <br>        process (clock)<br>        begin<br>            state1 <= '1';<br>        end process;<br>    end generate;<br>end architecture arch;<br><br>Resolution:<br><br>Re-write your code by changing the from unresolved type to resolved type as shown in the example below:<br><br><br>library ieee;<br>use ieee.std_logic_1164.all;<br><br>entity top is<br>end entity top;<br><br>architecture arch of top is<br>signal state1: std_logic;<br>signal clock: bit := '0';<br><br>begin<br>    gen: for i in 0 to 1 generate <br>        process (clock)<br>        begin<br>            state1 <= '1';<br>        end process;<br>    end generate;<br>end architecture arch;;-;;-;16;-;"); // ah (O, ck)
// 'XSIM 43-3249' Message Details: show
selectButton(RDIResource.HPopupTitle_CLOSE, (String) null); // k (n, ResizableWindow)
// 'XSIM 43-3249' Message Details: hide
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3); // k (j, ck)
selectCodeEditor("compteur_signal.vhd", 91, 195); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 123, 195); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 123, 195, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 53 seconds
selectCodeEditor("compteur_signal.vhd", 94, 114); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 145, 112); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 145, 112, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3, false, true); // k (j, ck) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
// Elapsed time: 40 seconds
selectCodeEditor("compteur_signal.vhd", 139, 416); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 139, 416, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 157, 231); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 157, 231, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 237, 55); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/compteur_signal.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity compteur_signal 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis ERROR: [XSIM 43-3249] File D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/compteur_signal.vhd, line 39. Unresolved signal "s_z" is multiply driven. 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 787.016 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 9 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
unMinimizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // aw
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3, false, true); // k (j, ck) - Double Click
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3, false, true); // k (j, ck) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
selectCodeEditor("compteur_signal.vhd", 91, 418); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 91, 418, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 40 seconds
selectCodeEditor("compteur_signal.vhd", 62, 107); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 62, 107, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("compteur_signal.vhd", 93, 451); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 93, 451, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("compteur_signal.vhd", 78, 25); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 78, 25, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 167, 381); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 167, 381, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
// Elapsed time: 26 seconds
selectCodeEditor("compteur_signal.vhd", 203, 111); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("compteur_signal.vhd", 80, 126); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 80, 126, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 166, 284); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 166, 284, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 158, 433); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 158, 433, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 126, 131); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 126, 131, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 217, 199); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 183, 403); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 183, 403, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 192, 363); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 192, 363, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 280, 248); // ce (w, ck)
// Elapsed time: 148 seconds
selectCodeEditor("compteur_signal.vhd", 174, 438); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 220, 432); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 31 seconds
selectCodeEditor("compteur_signal.vhd", 96, 145); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 96, 145, false, false, false, false, true); // ce (w, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 7); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "magnetic.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 7); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // J
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 1); // k (j, ck)
selectCodeEditor("tamponcirc.vhd", 367, 211); // ce (w, ck)
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 354, 184); // ce (w, ck)
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
selectCodeEditor("compteur_signal.vhd", 115, 197); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 115, 197, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 230, 269); // ce (w, ck)
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 74, 147); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 74, 147, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
selectCodeEditor("compteur_signal.vhd", 183, 263); // ce (w, ck)
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 338, 137); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
selectCodeEditor("compteur_signal.vhd", 278, 148); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 278, 148, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("compteur_signal.vhd", 278, 148); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("compteur_signal.vhd", 75, 39); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 75, 39, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("compteur_signal.vhd", 74, 451); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 77, 163); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 77, 163, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 6, 450); // ce (w, ck)
typeControlKey((HResource) null, "compteur_signal.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("compteur_signal.vhd", 139, 403); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 139, 403, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 15 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd), iteration_detect : detectzero(comport) (detectzero.vhd)]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd), iteration_detect : detectzero(comport) (detectzero.vhd)]", 6, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "detectzero.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "detectzero.vhd", 2); // k (j, ck)
selectCodeEditor("detectzero.vhd", 104, 149); // ce (w, ck)
selectCodeEditor("detectzero.vhd", 104, 149, false, false, false, false, true); // ce (w, ck) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 616 MB. GUI used memory: 44 MB. Current time: 3/19/19 9:51:34 AM EDT
// Elapsed time: 38 seconds
selectCodeEditor("detectzero.vhd", 202, 198); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/compteur_signal.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity compteur_signal INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/imports/new/detectzero.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity detectzero 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 787.016 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
unMinimizeFrame(PAResourceOtoP.PAViews_TCL_CONSOLE, "Tcl Console"); // aw
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-619] entity port line_in does not match with type std_logic_vector of component port [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:41]. ]", 7, true); // ah (O, ck) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;41;-;;-;16;-;"); // ah (O, ck)
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4); // B (D, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-619] entity port line_in does not match with type std_logic_vector of component port [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:41]. ]", 7, true); // ah (O, ck) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;41;-;;-;16;-;"); // ah (O, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-619] entity port line_in does not match with type std_logic_vector of component port [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:41]. ]", 7, true); // ah (O, ck) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;41;-;;-;16;-;"); // ah (O, ck)
selectCodeEditor("magnetic.vhd", 290, 145); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 290, 145, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-664] expression has 8 elements ; expected 6 [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:43]. ]", 8, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;43;-;;-;16;-;"); // ah (O, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("magnetic.vhd", 391, 174); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-619] entity port line_in does not match with type std_logic_vector of component port [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:41]. ]", 7, true); // ah (O, ck) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;41;-;;-;16;-;"); // ah (O, ck)
// Elapsed time: 20 seconds
selectCodeEditor("magnetic.vhd", 215, 132); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 215, 132, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("magnetic.vhd", 295, 65); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 295, 65, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-664] expression has 8 elements ; expected 6 [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:43]. ]", 8, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;43;-;;-;16;-;"); // ah (O, ck)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 13 seconds
selectCodeEditor("magnetic.vhd", 236, 183); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 236, 183, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("magnetic.vhd", 333, 201); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity magnetic 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic -log elaborate.log  Using 2 slave threads. Starting static elaboration ERROR: [VRFC 10-619] entity port o_nb_items does not match with type std_logic_vector of component port [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:43] ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit fpga_logic in library work failed. 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 787.016 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-619] entity port o_nb_items does not match with type std_logic_vector of component port [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:43]. ]", 7, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;43;-;;-;16;-;"); // ah (O, ck)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "compteur_signal.vhd", 0); // k (j, ck)
selectCodeEditor("compteur_signal.vhd", 238, 144); // ce (w, ck)
selectCodeEditor("compteur_signal.vhd", 238, 144, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-619] entity port o_nb_items does not match with type std_logic_vector of component port [D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd:43]. ]", 7, false); // ah (O, ck)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic.srcs\sources_1\new\magnetic.vhd;-;;-;16;-;line;-;43;-;;-;16;-;"); // ah (O, ck)
selectCodeEditor("magnetic.vhd", 298, 176); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 298, 176, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "magnetic.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("magnetic.vhd", 280, 192); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 280, 192, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity magnetic 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis ERROR: [XSIM 43-3249] File D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/imports/new/detectzero.vhd, line 17. Unresolved signal "so_z" is multiply driven. 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 787.016 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
selectCodeEditor("magnetic.vhd", 264, 131); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 264, 131, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 101 MB (+1096kb) [00:53:13]
// Elapsed time: 16 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("magnetic.vhd", 229, 30); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 229, 30, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "detectzero.vhd", 2); // k (j, ck)
// Elapsed time: 10 seconds
selectCodeEditor("detectzero.vhd", 125, 165); // ce (w, ck)
selectCodeEditor("detectzero.vhd", 125, 165, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 34 seconds
selectCodeEditor("detectzero.vhd", 136, 198, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("detectzero.vhd", 490, 151); // ce (w, ck)
selectCodeEditor("detectzero.vhd", 148, 193); // ce (w, ck)
// Elapsed time: 16 seconds
selectButton(RDIResourceCommand.RDICommands_LINE_COMMENT, (String) null); // B (f, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "detectzero.vhd", 2); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "detectzero.vhd", 2, false, true); // k (j, ck) - Double Click
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "detectzero.vhd", 2); // k (j, ck)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "detectzero.vhd", 2, false, true); // k (j, ck) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (Q, ck)
// Elapsed time: 32 seconds
selectCodeEditor("detectzero.vhd", 206, 276); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 41 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/imports/new/detectzero.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity detectzero INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/magnetic.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity magnetic 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps Compiling package std.standard Compiling package std.textio 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: Built simulation snapshot FPGA_Logic_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 787.016 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "FPGA_Logic_behav -key {Behavioral:sim_1:Functional:FPGA_Logic} -tclbatch {FPGA_Logic.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source FPGA_Logic.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 616 MB. GUI used memory: 52 MB. Current time: 3/19/19 9:59:04 AM EDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'FPGA_Logic_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 799.125 ; gain = 12.109 
// 'd' command handler elapsed time: 20 seconds
// Elapsed time: 20 seconds
dismissDialog("Run Simulation"); // e (ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 616 MB. GUI used memory: 48 MB. Current time: 3/19/19 9:59:13 AM EDT
// Elapsed time: 11 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "sys_clock ; U ; Logic", 0, "sys_clock", 0, false); // m (c, ck)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B (f, ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Elapsed time: 20 seconds
selectTab((HResource) null, (HResource) null, "Sources", 1); // aE (Q, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
// Elapsed time: 16 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES, "Add Files"); // a (C, c)
// Elapsed time: 35 seconds
setFileChooser("D:/Documents/School/UdeS-S4/App3/pb_APP_log_seq_gab/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 42 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset constrs_1 -norecurse D:/Documents/School/UdeS-S4/App3/pb_APP_log_seq_gab/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 5); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, circuit_tr_signal.xdc]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, circuit_tr_signal.xdc]", 6, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FPGA-Logic.vhd", 5); // k (j, ck)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "circuit_tr_signal.xdc", 6); // k (j, ck)
// [GUI Memory]: 108 MB (+2242kb) [00:59:00]
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FPGA-Logic.vhd", 5); // k (j, ck)
selectCodeEditor("FPGA-Logic.vhd", 270, 145); // ce (w, ck)
selectCodeEditor("FPGA-Logic.vhd", 270, 145, false, false, false, false, true); // ce (w, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "circuit_tr_signal.xdc", 6); // k (j, ck)
selectCodeEditor("circuit_tr_signal.xdc", 569, 150); // ce (w, ck)
selectCodeEditor("circuit_tr_signal.xdc", 569, 150, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "circuit_tr_signal.xdc", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FPGA-Logic.vhd", 5); // k (j, ck)
selectCodeEditor("FPGA-Logic.vhd", 114, 160); // ce (w, ck)
selectCodeEditor("FPGA-Logic.vhd", 114, 160, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "FPGA-Logic.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("FPGA-Logic.vhd", 253, 145); // ce (w, ck)
selectCodeEditor("FPGA-Logic.vhd", 253, 145, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "FPGA-Logic.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("FPGA-Logic.vhd", 176, 163); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// 'd' command handler elapsed time: 3 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 4); // k (j, ck)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH, "simulation_relaunch"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RELAUNCH
// b (ck):  Relaunch Simulation : addNotify
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: relaunch_sim 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'FPGA_Logic' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// Tcl Message: "xvhdl --incr --relax -prj FPGA_Logic_vhdl.prj" 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.srcs/sources_1/new/FPGA-Logic.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity FPGA_Logic 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic.sim/sim_1/behav/xsim' 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds 
// Tcl Message: Vivado Simulator 2018.2 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_MODEL_ABOUT_TO_CLOSE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_MODEL_RELOADED
// TclEventType: SIMULATION_DELETE_ALL_BREAKPOINTS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 629 MB. GUI used memory: 55 MB. Current time: 3/19/19 10:02:59 AM EDT
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: Time resolution is 1 ps 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 808.145 ; gain = 0.000 
// 'a' command handler elapsed time: 9 seconds
dismissDialog("Relaunch Simulation"); // b (ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [Engine Memory]: 632 MB (+1245kb) [01:00:22]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 92 MB. Current time: 3/19/19 10:03:01 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 58 MB. Current time: 3/19/19 10:03:01 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:01 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:02 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:02 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:05 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 57 MB. Current time: 3/19/19 10:03:05 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:05 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:05 AM EDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:05 AM EDT
// Elapsed time: 14 seconds
selectTreeTable(PAResourceQtoS.SimulationObjectsPanel_SIMULATION_OBJECTS_TREE_TABLE, "sysclk ; U ; Logic", 0, "sysclk", 0, false); // m (c, ck)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART, "simulation_live_restart"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RESTART
// bx (ck):  Restart : addNotify
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// Tcl Message: restart 
// Tcl Message: INFO: [Simtcl 6-17] Simulation restarted 
dismissDialog("Restart"); // bx (ck)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// HMemoryUtils.trashcanNow. Engine heap size: 632 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:03:19 AM EDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 100000 ns 
selectButton(RDIResource.WaveformView_GOTO_TIME_0, "Waveform Viewer_RunReset"); // B (f, ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_CLOSE_WCFG
selectButton("RDIResource.WaveformUtils_WAVEFORM_CONFIGURATION_HAS_BEEN_MODIFIED_Discard", "Discard"); // JButton (A, G)
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 1*"); // w
selectCodeEditor("FPGA-Logic.vhd", 377, 187); // ce (w, ck)
// Elapsed time: 38 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "circuit_tr_signal.xdc", 5); // k (j, ck)
selectCodeEditor("circuit_tr_signal.xdc", 315, 148); // ce (w, ck)
selectCodeEditor("circuit_tr_signal.xdc", 308, 144); // ce (w, ck)
// Elapsed time: 82 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
// PAResourceOtoP.PAViews_OBJECTS: Objects: close view
// Elapsed time: 1168 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "circuit_tr_signal.xdc", 5); // k (j, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 633 MB. GUI used memory: 54 MB. Current time: 3/19/19 10:33:20 AM EDT
// Elapsed time: 531 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd)]", 1); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), Synchronisation : Synchro_Horloges(Behavioral) (Synchro_Horloges.vhd)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), Synchronisation : Synchro_Horloges(Behavioral) (Synchro_Horloges.vhd)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 32 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
// Elapsed time: 139 seconds
selectCodeEditor("tamponcirc.vhd", 298, 291); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 460, 271); // ce (w, ck)
// Elapsed time: 499 seconds
selectCodeEditor("tamponcirc.vhd", 213, 198); // ce (w, ck)
// Elapsed time: 91 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 44 seconds
selectCodeEditor("tamponcirc.vhd", 205, 319); // ce (w, ck)
// Elapsed time: 148 seconds
selectCodeEditor("tamponcirc.vhd", 156, 177); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 156, 177, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 23 seconds
selectCodeEditor("tamponcirc.vhd", 248, 277); // ce (w, ck)
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "tamponcirc.vhd", 'v'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 93, 298); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 216, 284); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("tamponcirc.vhd", 116, 180); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("tamponcirc.vhd", 116, 180, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("tamponcirc.vhd", 282, 198); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 282, 198, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'v'); // ce (w, ck)
// Elapsed time: 20 seconds
selectCodeEditor("tamponcirc.vhd", 307, 60); // ce (w, ck)
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("tamponcirc.vhd", 374, 69); // ce (w, ck)
// Elapsed time: 36 seconds
selectCodeEditor("tamponcirc.vhd", 193, 198); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 193, 198, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 32 seconds
selectCodeEditor("tamponcirc.vhd", 116, 283); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 116, 283, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 16 seconds
selectCodeEditor("tamponcirc.vhd", 167, 44); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 167, 44, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("tamponcirc.vhd", 120, 64); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 120, 64, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 176, 163); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 176, 163, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 92 seconds
selectCodeEditor("tamponcirc.vhd", 269, 273); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 372, 109); // ce (w, ck)
// Elapsed time: 52 seconds
selectCodeEditor("tamponcirc.vhd", 253, 223); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("tamponcirc.vhd", 41, 335); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 41, 335, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 26 seconds
selectCodeEditor("tamponcirc.vhd", 164, 249); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 164, 249, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("tamponcirc.vhd", 173, 247); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 173, 247, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("tamponcirc.vhd", 128, 211); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("tamponcirc.vhd", 210, 195); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("tamponcirc.vhd", 460, 310); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 84 seconds
selectCodeEditor("tamponcirc.vhd", 362, 215); // ce (w, ck)
// Elapsed time: 137 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), inst_traitement : Traitement(Behavioral) (Traitement.vhd)]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), inst_traitement : Traitement(Behavioral) (Traitement.vhd)]", 6, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("Traitement.vhd", 130, 263); // ce (w, ck)
// Elapsed time: 48 seconds
selectCodeEditor("Traitement.vhd", 169, 161); // ce (w, ck)
// Elapsed time: 64 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd), entity_compteur_signal : compteur_signal(Behavioral) (compteur_signal.vhd)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCodeEditor("compteur_signal.vhd", 211, 148); // ce (w, ck)
typeControlKey((HResource) null, "compteur_signal.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Synchro_Horloges.vhd", 6); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectCodeEditor("Traitement.vhd", 301, 165); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 301, 165, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "Traitement.vhd", 'v'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FPGA-Logic.vhd", 4); // k (j, ck)
selectCodeEditor("FPGA-Logic.vhd", 207, 49); // ce (w, ck)
typeControlKey((HResource) null, "FPGA-Logic.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectCodeEditor("Traitement.vhd", 177, 73); // ce (w, ck)
typeControlKey((HResource) null, "Traitement.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 35, 25); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 633 MB. GUI used memory: 53 MB. Current time: 3/19/19 11:03:20 AM EDT
// Elapsed time: 10 seconds
selectCodeEditor("Traitement.vhd", 150, 133); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FPGA-Logic.vhd", 4); // k (j, ck)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, FPGA_Logic(Behavioral) (FPGA-Logic.vhd), insta_magnetic : magnetic(Behavioral) (magnetic.vhd)]", 3, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectCodeEditor("Traitement.vhd", 127, 131); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 127, 131, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "Traitement.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "FPGA-Logic.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "magnetic.vhd", 3); // k (j, ck)
selectCodeEditor("magnetic.vhd", 152, 245); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 152, 245, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "magnetic.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("magnetic.vhd", 226, 235); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectCodeEditor("Traitement.vhd", 220, 127); // ce (w, ck)
typeControlKey((HResource) null, "Traitement.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 261, 126); // ce (w, ck)
typeControlKey((HResource) null, "Traitement.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "magnetic.vhd", 3); // k (j, ck)
selectCodeEditor("magnetic.vhd", 286, 251); // ce (w, ck)
typeControlKey((HResource) null, "magnetic.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("magnetic.vhd", 150, 129); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 150, 129, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "magnetic.vhd", 'c'); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 131, 266); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 131, 266, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "magnetic.vhd", 'v'); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 209, 254); // ce (w, ck)
// Elapsed time: 30 seconds
selectCodeEditor("magnetic.vhd", 140, 234); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 140, 234, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "magnetic.vhd", 'c'); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 236, 230); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 236, 230, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "magnetic.vhd", 'c'); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 264, 265); // ce (w, ck)
selectCodeEditor("magnetic.vhd", 264, 265, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "magnetic.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Traitement.vhd", 157, 243); // ce (w, ck)
// Elapsed time: 34 seconds
selectCodeEditor("Traitement.vhd", 265, 47); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 267, 58); // ce (w, ck)
// Elapsed time: 12 seconds
selectCodeEditor("Traitement.vhd", 267, 77); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 37 seconds
selectCodeEditor("Traitement.vhd", 403, 86); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 434, 134); // ce (w, ck)
// Elapsed time: 136 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "magnetic.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
selectCodeEditor("tamponcirc.vhd", 154, 215); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 154, 215, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("tamponcirc.vhd", 101, 191); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 101, 191, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("tamponcirc.vhd", 207, 197); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 105, 200); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 105, 200, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 31 seconds
selectCodeEditor("tamponcirc.vhd", 106, 112); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 106, 112, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 41 seconds
selectCodeEditor("tamponcirc.vhd", 559, 108); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 404, 128); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 568, 113); // ce (w, ck)
typeControlKey((HResource) null, "tamponcirc.vhd", 'v'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 187, 111); // ce (w, ck)
// Elapsed time: 17 seconds
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 463, 111); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 463, 111, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'v'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 315, 127); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 22 seconds
selectCodeEditor("tamponcirc.vhd", 245, 108); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 245, 108, false, true, false, false, true); // ce (w, ck) - Control Key - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
// Elapsed time: 153 seconds
selectCodeEditor("tamponcirc.vhd", 81, 198); // ce (w, ck)
// Elapsed time: 69 seconds
selectCodeEditor("tamponcirc.vhd", 280, 116); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 432, 131); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 11 seconds
selectCodeEditor("tamponcirc.vhd", 551, 111); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 319, 113); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 529, 112); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectCodeEditor("tamponcirc.vhd", 284, 112); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 284, 112, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 114, 166); // ce (w, ck)
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "tamponcirc.vhd", 'v'); // ce (w, ck)
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "tamponcirc.vhd", 'v'); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 427, 330); // ce (w, ck)
selectCodeEditor("tamponcirc.vhd", 83, 113); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 387 seconds
selectCodeEditor("tamponcirc.vhd", 435, 149); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectCodeEditor("Traitement.vhd", 64, 247); // ce (w, ck)
// Elapsed time: 60 seconds
selectCodeEditor("Traitement.vhd", 133, 169); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
selectCodeEditor("tamponcirc.vhd", 273, 335); // ce (w, ck)
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
// Elapsed time: 39 seconds
typeControlKey((HResource) null, "tamponcirc.vhd", 'c'); // ce (w, ck)
typeControlKey(null, null, 'z');
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
typeControlKey((HResource) null, "Traitement.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 77, 195); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 77, 195, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("Traitement.vhd", 114, 195); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 316, 198); // ce (w, ck)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
selectCodeEditor("Traitement.vhd", 301, 299); // ce (w, ck)
typeControlKey((HResource) null, "Traitement.vhd", 'v'); // ce (w, ck)
// Elapsed time: 189 seconds
selectCodeEditor("Traitement.vhd", 325, 214); // ce (w, ck)
// Elapsed time: 37 seconds
selectCodeEditor("Traitement.vhd", 245, 212); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 331, 183); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 257, 214); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 241, 214); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 415, 187); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 245, 215); // ce (w, ck)
// Elapsed time: 25 seconds
selectCodeEditor("Traitement.vhd", 174, 210); // ce (w, ck)
selectCodeEditor("Traitement.vhd", 174, 210, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("Traitement.vhd", 633, 218); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 28 seconds
selectCodeEditor("Traitement.vhd", 189, 45); // ce (w, ck)
typeControlKey((HResource) null, "Traitement.vhd", 'v'); // ce (w, ck)
// Elapsed time: 51 seconds
selectCodeEditor("Traitement.vhd", 77, 180); // ce (w, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 633 MB. GUI used memory: 54 MB. Current time: 3/19/19 11:33:25 AM EDT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 59 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tamponcirc.vhd", 2); // k (j, ck)
selectCodeEditor("tamponcirc.vhd", 179, 245); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Traitement.vhd", 5); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 176 seconds
selectCodeEditor("Traitement.vhd", 457, 162); // ce (w, ck)
// Elapsed time: 21 seconds
selectCodeEditor("Traitement.vhd", 596, 159); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectCodeEditor("Traitement.vhd", 237, 164); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
