INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/outputfunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputfunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/SelectDB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectDB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/InsMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/ALU.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sources_1/new/MCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe/Desktop/002/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
