
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_3 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 84499 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.000 ; gain = 68.895 ; free physical = 245783 ; free virtual = 313536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_48_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v:491]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v:491]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_48_3' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.766 ; gain = 113.660 ; free physical = 245909 ; free virtual = 313655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.766 ; gain = 113.660 ; free physical = 246678 ; free virtual = 314424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.762 ; gain = 121.656 ; free physical = 246724 ; free virtual = 314470
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.762 ; gain = 129.656 ; free physical = 246936 ; free virtual = 314681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 144   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1667.332 ; gain = 235.227 ; free physical = 246731 ; free virtual = 314478
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1667.336 ; gain = 235.230 ; free physical = 246718 ; free virtual = 314465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1679.324 ; gain = 247.219 ; free physical = 246694 ; free virtual = 314441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246694 ; free virtual = 314441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246690 ; free virtual = 314437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246643 ; free virtual = 314390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246639 ; free virtual = 314386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246630 ; free virtual = 314377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246626 ; free virtual = 314373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |  2592|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            |  2592|
|2     |  shift_register_unit_18_3_inst_0  |shift_register_unit_18_3    |    54|
|3     |  shift_register_unit_18_3_inst_1  |shift_register_unit_18_3_0  |    54|
|4     |  shift_register_unit_18_3_inst_10 |shift_register_unit_18_3_1  |    54|
|5     |  shift_register_unit_18_3_inst_11 |shift_register_unit_18_3_2  |    54|
|6     |  shift_register_unit_18_3_inst_12 |shift_register_unit_18_3_3  |    54|
|7     |  shift_register_unit_18_3_inst_13 |shift_register_unit_18_3_4  |    54|
|8     |  shift_register_unit_18_3_inst_14 |shift_register_unit_18_3_5  |    54|
|9     |  shift_register_unit_18_3_inst_15 |shift_register_unit_18_3_6  |    54|
|10    |  shift_register_unit_18_3_inst_16 |shift_register_unit_18_3_7  |    54|
|11    |  shift_register_unit_18_3_inst_17 |shift_register_unit_18_3_8  |    54|
|12    |  shift_register_unit_18_3_inst_18 |shift_register_unit_18_3_9  |    54|
|13    |  shift_register_unit_18_3_inst_19 |shift_register_unit_18_3_10 |    54|
|14    |  shift_register_unit_18_3_inst_2  |shift_register_unit_18_3_11 |    54|
|15    |  shift_register_unit_18_3_inst_20 |shift_register_unit_18_3_12 |    54|
|16    |  shift_register_unit_18_3_inst_21 |shift_register_unit_18_3_13 |    54|
|17    |  shift_register_unit_18_3_inst_22 |shift_register_unit_18_3_14 |    54|
|18    |  shift_register_unit_18_3_inst_23 |shift_register_unit_18_3_15 |    54|
|19    |  shift_register_unit_18_3_inst_24 |shift_register_unit_18_3_16 |    54|
|20    |  shift_register_unit_18_3_inst_25 |shift_register_unit_18_3_17 |    54|
|21    |  shift_register_unit_18_3_inst_26 |shift_register_unit_18_3_18 |    54|
|22    |  shift_register_unit_18_3_inst_27 |shift_register_unit_18_3_19 |    54|
|23    |  shift_register_unit_18_3_inst_28 |shift_register_unit_18_3_20 |    54|
|24    |  shift_register_unit_18_3_inst_29 |shift_register_unit_18_3_21 |    54|
|25    |  shift_register_unit_18_3_inst_3  |shift_register_unit_18_3_22 |    54|
|26    |  shift_register_unit_18_3_inst_30 |shift_register_unit_18_3_23 |    54|
|27    |  shift_register_unit_18_3_inst_31 |shift_register_unit_18_3_24 |    54|
|28    |  shift_register_unit_18_3_inst_32 |shift_register_unit_18_3_25 |    54|
|29    |  shift_register_unit_18_3_inst_33 |shift_register_unit_18_3_26 |    54|
|30    |  shift_register_unit_18_3_inst_34 |shift_register_unit_18_3_27 |    54|
|31    |  shift_register_unit_18_3_inst_35 |shift_register_unit_18_3_28 |    54|
|32    |  shift_register_unit_18_3_inst_36 |shift_register_unit_18_3_29 |    54|
|33    |  shift_register_unit_18_3_inst_37 |shift_register_unit_18_3_30 |    54|
|34    |  shift_register_unit_18_3_inst_38 |shift_register_unit_18_3_31 |    54|
|35    |  shift_register_unit_18_3_inst_39 |shift_register_unit_18_3_32 |    54|
|36    |  shift_register_unit_18_3_inst_4  |shift_register_unit_18_3_33 |    54|
|37    |  shift_register_unit_18_3_inst_40 |shift_register_unit_18_3_34 |    54|
|38    |  shift_register_unit_18_3_inst_41 |shift_register_unit_18_3_35 |    54|
|39    |  shift_register_unit_18_3_inst_42 |shift_register_unit_18_3_36 |    54|
|40    |  shift_register_unit_18_3_inst_43 |shift_register_unit_18_3_37 |    54|
|41    |  shift_register_unit_18_3_inst_44 |shift_register_unit_18_3_38 |    54|
|42    |  shift_register_unit_18_3_inst_45 |shift_register_unit_18_3_39 |    54|
|43    |  shift_register_unit_18_3_inst_46 |shift_register_unit_18_3_40 |    54|
|44    |  shift_register_unit_18_3_inst_47 |shift_register_unit_18_3_41 |    54|
|45    |  shift_register_unit_18_3_inst_5  |shift_register_unit_18_3_42 |    54|
|46    |  shift_register_unit_18_3_inst_6  |shift_register_unit_18_3_43 |    54|
|47    |  shift_register_unit_18_3_inst_7  |shift_register_unit_18_3_44 |    54|
|48    |  shift_register_unit_18_3_inst_8  |shift_register_unit_18_3_45 |    54|
|49    |  shift_register_unit_18_3_inst_9  |shift_register_unit_18_3_46 |    54|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246626 ; free virtual = 314373
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.328 ; gain = 247.223 ; free physical = 246626 ; free virtual = 314373
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.332 ; gain = 247.223 ; free physical = 246627 ; free virtual = 314374
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1776.477 ; gain = 0.000 ; free physical = 246511 ; free virtual = 314258
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1776.477 ; gain = 344.469 ; free physical = 246571 ; free virtual = 314318
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2326.105 ; gain = 549.629 ; free physical = 245787 ; free virtual = 313535
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.105 ; gain = 0.000 ; free physical = 245786 ; free virtual = 313534
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.113 ; gain = 0.000 ; free physical = 245781 ; free virtual = 313530
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2466.379 ; gain = 11.004 ; free physical = 245607 ; free virtual = 313355

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.379 ; gain = 0.000 ; free physical = 245606 ; free virtual = 313354

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 86a42b88

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2492.363 ; gain = 0.004 ; free physical = 245595 ; free virtual = 313343
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 86a42b88

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2492.363 ; gain = 0.004 ; free physical = 245593 ; free virtual = 313341
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 86a42b88

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2492.363 ; gain = 0.004 ; free physical = 245593 ; free virtual = 313341
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 86a42b88

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2492.363 ; gain = 0.004 ; free physical = 245593 ; free virtual = 313341
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 86a42b88

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2492.363 ; gain = 0.004 ; free physical = 245589 ; free virtual = 313337
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 86a42b88

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2492.363 ; gain = 0.004 ; free physical = 245587 ; free virtual = 313336
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.363 ; gain = 0.000 ; free physical = 245587 ; free virtual = 313335
Ending Logic Optimization Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2492.363 ; gain = 0.004 ; free physical = 245587 ; free virtual = 313335

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2492.363 ; gain = 0.000 ; free physical = 245586 ; free virtual = 313334

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.363 ; gain = 0.000 ; free physical = 245586 ; free virtual = 313334

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.363 ; gain = 0.000 ; free physical = 245586 ; free virtual = 313334
Ending Netlist Obfuscation Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.363 ; gain = 0.000 ; free physical = 245586 ; free virtual = 313334
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2492.363 ; gain = 36.988 ; free physical = 245585 ; free virtual = 313333
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 86a42b88
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_48_3 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2560.363 ; gain = 4.000 ; free physical = 245533 ; free virtual = 313281
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2561.363 ; gain = 1.000 ; free physical = 245535 ; free virtual = 313283
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.217 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2565.363 ; gain = 9.000 ; free physical = 245534 ; free virtual = 313282
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2677.414 ; gain = 116.051 ; free physical = 245497 ; free virtual = 313245
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2677.414 ; gain = 121.051 ; free physical = 245497 ; free virtual = 313245

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245493 ; free virtual = 313241


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_48_3 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2592
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245493 ; free virtual = 313241
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 86a42b88
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2677.414 ; gain = 185.051 ; free physical = 245496 ; free virtual = 313244
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27809520 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 86a42b88

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245520 ; free virtual = 313268
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 86a42b88

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245519 ; free virtual = 313267
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 86a42b88

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245519 ; free virtual = 313267
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 86a42b88

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245519 ; free virtual = 313267
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245518 ; free virtual = 313267

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245518 ; free virtual = 313267
Ending Netlist Obfuscation Task | Checksum: 86a42b88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245518 ; free virtual = 313267
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313040
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313040
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245306 ; free virtual = 313054

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245295 ; free virtual = 313043

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 316e4611

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245278 ; free virtual = 313026

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 316e4611

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245279 ; free virtual = 313027
Phase 1 Placer Initialization | Checksum: 316e4611

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245286 ; free virtual = 313034

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 83e2d1d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245282 ; free virtual = 313030

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245247 ; free virtual = 312996

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d8f1fe35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245245 ; free virtual = 312993
Phase 2 Global Placement | Checksum: 95f6293c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245242 ; free virtual = 312990

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 95f6293c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245240 ; free virtual = 312989

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9ec3bf16

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245214 ; free virtual = 312962

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fbb8082c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245197 ; free virtual = 312946

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d79084f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245197 ; free virtual = 312945

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 4aa38950

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245186 ; free virtual = 312935

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 4aa38950

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245177 ; free virtual = 312925

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10db82775

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245161 ; free virtual = 312910
Phase 3 Detail Placement | Checksum: 10db82775

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245149 ; free virtual = 312897

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12483f76a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12483f76a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245067 ; free virtual = 312815
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.148. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b320fdd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245048 ; free virtual = 312797
Phase 4.1 Post Commit Optimization | Checksum: b320fdd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245031 ; free virtual = 312780

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b320fdd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245011 ; free virtual = 312760

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b320fdd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 245001 ; free virtual = 312749

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244999 ; free virtual = 312748
Phase 4.4 Final Placement Cleanup | Checksum: b320fdd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244992 ; free virtual = 312740
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b320fdd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244985 ; free virtual = 312733
Ending Placer Task | Checksum: 25499222

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244977 ; free virtual = 312725
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244973 ; free virtual = 312721
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244932 ; free virtual = 312681
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244927 ; free virtual = 312676
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 244897 ; free virtual = 312654
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 25499222 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_32[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_32[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_32[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_32[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_32[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_32[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_32[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_32[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_32[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_32[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_32[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_32[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: de3fe06b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246646 ; free virtual = 314392
Post Restoration Checksum: NetGraph: 481fbc3 NumContArr: d9bde4a8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: de3fe06b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246644 ; free virtual = 314391

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: de3fe06b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246612 ; free virtual = 314359

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: de3fe06b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246613 ; free virtual = 314360

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c3cd052f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246609 ; free virtual = 314356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.148  | TNS=0.000  | WHS=0.127  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 12dd10c2c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246597 ; free virtual = 314343

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a2bda504

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246566 ; free virtual = 314313

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cc550a30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246556 ; free virtual = 314303
Phase 4 Rip-up And Reroute | Checksum: cc550a30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246555 ; free virtual = 314302

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cc550a30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246555 ; free virtual = 314302

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cc550a30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246555 ; free virtual = 314302
Phase 5 Delay and Skew Optimization | Checksum: cc550a30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246555 ; free virtual = 314302

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e1e7dce7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246556 ; free virtual = 314303
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.986  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e1e7dce7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246556 ; free virtual = 314303
Phase 6 Post Hold Fix | Checksum: e1e7dce7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246556 ; free virtual = 314303

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.070467 %
  Global Horizontal Routing Utilization  = 0.11545 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e1e7dce7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246556 ; free virtual = 314303

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1e7dce7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246554 ; free virtual = 314300

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e1e7dce7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246554 ; free virtual = 314301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.986  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e1e7dce7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246555 ; free virtual = 314301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246587 ; free virtual = 314334

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246588 ; free virtual = 314335
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246589 ; free virtual = 314336
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246574 ; free virtual = 314321
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2677.414 ; gain = 0.000 ; free physical = 246565 ; free virtual = 314316
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2842.871 ; gain = 0.000 ; free physical = 245894 ; free virtual = 313641
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:09:33 2022...
