#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Mon Oct 23 14:02:11 2017
# Process ID: 17488
# Current directory: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6412 C:\Users\ryanjsims\lab369a\LAB8-11\DatapathComponents\project_1\project_1.xpr
# Log file: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/vivado.log
# Journal file: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
ERROR: [Synth 8-1002] Address is not a constant [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:52]
ERROR: [Synth 8-1002] Address is not a constant [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:52]
ERROR: [Synth 8-1002] Address is not a constant [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:53]
ERROR: [Synth 8-1002] Address is not a constant [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:53]
INFO: [Synth 8-2350] module DataMemory ignored due to previous errors [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
Failed to read verilog 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 01:07:24 . Memory (MB): peak = 874.867 ; gain = 703.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:63]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (1#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:32]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (3#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-638] synthesizing module 'FetchDecodeReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'FetchDecodeReg' (5#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-638] synthesizing module 'And2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'And2Gate' (6#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Xor2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'Xor2Gate' (7#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (8#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (9#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (10#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:312]
INFO: [Synth 8-256] done synthesizing module 'Controller' (11#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-638] synthesizing module 'DecodeExecuteReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'DecodeExecuteReg' (12#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (13#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtensionHalfByte' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExtensionHalfByte' (14#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (15#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit3To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit3To1' (16#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (17#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'ExecuteMemoryReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ExecuteMemoryReg' (18#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'in' does not match port width (16) of module 'SignExtensionHalfByte' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:240]
INFO: [Synth 8-638] synthesizing module 'HILORegisters' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:36]
INFO: [Synth 8-256] done synthesizing module 'HILORegisters' (20#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-638] synthesizing module 'MemoryWriteBackReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemoryWriteBackReg' (21#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
WARNING: [Synth 8-3848] Net ReadByte in module/entity Processor does not have driver. [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:241]
WARNING: [Synth 8-3848] Net ReadWord in module/entity Processor does not have driver. [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:241]
WARNING: [Synth 8-3848] Net AddrBranch in module/entity Processor does not have driver. [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'Processor' (22#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 01:07:26 . Memory (MB): peak = 880.152 ; gain = 708.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[31] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[30] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[29] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[28] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[27] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[26] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[25] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[24] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[23] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[22] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[21] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[20] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[19] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[18] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[17] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[16] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[15] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[14] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[13] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[12] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[11] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[10] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[9] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[8] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[7] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[6] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[5] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[4] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[3] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[2] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[1] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[0] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin MemIsSE:A to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:241]
WARNING: [Synth 8-3295] tying undriven pin MemIsSE:B to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:241]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:02 ; elapsed = 01:07:26 . Memory (MB): peak = 880.152 ; gain = 708.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:10 ; elapsed = 01:07:31 . Memory (MB): peak = 1228.172 ; gain = 1056.418
56 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1228.172 ; gain = 353.305
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:26 ; elapsed = 01:09:03 . Memory (MB): peak = 1228.988 ; gain = 1057.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:63]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (1#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:32]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (3#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-638] synthesizing module 'FetchDecodeReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'FetchDecodeReg' (5#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-638] synthesizing module 'And2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'And2Gate' (6#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Xor2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'Xor2Gate' (7#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (8#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (9#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (10#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:312]
INFO: [Synth 8-256] done synthesizing module 'Controller' (11#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-638] synthesizing module 'DecodeExecuteReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'DecodeExecuteReg' (12#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (13#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtensionHalfByte' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExtensionHalfByte' (14#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (15#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit3To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit3To1' (16#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (17#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'ExecuteMemoryReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ExecuteMemoryReg' (18#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'in' does not match port width (16) of module 'SignExtensionHalfByte' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:240]
INFO: [Synth 8-638] synthesizing module 'HILORegisters' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:36]
INFO: [Synth 8-256] done synthesizing module 'HILORegisters' (20#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-638] synthesizing module 'MemoryWriteBackReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemoryWriteBackReg' (21#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
WARNING: [Synth 8-3848] Net AddrBranch in module/entity Processor does not have driver. [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'Processor' (22#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:27 ; elapsed = 01:09:04 . Memory (MB): peak = 1228.988 ; gain = 1057.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[31] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[30] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[29] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[28] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[27] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[26] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[25] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[24] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[23] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[22] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[21] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[20] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[19] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[18] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[17] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[16] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[15] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[14] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[13] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[12] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[11] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[10] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[9] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[8] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[7] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[6] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[5] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[4] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[3] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[2] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[1] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[0] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:27 ; elapsed = 01:09:04 . Memory (MB): peak = 1228.988 ; gain = 1057.234
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.629 ; gain = 64.641
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:43 ; elapsed = 01:10:07 . Memory (MB): peak = 1293.629 ; gain = 1121.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:63]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (1#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:32]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (3#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-638] synthesizing module 'FetchDecodeReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'FetchDecodeReg' (5#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-638] synthesizing module 'And2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'And2Gate' (6#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Xor2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'Xor2Gate' (7#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (8#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (9#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (10#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:312]
INFO: [Synth 8-256] done synthesizing module 'Controller' (11#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-638] synthesizing module 'DecodeExecuteReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'DecodeExecuteReg' (12#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (13#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtensionHalfByte' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExtensionHalfByte' (14#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (15#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit3To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit3To1' (16#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (17#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'ExecuteMemoryReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ExecuteMemoryReg' (18#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'in' does not match port width (16) of module 'SignExtensionHalfByte' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:240]
INFO: [Synth 8-638] synthesizing module 'HILORegisters' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:36]
INFO: [Synth 8-256] done synthesizing module 'HILORegisters' (20#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-638] synthesizing module 'MemoryWriteBackReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemoryWriteBackReg' (21#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
WARNING: [Synth 8-3848] Net AddrBranch in module/entity Processor does not have driver. [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'Processor' (22#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:44 ; elapsed = 01:10:08 . Memory (MB): peak = 1293.629 ; gain = 1121.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[31] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[30] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[29] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[28] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[27] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[26] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[25] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[24] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[23] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[22] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[21] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[20] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[19] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[18] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[17] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[16] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[15] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[14] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[13] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[12] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[11] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[10] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[9] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[8] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[7] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[6] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[5] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[4] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[3] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[2] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[1] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[0] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:45 ; elapsed = 01:10:08 . Memory (MB): peak = 1293.629 ; gain = 1121.875
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1296.488 ; gain = 2.859
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 15:15:24 2017...
