INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.srcs/sources_1/new/adc_to_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adc_to_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_rst_ps7_0_125M_0/sim/system_rst_ps7_0_125M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_rst_ps7_0_125M_0'
