{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Peter Gustavsson <peter.gustavsson@qamcom.se>\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: AXI lite to Wishbone non pipelined bridge\n// Comments: Assumes single accesses to a 32bit register on an 64bit aligned address\n//\n//********************************************************************************\n\n`default_nettype none\nmodule axi2wb\n  #(parameter AW = 12,\n    parameter IW = 0)\n  (\n   input wire i_clk,\n   input wire i_rst,\n\n   // Wishbone master\n   output reg [AW-1:2] o_wb_adr,\n   output reg [31:0] o_wb_dat,\n   output reg [3:0] o_wb_sel,\n   output reg o_wb_we,\n   output reg o_wb_cyc,\n   output reg o_wb_stb,\n\n   input wire [31:0] i_wb_rdt,\n   input wire i_wb_ack,\n   input wire i_wb_err,\n\n   // AXI slave\n   // AXI adress write channel\n   input wire [AW-1:0] i_awaddr,\n   input wire [IW-1:0] i_awid,\n   input wire i_awvalid,\n   output reg o_awready,\n   //AXI adress read channel\n   input wire [AW-1:0] i_araddr,\n   input wire [IW-1:0] i_arid,\n   input wire i_arvalid,\n   output reg o_arready,\n   //AXI write channel\n   input wire [63:0] i_wdata,\n   input wire [7:0] i_wstrb,\n   input wire i_wvalid,\n   output reg o_wready,\n   //AXI response channel\n   output reg [IW-1:0] o_bid,\n   output wire [1:0] o_bresp,\n   output reg o_bvalid,\n   input wire i_bready,\n   //AXI read channel\n   output reg [63:0] o_rdata,\n   output reg [IW-1:0] o_rid,\n   output wire [1:0] o_rresp,\n   output wire o_rlast,\n   output reg o_rvalid,\n   input wire i_rready\n   );\n\n   assign o_bresp = 2'b00;\n   assign o_rresp = 2'b00;\n   assign o_rlast = 1'b1;\n\n   reg        hi_32b_w;\n   reg \t      arbiter;\n   reg \t[31:0]  wb_rdt_low;\n\n\n   parameter STATESIZE = 4;\n\n   parameter [STATESIZE-1:0]\n     IDLE = 4'd0,\n     AWACK = 4'd1,\n     WBWACK= 4'd2,\n     WBRACK1 = 4'd3,\n     WBR2 = 4'd4,\n     WBRACK2 = 4'd5,\n     BAXI = 4'd6,\n     RRAXI = 4'd7;\n\n   reg [STATESIZE-1:0] cs;\n\n   // formal helper registers\n   reg \t\t       aw_req;\n   reg \t\t       w_req;\n   reg \t\t       ar_req;\n\n\n   initial o_rvalid = 1'b0;\n   initial o_bvalid = 1'b0;\n   initial o_wb_stb = 1'b0;\n   initial o_wb_cyc = 1'b0;\n   initial o_wb_we = 1'b0;\n   initial cs = 4'd0;\n   initial aw_req = 1'b0;\n   initial w_req = 1'b0;\n   initial ar_req = 1'b0;\n\n\n   always @(posedge i_clk) begin\n      if (i_rst) begin\n\t o_awready <= 1'b0;\n\t o_wready <= 1'b0;\n\t o_arready <= 1'b0;\n\t o_rvalid <= 1'b0;\n\t o_bvalid <= 1'b0;\n\t o_wb_adr <= {AW-2{1'b0}};\n\t o_wb_cyc <= 1'b0;\n\t o_wb_stb <= 1'b0;\n\t o_wb_sel <= 4'd0;\n\t o_wb_we <= 1'b0;\n\t arbiter <= 1'b1;\n\t wb_rdt_low <= 32'hDEADBEEF;\n\t cs <= IDLE;\n\n\t aw_req <= 1'b0;\n\t w_req <= 1'b0;\n\t ar_req <= 1'b0;\n\t o_bid <= {IW{1'b0}};\n\t o_rid <= {IW{1'b0}};\n\n      end\n      else begin\n\t if (i_awvalid & o_awready)\n\t   o_bid <= i_awid;\n\n\t if (i_arvalid & o_arready)\n\t   o_rid <= i_arid;\n\n\t o_awready <= 1'b0;\n\t o_wready <= 1'b0;\n\t o_arready <= 1'b0;\n\n\t if (i_awvalid && o_awready)\n\t   aw_req <= 1'b1;\n\t else if (i_bready && o_bvalid)\n\t   aw_req <= 1'b0;\n\n\t if (i_wvalid && o_wready)\n\t   w_req <= 1'b1;\n\t else if (i_bready && o_bvalid)\n\t   w_req <= 1'b0;\n\n\t if (i_arvalid && o_arready)\n\t   ar_req <= 1'b1;\n\t else if (i_rready && o_rvalid)\n\t   ar_req <= 1'b0;\n\n\t case (cs)\n\t   IDLE : begin\n\t      arbiter <= 1'b1;\n\t      if (i_awvalid && arbiter) begin\n\t\t o_wb_adr[AW-1:3] <= i_awaddr[AW-1:3];\n\t\t o_awready <= 1'b1;\n\t\t arbiter <= 1'b0;\n\t\t if (i_wvalid) begin\n\t\t    hi_32b_w = (i_wstrb[3:0] == 4'h0) ? 1'b1 : 1'b0;\n\t\t    o_wb_adr[2] <= hi_32b_w;\n\t\t    o_wb_cyc <= 1'b1;\n\t\t    o_wb_stb <= 1'b1;\n\t\t    o_wb_sel <= hi_32b_w ? i_wstrb[7:4] : i_wstrb[3:0];\n\t\t    o_wb_dat <= hi_32b_w ? i_wdata[63:32] : i_wdata[31:0];\n\t\t    o_wb_we <= 1'b1;\n\t\t    o_wready <= 1'b1;\n\t\t    cs <= WBWACK;\n\t\t end\n\t\t else begin\n\t\t    cs <= AWACK;\n\t\t end\n\t      end\n\t      else if (i_arvalid) begin\n\t\t o_wb_adr[AW-1:2] <= i_araddr[AW-1:2];\n\t\t o_wb_sel <= 4'hF;\n\t\t o_wb_cyc <= 1'b1;\n\t\t o_wb_stb <= 1'b1;\n\t\t o_arready <= 1'b1;\n\t\t cs <= WBRACK1;\n\t      end\n\t   end\n\n\t   AWACK : begin\n\t      if (i_wvalid) begin\n\t\t hi_32b_w = (i_wstrb[3:0] == 4'h0) ? 1'b1 : 1'b0;\n\t\t o_wb_adr[2] <= hi_32b_w;\n\t\t o_wb_cyc <= 1'b1;\n\t\t o_wb_stb <= 1'b1;\n\t\t o_wb_sel <= hi_32b_w ? i_wstrb[7:4] : i_wstrb[3:0];\n\t\t o_wb_dat <= hi_32b_w ? i_wdata[63:32] : i_wdata[31:0];\n\t\t o_wb_we <= 1'b1;\n\t\t o_wready <= 1'b1;\n\t\t cs <= WBWACK;\n\t      end\n\t   end\n\n\t   WBWACK : begin\n\t      if ( i_wb_err || i_wb_ack ) begin\n\t\t o_wb_cyc <= 1'b0;\n\t\t o_wb_stb <= 1'b0;\n\t\t o_wb_sel <= 4'h0;\n\t\t o_wb_we <= 1'b0;\n\t\t o_bvalid <= 1'b1;\n\t\t cs <= BAXI;\n\t      end\n\t   end\n\n\t   WBRACK1 : begin\n\t      if ( i_wb_err || i_wb_ack) begin\n\t\t o_wb_cyc <= 1'b0;\n\t\t o_wb_stb <= 1'b0;\n\t\t o_wb_sel <= 4'h0;\n\t\t wb_rdt_low <= i_wb_rdt;\n\t\t cs <= WBR2;\n\t      end\n\t   end\n\n\t   WBR2 : begin\n\t      o_wb_adr[2] <= 1'b1;\n\t      o_wb_sel <= 4'hF;\n\t      o_wb_cyc <= 1'b1;\n\t      o_wb_stb <= 1'b1;\n\t      cs <= WBRACK2;\n\t   end\n\n\n\t   WBRACK2 : begin\n\t      if ( i_wb_err || i_wb_ack) begin\n\t\t o_wb_cyc <= 1'b0;\n\t\t o_wb_stb <= 1'b0;\n\t\t o_wb_sel <= 4'h0;\n\t\t o_rvalid <= 1'b1;\n\t\t o_rdata <= {i_wb_rdt, wb_rdt_low};\n\t\t cs <= RRAXI;\n\t      end\n\t   end\n\n\t   BAXI : begin\n\t      o_bvalid <= 1'b1;\n\t      if (i_bready) begin\n\t\t o_bvalid <= 1'b0;\n\t\t cs <= IDLE;\n\t      end\n\t   end\n\n\t   RRAXI : begin\n\t      o_rvalid <= 1'b1;\n\t      if (i_rready) begin\n\t\t o_rvalid <= 1'b0;\n\t\t cs <= IDLE;\n\t      end\n\t   end\n\n\t   default : begin\n\t      o_awready <= 1'b0;\n\t      o_wready <= 1'b0;\n\t      o_arready <= 1'b0;\n\t      o_rvalid <= 1'b0;\n\t      o_bvalid <= 1'b0;\n\t      o_wb_adr <= {AW-2{1'b0}};\n\t      o_wb_cyc <= 1'b0;\n\t      o_wb_stb <= 1'b0;\n\t      o_wb_sel <= 4'd0;\n\t      o_wb_we <= 1'b0;\n\t      arbiter <= 1'b1;\n\t      cs <= IDLE;\n\t   end\n\t endcase\n      end\n   end\n\n`ifdef FORMAL\n   localparam\tF_LGDEPTH = 4;\n\n   wire\t[(F_LGDEPTH-1):0]\tfaxi_awr_outstanding,\n\t\t\t\tfaxi_wr_outstanding,\n\t\t\t\tfaxi_rd_outstanding;\n\n\n   faxil_slave\n     #(\n         .C_AXI_DATA_WIDTH(64),\n\t .C_AXI_ADDR_WIDTH(AW),\n\t .F_OPT_BRESP      (1'b1),\n\t .F_OPT_RRESP      (1'b1),\n\t .F_AXI_MAXWAIT    (16),\n\t .F_AXI_MAXDELAY   (4),\n\t .F_AXI_MAXRSTALL  (1),\n\t .F_LGDEPTH(F_LGDEPTH))\n   faxil_slave\n     (\n\t    .i_clk(i_clk),\n\t    .i_axi_reset_n(~i_rst),\n\t    //\n       \t    .i_axi_awaddr(i_awaddr),\n\t    .i_axi_awcache(4'h0),\n\t    .i_axi_awprot(3'd0),\n\t    .i_axi_awvalid(i_awvalid),\n\t    .i_axi_awready(o_awready),\n\t    //\n\t    .i_axi_wdata(i_wdata),\n\t    .i_axi_wstrb(i_wstrb),\n\t    .i_axi_wvalid(i_wvalid),\n\t    .i_axi_wready(o_wready),\n\t    //\n\t    .i_axi_bresp(2'd0),\n\t    .i_axi_bvalid(o_bvalid),\n\t    .i_axi_bready(i_bready),\n\t    //\n\t    .i_axi_araddr(i_araddr),\n\t    .i_axi_arprot(3'd0),\n\t    .i_axi_arcache(4'h0),\n\t    .i_axi_arvalid(i_arvalid),\n\t    .i_axi_arready(o_arready),\n\t    //\n\t    .i_axi_rdata(o_rdata),\n\t    .i_axi_rresp(2'd0),\n\t    .i_axi_rvalid(o_rvalid),\n\t    .i_axi_rready(i_rready),\n\t    //\n\t    .f_axi_rd_outstanding(faxi_rd_outstanding),\n\t    .f_axi_wr_outstanding(faxi_wr_outstanding),\n\t    .f_axi_awr_outstanding(faxi_awr_outstanding));\n\n\n   always @(*) begin\n\n      assert(faxi_awr_outstanding <= 1);\n      assert(faxi_wr_outstanding <= 1);\n      assert(faxi_rd_outstanding <= 1);\n\n      case (cs)\n\tIDLE : begin\n\t   assert(!o_wb_we);\n\t   assert(!o_wb_stb);\n\t   assert(!o_wb_cyc);\n\t   assert(!aw_req);\n\t   assert(!ar_req);\n\t   assert(!w_req);\n\t   assert(faxi_awr_outstanding == 0);\n\t   assert(faxi_wr_outstanding == 0);\n\t   assert(faxi_rd_outstanding == 0);\n\tend\n\tAWACK : begin\n\t   assert(!o_wb_we);\n\t   assert(!o_wb_stb);\n\t   assert(!o_wb_cyc);\n\t   assert(faxi_awr_outstanding == (aw_req ? 1:0));\n\t   assert(faxi_wr_outstanding == 0);\n\t   assert(faxi_rd_outstanding == 0);\n\tend\n\tWBWACK : begin\n\t   assert(faxi_awr_outstanding == (aw_req ? 1:0));\n\t   assert(faxi_wr_outstanding == (w_req ? 1:0));\n\t   assert(faxi_rd_outstanding == 0);\n\tend\n\tWBRACK : begin\n\t   assert(faxi_awr_outstanding == 0);\n\t   assert(faxi_wr_outstanding == 0);\n\t   assert(faxi_rd_outstanding == (ar_req ? 1:0));\n\t   end\n\tBAXI : begin\n\t   assert(faxi_rd_outstanding == 0);\n\tend\n\tRRAXI : begin\n\t   assert(faxi_awr_outstanding == 0);\n\t   assert(faxi_wr_outstanding == 0);\n\tend\n\n\tdefault:\n\t  assert(0);\n      endcase // case (cs)\n   end\n\n   fwbc_master\n     #(.AW (AW-2),\n       .DW (32),\n       .F_MAX_DELAY (4),\n       .OPT_BUS_ABORT (0))\n   fwbc_master\n     (.i_clk      (i_clk),\n      .i_reset    (i_rst),\n      .i_wb_addr  (o_wb_adr),\n      .i_wb_data  (o_wb_dat),\n      .i_wb_sel   (o_wb_sel),\n      .i_wb_we    (o_wb_we),\n      .i_wb_cyc   (o_wb_cyc),\n      .i_wb_stb   (o_wb_stb),\n      .i_wb_cti   (3'd0),\n      .i_wb_bte   (2'd0),\n      .i_wb_idata (i_wb_rdt),\n      .i_wb_ack   (i_wb_ack),\n      .i_wb_err   (i_wb_err),\n      .i_wb_rty   (1'b0));\n\n`endif\nendmodule\n`default_nettype wire\n"}
{"text": "/*\n\nCopyright (c) 2018 Alex Forencich\n\nPermission is hereby granted, free of charge, to any person obtaining a copy\nof this software and associated documentation files (the \"Software\"), to deal\nin the Software without restriction, including without limitation the rights\nto use, copy, modify, merge, publish, distribute, sublicense, and/or sell\ncopies of the Software, and to permit persons to whom the Software is\nfurnished to do so, subject to the following conditions:\n\nThe above copyright notice and this permission notice shall be included in\nall copies or substantial portions of the Software.\n\nTHE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\nIMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY\nFITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE\nAUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER\nLIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,\nOUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN\nTHE SOFTWARE.\n\n*/\n\n// Language: Verilog 2001\n\n`resetall\n`default_nettype none\n\n/*\n * AXI4 RAM\n */\nmodule axi_ram #\n(\n    // Width of data bus in bits\n    parameter DATA_WIDTH = 32,\n    // Width of address bus in bits\n    parameter ADDR_WIDTH = 16,\n    // Width of wstrb (width of data bus in words)\n    parameter STRB_WIDTH = (DATA_WIDTH/8),\n    // Width of ID signal\n    parameter ID_WIDTH = 8,\n    // Extra pipeline register on output\n    parameter PIPELINE_OUTPUT = 0\n)\n(\n    input  wire                   clk,\n    input  wire                   rst,\n\n    input  wire [ID_WIDTH-1:0]    s_axi_awid,\n    input  wire [ADDR_WIDTH-1:0]  s_axi_awaddr,\n    input  wire [7:0]             s_axi_awlen,\n    input  wire [2:0]             s_axi_awsize,\n    input  wire [1:0]             s_axi_awburst,\n    input  wire                   s_axi_awlock,\n    input  wire [3:0]             s_axi_awcache,\n    input  wire [2:0]             s_axi_awprot,\n    input  wire                   s_axi_awvalid,\n    output wire                   s_axi_awready,\n    input  wire [DATA_WIDTH-1:0]  s_axi_wdata,\n    input  wire [STRB_WIDTH-1:0]  s_axi_wstrb,\n    input  wire                   s_axi_wlast,\n    input  wire                   s_axi_wvalid,\n    output wire                   s_axi_wready,\n    output wire [ID_WIDTH-1:0]    s_axi_bid,\n    output wire [1:0]             s_axi_bresp,\n    output wire                   s_axi_bvalid,\n    input  wire                   s_axi_bready,\n    input  wire [ID_WIDTH-1:0]    s_axi_arid,\n    input  wire [ADDR_WIDTH-1:0]  s_axi_araddr,\n    input  wire [7:0]             s_axi_arlen,\n    input  wire [2:0]             s_axi_arsize,\n    input  wire [1:0]             s_axi_arburst,\n    input  wire                   s_axi_arlock,\n    input  wire [3:0]             s_axi_arcache,\n    input  wire [2:0]             s_axi_arprot,\n    input  wire                   s_axi_arvalid,\n    output wire                   s_axi_arready,\n    output wire [ID_WIDTH-1:0]    s_axi_rid,\n    output wire [DATA_WIDTH-1:0]  s_axi_rdata,\n    output wire [1:0]             s_axi_rresp,\n    output wire                   s_axi_rlast,\n    output wire                   s_axi_rvalid,\n    input  wire                   s_axi_rready\n);\n\nparameter VALID_ADDR_WIDTH = ADDR_WIDTH - $clog2(STRB_WIDTH);\nparameter WORD_WIDTH = STRB_WIDTH;\nparameter WORD_SIZE = DATA_WIDTH/WORD_WIDTH;\n\n// bus width assertions\ninitial begin\n    if (WORD_SIZE * STRB_WIDTH != DATA_WIDTH) begin\n        $error(\"Error: AXI data width not evenly divisble (instance %m)\");\n        $finish;\n    end\n\n    if (2**$clog2(WORD_WIDTH) != WORD_WIDTH) begin\n        $error(\"Error: AXI word width must be even power of two (instance %m)\");\n        $finish;\n    end\nend\n\nlocalparam [0:0]\n    READ_STATE_IDLE = 1'd0,\n    READ_STATE_BURST = 1'd1;\n\nreg [0:0] read_state_reg = READ_STATE_IDLE, read_state_next;\n\nlocalparam [1:0]\n    WRITE_STATE_IDLE = 2'd0,\n    WRITE_STATE_BURST = 2'd1,\n    WRITE_STATE_RESP = 2'd2;\n\nreg [1:0] write_state_reg = WRITE_STATE_IDLE, write_state_next;\n\nreg mem_wr_en;\nreg mem_rd_en;\n\nreg [ID_WIDTH-1:0] read_id_reg = {ID_WIDTH{1'b0}}, read_id_next;\nreg [ADDR_WIDTH-1:0] read_addr_reg = {ADDR_WIDTH{1'b0}}, read_addr_next;\nreg [7:0] read_count_reg = 8'd0, read_count_next;\nreg [2:0] read_size_reg = 3'd0, read_size_next;\nreg [1:0] read_burst_reg = 2'd0, read_burst_next;\nreg [ID_WIDTH-1:0] write_id_reg = {ID_WIDTH{1'b0}}, write_id_next;\nreg [ADDR_WIDTH-1:0] write_addr_reg = {ADDR_WIDTH{1'b0}}, write_addr_next;\nreg [7:0] write_count_reg = 8'd0, write_count_next;\nreg [2:0] write_size_reg = 3'd0, write_size_next;\nreg [1:0] write_burst_reg = 2'd0, write_burst_next;\n\nreg s_axi_awready_reg = 1'b0, s_axi_awready_next;\nreg s_axi_wready_reg = 1'b0, s_axi_wready_next;\nreg [ID_WIDTH-1:0] s_axi_bid_reg = {ID_WIDTH{1'b0}}, s_axi_bid_next;\nreg s_axi_bvalid_reg = 1'b0, s_axi_bvalid_next;\nreg s_axi_arready_reg = 1'b0, s_axi_arready_next;\nreg [ID_WIDTH-1:0] s_axi_rid_reg = {ID_WIDTH{1'b0}}, s_axi_rid_next;\nreg [DATA_WIDTH-1:0] s_axi_rdata_reg = {DATA_WIDTH{1'b0}}, s_axi_rdata_next;\nreg s_axi_rlast_reg = 1'b0, s_axi_rlast_next;\nreg s_axi_rvalid_reg = 1'b0, s_axi_rvalid_next;\nreg [ID_WIDTH-1:0] s_axi_rid_pipe_reg = {ID_WIDTH{1'b0}};\nreg [DATA_WIDTH-1:0] s_axi_rdata_pipe_reg = {DATA_WIDTH{1'b0}};\nreg s_axi_rlast_pipe_reg = 1'b0;\nreg s_axi_rvalid_pipe_reg = 1'b0;\n\n// (* RAM_STYLE=\"BLOCK\" *)\nreg [DATA_WIDTH-1:0] mem[(2**VALID_ADDR_WIDTH)-1:0];\n\nwire [VALID_ADDR_WIDTH-1:0] s_axi_awaddr_valid = s_axi_awaddr >> (ADDR_WIDTH - VALID_ADDR_WIDTH);\nwire [VALID_ADDR_WIDTH-1:0] s_axi_araddr_valid = s_axi_araddr >> (ADDR_WIDTH - VALID_ADDR_WIDTH);\nwire [VALID_ADDR_WIDTH-1:0] read_addr_valid = read_addr_reg >> (ADDR_WIDTH - VALID_ADDR_WIDTH);\nwire [VALID_ADDR_WIDTH-1:0] write_addr_valid = write_addr_reg >> (ADDR_WIDTH - VALID_ADDR_WIDTH);\n\nassign s_axi_awready = s_axi_awready_reg;\nassign s_axi_wready = s_axi_wready_reg;\nassign s_axi_bid = s_axi_bid_reg;\nassign s_axi_bresp = 2'b00;\nassign s_axi_bvalid = s_axi_bvalid_reg;\nassign s_axi_arready = s_axi_arready_reg;\nassign s_axi_rid = PIPELINE_OUTPUT ? s_axi_rid_pipe_reg : s_axi_rid_reg;\nassign s_axi_rdata = PIPELINE_OUTPUT ? s_axi_rdata_pipe_reg : s_axi_rdata_reg;\nassign s_axi_rresp = 2'b00;\nassign s_axi_rlast = PIPELINE_OUTPUT ? s_axi_rlast_pipe_reg : s_axi_rlast_reg;\nassign s_axi_rvalid = PIPELINE_OUTPUT ? s_axi_rvalid_pipe_reg : s_axi_rvalid_reg;\n\ninteger i, j;\n/*\ninitial begin\n    // two nested loops for smaller number of iterations per loop\n    // workaround for synthesizer complaints about large loop counts\n    for (i = 0; i < 2**VALID_ADDR_WIDTH; i = i + 2**(VALID_ADDR_WIDTH/2)) begin\n        for (j = i; j < i + 2**(VALID_ADDR_WIDTH/2); j = j + 1) begin\n            mem[j] = 0;\n        end\n    end\nend\n*/\nalways @* begin\n    write_state_next = WRITE_STATE_IDLE;\n\n    mem_wr_en = 1'b0;\n\n    write_id_next = write_id_reg;\n    write_addr_next = write_addr_reg;\n    write_count_next = write_count_reg;\n    write_size_next = write_size_reg;\n    write_burst_next = write_burst_reg;\n\n    s_axi_awready_next = 1'b0;\n    s_axi_wready_next = 1'b0;\n    s_axi_bid_next = s_axi_bid_reg;\n    s_axi_bvalid_next = s_axi_bvalid_reg && !s_axi_bready;\n\n    case (write_state_reg)\n        WRITE_STATE_IDLE: begin\n            s_axi_awready_next = 1'b1;\n\n            if (s_axi_awready && s_axi_awvalid) begin\n                write_id_next = s_axi_awid;\n                write_addr_next = s_axi_awaddr;\n                write_count_next = s_axi_awlen;\n                write_size_next = s_axi_awsize < $clog2(STRB_WIDTH) ? s_axi_awsize : $clog2(STRB_WIDTH);\n                write_burst_next = s_axi_awburst;\n\n                s_axi_awready_next = 1'b0;\n                s_axi_wready_next = 1'b1;\n                write_state_next = WRITE_STATE_BURST;\n            end else begin\n                write_state_next = WRITE_STATE_IDLE;\n            end\n        end\n        WRITE_STATE_BURST: begin\n            s_axi_wready_next = 1'b1;\n\n            if (s_axi_wready && s_axi_wvalid) begin\n                mem_wr_en = 1'b1;\n                if (write_burst_reg != 2'b00) begin\n                    write_addr_next = write_addr_reg + (1 << write_size_reg);\n                end\n                write_count_next = write_count_reg - 1;\n                if (write_count_reg > 0) begin\n                    write_state_next = WRITE_STATE_BURST;\n                end else begin\n                    s_axi_wready_next = 1'b0;\n                    if (s_axi_bready || !s_axi_bvalid) begin\n                        s_axi_bid_next = write_id_reg;\n                        s_axi_bvalid_next = 1'b1;\n                        s_axi_awready_next = 1'b1;\n                        write_state_next = WRITE_STATE_IDLE;\n                    end else begin\n                        write_state_next = WRITE_STATE_RESP;\n                    end\n                end\n            end else begin\n                write_state_next = WRITE_STATE_BURST;\n            end\n        end\n        WRITE_STATE_RESP: begin\n            if (s_axi_bready || !s_axi_bvalid) begin\n                s_axi_bid_next = write_id_reg;\n                s_axi_bvalid_next = 1'b1;\n                s_axi_awready_next = 1'b1;\n                write_state_next = WRITE_STATE_IDLE;\n            end else begin\n                write_state_next = WRITE_STATE_RESP;\n            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    write_state_reg <= write_state_next;\n\n    write_id_reg <= write_id_next;\n    write_addr_reg <= write_addr_next;\n    write_count_reg <= write_count_next;\n    write_size_reg <= write_size_next;\n    write_burst_reg <= write_burst_next;\n\n    s_axi_awready_reg <= s_axi_awready_next;\n    s_axi_wready_reg <= s_axi_wready_next;\n    s_axi_bid_reg <= s_axi_bid_next;\n    s_axi_bvalid_reg <= s_axi_bvalid_next;\n\n    for (i = 0; i < WORD_WIDTH; i = i + 1) begin\n        if (mem_wr_en & s_axi_wstrb[i]) begin\n            mem[write_addr_valid][WORD_SIZE*i +: WORD_SIZE] <= s_axi_wdata[WORD_SIZE*i +: WORD_SIZE];\n        end\n    end\n\n    if (rst) begin\n        write_state_reg <= WRITE_STATE_IDLE;\n\n        s_axi_awready_reg <= 1'b0;\n        s_axi_wready_reg <= 1'b0;\n        s_axi_bvalid_reg <= 1'b0;\n    end\nend\n\nalways @* begin\n    read_state_next = READ_STATE_IDLE;\n\n    mem_rd_en = 1'b0;\n\n    s_axi_rid_next = s_axi_rid_reg;\n    s_axi_rlast_next = s_axi_rlast_reg;\n    s_axi_rvalid_next = s_axi_rvalid_reg && !(s_axi_rready || (PIPELINE_OUTPUT && !s_axi_rvalid_pipe_reg));\n\n    read_id_next = read_id_reg;\n    read_addr_next = read_addr_reg;\n    read_count_next = read_count_reg;\n    read_size_next = read_size_reg;\n    read_burst_next = read_burst_reg;\n\n    s_axi_arready_next = 1'b0;\n\n    case (read_state_reg)\n        READ_STATE_IDLE: begin\n            s_axi_arready_next = 1'b1;\n\n            if (s_axi_arready && s_axi_arvalid) begin\n                read_id_next = s_axi_arid;\n                read_addr_next = s_axi_araddr;\n                read_count_next = s_axi_arlen;\n                read_size_next = s_axi_arsize < $clog2(STRB_WIDTH) ? s_axi_arsize : $clog2(STRB_WIDTH);\n                read_burst_next = s_axi_arburst;\n\n                s_axi_arready_next = 1'b0;\n                read_state_next = READ_STATE_BURST;\n            end else begin\n                read_state_next = READ_STATE_IDLE;\n            end\n        end\n        READ_STATE_BURST: begin\n            if (s_axi_rready || (PIPELINE_OUTPUT && !s_axi_rvalid_pipe_reg) || !s_axi_rvalid_reg) begin\n                mem_rd_en = 1'b1;\n                s_axi_rvalid_next = 1'b1;\n                s_axi_rid_next = read_id_reg;\n                s_axi_rlast_next = read_count_reg == 0;\n                if (read_burst_reg != 2'b00) begin\n                    read_addr_next = read_addr_reg + (1 << read_size_reg);\n                end\n                read_count_next = read_count_reg - 1;\n                if (read_count_reg > 0) begin\n                    read_state_next = READ_STATE_BURST;\n                end else begin\n                    s_axi_arready_next = 1'b1;\n                    read_state_next = READ_STATE_IDLE;\n                end\n            end else begin\n                read_state_next = READ_STATE_BURST;\n            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    read_state_reg <= read_state_next;\n\n    read_id_reg <= read_id_next;\n    read_addr_reg <= read_addr_next;\n    read_count_reg <= read_count_next;\n    read_size_reg <= read_size_next;\n    read_burst_reg <= read_burst_next;\n\n    s_axi_arready_reg <= s_axi_arready_next;\n    s_axi_rid_reg <= s_axi_rid_next;\n    s_axi_rlast_reg <= s_axi_rlast_next;\n    s_axi_rvalid_reg <= s_axi_rvalid_next;\n\n    if (mem_rd_en) begin\n        s_axi_rdata_reg <= mem[read_addr_valid];\n    end\n\n    if (!s_axi_rvalid_pipe_reg || s_axi_rready) begin\n        s_axi_rid_pipe_reg <= s_axi_rid_reg;\n        s_axi_rdata_pipe_reg <= s_axi_rdata_reg;\n        s_axi_rlast_pipe_reg <= s_axi_rlast_reg;\n        s_axi_rvalid_pipe_reg <= s_axi_rvalid_reg;\n    end\n\n    if (rst) begin\n        read_state_reg <= READ_STATE_IDLE;\n\n        s_axi_arready_reg <= 1'b0;\n        s_axi_rvalid_reg <= 1'b0;\n        s_axi_rvalid_pipe_reg <= 1'b0;\n    end\nend\n\nendmodule\n\n`resetall\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n// \n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n// \n// http://www.apache.org/licenses/LICENSE-2.0\n// \n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License\n`default_nettype none\nmodule bscan_tap\n  #(\n    parameter AWIDTH = 7\n    )\n   (\n    input wire \t\t     clk,\n    input wire \t\t     rst,\n    output wire [31:0] \t     dmi_reg_wdata,\n    output wire [AWIDTH-1:0] dmi_reg_addr,\n    output wire \t     dmi_reg_wr_en,\n    output wire \t     dmi_reg_en,\n\n    input wire [31:0] \t     dmi_reg_rdata,\n    input wire [1:0] \t     rd_status,\n\n    output reg \t\t     dmi_hard_reset,\n    input wire [2:0] \t     idle,\n    input wire [1:0] \t     dmi_stat,\n    input wire [31:1] \t     jtag_id,\n    input wire [3:0] \t     version);\n\n   wire \t\tidcode_capture;\n   wire \t\tidcode_tck;\n   wire \t\tidcode_sel;\n   wire \t\tidcode_shift;\n   reg [31:0] \t\tidcode;\n\n   BSCANE2\n     #(.JTAG_CHAIN(2))\n   tap_idcode\n     (.CAPTURE (idcode_capture),\n      .DRCK    (idcode_tck),\n      .RESET   (),\n      .RUNTEST (),\n      .SEL     (idcode_sel),\n      .SHIFT   (idcode_shift),\n      .TCK     (),\n      .TDI     (),\n      .TMS     (),\n      .TDO     (idcode[0]),\n      .UPDATE  ());\n\n   always @(posedge idcode_tck) begin\n      if (idcode_sel)\n\tif (idcode_capture)\n\t  idcode <= {jtag_id, 1'b1};\n\telse\n\t  idcode <= {1'b0,idcode[31:1]};\n   end\n   \n   wire dmi_capture;\n   wire dmi_tck;\n   reg [31:0] dmi;\n   wire       dmi_sel;\n   wire       dmi_shift;\n   wire dmi_tdi;\n   wire dmi_update;\n\n   BSCANE2\n     #(.JTAG_CHAIN(4))\n   tap_dmi\n     (.CAPTURE (dmi_capture),\n      .DRCK    (),\n      .RESET   (),\n      .RUNTEST (),\n      .SEL     (dmi_sel),\n      .SHIFT   (dmi_shift),\n      .TCK     (dmi_tck),\n      .TDI     (dmi_tdi),\n      .TMS     (),\n      .TDO     (dmi[0]),\n      .UPDATE  (dmi_update));\n\n   always @(posedge dmi_tck) begin\n      if (dmi_sel)\n\tif (dmi_capture)\n\t  dmi <= {17'd0, idle, dmi_stat, AWIDTH[5:0], version};\n\telse if (dmi_shift)\n\t  dmi <= {dmi_tdi,dmi[31:1]};\n      dmi_hard_reset <= 1'b0;\n      if (dmi_update & dmi_sel)\n\tdmi_hard_reset <= dmi[17];\n   end      \n\n   reg [40:0] dtmcs;\n   reg [40:0] dtmcs_r;\n   wire       dtmcs_capture;\n   wire       dtmcs_tck;\n   wire       dtmcs_sel;\n   wire       dtmcs_shift;\n   wire       dtmcs_tdi;\n   wire       dtmcs_update;\n   \n   BSCANE2\n     #(.JTAG_CHAIN(3))\n   tap_dtmcs\n     (.CAPTURE (dtmcs_capture),\n      .DRCK    (),\n      .RESET   (),\n      .RUNTEST (),\n      .SEL     (dtmcs_sel),\n      .SHIFT   (dtmcs_shift),\n      .TCK     (dtmcs_tck),\n      .TDI     (dtmcs_tdi),\n      .TMS     (),\n      .TDO     (dtmcs[0]),\n      .UPDATE  (dtmcs_update));\n\n   always @(posedge dtmcs_tck) begin\n      if (dtmcs_sel)\n\tif (dtmcs_capture)\n\t  dtmcs <= {7'd0, dmi_reg_rdata, rd_status};\n\telse if (dtmcs_shift)\n\t  dtmcs <= {dtmcs_tdi,dtmcs[40:1]};\n      dtmcs_r[1:0] <= 2'b00;\n      if (dtmcs_update & dtmcs_sel)\n\tdtmcs_r <= dtmcs;\n   end      \n\n   wire wr_en, rd_en;\n   \nassign {dmi_reg_addr, dmi_reg_wdata, wr_en, rd_en} = dtmcs_r;\n\n   \n\n  reg [2:0] rden, wren;\n\n   wire     c_rd_en = rden[1] & ~rden[2];\n   wire     c_wr_en = wren[1] & ~wren[2];\n\n   always @ ( posedge clk or posedge rst) begin\n      if(rst) begin\n\t rden <= '0;\n\t wren <= '0;\n      end else begin\n\t rden <= {rden[1:0], rd_en};\n\t wren <= {wren[1:0], wr_en};\n      end\n   end\n\n  assign dmi_reg_en    = c_wr_en | c_rd_en;\n  assign dmi_reg_wr_en = c_wr_en;\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf Basys3 clock generation\n// Comments:\n//\n//********************************************************************************\n\nmodule clk_gen_arty\n  (input  wire i_clk,\n   input  wire     i_rst,\n   output wire     o_clk_core,\n   output reg o_rst_core);\n\n   wire   clkfb;\n   wire   locked;\n   reg \t  locked_r;\n\n   PLLE2_BASE\n     #(.BANDWIDTH(\"OPTIMIZED\"),\n       .CLKFBOUT_MULT(16),\n       .CLKIN1_PERIOD(10.0),   // 100 MHz\n       .CLKOUT0_DIVIDE(64),    //  25 MHz\n       .DIVCLK_DIVIDE(1),\n       .STARTUP_WAIT(\"FALSE\"))\n   PLLE2_BASE_inst\n     (.CLKOUT0(o_clk_core),\n      .CLKOUT1(),\n      .CLKOUT2(),\n      .CLKOUT3(),\n      .CLKOUT4(),\n      .CLKOUT5(),\n      .CLKFBOUT(clkfb),\n      .LOCKED(locked),\n      .CLKIN1(i_clk),\n      .PWRDWN(1'b0),\n      .RST(i_rst),\n      .CLKFBIN(clkfb));\n\n   always @(posedge o_clk_core) begin\n      locked_r <= locked;\n      o_rst_core <= !locked_r;\n   end\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf Basys3 clock generation\n// Comments:\n//\n//********************************************************************************\n\nmodule clk_gen_basys3\n  (input  wire i_clk,\n   input  wire     i_rst,\n   output wire     o_clk_core,\n   output reg o_rst_core);\n\n   wire   clkfb;\n   wire   locked;\n   reg \t  locked_r;\n\n   PLLE2_BASE\n     #(.BANDWIDTH(\"OPTIMIZED\"),\n       .CLKFBOUT_MULT(16),\n       .CLKIN1_PERIOD(10.0), //100MHz\n       .CLKOUT0_DIVIDE(64),\n       .DIVCLK_DIVIDE(1),\n       .STARTUP_WAIT(\"FALSE\"))\n   PLLE2_BASE_inst\n     (.CLKOUT0(o_clk_core),\n      .CLKOUT1(),\n      .CLKOUT2(),\n      .CLKOUT3(),\n      .CLKOUT4(),\n      .CLKOUT5(),\n      .CLKFBOUT(clkfb),\n      .LOCKED(locked),\n      .CLKIN1(i_clk),\n      .PWRDWN(1'b0),\n      .RST(i_rst),\n      .CLKFBIN(clkfb));\n\n   always @(posedge o_clk_core) begin\n      locked_r <= locked;\n      o_rst_core <= !locked_r;\n   end\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf Nexys A7 clock generation\n// Comments:\n//\n//********************************************************************************\n\nmodule clk_gen_nexys\n  (input  i_clk,\n   input      i_rst,\n   output     o_clk_core,\n   output reg o_rst_core);\n\n   parameter CPU_TYPE = \"\";\n\n   wire   clkfb;\n   wire   locked;\n   reg \t  locked_r;\n\n   PLLE2_BASE\n     #(.BANDWIDTH(\"OPTIMIZED\"),\n       .CLKFBOUT_MULT(16),\n       .CLKIN1_PERIOD(10.0), //100MHz\n       .CLKOUT0_DIVIDE((CPU_TYPE == \"EL2\") ? 64 : 32),\n       .DIVCLK_DIVIDE(1),\n       .STARTUP_WAIT(\"FALSE\"))\n   PLLE2_BASE_inst\n     (.CLKOUT0(o_clk_core),\n      .CLKOUT1(),\n      .CLKOUT2(),\n      .CLKOUT3(),\n      .CLKOUT4(),\n      .CLKOUT5(),\n      .CLKFBOUT(clkfb),\n      .LOCKED(locked),\n      .CLKIN1(i_clk),\n      .PWRDWN(1'b0),\n      .RST(i_rst),\n      .CLKFBIN(clkfb));\n\n   always @(posedge o_clk_core) begin\n      locked_r <= locked;\n      o_rst_core <= !locked_r;\n   end\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: Basic RAM model with separate read/write ports and byte-wise write enable\n// Comments:\n//\n//********************************************************************************\n\nmodule dpram64\n  #(parameter SIZE=0,\n    parameter mem_clear = 0,\n    parameter memfile = \"\")\n  (input wire clk,\n   input wire [7:0] \t\t we,\n   input wire [63:0] \t\t din,\n   input wire [$clog2(SIZE)-1:0] waddr,\n   input wire [$clog2(SIZE)-1:0] raddr,\n   output reg [63:0] \t\t dout);\n\n   localparam AW = $clog2(SIZE);\n\n   reg [63:0] \t\t\t mem [0:SIZE/8-1] /* verilator public */;\n\n   integer \t i;\n   wire [AW-4:0] wadd = waddr[AW-1:3];\n\n   always @(posedge clk) begin\n      if (we[0]) mem[wadd][ 7: 0] <= din[ 7: 0];\n      if (we[1]) mem[wadd][15: 8] <= din[15: 8];\n      if (we[2]) mem[wadd][23:16] <= din[23:16];\n      if (we[3]) mem[wadd][31:24] <= din[31:24];\n      if (we[4]) mem[wadd][39:32] <= din[39:32];\n      if (we[5]) mem[wadd][47:40] <= din[47:40];\n      if (we[6]) mem[wadd][55:48] <= din[55:48];\n      if (we[7]) mem[wadd][63:56] <= din[63:56];\n      dout <= mem[raddr[AW-1:3]];\n   end\n\n   generate\n      initial begin\n\t if (mem_clear)\n\t   for (i=0;i<SIZE;i=i+1)\n\t     mem[i] = 64'd0;\n\t if(|memfile) begin\n\t    $display(\"Preloading %m from %s\", memfile);\n\t    $readmemh(memfile, mem);\n\t end\n      end\n   endgenerate\n\nendmodule\n"}
{"text": "//--------------------------------------------------------------------------------\n// Auto-generated by Migen (--------) & LiteX (50939fdd) on 2021-01-14 13:57:39\n//--------------------------------------------------------------------------------\nmodule litedram_core(\n\toutput reg serial_tx,\n\tinput wire serial_rx,\n\tinput wire clk,\n\tinput wire rst,\n\toutput wire pll_locked,\n\toutput wire [12:0] ddram_a,\n\toutput wire [2:0] ddram_ba,\n\toutput wire ddram_ras_n,\n\toutput wire ddram_cas_n,\n\toutput wire ddram_we_n,\n\toutput wire ddram_cs_n,\n\toutput wire [1:0] ddram_dm,\n\tinout wire [15:0] ddram_dq,\n\tinout wire [1:0] ddram_dqs_p,\n\tinout wire [1:0] ddram_dqs_n,\n\toutput wire ddram_clk_p,\n\toutput wire ddram_clk_n,\n\toutput wire ddram_cke,\n\toutput wire ddram_odt,\n\toutput wire ddram_reset_n,\n\toutput wire init_done,\n\toutput wire init_error,\n\toutput wire user_clk,\n\toutput wire user_rst,\n\tinput wire user_port_axi_0_awvalid,\n\toutput wire user_port_axi_0_awready,\n\tinput wire [26:0] user_port_axi_0_awaddr,\n\tinput wire [1:0] user_port_axi_0_awburst,\n\tinput wire [7:0] user_port_axi_0_awlen,\n\tinput wire [3:0] user_port_axi_0_awsize,\n\tinput wire [5:0] user_port_axi_0_awid,\n\tinput wire user_port_axi_0_wvalid,\n\toutput wire user_port_axi_0_wready,\n\tinput wire user_port_axi_0_wlast,\n\tinput wire [7:0] user_port_axi_0_wstrb,\n\tinput wire [63:0] user_port_axi_0_wdata,\n\toutput wire user_port_axi_0_bvalid,\n\tinput wire user_port_axi_0_bready,\n\toutput wire [1:0] user_port_axi_0_bresp,\n\toutput wire [5:0] user_port_axi_0_bid,\n\tinput wire user_port_axi_0_arvalid,\n\toutput wire user_port_axi_0_arready,\n\tinput wire [26:0] user_port_axi_0_araddr,\n\tinput wire [1:0] user_port_axi_0_arburst,\n\tinput wire [7:0] user_port_axi_0_arlen,\n\tinput wire [3:0] user_port_axi_0_arsize,\n\tinput wire [5:0] user_port_axi_0_arid,\n\toutput wire user_port_axi_0_rvalid,\n\tinput wire user_port_axi_0_rready,\n\toutput wire user_port_axi_0_rlast,\n\toutput wire [1:0] user_port_axi_0_rresp,\n\toutput wire [63:0] user_port_axi_0_rdata,\n\toutput wire [5:0] user_port_axi_0_rid\n);\n\nreg soccontroller_reset_storage = 1'd0;\nreg soccontroller_reset_re = 1'd0;\nreg [31:0] soccontroller_scratch_storage = 32'd305419896;\nreg soccontroller_scratch_re = 1'd0;\nwire [31:0] soccontroller_bus_errors_status;\nwire soccontroller_bus_errors_we;\nreg soccontroller_bus_errors_re = 1'd0;\nwire soccontroller_reset;\nwire soccontroller_bus_error;\nreg [31:0] soccontroller_bus_errors = 32'd0;\nwire serv_reset;\nwire [29:0] serv_ibus_adr;\nreg [31:0] serv_ibus_dat_w = 32'd0;\nwire [31:0] serv_ibus_dat_r;\nwire [3:0] serv_ibus_sel;\nwire serv_ibus_cyc;\nwire serv_ibus_stb;\nwire serv_ibus_ack;\nreg serv_ibus_we = 1'd0;\nreg [2:0] serv_ibus_cti = 3'd0;\nreg [1:0] serv_ibus_bte = 2'd0;\nwire serv_ibus_err;\nwire [29:0] serv_dbus_adr;\nwire [31:0] serv_dbus_dat_w;\nwire [31:0] serv_dbus_dat_r;\nwire [3:0] serv_dbus_sel;\nwire serv_dbus_cyc;\nwire serv_dbus_stb;\nwire serv_dbus_ack;\nwire serv_dbus_we;\nreg [2:0] serv_dbus_cti = 3'd0;\nreg [1:0] serv_dbus_bte = 2'd0;\nwire serv_dbus_err;\nwire [1:0] serv0;\nwire [1:0] serv1;\nwire [29:0] litedramcore_ram_bus_adr;\nwire [31:0] litedramcore_ram_bus_dat_w;\nwire [31:0] litedramcore_ram_bus_dat_r;\nwire [3:0] litedramcore_ram_bus_sel;\nwire litedramcore_ram_bus_cyc;\nwire litedramcore_ram_bus_stb;\nreg litedramcore_ram_bus_ack = 1'd0;\nwire litedramcore_ram_bus_we;\nwire [2:0] litedramcore_ram_bus_cti;\nwire [1:0] litedramcore_ram_bus_bte;\nreg litedramcore_ram_bus_err = 1'd0;\nwire [12:0] litedramcore_adr;\nwire [31:0] litedramcore_dat_r;\nwire [29:0] ram_bus_ram_bus_adr;\nwire [31:0] ram_bus_ram_bus_dat_w;\nwire [31:0] ram_bus_ram_bus_dat_r;\nwire [3:0] ram_bus_ram_bus_sel;\nwire ram_bus_ram_bus_cyc;\nwire ram_bus_ram_bus_stb;\nreg ram_bus_ram_bus_ack = 1'd0;\nwire ram_bus_ram_bus_we;\nwire [2:0] ram_bus_ram_bus_cti;\nwire [1:0] ram_bus_ram_bus_bte;\nreg ram_bus_ram_bus_err = 1'd0;\nwire [10:0] ram_adr;\nwire [31:0] ram_dat_r;\nreg [3:0] ram_we = 4'd0;\nwire [31:0] ram_dat_w;\nreg [31:0] uart_phy_storage = 32'd4947802;\nreg uart_phy_re = 1'd0;\nwire uart_phy_sink_valid;\nreg uart_phy_sink_ready = 1'd0;\nwire uart_phy_sink_first;\nwire uart_phy_sink_last;\nwire [7:0] uart_phy_sink_payload_data;\nreg uart_phy_tx_clken = 1'd0;\nreg [31:0] uart_phy_tx_clkphase = 32'd0;\nreg [7:0] uart_phy_tx_reg = 8'd0;\nreg [3:0] uart_phy_tx_bitcount = 4'd0;\nreg uart_phy_tx_busy = 1'd0;\nreg uart_phy_source_valid = 1'd0;\nwire uart_phy_source_ready;\nreg uart_phy_source_first = 1'd0;\nreg uart_phy_source_last = 1'd0;\nreg [7:0] uart_phy_source_payload_data = 8'd0;\nreg uart_phy_rx_clken = 1'd0;\nreg [31:0] uart_phy_rx_clkphase = 32'd0;\nwire uart_phy_rx;\nreg uart_phy_rx_r = 1'd0;\nreg [7:0] uart_phy_rx_reg = 8'd0;\nreg [3:0] uart_phy_rx_bitcount = 4'd0;\nreg uart_phy_rx_busy = 1'd0;\nwire uart_rxtx_re;\nwire [7:0] uart_rxtx_r;\nwire uart_rxtx_we;\nwire [7:0] uart_rxtx_w;\nwire uart_txfull_status;\nwire uart_txfull_we;\nreg uart_txfull_re = 1'd0;\nwire uart_rxempty_status;\nwire uart_rxempty_we;\nreg uart_rxempty_re = 1'd0;\nwire uart_irq;\nwire uart_tx_status;\nreg uart_tx_pending = 1'd0;\nwire uart_tx_trigger;\nreg uart_tx_clear = 1'd0;\nreg uart_tx_old_trigger = 1'd0;\nwire uart_rx_status;\nreg uart_rx_pending = 1'd0;\nwire uart_rx_trigger;\nreg uart_rx_clear = 1'd0;\nreg uart_rx_old_trigger = 1'd0;\nwire uart_tx0;\nwire uart_rx0;\nreg [1:0] uart_status_status = 2'd0;\nwire uart_status_we;\nreg uart_status_re = 1'd0;\nwire uart_tx1;\nwire uart_rx1;\nreg [1:0] uart_pending_status = 2'd0;\nwire uart_pending_we;\nreg uart_pending_re = 1'd0;\nreg [1:0] uart_pending_r = 2'd0;\nwire uart_tx2;\nwire uart_rx2;\nreg [1:0] uart_enable_storage = 2'd0;\nreg uart_enable_re = 1'd0;\nwire uart_txempty_status;\nwire uart_txempty_we;\nreg uart_txempty_re = 1'd0;\nwire uart_rxfull_status;\nwire uart_rxfull_we;\nreg uart_rxfull_re = 1'd0;\nwire uart_uart_sink_valid;\nwire uart_uart_sink_ready;\nwire uart_uart_sink_first;\nwire uart_uart_sink_last;\nwire [7:0] uart_uart_sink_payload_data;\nwire uart_uart_source_valid;\nwire uart_uart_source_ready;\nwire uart_uart_source_first;\nwire uart_uart_source_last;\nwire [7:0] uart_uart_source_payload_data;\nwire uart_tx_fifo_sink_valid;\nwire uart_tx_fifo_sink_ready;\nreg uart_tx_fifo_sink_first = 1'd0;\nreg uart_tx_fifo_sink_last = 1'd0;\nwire [7:0] uart_tx_fifo_sink_payload_data;\nwire uart_tx_fifo_source_valid;\nwire uart_tx_fifo_source_ready;\nwire uart_tx_fifo_source_first;\nwire uart_tx_fifo_source_last;\nwire [7:0] uart_tx_fifo_source_payload_data;\nwire uart_tx_fifo_re;\nreg uart_tx_fifo_readable = 1'd0;\nwire uart_tx_fifo_syncfifo_we;\nwire uart_tx_fifo_syncfifo_writable;\nwire uart_tx_fifo_syncfifo_re;\nwire uart_tx_fifo_syncfifo_readable;\nwire [9:0] uart_tx_fifo_syncfifo_din;\nwire [9:0] uart_tx_fifo_syncfifo_dout;\nreg [4:0] uart_tx_fifo_level0 = 5'd0;\nreg uart_tx_fifo_replace = 1'd0;\nreg [3:0] uart_tx_fifo_produce = 4'd0;\nreg [3:0] uart_tx_fifo_consume = 4'd0;\nreg [3:0] uart_tx_fifo_wrport_adr = 4'd0;\nwire [9:0] uart_tx_fifo_wrport_dat_r;\nwire uart_tx_fifo_wrport_we;\nwire [9:0] uart_tx_fifo_wrport_dat_w;\nwire uart_tx_fifo_do_read;\nwire [3:0] uart_tx_fifo_rdport_adr;\nwire [9:0] uart_tx_fifo_rdport_dat_r;\nwire uart_tx_fifo_rdport_re;\nwire [4:0] uart_tx_fifo_level1;\nwire [7:0] uart_tx_fifo_fifo_in_payload_data;\nwire uart_tx_fifo_fifo_in_first;\nwire uart_tx_fifo_fifo_in_last;\nwire [7:0] uart_tx_fifo_fifo_out_payload_data;\nwire uart_tx_fifo_fifo_out_first;\nwire uart_tx_fifo_fifo_out_last;\nwire uart_rx_fifo_sink_valid;\nwire uart_rx_fifo_sink_ready;\nwire uart_rx_fifo_sink_first;\nwire uart_rx_fifo_sink_last;\nwire [7:0] uart_rx_fifo_sink_payload_data;\nwire uart_rx_fifo_source_valid;\nwire uart_rx_fifo_source_ready;\nwire uart_rx_fifo_source_first;\nwire uart_rx_fifo_source_last;\nwire [7:0] uart_rx_fifo_source_payload_data;\nwire uart_rx_fifo_re;\nreg uart_rx_fifo_readable = 1'd0;\nwire uart_rx_fifo_syncfifo_we;\nwire uart_rx_fifo_syncfifo_writable;\nwire uart_rx_fifo_syncfifo_re;\nwire uart_rx_fifo_syncfifo_readable;\nwire [9:0] uart_rx_fifo_syncfifo_din;\nwire [9:0] uart_rx_fifo_syncfifo_dout;\nreg [4:0] uart_rx_fifo_level0 = 5'd0;\nreg uart_rx_fifo_replace = 1'd0;\nreg [3:0] uart_rx_fifo_produce = 4'd0;\nreg [3:0] uart_rx_fifo_consume = 4'd0;\nreg [3:0] uart_rx_fifo_wrport_adr = 4'd0;\nwire [9:0] uart_rx_fifo_wrport_dat_r;\nwire uart_rx_fifo_wrport_we;\nwire [9:0] uart_rx_fifo_wrport_dat_w;\nwire uart_rx_fifo_do_read;\nwire [3:0] uart_rx_fifo_rdport_adr;\nwire [9:0] uart_rx_fifo_rdport_dat_r;\nwire uart_rx_fifo_rdport_re;\nwire [4:0] uart_rx_fifo_level1;\nwire [7:0] uart_rx_fifo_fifo_in_payload_data;\nwire uart_rx_fifo_fifo_in_first;\nwire uart_rx_fifo_fifo_in_last;\nwire [7:0] uart_rx_fifo_fifo_out_payload_data;\nwire uart_rx_fifo_fifo_out_first;\nwire uart_rx_fifo_fifo_out_last;\nreg uart_reset = 1'd0;\nreg [31:0] timer_load_storage = 32'd0;\nreg timer_load_re = 1'd0;\nreg [31:0] timer_reload_storage = 32'd0;\nreg timer_reload_re = 1'd0;\nreg timer_en_storage = 1'd0;\nreg timer_en_re = 1'd0;\nreg timer_update_value_storage = 1'd0;\nreg timer_update_value_re = 1'd0;\nreg [31:0] timer_value_status = 32'd0;\nwire timer_value_we;\nreg timer_value_re = 1'd0;\nwire timer_irq;\nwire timer_zero_status;\nreg timer_zero_pending = 1'd0;\nwire timer_zero_trigger;\nreg timer_zero_clear = 1'd0;\nreg timer_zero_old_trigger = 1'd0;\nwire timer_zero0;\nwire timer_status_status;\nwire timer_status_we;\nreg timer_status_re = 1'd0;\nwire timer_zero1;\nwire timer_pending_status;\nwire timer_pending_we;\nreg timer_pending_re = 1'd0;\nreg timer_pending_r = 1'd0;\nwire timer_zero2;\nreg timer_enable_storage = 1'd0;\nreg timer_enable_re = 1'd0;\nreg [31:0] timer_value = 32'd0;\nwire sys_clk;\nwire sys_rst;\nwire sys2x_clk;\nwire sys2x_dqs_clk;\nwire iodelay_clk;\nwire iodelay_rst;\nwire reset;\nwire locked;\nwire clkin;\nwire clkout0;\nwire clkout_buf0;\nwire clkout1;\nwire clkout_buf1;\nwire clkout2;\nwire clkout_buf2;\nwire clkout3;\nwire clkout_buf3;\nreg [3:0] reset_counter = 4'd15;\nreg ic_reset = 1'd1;\nreg a7ddrphy_rst_storage = 1'd0;\nreg a7ddrphy_rst_re = 1'd0;\nreg [4:0] a7ddrphy_half_sys8x_taps_storage = 5'd16;\nreg a7ddrphy_half_sys8x_taps_re = 1'd0;\nreg a7ddrphy_wlevel_en_storage = 1'd0;\nreg a7ddrphy_wlevel_en_re = 1'd0;\nwire a7ddrphy_wlevel_strobe_re;\nwire a7ddrphy_wlevel_strobe_r;\nwire a7ddrphy_wlevel_strobe_we;\nreg a7ddrphy_wlevel_strobe_w = 1'd0;\nreg [1:0] a7ddrphy_dly_sel_storage = 2'd0;\nreg a7ddrphy_dly_sel_re = 1'd0;\nwire a7ddrphy_rdly_dq_rst_re;\nwire a7ddrphy_rdly_dq_rst_r;\nwire a7ddrphy_rdly_dq_rst_we;\nreg a7ddrphy_rdly_dq_rst_w = 1'd0;\nwire a7ddrphy_rdly_dq_inc_re;\nwire a7ddrphy_rdly_dq_inc_r;\nwire a7ddrphy_rdly_dq_inc_we;\nreg a7ddrphy_rdly_dq_inc_w = 1'd0;\nwire a7ddrphy_rdly_dq_bitslip_rst_re;\nwire a7ddrphy_rdly_dq_bitslip_rst_r;\nwire a7ddrphy_rdly_dq_bitslip_rst_we;\nreg a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;\nwire a7ddrphy_rdly_dq_bitslip_re;\nwire a7ddrphy_rdly_dq_bitslip_r;\nwire a7ddrphy_rdly_dq_bitslip_we;\nreg a7ddrphy_rdly_dq_bitslip_w = 1'd0;\nwire a7ddrphy_wdly_dq_bitslip_rst_re;\nwire a7ddrphy_wdly_dq_bitslip_rst_r;\nwire a7ddrphy_wdly_dq_bitslip_rst_we;\nreg a7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;\nwire a7ddrphy_wdly_dq_bitslip_re;\nwire a7ddrphy_wdly_dq_bitslip_r;\nwire a7ddrphy_wdly_dq_bitslip_we;\nreg a7ddrphy_wdly_dq_bitslip_w = 1'd0;\nreg a7ddrphy_rdphase_storage = 1'd1;\nreg a7ddrphy_rdphase_re = 1'd0;\nreg a7ddrphy_wrphase_storage = 1'd0;\nreg a7ddrphy_wrphase_re = 1'd0;\nwire [12:0] a7ddrphy_dfi_p0_address;\nwire [2:0] a7ddrphy_dfi_p0_bank;\nwire a7ddrphy_dfi_p0_cas_n;\nwire a7ddrphy_dfi_p0_cs_n;\nwire a7ddrphy_dfi_p0_ras_n;\nwire a7ddrphy_dfi_p0_we_n;\nwire a7ddrphy_dfi_p0_cke;\nwire a7ddrphy_dfi_p0_odt;\nwire a7ddrphy_dfi_p0_reset_n;\nwire a7ddrphy_dfi_p0_act_n;\nwire [31:0] a7ddrphy_dfi_p0_wrdata;\nwire a7ddrphy_dfi_p0_wrdata_en;\nwire [3:0] a7ddrphy_dfi_p0_wrdata_mask;\nwire a7ddrphy_dfi_p0_rddata_en;\nreg [31:0] a7ddrphy_dfi_p0_rddata = 32'd0;\nwire a7ddrphy_dfi_p0_rddata_valid;\nwire [12:0] a7ddrphy_dfi_p1_address;\nwire [2:0] a7ddrphy_dfi_p1_bank;\nwire a7ddrphy_dfi_p1_cas_n;\nwire a7ddrphy_dfi_p1_cs_n;\nwire a7ddrphy_dfi_p1_ras_n;\nwire a7ddrphy_dfi_p1_we_n;\nwire a7ddrphy_dfi_p1_cke;\nwire a7ddrphy_dfi_p1_odt;\nwire a7ddrphy_dfi_p1_reset_n;\nwire a7ddrphy_dfi_p1_act_n;\nwire [31:0] a7ddrphy_dfi_p1_wrdata;\nwire a7ddrphy_dfi_p1_wrdata_en;\nwire [3:0] a7ddrphy_dfi_p1_wrdata_mask;\nwire a7ddrphy_dfi_p1_rddata_en;\nreg [31:0] a7ddrphy_dfi_p1_rddata = 32'd0;\nwire a7ddrphy_dfi_p1_rddata_valid;\nreg [12:0] a7ddrphy_dfi_p2_address = 13'd0;\nreg [2:0] a7ddrphy_dfi_p2_bank = 3'd0;\nreg a7ddrphy_dfi_p2_cas_n = 1'd1;\nreg a7ddrphy_dfi_p2_cs_n = 1'd1;\nreg a7ddrphy_dfi_p2_ras_n = 1'd1;\nreg a7ddrphy_dfi_p2_we_n = 1'd1;\nreg a7ddrphy_dfi_p2_cke = 1'd0;\nreg a7ddrphy_dfi_p2_odt = 1'd0;\nreg a7ddrphy_dfi_p2_reset_n = 1'd0;\nreg [31:0] a7ddrphy_dfi_p2_wrdata = 32'd0;\nreg [3:0] a7ddrphy_dfi_p2_wrdata_mask = 4'd0;\nreg [31:0] a7ddrphy_dfi_p2_rddata = 32'd0;\nwire a7ddrphy_dfi_p2_rddata_valid;\nreg [12:0] a7ddrphy_dfi_p3_address = 13'd0;\nreg [2:0] a7ddrphy_dfi_p3_bank = 3'd0;\nreg a7ddrphy_dfi_p3_cas_n = 1'd1;\nreg a7ddrphy_dfi_p3_cs_n = 1'd1;\nreg a7ddrphy_dfi_p3_ras_n = 1'd1;\nreg a7ddrphy_dfi_p3_we_n = 1'd1;\nreg a7ddrphy_dfi_p3_cke = 1'd0;\nreg a7ddrphy_dfi_p3_odt = 1'd0;\nreg a7ddrphy_dfi_p3_reset_n = 1'd0;\nreg [31:0] a7ddrphy_dfi_p3_wrdata = 32'd0;\nreg [3:0] a7ddrphy_dfi_p3_wrdata_mask = 4'd0;\nreg [31:0] a7ddrphy_dfi_p3_rddata = 32'd0;\nwire a7ddrphy_dfi_p3_rddata_valid;\nwire a7ddrphy_sd_clk_se_nodelay;\nreg a7ddrphy_dqs_oe = 1'd0;\nwire a7ddrphy_dqs_preamble;\nwire a7ddrphy_dqs_postamble;\nwire a7ddrphy_dqs_oe_delay_tappeddelayline;\nreg a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline = 1'd0;\nreg a7ddrphy_dqspattern0 = 1'd0;\nreg a7ddrphy_dqspattern1 = 1'd0;\nreg [7:0] a7ddrphy_dqspattern_o0 = 8'd0;\nreg [7:0] a7ddrphy_dqspattern_o1 = 8'd0;\nwire a7ddrphy_dqs_o_no_delay0;\nwire a7ddrphy_dqs_t0;\nreg [7:0] a7ddrphy_bitslip00 = 8'd0;\nreg [2:0] a7ddrphy_bitslip0_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip0_r0 = 16'd0;\nwire a7ddrphy0;\nwire a7ddrphy_dqs_o_no_delay1;\nwire a7ddrphy_dqs_t1;\nreg [7:0] a7ddrphy_bitslip10 = 8'd0;\nreg [2:0] a7ddrphy_bitslip1_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip1_r0 = 16'd0;\nwire a7ddrphy1;\nreg [7:0] a7ddrphy_bitslip01 = 8'd0;\nreg [2:0] a7ddrphy_bitslip0_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip0_r1 = 16'd0;\nreg [7:0] a7ddrphy_bitslip11 = 8'd0;\nreg [2:0] a7ddrphy_bitslip1_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip1_r1 = 16'd0;\nwire a7ddrphy_dq_oe;\nwire a7ddrphy_dq_oe_delay_tappeddelayline;\nreg a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline = 1'd0;\nwire a7ddrphy_dq_o_nodelay0;\nwire a7ddrphy_dq_i_nodelay0;\nwire a7ddrphy_dq_i_delayed0;\nwire a7ddrphy_dq_t0;\nreg [7:0] a7ddrphy_bitslip02 = 8'd0;\nreg [2:0] a7ddrphy_bitslip0_value2 = 3'd7;\nreg [15:0] a7ddrphy_bitslip0_r2 = 16'd0;\nwire [7:0] a7ddrphy_bitslip03;\nreg [7:0] a7ddrphy_bitslip04 = 8'd0;\nreg [2:0] a7ddrphy_bitslip0_value3 = 3'd7;\nreg [15:0] a7ddrphy_bitslip0_r3 = 16'd0;\nwire a7ddrphy_dq_o_nodelay1;\nwire a7ddrphy_dq_i_nodelay1;\nwire a7ddrphy_dq_i_delayed1;\nwire a7ddrphy_dq_t1;\nreg [7:0] a7ddrphy_bitslip12 = 8'd0;\nreg [2:0] a7ddrphy_bitslip1_value2 = 3'd7;\nreg [15:0] a7ddrphy_bitslip1_r2 = 16'd0;\nwire [7:0] a7ddrphy_bitslip13;\nreg [7:0] a7ddrphy_bitslip14 = 8'd0;\nreg [2:0] a7ddrphy_bitslip1_value3 = 3'd7;\nreg [15:0] a7ddrphy_bitslip1_r3 = 16'd0;\nwire a7ddrphy_dq_o_nodelay2;\nwire a7ddrphy_dq_i_nodelay2;\nwire a7ddrphy_dq_i_delayed2;\nwire a7ddrphy_dq_t2;\nreg [7:0] a7ddrphy_bitslip20 = 8'd0;\nreg [2:0] a7ddrphy_bitslip2_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip2_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip21;\nreg [7:0] a7ddrphy_bitslip22 = 8'd0;\nreg [2:0] a7ddrphy_bitslip2_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip2_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay3;\nwire a7ddrphy_dq_i_nodelay3;\nwire a7ddrphy_dq_i_delayed3;\nwire a7ddrphy_dq_t3;\nreg [7:0] a7ddrphy_bitslip30 = 8'd0;\nreg [2:0] a7ddrphy_bitslip3_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip3_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip31;\nreg [7:0] a7ddrphy_bitslip32 = 8'd0;\nreg [2:0] a7ddrphy_bitslip3_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip3_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay4;\nwire a7ddrphy_dq_i_nodelay4;\nwire a7ddrphy_dq_i_delayed4;\nwire a7ddrphy_dq_t4;\nreg [7:0] a7ddrphy_bitslip40 = 8'd0;\nreg [2:0] a7ddrphy_bitslip4_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip4_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip41;\nreg [7:0] a7ddrphy_bitslip42 = 8'd0;\nreg [2:0] a7ddrphy_bitslip4_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip4_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay5;\nwire a7ddrphy_dq_i_nodelay5;\nwire a7ddrphy_dq_i_delayed5;\nwire a7ddrphy_dq_t5;\nreg [7:0] a7ddrphy_bitslip50 = 8'd0;\nreg [2:0] a7ddrphy_bitslip5_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip5_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip51;\nreg [7:0] a7ddrphy_bitslip52 = 8'd0;\nreg [2:0] a7ddrphy_bitslip5_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip5_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay6;\nwire a7ddrphy_dq_i_nodelay6;\nwire a7ddrphy_dq_i_delayed6;\nwire a7ddrphy_dq_t6;\nreg [7:0] a7ddrphy_bitslip60 = 8'd0;\nreg [2:0] a7ddrphy_bitslip6_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip6_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip61;\nreg [7:0] a7ddrphy_bitslip62 = 8'd0;\nreg [2:0] a7ddrphy_bitslip6_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip6_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay7;\nwire a7ddrphy_dq_i_nodelay7;\nwire a7ddrphy_dq_i_delayed7;\nwire a7ddrphy_dq_t7;\nreg [7:0] a7ddrphy_bitslip70 = 8'd0;\nreg [2:0] a7ddrphy_bitslip7_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip7_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip71;\nreg [7:0] a7ddrphy_bitslip72 = 8'd0;\nreg [2:0] a7ddrphy_bitslip7_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip7_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay8;\nwire a7ddrphy_dq_i_nodelay8;\nwire a7ddrphy_dq_i_delayed8;\nwire a7ddrphy_dq_t8;\nreg [7:0] a7ddrphy_bitslip80 = 8'd0;\nreg [2:0] a7ddrphy_bitslip8_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip8_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip81;\nreg [7:0] a7ddrphy_bitslip82 = 8'd0;\nreg [2:0] a7ddrphy_bitslip8_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip8_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay9;\nwire a7ddrphy_dq_i_nodelay9;\nwire a7ddrphy_dq_i_delayed9;\nwire a7ddrphy_dq_t9;\nreg [7:0] a7ddrphy_bitslip90 = 8'd0;\nreg [2:0] a7ddrphy_bitslip9_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip9_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip91;\nreg [7:0] a7ddrphy_bitslip92 = 8'd0;\nreg [2:0] a7ddrphy_bitslip9_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip9_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay10;\nwire a7ddrphy_dq_i_nodelay10;\nwire a7ddrphy_dq_i_delayed10;\nwire a7ddrphy_dq_t10;\nreg [7:0] a7ddrphy_bitslip100 = 8'd0;\nreg [2:0] a7ddrphy_bitslip10_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip10_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip101;\nreg [7:0] a7ddrphy_bitslip102 = 8'd0;\nreg [2:0] a7ddrphy_bitslip10_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip10_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay11;\nwire a7ddrphy_dq_i_nodelay11;\nwire a7ddrphy_dq_i_delayed11;\nwire a7ddrphy_dq_t11;\nreg [7:0] a7ddrphy_bitslip110 = 8'd0;\nreg [2:0] a7ddrphy_bitslip11_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip11_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip111;\nreg [7:0] a7ddrphy_bitslip112 = 8'd0;\nreg [2:0] a7ddrphy_bitslip11_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip11_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay12;\nwire a7ddrphy_dq_i_nodelay12;\nwire a7ddrphy_dq_i_delayed12;\nwire a7ddrphy_dq_t12;\nreg [7:0] a7ddrphy_bitslip120 = 8'd0;\nreg [2:0] a7ddrphy_bitslip12_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip12_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip121;\nreg [7:0] a7ddrphy_bitslip122 = 8'd0;\nreg [2:0] a7ddrphy_bitslip12_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip12_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay13;\nwire a7ddrphy_dq_i_nodelay13;\nwire a7ddrphy_dq_i_delayed13;\nwire a7ddrphy_dq_t13;\nreg [7:0] a7ddrphy_bitslip130 = 8'd0;\nreg [2:0] a7ddrphy_bitslip13_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip13_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip131;\nreg [7:0] a7ddrphy_bitslip132 = 8'd0;\nreg [2:0] a7ddrphy_bitslip13_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip13_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay14;\nwire a7ddrphy_dq_i_nodelay14;\nwire a7ddrphy_dq_i_delayed14;\nwire a7ddrphy_dq_t14;\nreg [7:0] a7ddrphy_bitslip140 = 8'd0;\nreg [2:0] a7ddrphy_bitslip14_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip14_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip141;\nreg [7:0] a7ddrphy_bitslip142 = 8'd0;\nreg [2:0"}
{"text": "] a7ddrphy_bitslip14_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip14_r1 = 16'd0;\nwire a7ddrphy_dq_o_nodelay15;\nwire a7ddrphy_dq_i_nodelay15;\nwire a7ddrphy_dq_i_delayed15;\nwire a7ddrphy_dq_t15;\nreg [7:0] a7ddrphy_bitslip150 = 8'd0;\nreg [2:0] a7ddrphy_bitslip15_value0 = 3'd7;\nreg [15:0] a7ddrphy_bitslip15_r0 = 16'd0;\nwire [7:0] a7ddrphy_bitslip151;\nreg [7:0] a7ddrphy_bitslip152 = 8'd0;\nreg [2:0] a7ddrphy_bitslip15_value1 = 3'd7;\nreg [15:0] a7ddrphy_bitslip15_r1 = 16'd0;\nreg a7ddrphy_rddata_en_tappeddelayline0 = 1'd0;\nreg a7ddrphy_rddata_en_tappeddelayline1 = 1'd0;\nreg a7ddrphy_rddata_en_tappeddelayline2 = 1'd0;\nreg a7ddrphy_rddata_en_tappeddelayline3 = 1'd0;\nreg a7ddrphy_rddata_en_tappeddelayline4 = 1'd0;\nreg a7ddrphy_rddata_en_tappeddelayline5 = 1'd0;\nreg a7ddrphy_rddata_en_tappeddelayline6 = 1'd0;\nreg a7ddrphy_rddata_en_tappeddelayline7 = 1'd0;\nreg a7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;\nreg a7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;\nwire [12:0] sdram_inti_p0_address;\nwire [2:0] sdram_inti_p0_bank;\nreg sdram_inti_p0_cas_n = 1'd1;\nreg sdram_inti_p0_cs_n = 1'd1;\nreg sdram_inti_p0_ras_n = 1'd1;\nreg sdram_inti_p0_we_n = 1'd1;\nwire sdram_inti_p0_cke;\nwire sdram_inti_p0_odt;\nwire sdram_inti_p0_reset_n;\nreg sdram_inti_p0_act_n = 1'd1;\nwire [31:0] sdram_inti_p0_wrdata;\nwire sdram_inti_p0_wrdata_en;\nwire [3:0] sdram_inti_p0_wrdata_mask;\nwire sdram_inti_p0_rddata_en;\nreg [31:0] sdram_inti_p0_rddata = 32'd0;\nreg sdram_inti_p0_rddata_valid = 1'd0;\nwire [12:0] sdram_inti_p1_address;\nwire [2:0] sdram_inti_p1_bank;\nreg sdram_inti_p1_cas_n = 1'd1;\nreg sdram_inti_p1_cs_n = 1'd1;\nreg sdram_inti_p1_ras_n = 1'd1;\nreg sdram_inti_p1_we_n = 1'd1;\nwire sdram_inti_p1_cke;\nwire sdram_inti_p1_odt;\nwire sdram_inti_p1_reset_n;\nreg sdram_inti_p1_act_n = 1'd1;\nwire [31:0] sdram_inti_p1_wrdata;\nwire sdram_inti_p1_wrdata_en;\nwire [3:0] sdram_inti_p1_wrdata_mask;\nwire sdram_inti_p1_rddata_en;\nreg [31:0] sdram_inti_p1_rddata = 32'd0;\nreg sdram_inti_p1_rddata_valid = 1'd0;\nwire [12:0] sdram_slave_p0_address;\nwire [2:0] sdram_slave_p0_bank;\nwire sdram_slave_p0_cas_n;\nwire sdram_slave_p0_cs_n;\nwire sdram_slave_p0_ras_n;\nwire sdram_slave_p0_we_n;\nwire sdram_slave_p0_cke;\nwire sdram_slave_p0_odt;\nwire sdram_slave_p0_reset_n;\nwire sdram_slave_p0_act_n;\nwire [31:0] sdram_slave_p0_wrdata;\nwire sdram_slave_p0_wrdata_en;\nwire [3:0] sdram_slave_p0_wrdata_mask;\nwire sdram_slave_p0_rddata_en;\nreg [31:0] sdram_slave_p0_rddata = 32'd0;\nreg sdram_slave_p0_rddata_valid = 1'd0;\nwire [12:0] sdram_slave_p1_address;\nwire [2:0] sdram_slave_p1_bank;\nwire sdram_slave_p1_cas_n;\nwire sdram_slave_p1_cs_n;\nwire sdram_slave_p1_ras_n;\nwire sdram_slave_p1_we_n;\nwire sdram_slave_p1_cke;\nwire sdram_slave_p1_odt;\nwire sdram_slave_p1_reset_n;\nwire sdram_slave_p1_act_n;\nwire [31:0] sdram_slave_p1_wrdata;\nwire sdram_slave_p1_wrdata_en;\nwire [3:0] sdram_slave_p1_wrdata_mask;\nwire sdram_slave_p1_rddata_en;\nreg [31:0] sdram_slave_p1_rddata = 32'd0;\nreg sdram_slave_p1_rddata_valid = 1'd0;\nreg [12:0] sdram_master_p0_address = 13'd0;\nreg [2:0] sdram_master_p0_bank = 3'd0;\nreg sdram_master_p0_cas_n = 1'd1;\nreg sdram_master_p0_cs_n = 1'd1;\nreg sdram_master_p0_ras_n = 1'd1;\nreg sdram_master_p0_we_n = 1'd1;\nreg sdram_master_p0_cke = 1'd0;\nreg sdram_master_p0_odt = 1'd0;\nreg sdram_master_p0_reset_n = 1'd0;\nreg sdram_master_p0_act_n = 1'd1;\nreg [31:0] sdram_master_p0_wrdata = 32'd0;\nreg sdram_master_p0_wrdata_en = 1'd0;\nreg [3:0] sdram_master_p0_wrdata_mask = 4'd0;\nreg sdram_master_p0_rddata_en = 1'd0;\nwire [31:0] sdram_master_p0_rddata;\nwire sdram_master_p0_rddata_valid;\nreg [12:0] sdram_master_p1_address = 13'd0;\nreg [2:0] sdram_master_p1_bank = 3'd0;\nreg sdram_master_p1_cas_n = 1'd1;\nreg sdram_master_p1_cs_n = 1'd1;\nreg sdram_master_p1_ras_n = 1'd1;\nreg sdram_master_p1_we_n = 1'd1;\nreg sdram_master_p1_cke = 1'd0;\nreg sdram_master_p1_odt = 1'd0;\nreg sdram_master_p1_reset_n = 1'd0;\nreg sdram_master_p1_act_n = 1'd1;\nreg [31:0] sdram_master_p1_wrdata = 32'd0;\nreg sdram_master_p1_wrdata_en = 1'd0;\nreg [3:0] sdram_master_p1_wrdata_mask = 4'd0;\nreg sdram_master_p1_rddata_en = 1'd0;\nwire [31:0] sdram_master_p1_rddata;\nwire sdram_master_p1_rddata_valid;\nwire sdram_sel;\nwire sdram_cke;\nwire sdram_odt;\nwire sdram_reset_n;\nreg [3:0] sdram_storage = 4'd1;\nreg sdram_re = 1'd0;\nreg [5:0] sdram_phaseinjector0_command_storage = 6'd0;\nreg sdram_phaseinjector0_command_re = 1'd0;\nwire sdram_phaseinjector0_command_issue_re;\nwire sdram_phaseinjector0_command_issue_r;\nwire sdram_phaseinjector0_command_issue_we;\nreg sdram_phaseinjector0_command_issue_w = 1'd0;\nreg [12:0] sdram_phaseinjector0_address_storage = 13'd0;\nreg sdram_phaseinjector0_address_re = 1'd0;\nreg [2:0] sdram_phaseinjector0_baddress_storage = 3'd0;\nreg sdram_phaseinjector0_baddress_re = 1'd0;\nreg [31:0] sdram_phaseinjector0_wrdata_storage = 32'd0;\nreg sdram_phaseinjector0_wrdata_re = 1'd0;\nreg [31:0] sdram_phaseinjector0_rddata_status = 32'd0;\nwire sdram_phaseinjector0_rddata_we;\nreg sdram_phaseinjector0_rddata_re = 1'd0;\nreg [5:0] sdram_phaseinjector1_command_storage = 6'd0;\nreg sdram_phaseinjector1_command_re = 1'd0;\nwire sdram_phaseinjector1_command_issue_re;\nwire sdram_phaseinjector1_command_issue_r;\nwire sdram_phaseinjector1_command_issue_we;\nreg sdram_phaseinjector1_command_issue_w = 1'd0;\nreg [12:0] sdram_phaseinjector1_address_storage = 13'd0;\nreg sdram_phaseinjector1_address_re = 1'd0;\nreg [2:0] sdram_phaseinjector1_baddress_storage = 3'd0;\nreg sdram_phaseinjector1_baddress_re = 1'd0;\nreg [31:0] sdram_phaseinjector1_wrdata_storage = 32'd0;\nreg sdram_phaseinjector1_wrdata_re = 1'd0;\nreg [31:0] sdram_phaseinjector1_rddata_status = 32'd0;\nwire sdram_phaseinjector1_rddata_we;\nreg sdram_phaseinjector1_rddata_re = 1'd0;\nwire sdram_interface_bank0_valid;\nwire sdram_interface_bank0_ready;\nwire sdram_interface_bank0_we;\nwire [20:0] sdram_interface_bank0_addr;\nwire sdram_interface_bank0_lock;\nwire sdram_interface_bank0_wdata_ready;\nwire sdram_interface_bank0_rdata_valid;\nwire sdram_interface_bank1_valid;\nwire sdram_interface_bank1_ready;\nwire sdram_interface_bank1_we;\nwire [20:0] sdram_interface_bank1_addr;\nwire sdram_interface_bank1_lock;\nwire sdram_interface_bank1_wdata_ready;\nwire sdram_interface_bank1_rdata_valid;\nwire sdram_interface_bank2_valid;\nwire sdram_interface_bank2_ready;\nwire sdram_interface_bank2_we;\nwire [20:0] sdram_interface_bank2_addr;\nwire sdram_interface_bank2_lock;\nwire sdram_interface_bank2_wdata_ready;\nwire sdram_interface_bank2_rdata_valid;\nwire sdram_interface_bank3_valid;\nwire sdram_interface_bank3_ready;\nwire sdram_interface_bank3_we;\nwire [20:0] sdram_interface_bank3_addr;\nwire sdram_interface_bank3_lock;\nwire sdram_interface_bank3_wdata_ready;\nwire sdram_interface_bank3_rdata_valid;\nwire sdram_interface_bank4_valid;\nwire sdram_interface_bank4_ready;\nwire sdram_interface_bank4_we;\nwire [20:0] sdram_interface_bank4_addr;\nwire sdram_interface_bank4_lock;\nwire sdram_interface_bank4_wdata_ready;\nwire sdram_interface_bank4_rdata_valid;\nwire sdram_interface_bank5_valid;\nwire sdram_interface_bank5_ready;\nwire sdram_interface_bank5_we;\nwire [20:0] sdram_interface_bank5_addr;\nwire sdram_interface_bank5_lock;\nwire sdram_interface_bank5_wdata_ready;\nwire sdram_interface_bank5_rdata_valid;\nwire sdram_interface_bank6_valid;\nwire sdram_interface_bank6_ready;\nwire sdram_interface_bank6_we;\nwire [20:0] sdram_interface_bank6_addr;\nwire sdram_interface_bank6_lock;\nwire sdram_interface_bank6_wdata_ready;\nwire sdram_interface_bank6_rdata_valid;\nwire sdram_interface_bank7_valid;\nwire sdram_interface_bank7_ready;\nwire sdram_interface_bank7_we;\nwire [20:0] sdram_interface_bank7_addr;\nwire sdram_interface_bank7_lock;\nwire sdram_interface_bank7_wdata_ready;\nwire sdram_interface_bank7_rdata_valid;\nreg [63:0] sdram_interface_wdata = 64'd0;\nreg [7:0] sdram_interface_wdata_we = 8'd0;\nwire [63:0] sdram_interface_rdata;\nreg [12:0] sdram_dfi_p0_address = 13'd0;\nreg [2:0] sdram_dfi_p0_bank = 3'd0;\nreg sdram_dfi_p0_cas_n = 1'd1;\nreg sdram_dfi_p0_cs_n = 1'd1;\nreg sdram_dfi_p0_ras_n = 1'd1;\nreg sdram_dfi_p0_we_n = 1'd1;\nwire sdram_dfi_p0_cke;\nwire sdram_dfi_p0_odt;\nwire sdram_dfi_p0_reset_n;\nreg sdram_dfi_p0_act_n = 1'd1;\nwire [31:0] sdram_dfi_p0_wrdata;\nreg sdram_dfi_p0_wrdata_en = 1'd0;\nwire [3:0] sdram_dfi_p0_wrdata_mask;\nreg sdram_dfi_p0_rddata_en = 1'd0;\nwire [31:0] sdram_dfi_p0_rddata;\nwire sdram_dfi_p0_rddata_valid;\nreg [12:0] sdram_dfi_p1_address = 13'd0;\nreg [2:0] sdram_dfi_p1_bank = 3'd0;\nreg sdram_dfi_p1_cas_n = 1'd1;\nreg sdram_dfi_p1_cs_n = 1'd1;\nreg sdram_dfi_p1_ras_n = 1'd1;\nreg sdram_dfi_p1_we_n = 1'd1;\nwire sdram_dfi_p1_cke;\nwire sdram_dfi_p1_odt;\nwire sdram_dfi_p1_reset_n;\nreg sdram_dfi_p1_act_n = 1'd1;\nwire [31:0] sdram_dfi_p1_wrdata;\nreg sdram_dfi_p1_wrdata_en = 1'd0;\nwire [3:0] sdram_dfi_p1_wrdata_mask;\nreg sdram_dfi_p1_rddata_en = 1'd0;\nwire [31:0] sdram_dfi_p1_rddata;\nwire sdram_dfi_p1_rddata_valid;\nreg sdram_cmd_valid = 1'd0;\nreg sdram_cmd_ready = 1'd0;\nreg sdram_cmd_last = 1'd0;\nreg [12:0] sdram_cmd_payload_a = 13'd0;\nreg [2:0] sdram_cmd_payload_ba = 3'd0;\nreg sdram_cmd_payload_cas = 1'd0;\nreg sdram_cmd_payload_ras = 1'd0;\nreg sdram_cmd_payload_we = 1'd0;\nreg sdram_cmd_payload_is_read = 1'd0;\nreg sdram_cmd_payload_is_write = 1'd0;\nwire sdram_wants_refresh;\nwire sdram_timer_wait;\nwire sdram_timer_done0;\nwire [9:0] sdram_timer_count0;\nwire sdram_timer_done1;\nreg [9:0] sdram_timer_count1 = 10'd781;\nwire sdram_postponer_req_i;\nreg sdram_postponer_req_o = 1'd0;\nreg sdram_postponer_count = 1'd0;\nreg sdram_sequencer_start0 = 1'd0;\nwire sdram_sequencer_done0;\nwire sdram_sequencer_start1;\nreg sdram_sequencer_done1 = 1'd0;\nreg [4:0] sdram_sequencer_counter = 5'd0;\nreg sdram_sequencer_count = 1'd0;\nwire sdram_bankmachine0_req_valid;\nwire sdram_bankmachine0_req_ready;\nwire sdram_bankmachine0_req_we;\nwire [20:0] sdram_bankmachine0_req_addr;\nwire sdram_bankmachine0_req_lock;\nreg sdram_bankmachine0_req_wdata_ready = 1'd0;\nreg sdram_bankmachine0_req_rdata_valid = 1'd0;\nwire sdram_bankmachine0_refresh_req;\nreg sdram_bankmachine0_refresh_gnt = 1'd0;\nreg sdram_bankmachine0_cmd_valid = 1'd0;\nreg sdram_bankmachine0_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine0_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine0_cmd_payload_ba;\nreg sdram_bankmachine0_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine0_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine0_cmd_payload_we = 1'd0;\nreg sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine0_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine0_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine0_auto_precharge = 1'd0;\nwire sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine0_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine0_cmd_buffer_lookahead_source_ready;\nwire sdram_bankmachine0_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine0_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;\nwire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;\nwire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;\nwire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;\nwire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;\nwire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;\nreg [4:0] sdram_bankmachine0_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine0_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine0_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine0_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine0_cmd_buffer_sink_valid;\nwire sdram_bankmachine0_cmd_buffer_sink_ready;\nwire sdram_bankmachine0_cmd_buffer_sink_first;\nwire sdram_bankmachine0_cmd_buffer_sink_last;\nwire sdram_bankmachine0_cmd_buffer_sink_payload_we;\nwire [20:0] sdram_bankmachine0_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine0_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine0_cmd_buffer_source_ready;\nreg sdram_bankmachine0_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine0_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine0_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine0_row = 13'd0;\nreg sdram_bankmachine0_row_opened = 1'd0;\nwire sdram_bankmachine0_row_hit;\nreg sdram_bankmachine0_row_open = 1'd0;\nreg sdram_bankmachine0_row_close = 1'd0;\nreg sdram_bankmachine0_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine0_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine0_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine0_twtpcon_count = 2'd0;\nwire sdram_bankmachine0_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine0_trccon_ready = 1'd1;\nwire sdram_bankmachine0_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine0_trascon_ready = 1'd1;\nwire sdram_bankmachine1_req_valid;\nwire sdram_bankmachine1_req_ready;\nwire sdram_bankmachine1_req_we;\nwire [20:0] sdram_bankmachine1_req_addr;\nwire sdram_bankmachine1_req_lock;\nreg sdram_bankmachine1_req_wdata_ready = 1'd0;\nreg sdram_bankmachine1_req_rdata_valid = 1'd0;\nwire sdram_bankmachine1_refresh_req;\nreg sdram_bankmachine1_refresh_gnt = 1'd0;\nreg sdram_bankmachine1_cmd_valid = 1'd0;\nreg sdram_bankmachine1_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine1_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine1_cmd_payload_ba;\nreg sdram_bankmachine1_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine1_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine1_cmd_payload_we = 1'd0;\nreg sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine1_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine1_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine1_auto_precharge = 1'd0;\nwire sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine1_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine1_cmd_buffer_lookahead_source_ready;\nwire sdram_bankmachine1_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine1_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;\nwire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;\nwire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;\nwire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;\nwire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;\nwire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;\nreg [4:0] sdram_bankmachine1_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine1_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine1_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine1_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine1_cmd_buffer_sink_valid;\nwire sdram_bankmachine1_cmd_buffer_sink_ready;\nwire sdram_bankmachine1_cmd_buffer_sink_first;\nwire sdram_bankmachine1_cmd_buffer_sink_last;\nwire sdram_bankmachine1_cmd_buffer_sink_payload_we;\nwire [20:0] sdram_bankmachine1_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine1_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine1_cmd_buffer_source_ready;\nreg sdram_bankmachine1_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine1_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine1_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine1_row = 13'd0;\nreg sdram_bankmachine1_row_opened = 1'd0;\nwire sdram_bankmachine1_row_hit;\nreg sdram_bankmachine1_row_open = 1'd0;\nreg sdram_bankmachine1_row_close = 1'd0;\nreg sdram_bankmachine1_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine1_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine1_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine1_twtpcon_count = 2'd0;\nwire sdram_bankmachine1_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine1_trccon_ready = 1'd1;\nwire sdram_bankmachine1_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine1_trascon_ready = 1'd1;\nwire sdram_bankmachine2_req_valid;\nwire sdram_bankmachine2_req_ready;\nwire sdram_bankmachine2_req_we;\nwire [20:0] sdram_bankmachine2_req_addr;\nwire sdram_bankmachine2_req_lock;\nreg sdram_bankmachine2_req_wdata_ready = 1'd0;\nreg sdram_bankmachine2_req_rdata_valid = 1'd0;\nwire sdram_bankmachine2_refresh_req;\nreg sdram_bankmachine2_refresh_gnt = 1'd0;\nreg sdram_bankmachine2_cmd_valid = 1'd0;\nreg sdram_bankmachine2_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine2_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine2_cmd_payload_ba;\nreg sdram_bankmachine2_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine2_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine2_cmd_payload_we = 1'd0;\nreg sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine2_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine2_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine2_auto_precharge = 1'd0;\nwire sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine2_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine2_cmd_buffer_lookahead_source_ready;\nwire sdram_bankm"}
{"text": "achine2_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine2_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;\nwire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;\nwire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;\nwire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;\nwire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;\nwire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;\nreg [4:0] sdram_bankmachine2_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine2_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine2_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine2_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine2_cmd_buffer_sink_valid;\nwire sdram_bankmachine2_cmd_buffer_sink_ready;\nwire sdram_bankmachine2_cmd_buffer_sink_first;\nwire sdram_bankmachine2_cmd_buffer_sink_last;\nwire sdram_bankmachine2_cmd_buffer_sink_payload_we;\nwire [20:0] sdram_bankmachine2_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine2_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine2_cmd_buffer_source_ready;\nreg sdram_bankmachine2_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine2_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine2_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine2_row = 13'd0;\nreg sdram_bankmachine2_row_opened = 1'd0;\nwire sdram_bankmachine2_row_hit;\nreg sdram_bankmachine2_row_open = 1'd0;\nreg sdram_bankmachine2_row_close = 1'd0;\nreg sdram_bankmachine2_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine2_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine2_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine2_twtpcon_count = 2'd0;\nwire sdram_bankmachine2_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine2_trccon_ready = 1'd1;\nwire sdram_bankmachine2_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine2_trascon_ready = 1'd1;\nwire sdram_bankmachine3_req_valid;\nwire sdram_bankmachine3_req_ready;\nwire sdram_bankmachine3_req_we;\nwire [20:0] sdram_bankmachine3_req_addr;\nwire sdram_bankmachine3_req_lock;\nreg sdram_bankmachine3_req_wdata_ready = 1'd0;\nreg sdram_bankmachine3_req_rdata_valid = 1'd0;\nwire sdram_bankmachine3_refresh_req;\nreg sdram_bankmachine3_refresh_gnt = 1'd0;\nreg sdram_bankmachine3_cmd_valid = 1'd0;\nreg sdram_bankmachine3_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine3_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine3_cmd_payload_ba;\nreg sdram_bankmachine3_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine3_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine3_cmd_payload_we = 1'd0;\nreg sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine3_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine3_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine3_auto_precharge = 1'd0;\nwire sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine3_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine3_cmd_buffer_lookahead_source_ready;\nwire sdram_bankmachine3_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine3_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;\nwire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;\nwire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;\nwire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;\nwire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;\nwire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;\nreg [4:0] sdram_bankmachine3_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine3_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine3_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine3_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine3_cmd_buffer_sink_valid;\nwire sdram_bankmachine3_cmd_buffer_sink_ready;\nwire sdram_bankmachine3_cmd_buffer_sink_first;\nwire sdram_bankmachine3_cmd_buffer_sink_last;\nwire sdram_bankmachine3_cmd_buffer_sink_payload_we;\nwire [20:0] sdram_bankmachine3_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine3_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine3_cmd_buffer_source_ready;\nreg sdram_bankmachine3_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine3_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine3_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine3_row = 13'd0;\nreg sdram_bankmachine3_row_opened = 1'd0;\nwire sdram_bankmachine3_row_hit;\nreg sdram_bankmachine3_row_open = 1'd0;\nreg sdram_bankmachine3_row_close = 1'd0;\nreg sdram_bankmachine3_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine3_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine3_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine3_twtpcon_count = 2'd0;\nwire sdram_bankmachine3_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine3_trccon_ready = 1'd1;\nwire sdram_bankmachine3_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine3_trascon_ready = 1'd1;\nwire sdram_bankmachine4_req_valid;\nwire sdram_bankmachine4_req_ready;\nwire sdram_bankmachine4_req_we;\nwire [20:0] sdram_bankmachine4_req_addr;\nwire sdram_bankmachine4_req_lock;\nreg sdram_bankmachine4_req_wdata_ready = 1'd0;\nreg sdram_bankmachine4_req_rdata_valid = 1'd0;\nwire sdram_bankmachine4_refresh_req;\nreg sdram_bankmachine4_refresh_gnt = 1'd0;\nreg sdram_bankmachine4_cmd_valid = 1'd0;\nreg sdram_bankmachine4_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine4_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine4_cmd_payload_ba;\nreg sdram_bankmachine4_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine4_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine4_cmd_payload_we = 1'd0;\nreg sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine4_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine4_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine4_auto_precharge = 1'd0;\nwire sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine4_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine4_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine4_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine4_cmd_buffer_lookahead_source_ready;\nwire sdram_bankmachine4_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine4_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we;\nwire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;\nwire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re;\nwire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;\nwire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;\nwire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;\nreg [4:0] sdram_bankmachine4_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine4_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine4_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine4_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine4_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine4_cmd_buffer_sink_valid;\nwire sdram_bankmachine4_cmd_buffer_sink_ready;\nwire sdram_bankmachine4_cmd_buffer_sink_first;\nwire sdram_bankmachine4_cmd_buffer_sink_last;\nwire sdram_bankmachine4_cmd_buffer_sink_payload_we;\nwire [20:0] sdram_bankmachine4_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine4_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine4_cmd_buffer_source_ready;\nreg sdram_bankmachine4_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine4_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine4_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine4_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine4_row = 13'd0;\nreg sdram_bankmachine4_row_opened = 1'd0;\nwire sdram_bankmachine4_row_hit;\nreg sdram_bankmachine4_row_open = 1'd0;\nreg sdram_bankmachine4_row_close = 1'd0;\nreg sdram_bankmachine4_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine4_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine4_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine4_twtpcon_count = 2'd0;\nwire sdram_bankmachine4_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine4_trccon_ready = 1'd1;\nwire sdram_bankmachine4_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine4_trascon_ready = 1'd1;\nwire sdram_bankmachine5_req_valid;\nwire sdram_bankmachine5_req_ready;\nwire sdram_bankmachine5_req_we;\nwire [20:0] sdram_bankmachine5_req_addr;\nwire sdram_bankmachine5_req_lock;\nreg sdram_bankmachine5_req_wdata_ready = 1'd0;\nreg sdram_bankmachine5_req_rdata_valid = 1'd0;\nwire sdram_bankmachine5_refresh_req;\nreg sdram_bankmachine5_refresh_gnt = 1'd0;\nreg sdram_bankmachine5_cmd_valid = 1'd0;\nreg sdram_bankmachine5_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine5_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine5_cmd_payload_ba;\nreg sdram_bankmachine5_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine5_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine5_cmd_payload_we = 1'd0;\nreg sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine5_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine5_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine5_auto_precharge = 1'd0;\nwire sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine5_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine5_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine5_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine5_cmd_buffer_lookahead_source_ready;\nwire sdram_bankmachine5_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine5_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we;\nwire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;\nwire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re;\nwire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;\nwire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;\nwire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;\nreg [4:0] sdram_bankmachine5_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine5_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine5_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine5_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine5_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine5_cmd_buffer_sink_valid;\nwire sdram_bankmachine5_cmd_buffer_sink_ready;\nwire sdram_bankmachine5_cmd_buffer_sink_first;\nwire sdram_bankmachine5_cmd_buffer_sink_last;\nwire sdram_bankmachine5_cmd_buffer_sink_payload_we;\nwire [20:0] sdram_bankmachine5_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine5_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine5_cmd_buffer_source_ready;\nreg sdram_bankmachine5_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine5_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine5_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine5_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine5_row = 13'd0;\nreg sdram_bankmachine5_row_opened = 1'd0;\nwire sdram_bankmachine5_row_hit;\nreg sdram_bankmachine5_row_open = 1'd0;\nreg sdram_bankmachine5_row_close = 1'd0;\nreg sdram_bankmachine5_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine5_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine5_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine5_twtpcon_count = 2'd0;\nwire sdram_bankmachine5_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine5_trccon_ready = 1'd1;\nwire sdram_bankmachine5_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine5_trascon_ready = 1'd1;\nwire sdram_bankmachine6_req_valid;\nwire sdram_bankmachine6_req_ready;\nwire sdram_bankmachine6_req_we;\nwire [20:0] sdram_bankmachine6_req_addr;\nwire sdram_bankmachine6_req_lock;\nreg sdram_bankmachine6_req_wdata_ready = 1'd0;\nreg sdram_bankmachine6_req_rdata_valid = 1'd0;\nwire sdram_bankmachine6_refresh_req;\nreg sdram_bankmachine6_refresh_gnt = 1'd0;\nreg sdram_bankmachine6_cmd_valid = 1'd0;\nreg sdram_bankmachine6_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine6_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine6_cmd_payload_ba;\nreg sdram_bankmachine6_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine6_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine6_cmd_payload_we = 1'd0;\nreg sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine6_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine6_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine6_auto_precharge = 1'd0;\nwire sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine6_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine6_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine6_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine6_cmd_buffer_lookahead_source_ready;\nwire sdram_bankmachine6_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine6_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we;\nwire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;\nwire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re;\nwire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;\nwire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;\nwire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;\nreg [4:0] sdram_bankmachine6_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine6_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine6_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine6_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine6_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine6_cmd_buffer_sink_valid;\nwire sdram_bankmachine6_cmd_buffer_sink_ready;\nwire sdram_bankmachine6_cmd_buffer_sink_first;\nwire sdram_bankmachine6_cmd_buffer_sink_last;\nwire sdram_bankmachine6_cmd_buffer_s"}
{"text": "ink_payload_we;\nwire [20:0] sdram_bankmachine6_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine6_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine6_cmd_buffer_source_ready;\nreg sdram_bankmachine6_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine6_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine6_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine6_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine6_row = 13'd0;\nreg sdram_bankmachine6_row_opened = 1'd0;\nwire sdram_bankmachine6_row_hit;\nreg sdram_bankmachine6_row_open = 1'd0;\nreg sdram_bankmachine6_row_close = 1'd0;\nreg sdram_bankmachine6_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine6_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine6_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine6_twtpcon_count = 2'd0;\nwire sdram_bankmachine6_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine6_trccon_ready = 1'd1;\nwire sdram_bankmachine6_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine6_trascon_ready = 1'd1;\nwire sdram_bankmachine7_req_valid;\nwire sdram_bankmachine7_req_ready;\nwire sdram_bankmachine7_req_we;\nwire [20:0] sdram_bankmachine7_req_addr;\nwire sdram_bankmachine7_req_lock;\nreg sdram_bankmachine7_req_wdata_ready = 1'd0;\nreg sdram_bankmachine7_req_rdata_valid = 1'd0;\nwire sdram_bankmachine7_refresh_req;\nreg sdram_bankmachine7_refresh_gnt = 1'd0;\nreg sdram_bankmachine7_cmd_valid = 1'd0;\nreg sdram_bankmachine7_cmd_ready = 1'd0;\nreg [12:0] sdram_bankmachine7_cmd_payload_a = 13'd0;\nwire [2:0] sdram_bankmachine7_cmd_payload_ba;\nreg sdram_bankmachine7_cmd_payload_cas = 1'd0;\nreg sdram_bankmachine7_cmd_payload_ras = 1'd0;\nreg sdram_bankmachine7_cmd_payload_we = 1'd0;\nreg sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;\nreg sdram_bankmachine7_cmd_payload_is_read = 1'd0;\nreg sdram_bankmachine7_cmd_payload_is_write = 1'd0;\nreg sdram_bankmachine7_auto_precharge = 1'd0;\nwire sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;\nwire sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;\nreg sdram_bankmachine7_cmd_buffer_lookahead_sink_first = 1'd0;\nreg sdram_bankmachine7_cmd_buffer_lookahead_sink_last = 1'd0;\nwire sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;\nwire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;\nwire sdram_bankmachine7_cmd_buffer_lookahead_source_valid;\nwire sdram_bankmachine7_cmd_buffer_lookahead_source_ready;\nwire sdram_bankmachine7_cmd_buffer_lookahead_source_first;\nwire sdram_bankmachine7_cmd_buffer_lookahead_source_last;\nwire sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;\nwire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;\nwire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we;\nwire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;\nwire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re;\nwire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;\nwire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;\nwire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;\nreg [4:0] sdram_bankmachine7_cmd_buffer_lookahead_level = 5'd0;\nreg sdram_bankmachine7_cmd_buffer_lookahead_replace = 1'd0;\nreg [3:0] sdram_bankmachine7_cmd_buffer_lookahead_produce = 4'd0;\nreg [3:0] sdram_bankmachine7_cmd_buffer_lookahead_consume = 4'd0;\nreg [3:0] sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr = 4'd0;\nwire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r;\nwire sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;\nwire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;\nwire sdram_bankmachine7_cmd_buffer_lookahead_do_read;\nwire [3:0] sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr;\nwire [23:0] sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;\nwire sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we;\nwire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr;\nwire sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first;\nwire sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last;\nwire sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;\nwire [20:0] sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;\nwire sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;\nwire sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;\nwire sdram_bankmachine7_cmd_buffer_sink_valid;\nwire sdram_bankmachine7_cmd_buffer_sink_ready;\nwire sdram_bankmachine7_cmd_buffer_sink_first;\nwire sdram_bankmachine7_cmd_buffer_sink_last;\nwire sdram_bankmachine7_cmd_buffer_sink_payload_we;\nwire [20:0] sdram_bankmachine7_cmd_buffer_sink_payload_addr;\nreg sdram_bankmachine7_cmd_buffer_source_valid = 1'd0;\nwire sdram_bankmachine7_cmd_buffer_source_ready;\nreg sdram_bankmachine7_cmd_buffer_source_first = 1'd0;\nreg sdram_bankmachine7_cmd_buffer_source_last = 1'd0;\nreg sdram_bankmachine7_cmd_buffer_source_payload_we = 1'd0;\nreg [20:0] sdram_bankmachine7_cmd_buffer_source_payload_addr = 21'd0;\nreg [12:0] sdram_bankmachine7_row = 13'd0;\nreg sdram_bankmachine7_row_opened = 1'd0;\nwire sdram_bankmachine7_row_hit;\nreg sdram_bankmachine7_row_open = 1'd0;\nreg sdram_bankmachine7_row_close = 1'd0;\nreg sdram_bankmachine7_row_col_n_addr_sel = 1'd0;\nwire sdram_bankmachine7_twtpcon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine7_twtpcon_ready = 1'd0;\nreg [1:0] sdram_bankmachine7_twtpcon_count = 2'd0;\nwire sdram_bankmachine7_trccon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine7_trccon_ready = 1'd1;\nwire sdram_bankmachine7_trascon_valid;\n(* dont_touch = \"true\" *) reg sdram_bankmachine7_trascon_ready = 1'd1;\nwire sdram_ras_allowed;\nwire sdram_cas_allowed;\nwire sdram_rdcmdphase;\nwire sdram_wrcmdphase;\nreg sdram_choose_cmd_want_reads = 1'd0;\nreg sdram_choose_cmd_want_writes = 1'd0;\nreg sdram_choose_cmd_want_cmds = 1'd0;\nreg sdram_choose_cmd_want_activates = 1'd0;\nwire sdram_choose_cmd_cmd_valid;\nreg sdram_choose_cmd_cmd_ready = 1'd0;\nwire [12:0] sdram_choose_cmd_cmd_payload_a;\nwire [2:0] sdram_choose_cmd_cmd_payload_ba;\nreg sdram_choose_cmd_cmd_payload_cas = 1'd0;\nreg sdram_choose_cmd_cmd_payload_ras = 1'd0;\nreg sdram_choose_cmd_cmd_payload_we = 1'd0;\nwire sdram_choose_cmd_cmd_payload_is_cmd;\nwire sdram_choose_cmd_cmd_payload_is_read;\nwire sdram_choose_cmd_cmd_payload_is_write;\nreg [7:0] sdram_choose_cmd_valids = 8'd0;\nwire [7:0] sdram_choose_cmd_request;\nreg [2:0] sdram_choose_cmd_grant = 3'd0;\nwire sdram_choose_cmd_ce;\nreg sdram_choose_req_want_reads = 1'd0;\nreg sdram_choose_req_want_writes = 1'd0;\nreg sdram_choose_req_want_cmds = 1'd0;\nreg sdram_choose_req_want_activates = 1'd0;\nwire sdram_choose_req_cmd_valid;\nreg sdram_choose_req_cmd_ready = 1'd0;\nwire [12:0] sdram_choose_req_cmd_payload_a;\nwire [2:0] sdram_choose_req_cmd_payload_ba;\nreg sdram_choose_req_cmd_payload_cas = 1'd0;\nreg sdram_choose_req_cmd_payload_ras = 1'd0;\nreg sdram_choose_req_cmd_payload_we = 1'd0;\nwire sdram_choose_req_cmd_payload_is_cmd;\nwire sdram_choose_req_cmd_payload_is_read;\nwire sdram_choose_req_cmd_payload_is_write;\nreg [7:0] sdram_choose_req_valids = 8'd0;\nwire [7:0] sdram_choose_req_request;\nreg [2:0] sdram_choose_req_grant = 3'd0;\nwire sdram_choose_req_ce;\nreg [12:0] sdram_nop_a = 13'd0;\nreg [2:0] sdram_nop_ba = 3'd0;\nreg [1:0] sdram_steerer_sel0 = 2'd0;\nreg [1:0] sdram_steerer_sel1 = 2'd0;\nreg sdram_steerer0 = 1'd1;\nreg sdram_steerer1 = 1'd1;\nreg sdram_steerer2 = 1'd1;\nreg sdram_steerer3 = 1'd1;\nwire sdram_trrdcon_valid;\n(* dont_touch = \"true\" *) reg sdram_trrdcon_ready = 1'd1;\nwire sdram_tfawcon_valid;\n(* dont_touch = \"true\" *) reg sdram_tfawcon_ready = 1'd1;\nwire sdram_tccdcon_valid;\n(* dont_touch = \"true\" *) reg sdram_tccdcon_ready = 1'd0;\nreg sdram_tccdcon_count = 1'd0;\nwire sdram_twtrcon_valid;\n(* dont_touch = \"true\" *) reg sdram_twtrcon_ready = 1'd0;\nreg [1:0] sdram_twtrcon_count = 2'd0;\nwire sdram_read_available;\nwire sdram_write_available;\nreg sdram_en0 = 1'd0;\nwire sdram_max_time0;\nreg [4:0] sdram_time0 = 5'd0;\nreg sdram_en1 = 1'd0;\nwire sdram_max_time1;\nreg [3:0] sdram_time1 = 4'd0;\nwire sdram_go_to_refresh;\nwire port_flush;\nwire port_cmd_valid;\nwire port_cmd_ready;\nwire port_cmd_last;\nwire port_cmd_payload_we;\nwire [23:0] port_cmd_payload_addr;\nwire port_wdata_valid;\nwire port_wdata_ready;\nwire [63:0] port_wdata_payload_data;\nwire [7:0] port_wdata_payload_we;\nwire port_rdata_valid;\nwire port_rdata_ready;\nwire [63:0] port_rdata_payload_data;\nwire [29:0] wb_sdram_adr;\nwire [31:0] wb_sdram_dat_w;\nreg [31:0] wb_sdram_dat_r = 32'd0;\nwire [3:0] wb_sdram_sel;\nwire wb_sdram_cyc;\nwire wb_sdram_stb;\nreg wb_sdram_ack = 1'd0;\nwire wb_sdram_we;\nwire [2:0] wb_sdram_cti;\nwire [1:0] wb_sdram_bte;\nreg wb_sdram_err = 1'd0;\nwire [29:0] interface_adr;\nwire [63:0] interface_dat_w;\nwire [63:0] interface_dat_r;\nwire [7:0] interface_sel;\nreg interface_cyc = 1'd0;\nreg interface_stb = 1'd0;\nwire interface_ack;\nreg interface_we = 1'd0;\nwire data_port_adr;\nwire [63:0] data_port_dat_r;\nreg [7:0] data_port_we = 8'd0;\nreg [63:0] data_port_dat_w = 64'd0;\nreg write_from_slave = 1'd0;\nreg adr_offset_r = 1'd0;\nwire tag_port_adr;\nwire [30:0] tag_port_dat_r;\nreg tag_port_we = 1'd0;\nwire [30:0] tag_port_dat_w;\nwire [29:0] tag_do_tag;\nwire tag_do_dirty;\nwire [29:0] tag_di_tag;\nreg tag_di_dirty = 1'd0;\nreg word_clr = 1'd0;\nreg word_inc = 1'd0;\nreg cmd_consumed = 1'd0;\nreg wdata_consumed = 1'd0;\nwire ack_cmd;\nwire ack_wdata;\nwire ack_rdata;\nreg init_done_storage = 1'd0;\nreg init_done_re = 1'd0;\nreg init_error_storage = 1'd0;\nreg init_error_re = 1'd0;\nreg cmd_valid = 1'd0;\nwire cmd_ready;\nreg cmd_payload_we = 1'd0;\nreg [23:0] cmd_payload_addr = 24'd0;\nwire wdata_valid;\nwire wdata_ready;\nwire wdata_first;\nwire wdata_last;\nwire [63:0] wdata_payload_data;\nwire [7:0] wdata_payload_we;\nwire rdata_valid;\nwire rdata_ready;\nreg rdata_first = 1'd0;\nreg rdata_last = 1'd0;\nwire [63:0] rdata_payload_data;\nwire aw_valid;\nwire aw_ready;\nreg aw_first = 1'd0;\nreg aw_last = 1'd0;\nwire [26:0] aw_payload_addr;\nwire [1:0] aw_payload_burst;\nwire [7:0] aw_payload_len;\nwire [3:0] aw_payload_size;\nreg [1:0] aw_payload_lock = 2'd0;\nreg [2:0] aw_payload_prot = 3'd0;\nreg [3:0] aw_payload_cache = 4'd0;\nreg [3:0] aw_payload_qos = 4'd0;\nwire [5:0] aw_payload_id;\nwire w_valid;\nreg w_ready = 1'd0;\nreg w_first = 1'd0;\nwire w_last;\nwire [63:0] w_payload_data;\nwire [7:0] w_payload_strb;\nreg [5:0] w_payload_id = 6'd0;\nwire b_valid;\nwire b_ready;\nwire b_first;\nwire b_last;\nwire [1:0] b_payload_resp;\nwire [5:0] b_payload_id;\nwire ar_valid;\nwire ar_ready;\nreg ar_first = 1'd0;\nreg ar_last = 1'd0;\nwire [26:0] ar_payload_addr;\nwire [1:0] ar_payload_burst;\nwire [7:0] ar_payload_len;\nwire [3:0] ar_payload_size;\nreg [1:0] ar_payload_lock = 2'd0;\nreg [2:0] ar_payload_prot = 3'd0;\nreg [3:0] ar_payload_cache = 4'd0;\nreg [3:0] ar_payload_qos = 4'd0;\nwire [5:0] ar_payload_id;\nwire r_valid;\nwire r_ready;\nwire r_first;\nwire r_last;\nreg [1:0] r_payload_resp = 2'd0;\nwire [63:0] r_payload_data;\nwire [5:0] r_payload_id;\nwire write_cmd_request;\nwire write_cmd_grant;\nwire write_aw_buffer_sink_valid;\nwire write_aw_buffer_sink_ready;\nwire write_aw_buffer_sink_first;\nwire write_aw_buffer_sink_last;\nwire [26:0] write_aw_buffer_sink_payload_addr;\nwire [1:0] write_aw_buffer_sink_payload_burst;\nwire [7:0] write_aw_buffer_sink_payload_len;\nwire [3:0] write_aw_buffer_sink_payload_size;\nwire [1:0] write_aw_buffer_sink_payload_lock;\nwire [2:0] write_aw_buffer_sink_payload_prot;\nwire [3:0] write_aw_buffer_sink_payload_cache;\nwire [3:0] write_aw_buffer_sink_payload_qos;\nwire [5:0] write_aw_buffer_sink_payload_id;\nreg write_aw_buffer_source_valid = 1'd0;\nreg write_aw_buffer_source_ready = 1'd0;\nreg write_aw_buffer_source_first = 1'd0;\nreg write_aw_buffer_source_last = 1'd0;\nreg [26:0] write_aw_buffer_source_payload_addr = 27'd0;\nreg [1:0] write_aw_buffer_source_payload_burst = 2'd0;\nreg [7:0] write_aw_buffer_source_payload_len = 8'd0;\nreg [3:0] write_aw_buffer_source_payload_size = 4'd0;\nreg [1:0] write_aw_buffer_source_payload_lock = 2'd0;\nreg [2:0] write_aw_buffer_source_payload_prot = 3'd0;\nreg [3:0] write_aw_buffer_source_payload_cache = 4'd0;\nreg [3:0] write_aw_buffer_source_payload_qos = 4'd0;\nreg [5:0] write_aw_buffer_source_payload_id = 6'd0;\nwire write_aw_valid;\nreg write_aw_ready = 1'd0;\nwire write_aw_first;\nwire write_aw_last;\nwire [26:0] write_aw_payload_addr;\nwire [5:0] write_aw_payload_id;\nreg [7:0] write_beat_count = 8'd0;\nwire [11:0] write_beat_size;\nreg [11:0] write_beat_offset = 12'd0;\nwire [11:0] write_beat_wrap;\nreg write_w_buffer_sink_valid = 1'd0;\nwire write_w_buffer_sink_ready;\nreg write_w_buffer_sink_first = 1'd0;\nreg write_w_buffer_sink_last = 1'd0;\nreg [63:0] write_w_buffer_sink_payload_data = 64'd0;\nreg [7:0] write_w_buffer_sink_payload_strb = 8'd0;\nreg [5:0] write_w_buffer_sink_payload_id = 6'd0;\nwire write_w_buffer_source_valid;\nwire write_w_buffer_source_ready;\nwire write_w_buffer_source_first;\nwire write_w_buffer_source_last;\nwire [63:0] write_w_buffer_source_payload_data;\nwire [7:0] write_w_buffer_source_payload_strb;\nwire [5:0] write_w_buffer_source_payload_id;\nwire write_w_buffer_re;\nreg write_w_buffer_readable = 1'd0;\nwire write_w_buffer_syncfifo_we;\nwire write_w_buffer_syncfifo_writable;\nwire write_w_buffer_syncfifo_re;\nwire write_w_buffer_syncfifo_readable;\nwire [79:0] write_w_buffer_syncfifo_din;\nwire [79:0] write_w_buffer_syncfifo_dout;\nreg [4:0] write_w_buffer_level0 = 5'd0;\nreg write_w_buffer_replace = 1'd0;\nreg [3:0] write_w_buffer_produce = 4'd0;\nreg [3:0] write_w_buffer_consume = 4'd0;\nreg [3:0] write_w_buffer_wrport_adr = 4'd0;\nwire [79:0] write_w_buffer_wrport_dat_r;\nwire write_w_buffer_wrport_we;\nwire [79:0] write_w_buffer_wrport_dat_w;\nwire write_w_buffer_do_read;\nwire [3:0] write_w_buffer_rdport_adr;\nwire [79:0] write_w_buffer_rdport_dat_r;\nwire write_w_buffer_rdport_re;\nwire [4:0] write_w_buffer_level1;\nwire [63:0] write_w_buffer_fifo_in_payload_data;\nwire [7:0] write_w_buffer_fifo_in_payload_strb;\nwire [5:0] write_w_buffer_fifo_in_payload_id;\nwire write_w_buffer_fifo_in_first;\nwire write_w_buffer_fifo_in_last;\nwire [63:0] write_w_buffer_fifo_out_payload_data;\nwire [7:0] write_w_buffer_fifo_out_payload_strb;\nwire [5:0] write_w_buffer_fifo_out_payload_id;\nwire write_w_buffer_fifo_out_first;\nwire write_w_buffer_fifo_out_last;\nwire write_id_buffer_sink_valid;\nwire write_id_buffer_sink_ready;\nreg write_id_buffer_sink_first = 1'd0;\nreg write_id_buffer_sink_last = 1'd0;\nwire [5:0] write_id_buffer_sink_payload_id;\nwire write_id_buffer_source_valid;\nreg write_id_buffer_source_ready = 1'd0;\nwire write_id_buffer_source_first;\nwire write_id_buffer_source_last;\nwire [5:0] write_id_buffer_source_payload_id;\nwire write_id_buffer_syncfifo_we;\nwire write_id_buffer_syncfifo_writable;\nwire write_id_buffer_syncfifo_re;\nwire write_id_buffer_syncfifo_readable;\nwire [7:0] write_id_buffer_syncfifo_din;\nwire [7:0] write_id_buffer_syncfifo_dout;\nreg [4:0] write_id_buffer_level = 5'd0;\nreg write_id_buffer_replace = 1'd0;\nreg [3:0] write_id_buffer_produce = 4'd0;\nreg [3:0] write_id_buffer_consume = 4'd0;\nreg [3:0] write_id_buffer_wrport_adr = 4'd0;\nwire [7:0] write_id_buffer_wrport_dat_r;\nwire write_id_buffer_wrport_we;\nwire [7:0] write_id_buffer_wrport_dat_w;\nwire write_id_buffer_do_read;\nwire [3:0] write_id_buffer_rdport_adr;\nwire [7:0] write_id_buffer_rdport_dat_r;\nwire [5:0] write_id_buffer_fifo_in_payload_id;\nwire write_id_buffer_fifo_in_first;\nwire write_id_buffer_fifo_in_last;\nwire [5:0] write_id_buffer_fifo_out_payload_id;\nwire write_id_buffer_fifo_out_first;\nwire write_id_buffer_fifo_out_last;\nreg write_resp_buffer_sink_valid = 1'd0;\nwire write_resp_buffer_sink_ready;\nreg write_resp_buffer_sink_first = 1'd0;\nreg write_resp_buffer_sink_last = 1'd0;\nreg [5:0] write_resp_buffer_sink_payload_id = 6'd0;\nreg [1:0] write_resp_buffer_sink_payload_resp = 2'd0;\nwire write_resp_buffer_source_valid;\nwire write_resp_buffer_source_ready;\nwire write_resp_buffer_source_first;\nwire write_resp_buffer_source_last;\nwire [5:0] write_resp_buffer_source_payload_id;\nwire [1:0] write_resp_buffer_source_payload_resp;\nwire write_resp_buffer_syncfifo_we;\nwire write_resp_buffer_syncfifo_writable;\nwire write_resp_buffer_syncfifo_re;\nwire write_resp_buffer_syncfifo_readable;\nwire [9:0] write_resp_buffer_syncfifo_din;\nwire [9:0] write_resp_buffer_syncfifo_dout;\nreg [4:0] write_resp_buffer_level = 5'd0;\nreg write_resp_buffer_replace = 1'd0;\nreg [3:0] write_resp_buffer_produce = 4'd0;\nreg [3:0] write_resp_buffer_consume = 4'd0;\nreg [3:0] write_resp_buffer_wrport_adr = 4'd0;\nwire [9:0] write_resp_buffer_wrport_dat_r;\nwire write_resp_buffer_wrport_we;\nwire [9:0] write_resp_buffer_wrport_dat_w;\nwire write_resp_buffer_do_read;\nwire [3:0] write_resp_buffer_rdport_adr;\nwire [9:0] write_resp_buffer_rdport_dat_r;\nwire [5:0] write_resp_buffer_fifo_in_payload_id;\nwire [1:0] write_resp_buffer_fifo_in_payload_resp;\nwire write_resp_buffer_fifo_in_first;\nwire write_resp_buffer_fifo_in_last;\nwire [5:0] write_resp_buffer_fifo_out_payload_id;\nwire [1:0] write_resp_buffer_fifo_out_payload_resp;\nwire write_resp_buffer_fifo_out_first;\nwire write_resp_buffer_fifo_out_last;\nwire read_cmd_request;\nwire read_cmd_grant;\nwire read_can_read;\nwire read_ar_buffer_sink_valid;\nwire read_ar_buffer_sink_ready;\nwire read_ar_buffer_sink_first;\nwire read_ar_buffer_sink_last;\nwire [26:0] read_ar_buffer_sink_payload_addr;\nwire [1:0] read_ar_buffer_sink_payload_burst;\nwire [7:0] read_ar_buffer_sink_payload_len;\nwire [3:0] read_ar_buffer_sink_payload_size;\nwire [1:0] read_ar_buffer_sink_payload_lock;\nwire [2:0] read_ar_buffer_sink_payload_prot;\nwire [3:0] read_ar_buffer_sink_payload_cache;\nwire [3:0] read_ar_buffer_sink_payload_qos;\nwire [5:0] read_ar_buffer_sink_payload_id;\nreg read_ar_buffer_source_valid = 1'd0;\nreg read_ar_buffer_source_ready = 1'd0;\nreg read_ar_buffer_source_first = 1'd0;\nreg read_ar_buffer_source_last = 1'd0;\nreg [26:0] read_ar_buffer_source_payload_addr = 27'd0;\nreg [1:0] read_ar_buffer_source_payload_burst = 2'd0;\nreg [7:0] read_ar_buffer_source_payload_len = 8'd0;\nreg [3:0] read_ar_buffer_source_payload_size = 4'd0;\nreg [1:0] read_ar_buffer_source_payload_lock = 2'd0;\nreg [2:0] read_ar_buffer_source_payload_prot = 3'd0;\nreg [3:0] read_ar_buffer_source_payload_cache = 4'd0;\nreg [3:0] read_ar_buffer_source_payload_qos = 4'd0;\nreg [5:0] read_ar_buffer_source_payload_id = 6'd0;\nwire read_ar_valid;\nreg read_ar_ready = 1'd0;\nwire read_ar_first;\nwire read_ar_last;\nwire [26:0] read_ar_payload_addr;\nwire [5:0] read_ar_payload_id;\nreg [7:0] read_beat_count = 8'd0;\nwire [11:0] read_beat_size;\nreg [11:0] read_beat_offset = 12'd0;\nwire [11:0] read_beat_wrap;\nwire read_r_buffer_sink_valid;\nwire read_r_buffer_sink_ready;\nwire read_r_buffer_sink_first;\nwire read_r_buffer_sink_last;\nreg [1:0] read_r_buffer_sink_payload_resp = 2'd0;\nwire [63:0] read_r_buffer_sink_payload_data;\nreg [5:0] read_r_buffer_sink_payload_id = 6'd0;\nwire read_r_buffer_source_valid;\nwire read_r_buffer_source_ready;\nwire read_r_buffer_source_first;\nwire read_r_buffer_source_last;\nwire [1:0] read_r_buffer_source_payload_resp;\nwire [63:0] read_r_buffer_source_payload_data;\nwire [5:0] read_r_buffer_source_payload_id;\nwire read_r_buffer_re;\nreg read_r_buffer_readable = 1'd0;\nwire read_r_buffer_syncfifo_we;\nwire read_r_buffer_syncfifo_writable;\nwire read_r_buffer_syncfifo_re;\nwire read_r_buffer_syncfifo_readable;\nwire [73:0] read_r_buffer_syncfifo_din;\nwire [73:0] read_r_buffer_syncfifo_dout;\nreg [4:0] read_r_buffer_level0 = 5'd0;\nreg read_r_buffer_replace = 1'd0;\nreg [3:0] read_r_buffer_produce = 4'd0;\nreg [3:0] read_r_buffer_consume = 4'd0;\nreg [3:0] read_r_buffer_wrport_adr = 4'd0;\nwire [73:0] read_r_buffer_wrport_dat_r;\nwire read_r_buffer_wrport_we;\nwire [73:0] read_r_buffer_wrport_dat_w;\nwire read_r_buffer_do_read;\nwire [3:0] read_r_buffer_rdport_adr;\nwire [73:0] read_r_buffer_rdport_dat_r;\nwire read_r_buffer_rdport_re;\nwire [4:0] read_r_buffer_level1;\nwire [1:0] read_r_buffer_fifo_in_payload_resp;\nwire [63:0] read_r_buffer_fifo_in_payload_data;\nwire [5:0] read_r_buffer_fifo_in_payload_id;\nwire read_r_buffer_fifo_in_first;\nwire read_r_buffer_fifo_in_last;\nwire [1:0] read_r"}
{"text": "_buffer_fifo_out_payload_resp;\nwire [63:0] read_r_buffer_fifo_out_payload_data;\nwire [5:0] read_r_buffer_fifo_out_payload_id;\nwire read_r_buffer_fifo_out_first;\nwire read_r_buffer_fifo_out_last;\nwire read_r_buffer_queue;\nwire read_r_buffer_dequeue;\nreg [4:0] read_r_buffer_level2 = 5'd0;\nwire read_id_buffer_sink_valid;\nwire read_id_buffer_sink_ready;\nreg read_id_buffer_sink_first = 1'd0;\nwire read_id_buffer_sink_last;\nwire [5:0] read_id_buffer_sink_payload_id;\nwire read_id_buffer_source_valid;\nwire read_id_buffer_source_ready;\nwire read_id_buffer_source_first;\nwire read_id_buffer_source_last;\nwire [5:0] read_id_buffer_source_payload_id;\nwire read_id_buffer_syncfifo_we;\nwire read_id_buffer_syncfifo_writable;\nwire read_id_buffer_syncfifo_re;\nwire read_id_buffer_syncfifo_readable;\nwire [7:0] read_id_buffer_syncfifo_din;\nwire [7:0] read_id_buffer_syncfifo_dout;\nreg [4:0] read_id_buffer_level = 5'd0;\nreg read_id_buffer_replace = 1'd0;\nreg [3:0] read_id_buffer_produce = 4'd0;\nreg [3:0] read_id_buffer_consume = 4'd0;\nreg [3:0] read_id_buffer_wrport_adr = 4'd0;\nwire [7:0] read_id_buffer_wrport_dat_r;\nwire read_id_buffer_wrport_we;\nwire [7:0] read_id_buffer_wrport_dat_w;\nwire read_id_buffer_do_read;\nwire [3:0] read_id_buffer_rdport_adr;\nwire [7:0] read_id_buffer_rdport_dat_r;\nwire [5:0] read_id_buffer_fifo_in_payload_id;\nwire read_id_buffer_fifo_in_first;\nwire read_id_buffer_fifo_in_last;\nwire [5:0] read_id_buffer_fifo_out_payload_id;\nwire read_id_buffer_fifo_out_first;\nwire read_id_buffer_fifo_out_last;\nreg [1:0] request = 2'd0;\nreg grant = 1'd0;\nwire ce;\nwire subfragments_reset0;\nwire subfragments_reset1;\nwire subfragments_reset2;\nwire subfragments_reset3;\nwire subfragments_reset4;\nwire subfragments_reset5;\nwire subfragments_reset6;\nwire subfragments_reset7;\nwire subfragments_pll_fb;\nreg [1:0] subfragments_refresher_state = 2'd0;\nreg [1:0] subfragments_refresher_next_state = 2'd0;\nreg [2:0] subfragments_bankmachine0_state = 3'd0;\nreg [2:0] subfragments_bankmachine0_next_state = 3'd0;\nreg [2:0] subfragments_bankmachine1_state = 3'd0;\nreg [2:0] subfragments_bankmachine1_next_state = 3'd0;\nreg [2:0] subfragments_bankmachine2_state = 3'd0;\nreg [2:0] subfragments_bankmachine2_next_state = 3'd0;\nreg [2:0] subfragments_bankmachine3_state = 3'd0;\nreg [2:0] subfragments_bankmachine3_next_state = 3'd0;\nreg [2:0] subfragments_bankmachine4_state = 3'd0;\nreg [2:0] subfragments_bankmachine4_next_state = 3'd0;\nreg [2:0] subfragments_bankmachine5_state = 3'd0;\nreg [2:0] subfragments_bankmachine5_next_state = 3'd0;\nreg [2:0] subfragments_bankmachine6_state = 3'd0;\nreg [2:0] subfragments_bankmachine6_next_state = 3'd0;\nreg [2:0] subfragments_bankmachine7_state = 3'd0;\nreg [2:0] subfragments_bankmachine7_next_state = 3'd0;\nreg [3:0] subfragments_multiplexer_state = 4'd0;\nreg [3:0] subfragments_multiplexer_next_state = 4'd0;\nwire [1:0] subfragments_roundrobin0_request;\nreg subfragments_roundrobin0_grant = 1'd0;\nwire subfragments_roundrobin0_ce;\nwire [1:0] subfragments_roundrobin1_request;\nreg subfragments_roundrobin1_grant = 1'd0;\nwire subfragments_roundrobin1_ce;\nwire [1:0] subfragments_roundrobin2_request;\nreg subfragments_roundrobin2_grant = 1'd0;\nwire subfragments_roundrobin2_ce;\nwire [1:0] subfragments_roundrobin3_request;\nreg subfragments_roundrobin3_grant = 1'd0;\nwire subfragments_roundrobin3_ce;\nwire [1:0] subfragments_roundrobin4_request;\nreg subfragments_roundrobin4_grant = 1'd0;\nwire subfragments_roundrobin4_ce;\nwire [1:0] subfragments_roundrobin5_request;\nreg subfragments_roundrobin5_grant = 1'd0;\nwire subfragments_roundrobin5_ce;\nwire [1:0] subfragments_roundrobin6_request;\nreg subfragments_roundrobin6_grant = 1'd0;\nwire subfragments_roundrobin6_ce;\nwire [1:0] subfragments_roundrobin7_request;\nreg subfragments_roundrobin7_grant = 1'd0;\nwire subfragments_roundrobin7_ce;\nreg subfragments_locked0 = 1'd0;\nreg subfragments_locked1 = 1'd0;\nreg subfragments_locked2 = 1'd0;\nreg subfragments_locked3 = 1'd0;\nreg subfragments_locked4 = 1'd0;\nreg subfragments_locked5 = 1'd0;\nreg subfragments_locked6 = 1'd0;\nreg subfragments_locked7 = 1'd0;\nreg subfragments_locked8 = 1'd0;\nreg subfragments_locked9 = 1'd0;\nreg subfragments_locked10 = 1'd0;\nreg subfragments_locked11 = 1'd0;\nreg subfragments_locked12 = 1'd0;\nreg subfragments_locked13 = 1'd0;\nreg subfragments_locked14 = 1'd0;\nreg subfragments_locked15 = 1'd0;\nreg subfragments_new_master_wdata_ready0 = 1'd0;\nreg subfragments_new_master_wdata_ready1 = 1'd0;\nreg subfragments_new_master_rdata_valid0 = 1'd0;\nreg subfragments_new_master_rdata_valid1 = 1'd0;\nreg subfragments_new_master_rdata_valid2 = 1'd0;\nreg subfragments_new_master_rdata_valid3 = 1'd0;\nreg subfragments_new_master_rdata_valid4 = 1'd0;\nreg subfragments_new_master_rdata_valid5 = 1'd0;\nreg subfragments_new_master_rdata_valid6 = 1'd0;\nreg subfragments_new_master_rdata_valid7 = 1'd0;\nreg subfragments_new_master_rdata_valid8 = 1'd0;\nreg subfragments_new_master_rdata_valid9 = 1'd0;\nreg subfragments_new_master_rdata_valid10 = 1'd0;\nreg subfragments_new_master_rdata_valid11 = 1'd0;\nreg subfragments_new_master_rdata_valid12 = 1'd0;\nreg subfragments_new_master_rdata_valid13 = 1'd0;\nreg subfragments_new_master_rdata_valid14 = 1'd0;\nreg subfragments_new_master_rdata_valid15 = 1'd0;\nreg subfragments_new_master_rdata_valid16 = 1'd0;\nreg subfragments_new_master_rdata_valid17 = 1'd0;\nreg [1:0] subfragments_state = 2'd0;\nreg [1:0] subfragments_next_state = 2'd0;\nreg [13:0] litedramcore_litedramcore_adr = 14'd0;\nreg litedramcore_litedramcore_we = 1'd0;\nreg [7:0] litedramcore_litedramcore_dat_w = 8'd0;\nwire [7:0] litedramcore_litedramcore_dat_r;\nwire [29:0] litedramcore_litedramcore_wishbone_adr;\nwire [31:0] litedramcore_litedramcore_wishbone_dat_w;\nreg [31:0] litedramcore_litedramcore_wishbone_dat_r = 32'd0;\nwire [3:0] litedramcore_litedramcore_wishbone_sel;\nwire litedramcore_litedramcore_wishbone_cyc;\nwire litedramcore_litedramcore_wishbone_stb;\nreg litedramcore_litedramcore_wishbone_ack = 1'd0;\nwire litedramcore_litedramcore_wishbone_we;\nwire [2:0] litedramcore_litedramcore_wishbone_cti;\nwire [1:0] litedramcore_litedramcore_wishbone_bte;\nreg litedramcore_litedramcore_wishbone_err = 1'd0;\nwire [29:0] litedramcore_shared_adr;\nwire [31:0] litedramcore_shared_dat_w;\nreg [31:0] litedramcore_shared_dat_r = 32'd0;\nwire [3:0] litedramcore_shared_sel;\nwire litedramcore_shared_cyc;\nwire litedramcore_shared_stb;\nreg litedramcore_shared_ack = 1'd0;\nwire litedramcore_shared_we;\nwire [2:0] litedramcore_shared_cti;\nwire [1:0] litedramcore_shared_bte;\nwire litedramcore_shared_err;\nwire [1:0] litedramcore_request;\nreg litedramcore_grant = 1'd0;\nreg [3:0] litedramcore_slave_sel = 4'd0;\nreg [3:0] litedramcore_slave_sel_r = 4'd0;\nreg litedramcore_error = 1'd0;\nwire litedramcore_wait;\nwire litedramcore_done;\nreg [19:0] litedramcore_count = 20'd1000000;\nwire [13:0] litedramcore_interface0_bank_bus_adr;\nwire litedramcore_interface0_bank_bus_we;\nwire [7:0] litedramcore_interface0_bank_bus_dat_w;\nreg [7:0] litedramcore_interface0_bank_bus_dat_r = 8'd0;\nwire litedramcore_csrbank0_reset0_re;\nwire litedramcore_csrbank0_reset0_r;\nwire litedramcore_csrbank0_reset0_we;\nwire litedramcore_csrbank0_reset0_w;\nwire litedramcore_csrbank0_scratch3_re;\nwire [7:0] litedramcore_csrbank0_scratch3_r;\nwire litedramcore_csrbank0_scratch3_we;\nwire [7:0] litedramcore_csrbank0_scratch3_w;\nwire litedramcore_csrbank0_scratch2_re;\nwire [7:0] litedramcore_csrbank0_scratch2_r;\nwire litedramcore_csrbank0_scratch2_we;\nwire [7:0] litedramcore_csrbank0_scratch2_w;\nwire litedramcore_csrbank0_scratch1_re;\nwire [7:0] litedramcore_csrbank0_scratch1_r;\nwire litedramcore_csrbank0_scratch1_we;\nwire [7:0] litedramcore_csrbank0_scratch1_w;\nwire litedramcore_csrbank0_scratch0_re;\nwire [7:0] litedramcore_csrbank0_scratch0_r;\nwire litedramcore_csrbank0_scratch0_we;\nwire [7:0] litedramcore_csrbank0_scratch0_w;\nwire litedramcore_csrbank0_bus_errors3_re;\nwire [7:0] litedramcore_csrbank0_bus_errors3_r;\nwire litedramcore_csrbank0_bus_errors3_we;\nwire [7:0] litedramcore_csrbank0_bus_errors3_w;\nwire litedramcore_csrbank0_bus_errors2_re;\nwire [7:0] litedramcore_csrbank0_bus_errors2_r;\nwire litedramcore_csrbank0_bus_errors2_we;\nwire [7:0] litedramcore_csrbank0_bus_errors2_w;\nwire litedramcore_csrbank0_bus_errors1_re;\nwire [7:0] litedramcore_csrbank0_bus_errors1_r;\nwire litedramcore_csrbank0_bus_errors1_we;\nwire [7:0] litedramcore_csrbank0_bus_errors1_w;\nwire litedramcore_csrbank0_bus_errors0_re;\nwire [7:0] litedramcore_csrbank0_bus_errors0_r;\nwire litedramcore_csrbank0_bus_errors0_we;\nwire [7:0] litedramcore_csrbank0_bus_errors0_w;\nwire litedramcore_csrbank0_sel;\nwire [13:0] litedramcore_interface1_bank_bus_adr;\nwire litedramcore_interface1_bank_bus_we;\nwire [7:0] litedramcore_interface1_bank_bus_dat_w;\nreg [7:0] litedramcore_interface1_bank_bus_dat_r = 8'd0;\nwire litedramcore_csrbank1_init_done0_re;\nwire litedramcore_csrbank1_init_done0_r;\nwire litedramcore_csrbank1_init_done0_we;\nwire litedramcore_csrbank1_init_done0_w;\nwire litedramcore_csrbank1_init_error0_re;\nwire litedramcore_csrbank1_init_error0_r;\nwire litedramcore_csrbank1_init_error0_we;\nwire litedramcore_csrbank1_init_error0_w;\nwire litedramcore_csrbank1_sel;\nwire [13:0] litedramcore_interface2_bank_bus_adr;\nwire litedramcore_interface2_bank_bus_we;\nwire [7:0] litedramcore_interface2_bank_bus_dat_w;\nreg [7:0] litedramcore_interface2_bank_bus_dat_r = 8'd0;\nwire litedramcore_csrbank2_rst0_re;\nwire litedramcore_csrbank2_rst0_r;\nwire litedramcore_csrbank2_rst0_we;\nwire litedramcore_csrbank2_rst0_w;\nwire litedramcore_csrbank2_half_sys8x_taps0_re;\nwire [4:0] litedramcore_csrbank2_half_sys8x_taps0_r;\nwire litedramcore_csrbank2_half_sys8x_taps0_we;\nwire [4:0] litedramcore_csrbank2_half_sys8x_taps0_w;\nwire litedramcore_csrbank2_wlevel_en0_re;\nwire litedramcore_csrbank2_wlevel_en0_r;\nwire litedramcore_csrbank2_wlevel_en0_we;\nwire litedramcore_csrbank2_wlevel_en0_w;\nwire litedramcore_csrbank2_dly_sel0_re;\nwire [1:0] litedramcore_csrbank2_dly_sel0_r;\nwire litedramcore_csrbank2_dly_sel0_we;\nwire [1:0] litedramcore_csrbank2_dly_sel0_w;\nwire litedramcore_csrbank2_rdphase0_re;\nwire litedramcore_csrbank2_rdphase0_r;\nwire litedramcore_csrbank2_rdphase0_we;\nwire litedramcore_csrbank2_rdphase0_w;\nwire litedramcore_csrbank2_wrphase0_re;\nwire litedramcore_csrbank2_wrphase0_r;\nwire litedramcore_csrbank2_wrphase0_we;\nwire litedramcore_csrbank2_wrphase0_w;\nwire litedramcore_csrbank2_sel;\nwire [13:0] litedramcore_interface3_bank_bus_adr;\nwire litedramcore_interface3_bank_bus_we;\nwire [7:0] litedramcore_interface3_bank_bus_dat_w;\nreg [7:0] litedramcore_interface3_bank_bus_dat_r = 8'd0;\nwire litedramcore_csrbank3_dfii_control0_re;\nwire [3:0] litedramcore_csrbank3_dfii_control0_r;\nwire litedramcore_csrbank3_dfii_control0_we;\nwire [3:0] litedramcore_csrbank3_dfii_control0_w;\nwire litedramcore_csrbank3_dfii_pi0_command0_re;\nwire [5:0] litedramcore_csrbank3_dfii_pi0_command0_r;\nwire litedramcore_csrbank3_dfii_pi0_command0_we;\nwire [5:0] litedramcore_csrbank3_dfii_pi0_command0_w;\nwire litedramcore_csrbank3_dfii_pi0_address1_re;\nwire [4:0] litedramcore_csrbank3_dfii_pi0_address1_r;\nwire litedramcore_csrbank3_dfii_pi0_address1_we;\nwire [4:0] litedramcore_csrbank3_dfii_pi0_address1_w;\nwire litedramcore_csrbank3_dfii_pi0_address0_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_address0_r;\nwire litedramcore_csrbank3_dfii_pi0_address0_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_address0_w;\nwire litedramcore_csrbank3_dfii_pi0_baddress0_re;\nwire [2:0] litedramcore_csrbank3_dfii_pi0_baddress0_r;\nwire litedramcore_csrbank3_dfii_pi0_baddress0_we;\nwire [2:0] litedramcore_csrbank3_dfii_pi0_baddress0_w;\nwire litedramcore_csrbank3_dfii_pi0_wrdata3_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata3_r;\nwire litedramcore_csrbank3_dfii_pi0_wrdata3_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata3_w;\nwire litedramcore_csrbank3_dfii_pi0_wrdata2_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata2_r;\nwire litedramcore_csrbank3_dfii_pi0_wrdata2_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata2_w;\nwire litedramcore_csrbank3_dfii_pi0_wrdata1_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata1_r;\nwire litedramcore_csrbank3_dfii_pi0_wrdata1_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata1_w;\nwire litedramcore_csrbank3_dfii_pi0_wrdata0_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata0_r;\nwire litedramcore_csrbank3_dfii_pi0_wrdata0_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_wrdata0_w;\nwire litedramcore_csrbank3_dfii_pi0_rddata3_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata3_r;\nwire litedramcore_csrbank3_dfii_pi0_rddata3_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata3_w;\nwire litedramcore_csrbank3_dfii_pi0_rddata2_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata2_r;\nwire litedramcore_csrbank3_dfii_pi0_rddata2_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata2_w;\nwire litedramcore_csrbank3_dfii_pi0_rddata1_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata1_r;\nwire litedramcore_csrbank3_dfii_pi0_rddata1_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata1_w;\nwire litedramcore_csrbank3_dfii_pi0_rddata0_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata0_r;\nwire litedramcore_csrbank3_dfii_pi0_rddata0_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi0_rddata0_w;\nwire litedramcore_csrbank3_dfii_pi1_command0_re;\nwire [5:0] litedramcore_csrbank3_dfii_pi1_command0_r;\nwire litedramcore_csrbank3_dfii_pi1_command0_we;\nwire [5:0] litedramcore_csrbank3_dfii_pi1_command0_w;\nwire litedramcore_csrbank3_dfii_pi1_address1_re;\nwire [4:0] litedramcore_csrbank3_dfii_pi1_address1_r;\nwire litedramcore_csrbank3_dfii_pi1_address1_we;\nwire [4:0] litedramcore_csrbank3_dfii_pi1_address1_w;\nwire litedramcore_csrbank3_dfii_pi1_address0_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_address0_r;\nwire litedramcore_csrbank3_dfii_pi1_address0_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_address0_w;\nwire litedramcore_csrbank3_dfii_pi1_baddress0_re;\nwire [2:0] litedramcore_csrbank3_dfii_pi1_baddress0_r;\nwire litedramcore_csrbank3_dfii_pi1_baddress0_we;\nwire [2:0] litedramcore_csrbank3_dfii_pi1_baddress0_w;\nwire litedramcore_csrbank3_dfii_pi1_wrdata3_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata3_r;\nwire litedramcore_csrbank3_dfii_pi1_wrdata3_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata3_w;\nwire litedramcore_csrbank3_dfii_pi1_wrdata2_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata2_r;\nwire litedramcore_csrbank3_dfii_pi1_wrdata2_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata2_w;\nwire litedramcore_csrbank3_dfii_pi1_wrdata1_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata1_r;\nwire litedramcore_csrbank3_dfii_pi1_wrdata1_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata1_w;\nwire litedramcore_csrbank3_dfii_pi1_wrdata0_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata0_r;\nwire litedramcore_csrbank3_dfii_pi1_wrdata0_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_wrdata0_w;\nwire litedramcore_csrbank3_dfii_pi1_rddata3_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata3_r;\nwire litedramcore_csrbank3_dfii_pi1_rddata3_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata3_w;\nwire litedramcore_csrbank3_dfii_pi1_rddata2_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata2_r;\nwire litedramcore_csrbank3_dfii_pi1_rddata2_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata2_w;\nwire litedramcore_csrbank3_dfii_pi1_rddata1_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata1_r;\nwire litedramcore_csrbank3_dfii_pi1_rddata1_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata1_w;\nwire litedramcore_csrbank3_dfii_pi1_rddata0_re;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata0_r;\nwire litedramcore_csrbank3_dfii_pi1_rddata0_we;\nwire [7:0] litedramcore_csrbank3_dfii_pi1_rddata0_w;\nwire litedramcore_csrbank3_sel;\nwire [13:0] litedramcore_interface4_bank_bus_adr;\nwire litedramcore_interface4_bank_bus_we;\nwire [7:0] litedramcore_interface4_bank_bus_dat_w;\nreg [7:0] litedramcore_interface4_bank_bus_dat_r = 8'd0;\nwire litedramcore_csrbank4_load3_re;\nwire [7:0] litedramcore_csrbank4_load3_r;\nwire litedramcore_csrbank4_load3_we;\nwire [7:0] litedramcore_csrbank4_load3_w;\nwire litedramcore_csrbank4_load2_re;\nwire [7:0] litedramcore_csrbank4_load2_r;\nwire litedramcore_csrbank4_load2_we;\nwire [7:0] litedramcore_csrbank4_load2_w;\nwire litedramcore_csrbank4_load1_re;\nwire [7:0] litedramcore_csrbank4_load1_r;\nwire litedramcore_csrbank4_load1_we;\nwire [7:0] litedramcore_csrbank4_load1_w;\nwire litedramcore_csrbank4_load0_re;\nwire [7:0] litedramcore_csrbank4_load0_r;\nwire litedramcore_csrbank4_load0_we;\nwire [7:0] litedramcore_csrbank4_load0_w;\nwire litedramcore_csrbank4_reload3_re;\nwire [7:0] litedramcore_csrbank4_reload3_r;\nwire litedramcore_csrbank4_reload3_we;\nwire [7:0] litedramcore_csrbank4_reload3_w;\nwire litedramcore_csrbank4_reload2_re;\nwire [7:0] litedramcore_csrbank4_reload2_r;\nwire litedramcore_csrbank4_reload2_we;\nwire [7:0] litedramcore_csrbank4_reload2_w;\nwire litedramcore_csrbank4_reload1_re;\nwire [7:0] litedramcore_csrbank4_reload1_r;\nwire litedramcore_csrbank4_reload1_we;\nwire [7:0] litedramcore_csrbank4_reload1_w;\nwire litedramcore_csrbank4_reload0_re;\nwire [7:0] litedramcore_csrbank4_reload0_r;\nwire litedramcore_csrbank4_reload0_we;\nwire [7:0] litedramcore_csrbank4_reload0_w;\nwire litedramcore_csrbank4_en0_re;\nwire litedramcore_csrbank4_en0_r;\nwire litedramcore_csrbank4_en0_we;\nwire litedramcore_csrbank4_en0_w;\nwire litedramcore_csrbank4_update_value0_re;\nwire litedramcore_csrbank4_update_value0_r;\nwire litedramcore_csrbank4_update_value0_we;\nwire litedramcore_csrbank4_update_value0_w;\nwire litedramcore_csrbank4_value3_re;\nwire [7:0] litedramcore_csrbank4_value3_r;\nwire litedramcore_csrbank4_value3_we;\nwire [7:0] litedramcore_csrbank4_value3_w;\nwire litedramcore_csrbank4_value2_re;\nwire [7:0] litedramcore_csrbank4_value2_r;\nwire litedramcore_csrbank4_value2_we;\nwire [7:0] litedramcore_csrbank4_value2_w;\nwire litedramcore_csrbank4_value1_re;\nwire [7:0] litedramcore_csrbank4_value1_r;\nwire litedramcore_csrbank4_value1_we;\nwire [7:0] litedramcore_csrbank4_value1_w;\nwire litedramcore_csrbank4_value0_re;\nwire [7:0] litedramcore_csrbank4_value0_r;\nwire litedramcore_csrbank4_value0_we;\nwire [7:0] litedramcore_csrbank4_value0_w;\nwire litedramcore_csrbank4_ev_status_re;\nwire litedramcore_csrbank4_ev_status_r;\nwire litedramcore_csrbank4_ev_status_we;\nwire litedramcore_csrbank4_ev_status_w;\nwire litedramcore_csrbank4_ev_pending_re;\nwire litedramcore_csrbank4_ev_pending_r;\nwire litedramcore_csrbank4_ev_pending_we;\nwire litedramcore_csrbank4_ev_pending_w;\nwire litedramcore_csrbank4_ev_enable0_re;\nwire litedramcore_csrbank4_ev_enable0_r;\nwire litedramcore_csrbank4_ev_enable0_we;\nwire litedramcore_csrbank4_ev_enable0_w;\nwire litedramcore_csrbank4_sel;\nwire [13:0] litedramcore_interface5_bank_bus_adr;\nwire litedramcore_interface5_bank_bus_we;\nwire [7:0] litedramcore_interface5_bank_bus_dat_w;\nreg [7:0] litedramcore_interface5_bank_bus_dat_r = 8'd0;\nwire litedramcore_csrbank5_txfull_re;\nwire litedramcore_csrbank5_txfull_r;\nwire litedramcore_csrbank5_txfull_we;\nwire litedramcore_csrbank5_txfull_w;\nwire litedramcore_csrbank5_rxempty_re;\nwire litedramcore_csrbank5_rxempty_r;\nwire litedramcore_csrbank5_rxempty_we;\nwire litedramcore_csrbank5_rxempty_w;\nwire litedramcore_csrbank5_ev_status_re;\nwire [1:0] litedramcore_csrbank5_ev_status_r;\nwire litedramcore_csrbank5_ev_status_we;\nwire [1:0] litedramcore_csrbank5_ev_status_w;\nwire litedramcore_csrbank5_ev_pending_re;\nwire [1:0] litedramcore_csrbank5_ev_pending_r;\nwire litedramcore_csrbank5_ev_pending_we;\nwire [1:0] litedramcore_csrbank5_ev_pending_w;\nwire litedramcore_csrbank5_ev_enable0_re;\nwire [1:0] litedramcore_csrbank5_ev_enable0_r;\nwire litedramcore_csrbank5_ev_enable0_we;\nwire [1:0] litedramcore_csrbank5_ev_enable0_w;\nwire litedramcore_csrbank5_txempty_re;\nwire litedramcore_csrbank5_txempty_r;\nwire litedramcore_csrbank5_txempty_we;\nwire litedramcore_csrbank5_txempty_w;\nwire litedramcore_csrbank5_rxfull_re;\nwire litedramcore_csrbank5_rxfull_r;\nwire litedramcore_csrbank5_rxfu"}
{"text": "ll_we;\nwire litedramcore_csrbank5_rxfull_w;\nwire litedramcore_csrbank5_sel;\nwire [13:0] litedramcore_interface6_bank_bus_adr;\nwire litedramcore_interface6_bank_bus_we;\nwire [7:0] litedramcore_interface6_bank_bus_dat_w;\nreg [7:0] litedramcore_interface6_bank_bus_dat_r = 8'd0;\nwire litedramcore_csrbank6_tuning_word3_re;\nwire [7:0] litedramcore_csrbank6_tuning_word3_r;\nwire litedramcore_csrbank6_tuning_word3_we;\nwire [7:0] litedramcore_csrbank6_tuning_word3_w;\nwire litedramcore_csrbank6_tuning_word2_re;\nwire [7:0] litedramcore_csrbank6_tuning_word2_r;\nwire litedramcore_csrbank6_tuning_word2_we;\nwire [7:0] litedramcore_csrbank6_tuning_word2_w;\nwire litedramcore_csrbank6_tuning_word1_re;\nwire [7:0] litedramcore_csrbank6_tuning_word1_r;\nwire litedramcore_csrbank6_tuning_word1_we;\nwire [7:0] litedramcore_csrbank6_tuning_word1_w;\nwire litedramcore_csrbank6_tuning_word0_re;\nwire [7:0] litedramcore_csrbank6_tuning_word0_r;\nwire litedramcore_csrbank6_tuning_word0_we;\nwire [7:0] litedramcore_csrbank6_tuning_word0_w;\nwire litedramcore_csrbank6_sel;\nwire [13:0] litedramcore_csr_interconnect_adr;\nwire litedramcore_csr_interconnect_we;\nwire [7:0] litedramcore_csr_interconnect_dat_w;\nwire [7:0] litedramcore_csr_interconnect_dat_r;\nreg [1:0] litedramcore_state = 2'd0;\nreg [1:0] litedramcore_next_state = 2'd0;\nreg [7:0] litedramcore_litedramcore_dat_w_next_value0 = 8'd0;\nreg litedramcore_litedramcore_dat_w_next_value_ce0 = 1'd0;\nreg [13:0] litedramcore_litedramcore_adr_next_value1 = 14'd0;\nreg litedramcore_litedramcore_adr_next_value_ce1 = 1'd0;\nreg litedramcore_litedramcore_we_next_value2 = 1'd0;\nreg litedramcore_litedramcore_we_next_value_ce2 = 1'd0;\nreg rhs_array_muxed0 = 1'd0;\nreg [12:0] rhs_array_muxed1 = 13'd0;\nreg [2:0] rhs_array_muxed2 = 3'd0;\nreg rhs_array_muxed3 = 1'd0;\nreg rhs_array_muxed4 = 1'd0;\nreg rhs_array_muxed5 = 1'd0;\nreg t_array_muxed0 = 1'd0;\nreg t_array_muxed1 = 1'd0;\nreg t_array_muxed2 = 1'd0;\nreg rhs_array_muxed6 = 1'd0;\nreg [12:0] rhs_array_muxed7 = 13'd0;\nreg [2:0] rhs_array_muxed8 = 3'd0;\nreg rhs_array_muxed9 = 1'd0;\nreg rhs_array_muxed10 = 1'd0;\nreg rhs_array_muxed11 = 1'd0;\nreg t_array_muxed3 = 1'd0;\nreg t_array_muxed4 = 1'd0;\nreg t_array_muxed5 = 1'd0;\nreg [20:0] rhs_array_muxed12 = 21'd0;\nreg rhs_array_muxed13 = 1'd0;\nreg rhs_array_muxed14 = 1'd0;\nreg [20:0] rhs_array_muxed15 = 21'd0;\nreg rhs_array_muxed16 = 1'd0;\nreg rhs_array_muxed17 = 1'd0;\nreg [20:0] rhs_array_muxed18 = 21'd0;\nreg rhs_array_muxed19 = 1'd0;\nreg rhs_array_muxed20 = 1'd0;\nreg [20:0] rhs_array_muxed21 = 21'd0;\nreg rhs_array_muxed22 = 1'd0;\nreg rhs_array_muxed23 = 1'd0;\nreg [20:0] rhs_array_muxed24 = 21'd0;\nreg rhs_array_muxed25 = 1'd0;\nreg rhs_array_muxed26 = 1'd0;\nreg [20:0] rhs_array_muxed27 = 21'd0;\nreg rhs_array_muxed28 = 1'd0;\nreg rhs_array_muxed29 = 1'd0;\nreg [20:0] rhs_array_muxed30 = 21'd0;\nreg rhs_array_muxed31 = 1'd0;\nreg rhs_array_muxed32 = 1'd0;\nreg [20:0] rhs_array_muxed33 = 21'd0;\nreg rhs_array_muxed34 = 1'd0;\nreg rhs_array_muxed35 = 1'd0;\nreg [29:0] rhs_array_muxed36 = 30'd0;\nreg [31:0] rhs_array_muxed37 = 32'd0;\nreg [3:0] rhs_array_muxed38 = 4'd0;\nreg rhs_array_muxed39 = 1'd0;\nreg rhs_array_muxed40 = 1'd0;\nreg rhs_array_muxed41 = 1'd0;\nreg [2:0] rhs_array_muxed42 = 3'd0;\nreg [1:0] rhs_array_muxed43 = 2'd0;\nreg [2:0] array_muxed0 = 3'd0;\nreg [12:0] array_muxed1 = 13'd0;\nreg array_muxed2 = 1'd0;\nreg array_muxed3 = 1'd0;\nreg array_muxed4 = 1'd0;\nreg array_muxed5 = 1'd0;\nreg array_muxed6 = 1'd0;\nreg [2:0] array_muxed7 = 3'd0;\nreg [12:0] array_muxed8 = 13'd0;\nreg array_muxed9 = 1'd0;\nreg array_muxed10 = 1'd0;\nreg array_muxed11 = 1'd0;\nreg array_muxed12 = 1'd0;\nreg array_muxed13 = 1'd0;\n(* async_reg = \"true\", mr_ff = \"true\", dont_touch = \"true\" *) reg regs0 = 1'd0;\n(* async_reg = \"true\", dont_touch = \"true\" *) reg regs1 = 1'd0;\nwire xilinxasyncresetsynchronizerimpl0;\nwire xilinxasyncresetsynchronizerimpl0_rst_meta;\nwire xilinxasyncresetsynchronizerimpl1;\nwire xilinxasyncresetsynchronizerimpl1_rst_meta;\nwire xilinxasyncresetsynchronizerimpl2;\nwire xilinxasyncresetsynchronizerimpl2_rst_meta;\nwire xilinxasyncresetsynchronizerimpl2_expr;\nwire xilinxasyncresetsynchronizerimpl3;\nwire xilinxasyncresetsynchronizerimpl3_rst_meta;\nwire xilinxasyncresetsynchronizerimpl3_expr;\n\n// synthesis translate_off\nreg dummy_s;\ninitial dummy_s <= 1'd0;\n// synthesis translate_on\nassign serv_reset = soccontroller_reset;\nassign init_done = init_done_storage;\nassign init_error = init_error_storage;\nassign user_clk = sys_clk;\nassign user_rst = sys_rst;\nassign aw_valid = user_port_axi_0_awvalid;\nassign user_port_axi_0_awready = aw_ready;\nassign aw_payload_addr = user_port_axi_0_awaddr;\nassign aw_payload_burst = user_port_axi_0_awburst;\nassign aw_payload_len = user_port_axi_0_awlen;\nassign aw_payload_size = user_port_axi_0_awsize;\nassign aw_payload_id = user_port_axi_0_awid;\nassign w_valid = user_port_axi_0_wvalid;\nassign user_port_axi_0_wready = w_ready;\nassign w_last = user_port_axi_0_wlast;\nassign w_payload_strb = user_port_axi_0_wstrb;\nassign w_payload_data = user_port_axi_0_wdata;\nassign user_port_axi_0_bvalid = b_valid;\nassign b_ready = user_port_axi_0_bready;\nassign user_port_axi_0_bresp = b_payload_resp;\nassign user_port_axi_0_bid = b_payload_id;\nassign ar_valid = user_port_axi_0_arvalid;\nassign user_port_axi_0_arready = ar_ready;\nassign ar_payload_addr = user_port_axi_0_araddr;\nassign ar_payload_burst = user_port_axi_0_arburst;\nassign ar_payload_len = user_port_axi_0_arlen;\nassign ar_payload_size = user_port_axi_0_arsize;\nassign ar_payload_id = user_port_axi_0_arid;\nassign user_port_axi_0_rvalid = r_valid;\nassign r_ready = user_port_axi_0_rready;\nassign user_port_axi_0_rlast = r_last;\nassign user_port_axi_0_rresp = r_payload_resp;\nassign user_port_axi_0_rdata = r_payload_data;\nassign user_port_axi_0_rid = r_payload_id;\nassign soccontroller_bus_error = litedramcore_error;\nassign soccontroller_reset = soccontroller_reset_re;\nassign soccontroller_bus_errors_status = soccontroller_bus_errors;\nassign serv_ibus_stb = serv_ibus_cyc;\nassign serv_ibus_sel = 4'd15;\nassign serv_dbus_stb = serv_dbus_cyc;\nassign litedramcore_adr = litedramcore_ram_bus_adr[12:0];\nassign litedramcore_ram_bus_dat_r = litedramcore_dat_r;\n\n// synthesis translate_off\nreg dummy_d;\n// synthesis translate_on\nalways @(*) begin\n\tram_we <= 4'd0;\n\tram_we[0] <= (((ram_bus_ram_bus_cyc & ram_bus_ram_bus_stb) & ram_bus_ram_bus_we) & ram_bus_ram_bus_sel[0]);\n\tram_we[1] <= (((ram_bus_ram_bus_cyc & ram_bus_ram_bus_stb) & ram_bus_ram_bus_we) & ram_bus_ram_bus_sel[1]);\n\tram_we[2] <= (((ram_bus_ram_bus_cyc & ram_bus_ram_bus_stb) & ram_bus_ram_bus_we) & ram_bus_ram_bus_sel[2]);\n\tram_we[3] <= (((ram_bus_ram_bus_cyc & ram_bus_ram_bus_stb) & ram_bus_ram_bus_we) & ram_bus_ram_bus_sel[3]);\n// synthesis translate_off\n\tdummy_d = dummy_s;\n// synthesis translate_on\nend\nassign ram_adr = ram_bus_ram_bus_adr[10:0];\nassign ram_bus_ram_bus_dat_r = ram_dat_r;\nassign ram_dat_w = ram_bus_ram_bus_dat_w;\nassign uart_uart_sink_valid = uart_phy_source_valid;\nassign uart_phy_source_ready = uart_uart_sink_ready;\nassign uart_uart_sink_first = uart_phy_source_first;\nassign uart_uart_sink_last = uart_phy_source_last;\nassign uart_uart_sink_payload_data = uart_phy_source_payload_data;\nassign uart_phy_sink_valid = uart_uart_source_valid;\nassign uart_uart_source_ready = uart_phy_sink_ready;\nassign uart_phy_sink_first = uart_uart_source_first;\nassign uart_phy_sink_last = uart_uart_source_last;\nassign uart_phy_sink_payload_data = uart_uart_source_payload_data;\nassign uart_tx_fifo_sink_valid = uart_rxtx_re;\nassign uart_tx_fifo_sink_payload_data = uart_rxtx_r;\nassign uart_txfull_status = (~uart_tx_fifo_sink_ready);\nassign uart_txempty_status = (~uart_tx_fifo_source_valid);\nassign uart_uart_source_valid = uart_tx_fifo_source_valid;\nassign uart_tx_fifo_source_ready = uart_uart_source_ready;\nassign uart_uart_source_first = uart_tx_fifo_source_first;\nassign uart_uart_source_last = uart_tx_fifo_source_last;\nassign uart_uart_source_payload_data = uart_tx_fifo_source_payload_data;\nassign uart_tx_trigger = (~uart_tx_fifo_sink_ready);\nassign uart_rx_fifo_sink_valid = uart_uart_sink_valid;\nassign uart_uart_sink_ready = uart_rx_fifo_sink_ready;\nassign uart_rx_fifo_sink_first = uart_uart_sink_first;\nassign uart_rx_fifo_sink_last = uart_uart_sink_last;\nassign uart_rx_fifo_sink_payload_data = uart_uart_sink_payload_data;\nassign uart_rxempty_status = (~uart_rx_fifo_source_valid);\nassign uart_rxfull_status = (~uart_rx_fifo_sink_ready);\nassign uart_rxtx_w = uart_rx_fifo_source_payload_data;\nassign uart_rx_fifo_source_ready = (uart_rx_clear | (1'd0 & uart_rxtx_we));\nassign uart_rx_trigger = (~uart_rx_fifo_source_valid);\nassign uart_tx0 = uart_tx_status;\nassign uart_tx1 = uart_tx_pending;\n\n// synthesis translate_off\nreg dummy_d_1;\n// synthesis translate_on\nalways @(*) begin\n\tuart_tx_clear <= 1'd0;\n\tif ((uart_pending_re & uart_pending_r[0])) begin\n\t\tuart_tx_clear <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_1 = dummy_s;\n// synthesis translate_on\nend\nassign uart_rx0 = uart_rx_status;\nassign uart_rx1 = uart_rx_pending;\n\n// synthesis translate_off\nreg dummy_d_2;\n// synthesis translate_on\nalways @(*) begin\n\tuart_rx_clear <= 1'd0;\n\tif ((uart_pending_re & uart_pending_r[1])) begin\n\t\tuart_rx_clear <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_2 = dummy_s;\n// synthesis translate_on\nend\nassign uart_irq = ((uart_pending_status[0] & uart_enable_storage[0]) | (uart_pending_status[1] & uart_enable_storage[1]));\nassign uart_tx_status = uart_tx_trigger;\nassign uart_rx_status = uart_rx_trigger;\nassign uart_tx_fifo_syncfifo_din = {uart_tx_fifo_fifo_in_last, uart_tx_fifo_fifo_in_first, uart_tx_fifo_fifo_in_payload_data};\nassign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;\nassign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;\nassign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;\nassign uart_tx_fifo_sink_ready = uart_tx_fifo_syncfifo_writable;\nassign uart_tx_fifo_syncfifo_we = uart_tx_fifo_sink_valid;\nassign uart_tx_fifo_fifo_in_first = uart_tx_fifo_sink_first;\nassign uart_tx_fifo_fifo_in_last = uart_tx_fifo_sink_last;\nassign uart_tx_fifo_fifo_in_payload_data = uart_tx_fifo_sink_payload_data;\nassign uart_tx_fifo_source_valid = uart_tx_fifo_readable;\nassign uart_tx_fifo_source_first = uart_tx_fifo_fifo_out_first;\nassign uart_tx_fifo_source_last = uart_tx_fifo_fifo_out_last;\nassign uart_tx_fifo_source_payload_data = uart_tx_fifo_fifo_out_payload_data;\nassign uart_tx_fifo_re = uart_tx_fifo_source_ready;\nassign uart_tx_fifo_syncfifo_re = (uart_tx_fifo_syncfifo_readable & ((~uart_tx_fifo_readable) | uart_tx_fifo_re));\nassign uart_tx_fifo_level1 = (uart_tx_fifo_level0 + uart_tx_fifo_readable);\n\n// synthesis translate_off\nreg dummy_d_3;\n// synthesis translate_on\nalways @(*) begin\n\tuart_tx_fifo_wrport_adr <= 4'd0;\n\tif (uart_tx_fifo_replace) begin\n\t\tuart_tx_fifo_wrport_adr <= (uart_tx_fifo_produce - 1'd1);\n\tend else begin\n\t\tuart_tx_fifo_wrport_adr <= uart_tx_fifo_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_3 = dummy_s;\n// synthesis translate_on\nend\nassign uart_tx_fifo_wrport_dat_w = uart_tx_fifo_syncfifo_din;\nassign uart_tx_fifo_wrport_we = (uart_tx_fifo_syncfifo_we & (uart_tx_fifo_syncfifo_writable | uart_tx_fifo_replace));\nassign uart_tx_fifo_do_read = (uart_tx_fifo_syncfifo_readable & uart_tx_fifo_syncfifo_re);\nassign uart_tx_fifo_rdport_adr = uart_tx_fifo_consume;\nassign uart_tx_fifo_syncfifo_dout = uart_tx_fifo_rdport_dat_r;\nassign uart_tx_fifo_rdport_re = uart_tx_fifo_do_read;\nassign uart_tx_fifo_syncfifo_writable = (uart_tx_fifo_level0 != 5'd16);\nassign uart_tx_fifo_syncfifo_readable = (uart_tx_fifo_level0 != 1'd0);\nassign uart_rx_fifo_syncfifo_din = {uart_rx_fifo_fifo_in_last, uart_rx_fifo_fifo_in_first, uart_rx_fifo_fifo_in_payload_data};\nassign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;\nassign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;\nassign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;\nassign uart_rx_fifo_sink_ready = uart_rx_fifo_syncfifo_writable;\nassign uart_rx_fifo_syncfifo_we = uart_rx_fifo_sink_valid;\nassign uart_rx_fifo_fifo_in_first = uart_rx_fifo_sink_first;\nassign uart_rx_fifo_fifo_in_last = uart_rx_fifo_sink_last;\nassign uart_rx_fifo_fifo_in_payload_data = uart_rx_fifo_sink_payload_data;\nassign uart_rx_fifo_source_valid = uart_rx_fifo_readable;\nassign uart_rx_fifo_source_first = uart_rx_fifo_fifo_out_first;\nassign uart_rx_fifo_source_last = uart_rx_fifo_fifo_out_last;\nassign uart_rx_fifo_source_payload_data = uart_rx_fifo_fifo_out_payload_data;\nassign uart_rx_fifo_re = uart_rx_fifo_source_ready;\nassign uart_rx_fifo_syncfifo_re = (uart_rx_fifo_syncfifo_readable & ((~uart_rx_fifo_readable) | uart_rx_fifo_re));\nassign uart_rx_fifo_level1 = (uart_rx_fifo_level0 + uart_rx_fifo_readable);\n\n// synthesis translate_off\nreg dummy_d_4;\n// synthesis translate_on\nalways @(*) begin\n\tuart_rx_fifo_wrport_adr <= 4'd0;\n\tif (uart_rx_fifo_replace) begin\n\t\tuart_rx_fifo_wrport_adr <= (uart_rx_fifo_produce - 1'd1);\n\tend else begin\n\t\tuart_rx_fifo_wrport_adr <= uart_rx_fifo_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_4 = dummy_s;\n// synthesis translate_on\nend\nassign uart_rx_fifo_wrport_dat_w = uart_rx_fifo_syncfifo_din;\nassign uart_rx_fifo_wrport_we = (uart_rx_fifo_syncfifo_we & (uart_rx_fifo_syncfifo_writable | uart_rx_fifo_replace));\nassign uart_rx_fifo_do_read = (uart_rx_fifo_syncfifo_readable & uart_rx_fifo_syncfifo_re);\nassign uart_rx_fifo_rdport_adr = uart_rx_fifo_consume;\nassign uart_rx_fifo_syncfifo_dout = uart_rx_fifo_rdport_dat_r;\nassign uart_rx_fifo_rdport_re = uart_rx_fifo_do_read;\nassign uart_rx_fifo_syncfifo_writable = (uart_rx_fifo_level0 != 5'd16);\nassign uart_rx_fifo_syncfifo_readable = (uart_rx_fifo_level0 != 1'd0);\nassign timer_zero_trigger = (timer_value != 1'd0);\nassign timer_zero0 = timer_zero_status;\nassign timer_zero1 = timer_zero_pending;\n\n// synthesis translate_off\nreg dummy_d_5;\n// synthesis translate_on\nalways @(*) begin\n\ttimer_zero_clear <= 1'd0;\n\tif ((timer_pending_re & timer_pending_r)) begin\n\t\ttimer_zero_clear <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_5 = dummy_s;\n// synthesis translate_on\nend\nassign timer_irq = (timer_pending_status & timer_enable_storage);\nassign timer_zero_status = timer_zero_trigger;\nassign reset = rst;\nassign pll_locked = locked;\nassign clkin = clk;\nassign iodelay_clk = clkout_buf0;\nassign sys_clk = clkout_buf1;\nassign sys2x_clk = clkout_buf2;\nassign sys2x_dqs_clk = clkout_buf3;\nassign a7ddrphy_dqs_oe_delay_tappeddelayline = ((a7ddrphy_dqs_preamble | a7ddrphy_dqs_oe) | a7ddrphy_dqs_postamble);\nassign a7ddrphy_dq_oe_delay_tappeddelayline = ((a7ddrphy_dqs_preamble | a7ddrphy_dq_oe) | a7ddrphy_dqs_postamble);\n\n// synthesis translate_off\nreg dummy_d_6;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_dfi_p0_rddata <= 32'd0;\n\ta7ddrphy_dfi_p0_rddata[0] <= a7ddrphy_bitslip04[0];\n\ta7ddrphy_dfi_p0_rddata[16] <= a7ddrphy_bitslip04[1];\n\ta7ddrphy_dfi_p0_rddata[1] <= a7ddrphy_bitslip14[0];\n\ta7ddrphy_dfi_p0_rddata[17] <= a7ddrphy_bitslip14[1];\n\ta7ddrphy_dfi_p0_rddata[2] <= a7ddrphy_bitslip22[0];\n\ta7ddrphy_dfi_p0_rddata[18] <= a7ddrphy_bitslip22[1];\n\ta7ddrphy_dfi_p0_rddata[3] <= a7ddrphy_bitslip32[0];\n\ta7ddrphy_dfi_p0_rddata[19] <= a7ddrphy_bitslip32[1];\n\ta7ddrphy_dfi_p0_rddata[4] <= a7ddrphy_bitslip42[0];\n\ta7ddrphy_dfi_p0_rddata[20] <= a7ddrphy_bitslip42[1];\n\ta7ddrphy_dfi_p0_rddata[5] <= a7ddrphy_bitslip52[0];\n\ta7ddrphy_dfi_p0_rddata[21] <= a7ddrphy_bitslip52[1];\n\ta7ddrphy_dfi_p0_rddata[6] <= a7ddrphy_bitslip62[0];\n\ta7ddrphy_dfi_p0_rddata[22] <= a7ddrphy_bitslip62[1];\n\ta7ddrphy_dfi_p0_rddata[7] <= a7ddrphy_bitslip72[0];\n\ta7ddrphy_dfi_p0_rddata[23] <= a7ddrphy_bitslip72[1];\n\ta7ddrphy_dfi_p0_rddata[8] <= a7ddrphy_bitslip82[0];\n\ta7ddrphy_dfi_p0_rddata[24] <= a7ddrphy_bitslip82[1];\n\ta7ddrphy_dfi_p0_rddata[9] <= a7ddrphy_bitslip92[0];\n\ta7ddrphy_dfi_p0_rddata[25] <= a7ddrphy_bitslip92[1];\n\ta7ddrphy_dfi_p0_rddata[10] <= a7ddrphy_bitslip102[0];\n\ta7ddrphy_dfi_p0_rddata[26] <= a7ddrphy_bitslip102[1];\n\ta7ddrphy_dfi_p0_rddata[11] <= a7ddrphy_bitslip112[0];\n\ta7ddrphy_dfi_p0_rddata[27] <= a7ddrphy_bitslip112[1];\n\ta7ddrphy_dfi_p0_rddata[12] <= a7ddrphy_bitslip122[0];\n\ta7ddrphy_dfi_p0_rddata[28] <= a7ddrphy_bitslip122[1];\n\ta7ddrphy_dfi_p0_rddata[13] <= a7ddrphy_bitslip132[0];\n\ta7ddrphy_dfi_p0_rddata[29] <= a7ddrphy_bitslip132[1];\n\ta7ddrphy_dfi_p0_rddata[14] <= a7ddrphy_bitslip142[0];\n\ta7ddrphy_dfi_p0_rddata[30] <= a7ddrphy_bitslip142[1];\n\ta7ddrphy_dfi_p0_rddata[15] <= a7ddrphy_bitslip152[0];\n\ta7ddrphy_dfi_p0_rddata[31] <= a7ddrphy_bitslip152[1];\n// synthesis translate_off\n\tdummy_d_6 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_7;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_dfi_p1_rddata <= 32'd0;\n\ta7ddrphy_dfi_p1_rddata[0] <= a7ddrphy_bitslip04[2];\n\ta7ddrphy_dfi_p1_rddata[16] <= a7ddrphy_bitslip04[3];\n\ta7ddrphy_dfi_p1_rddata[1] <= a7ddrphy_bitslip14[2];\n\ta7ddrphy_dfi_p1_rddata[17] <= a7ddrphy_bitslip14[3];\n\ta7ddrphy_dfi_p1_rddata[2] <= a7ddrphy_bitslip22[2];\n\ta7ddrphy_dfi_p1_rddata[18] <= a7ddrphy_bitslip22[3];\n\ta7ddrphy_dfi_p1_rddata[3] <= a7ddrphy_bitslip32[2];\n\ta7ddrphy_dfi_p1_rddata[19] <= a7ddrphy_bitslip32[3];\n\ta7ddrphy_dfi_p1_rddata[4] <= a7ddrphy_bitslip42[2];\n\ta7ddrphy_dfi_p1_rddata[20] <= a7ddrphy_bitslip42[3];\n\ta7ddrphy_dfi_p1_rddata[5] <= a7ddrphy_bitslip52[2];\n\ta7ddrphy_dfi_p1_rddata[21] <= a7ddrphy_bitslip52[3];\n\ta7ddrphy_dfi_p1_rddata[6] <= a7ddrphy_bitslip62[2];\n\ta7ddrphy_dfi_p1_rddata[22] <= a7ddrphy_bitslip62[3];\n\ta7ddrphy_dfi_p1_rddata[7] <= a7ddrphy_bitslip72[2];\n\ta7ddrphy_dfi_p1_rddata[23] <= a7ddrphy_bitslip72[3];\n\ta7ddrphy_dfi_p1_rddata[8] <= a7ddrphy_bitslip82[2];\n\ta7ddrphy_dfi_p1_rddata[24] <= a7ddrphy_bitslip82[3];\n\ta7ddrphy_dfi_p1_rddata[9] <= a7ddrphy_bitslip92[2];\n\ta7ddrphy_dfi_p1_rddata[25] <= a7ddrphy_bitslip92[3];\n\ta7ddrphy_dfi_p1_rddata[10] <= a7ddrphy_bitslip102[2];\n\ta7ddrphy_dfi_p1_rddata[26] <= a7ddrphy_bitslip102[3];\n\ta7ddrphy_dfi_p1_rddata[11] <= a7ddrphy_bitslip112[2];\n\ta7ddrphy_dfi_p1_rddata[27] <= a7ddrphy_bitslip112[3];\n\ta7ddrphy_dfi_p1_rddata[12] <= a7ddrphy_bitslip122[2];\n\ta7ddrphy_dfi_p1_rddata[28] <= a7ddrphy_bitslip122[3];\n\ta7ddrphy_dfi_p1_rddata[13] <= a7ddrphy_bitslip132[2];\n\ta7ddrphy_dfi_p1_rddata[29] <= a7ddrphy_bitslip132[3];\n\ta7ddrphy_dfi_p1_rddata[14] <= a7ddrphy_bitslip142[2];\n\ta7ddrphy_dfi_p1_rddata[30] <= a7ddrphy_bitslip142[3];\n\ta7ddrphy_dfi_p1_rddata[15] <= a7ddrphy_bitslip152[2];\n\ta7ddrphy_dfi_p1_rddata[31] <= a7ddrphy_bitslip152[3];\n// synthesis translate_off\n\tdummy_d_7 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_8;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_dfi_p2_rddata <= 32'd0;\n\ta7ddrphy_dfi_p2_rddata[0] <= a7ddrphy_bitslip04[4];\n\ta7ddrphy_dfi_p2_rddata[16] <= a7ddrphy_bitslip04[5];\n\ta7ddrphy_dfi_p2_rddata[1] <= a7ddrphy_bitslip14[4];\n\ta7ddrphy_dfi_p2_rddata[17] <= a7ddrphy_bitslip14[5];\n\ta7ddrphy_dfi_p2_rddata[2] <= a7ddrphy_bitslip22[4];\n\ta7ddrphy_dfi_p2_rddata[18] <= a7ddrphy_bitslip22[5];\n\ta7ddrphy_dfi_p2_rddata[3] <= a7ddrphy_bitslip32[4];\n\ta7ddrphy_dfi_p2_rddata[19] <= a7ddrphy_bitslip32[5];\n\ta7ddrphy_dfi_p2_rddata[4] <= a7ddrphy_bitslip42[4];\n\ta7ddrphy_dfi_p2_rddata[20] <= a7ddrphy_bitslip42[5];\n\ta7ddrphy_dfi_p2_rddata[5] <= a7ddrphy_bitslip52[4];\n\ta7ddrphy_dfi_p2_rddata[21] <= a7ddrphy_bitslip52[5];\n\ta7ddrphy_dfi_p2_rddata[6] <= a7ddrphy_bitslip62[4];\n\ta7ddrphy_dfi_p2_rddata[22] <= a7ddrphy_bitslip62[5];\n\ta7ddrphy_dfi_p2_rddata[7] <= a7ddrphy_bitslip72[4];\n\ta7ddrphy_dfi_p2_rddata[23] <= a7ddrphy_bitslip72[5];\n\ta7ddrphy_dfi_p2_rddata[8] <= a7ddrphy_bitslip82[4];\n\ta7ddrphy_dfi_p2_rddata[24] <= a7ddr"}
{"text": "phy_bitslip82[5];\n\ta7ddrphy_dfi_p2_rddata[9] <= a7ddrphy_bitslip92[4];\n\ta7ddrphy_dfi_p2_rddata[25] <= a7ddrphy_bitslip92[5];\n\ta7ddrphy_dfi_p2_rddata[10] <= a7ddrphy_bitslip102[4];\n\ta7ddrphy_dfi_p2_rddata[26] <= a7ddrphy_bitslip102[5];\n\ta7ddrphy_dfi_p2_rddata[11] <= a7ddrphy_bitslip112[4];\n\ta7ddrphy_dfi_p2_rddata[27] <= a7ddrphy_bitslip112[5];\n\ta7ddrphy_dfi_p2_rddata[12] <= a7ddrphy_bitslip122[4];\n\ta7ddrphy_dfi_p2_rddata[28] <= a7ddrphy_bitslip122[5];\n\ta7ddrphy_dfi_p2_rddata[13] <= a7ddrphy_bitslip132[4];\n\ta7ddrphy_dfi_p2_rddata[29] <= a7ddrphy_bitslip132[5];\n\ta7ddrphy_dfi_p2_rddata[14] <= a7ddrphy_bitslip142[4];\n\ta7ddrphy_dfi_p2_rddata[30] <= a7ddrphy_bitslip142[5];\n\ta7ddrphy_dfi_p2_rddata[15] <= a7ddrphy_bitslip152[4];\n\ta7ddrphy_dfi_p2_rddata[31] <= a7ddrphy_bitslip152[5];\n// synthesis translate_off\n\tdummy_d_8 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_9;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_dfi_p3_rddata <= 32'd0;\n\ta7ddrphy_dfi_p3_rddata[0] <= a7ddrphy_bitslip04[6];\n\ta7ddrphy_dfi_p3_rddata[16] <= a7ddrphy_bitslip04[7];\n\ta7ddrphy_dfi_p3_rddata[1] <= a7ddrphy_bitslip14[6];\n\ta7ddrphy_dfi_p3_rddata[17] <= a7ddrphy_bitslip14[7];\n\ta7ddrphy_dfi_p3_rddata[2] <= a7ddrphy_bitslip22[6];\n\ta7ddrphy_dfi_p3_rddata[18] <= a7ddrphy_bitslip22[7];\n\ta7ddrphy_dfi_p3_rddata[3] <= a7ddrphy_bitslip32[6];\n\ta7ddrphy_dfi_p3_rddata[19] <= a7ddrphy_bitslip32[7];\n\ta7ddrphy_dfi_p3_rddata[4] <= a7ddrphy_bitslip42[6];\n\ta7ddrphy_dfi_p3_rddata[20] <= a7ddrphy_bitslip42[7];\n\ta7ddrphy_dfi_p3_rddata[5] <= a7ddrphy_bitslip52[6];\n\ta7ddrphy_dfi_p3_rddata[21] <= a7ddrphy_bitslip52[7];\n\ta7ddrphy_dfi_p3_rddata[6] <= a7ddrphy_bitslip62[6];\n\ta7ddrphy_dfi_p3_rddata[22] <= a7ddrphy_bitslip62[7];\n\ta7ddrphy_dfi_p3_rddata[7] <= a7ddrphy_bitslip72[6];\n\ta7ddrphy_dfi_p3_rddata[23] <= a7ddrphy_bitslip72[7];\n\ta7ddrphy_dfi_p3_rddata[8] <= a7ddrphy_bitslip82[6];\n\ta7ddrphy_dfi_p3_rddata[24] <= a7ddrphy_bitslip82[7];\n\ta7ddrphy_dfi_p3_rddata[9] <= a7ddrphy_bitslip92[6];\n\ta7ddrphy_dfi_p3_rddata[25] <= a7ddrphy_bitslip92[7];\n\ta7ddrphy_dfi_p3_rddata[10] <= a7ddrphy_bitslip102[6];\n\ta7ddrphy_dfi_p3_rddata[26] <= a7ddrphy_bitslip102[7];\n\ta7ddrphy_dfi_p3_rddata[11] <= a7ddrphy_bitslip112[6];\n\ta7ddrphy_dfi_p3_rddata[27] <= a7ddrphy_bitslip112[7];\n\ta7ddrphy_dfi_p3_rddata[12] <= a7ddrphy_bitslip122[6];\n\ta7ddrphy_dfi_p3_rddata[28] <= a7ddrphy_bitslip122[7];\n\ta7ddrphy_dfi_p3_rddata[13] <= a7ddrphy_bitslip132[6];\n\ta7ddrphy_dfi_p3_rddata[29] <= a7ddrphy_bitslip132[7];\n\ta7ddrphy_dfi_p3_rddata[14] <= a7ddrphy_bitslip142[6];\n\ta7ddrphy_dfi_p3_rddata[30] <= a7ddrphy_bitslip142[7];\n\ta7ddrphy_dfi_p3_rddata[15] <= a7ddrphy_bitslip152[6];\n\ta7ddrphy_dfi_p3_rddata[31] <= a7ddrphy_bitslip152[7];\n// synthesis translate_off\n\tdummy_d_9 = dummy_s;\n// synthesis translate_on\nend\nassign a7ddrphy_dfi_p0_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);\nassign a7ddrphy_dfi_p1_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);\nassign a7ddrphy_dfi_p2_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);\nassign a7ddrphy_dfi_p3_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);\nassign a7ddrphy_dq_oe = a7ddrphy_wrdata_en_tappeddelayline0;\n\n// synthesis translate_off\nreg dummy_d_10;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_dqs_oe <= 1'd0;\n\tif (a7ddrphy_wlevel_en_storage) begin\n\t\ta7ddrphy_dqs_oe <= 1'd1;\n\tend else begin\n\t\ta7ddrphy_dqs_oe <= a7ddrphy_dq_oe;\n\tend\n// synthesis translate_off\n\tdummy_d_10 = dummy_s;\n// synthesis translate_on\nend\nassign a7ddrphy_dqs_preamble = (a7ddrphy_wrdata_en_tappeddelayline1 & (~a7ddrphy_wrdata_en_tappeddelayline0));\nassign a7ddrphy_dqs_postamble = (a7ddrphy_wrdata_en_tappeddelayline1 & (~a7ddrphy_wrdata_en_tappeddelayline0));\n\n// synthesis translate_off\nreg dummy_d_11;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_dqspattern_o0 <= 8'd0;\n\ta7ddrphy_dqspattern_o0 <= 7'd85;\n\tif (a7ddrphy_dqspattern0) begin\n\t\ta7ddrphy_dqspattern_o0 <= 5'd21;\n\tend\n\tif (a7ddrphy_dqspattern1) begin\n\t\ta7ddrphy_dqspattern_o0 <= 7'd84;\n\tend\n\tif (a7ddrphy_wlevel_en_storage) begin\n\t\ta7ddrphy_dqspattern_o0 <= 1'd0;\n\t\tif (a7ddrphy_wlevel_strobe_re) begin\n\t\t\ta7ddrphy_dqspattern_o0 <= 1'd1;\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_11 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_12;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip00 <= 8'd0;\n\tcase (a7ddrphy_bitslip0_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_12 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_13;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip10 <= 8'd0;\n\tcase (a7ddrphy_bitslip1_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_13 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_14;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip01 <= 8'd0;\n\tcase (a7ddrphy_bitslip0_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_14 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_15;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip11 <= 8'd0;\n\tcase (a7ddrphy_bitslip1_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_15 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_16;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip02 <= 8'd0;\n\tcase (a7ddrphy_bitslip0_value2)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_16 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_17;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip04 <= 8'd0;\n\tcase (a7ddrphy_bitslip0_value3)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_17 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_18;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip12 <= 8'd0;\n\tcase (a7ddrphy_bitslip1_value2)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_18 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_19;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip14 <= 8'd0;\n\tcase (a7ddrphy_bitslip1_value3)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_19 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_20;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip20 <= 8'd0;\n\tcase (a7ddrphy_bitslip2_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_20 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_21;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip22 <= 8'd0;\n\tcase (a7ddrphy_bitslip2_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_21 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_22;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip30 <= 8'd0;\n\tcase (a7ddrphy_bitslip3_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_22 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_23;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip32 <= 8'd0;\n\tcase (a7ddrphy_bitslip3_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_23 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_24;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip40 <= 8'd0;\n\tcase (a7ddrphy_bitslip4_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_24 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_25;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip42 <= 8'd0;\n\tcase (a7ddrphy_bitslip4_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_25 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_26;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip50 <= 8'd0;\n\tcase (a7ddrphy_bitslip5_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_26 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_27;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip52 <= 8'd0;\n\tcase (a7ddrphy_bitslip5_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_27 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_28;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip60 <= 8'd0;\n\tcase (a7ddrphy_bitslip6_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_28 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_29;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip62 <= 8'd0;\n\tcase (a7ddrphy_bitslip6_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_29 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_30;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip70 <= 8'd0;\n\tcase (a7ddrphy_bitslip7_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_30 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_31"}
{"text": ";\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip72 <= 8'd0;\n\tcase (a7ddrphy_bitslip7_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_31 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_32;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip80 <= 8'd0;\n\tcase (a7ddrphy_bitslip8_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_32 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_33;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip82 <= 8'd0;\n\tcase (a7ddrphy_bitslip8_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_33 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_34;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip90 <= 8'd0;\n\tcase (a7ddrphy_bitslip9_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_34 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_35;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip92 <= 8'd0;\n\tcase (a7ddrphy_bitslip9_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_35 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_36;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip100 <= 8'd0;\n\tcase (a7ddrphy_bitslip10_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_36 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_37;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip102 <= 8'd0;\n\tcase (a7ddrphy_bitslip10_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_37 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_38;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip110 <= 8'd0;\n\tcase (a7ddrphy_bitslip11_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_38 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_39;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip112 <= 8'd0;\n\tcase (a7ddrphy_bitslip11_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_39 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_40;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip120 <= 8'd0;\n\tcase (a7ddrphy_bitslip12_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_40 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_41;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip122 <= 8'd0;\n\tcase (a7ddrphy_bitslip12_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_41 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_42;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip130 <= 8'd0;\n\tcase (a7ddrphy_bitslip13_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_42 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_43;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip132 <= 8'd0;\n\tcase (a7ddrphy_bitslip13_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_43 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_44;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip140 <= 8'd0;\n\tcase (a7ddrphy_bitslip14_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_44 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_45;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip142 <= 8'd0;\n\tcase (a7ddrphy_bitslip14_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_45 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_46;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip150 <= 8'd0;\n\tcase (a7ddrphy_bitslip15_value0)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_46 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_47;\n// synthesis translate_on\nalways @(*) begin\n\ta7ddrphy_bitslip152 <= 8'd0;\n\tcase (a7ddrphy_bitslip15_value1)\n\t\t1'd0: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[8:1];\n\t\tend\n\t\t1'd1: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[9:2];\n\t\tend\n\t\t2'd2: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[10:3];\n\t\tend\n\t\t2'd3: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[11:4];\n\t\tend\n\t\t3'd4: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[12:5];\n\t\tend\n\t\t3'd5: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[13:6];\n\t\tend\n\t\t3'd6: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[14:7];\n\t\tend\n\t\t3'd7: begin\n\t\t\ta7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[15:8];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_47 = dummy_s;\n// synthesis translate_on\nend\nassign a7ddrphy_dfi_p0_address = sdram_master_p0_address;\nassign a7ddrphy_dfi_p0_bank = sdram_master_p0_bank;\nassign a7ddrphy_dfi_p0_cas_n = sdram_master_p0_cas_n;\nassign a7ddrphy_dfi_p0_cs_n = sdram_master_p0_cs_n;\nassign a7ddrphy_dfi_p0_ras_n = sdram_master_p0_ras_n;\nassign a7ddrphy_dfi_p0_we_n = sdram_master_p0_we_n;\nassign a7ddrphy_dfi_p0_cke = sdram_master_p0_cke;\nassign a7ddrphy_dfi_p0_odt = sdram_master_p0_odt;\nassign a7ddrphy_dfi_p0_reset_n = sdram_master_p0_reset_n;\nassign a7ddrphy_dfi_p0_act_n = sdram_master_p0_act_n;\nassign a7ddrphy_dfi_p0_wrdata = sdram_master_p0_wrdata;\nassign a7ddrphy_dfi_p0_wrdata_en = sdram_master_p0_wrdata_en;\nassign a7ddrphy_dfi_p0_wrdata_mask = sdram_master_p0_wrdata_mask;\nassign a7ddrphy_dfi_p0_rddata_en = sdram_master_p0_rddata_en;\nassign sdram_master_p0_rddata = a7ddrphy_dfi_p0_rddata;\nassign sdram_master_p0_rddata_valid = a7ddrphy_dfi_p0_rddata_valid;\nassign a7ddrphy_dfi_p1_address = sdram_master_p1_address;\nassign a7ddrphy_dfi_p1_bank = sdram_master_p1_bank;\nassign a7ddrphy_dfi_p1_cas_n = sdram_master_p1_cas_n;\nassign a7ddrphy_dfi_p1_cs_n = sdram_master_p1_cs_n;\nassign a7ddrphy_dfi_p1_ras_n = sdram_master_p1_ras_n;\nassign a7ddrphy_dfi_p1_we_n = sdram_master_p1_we_n;\nassign a7ddrphy_dfi_p1_cke = sdram_master_p1_cke;\nassign a7ddrphy_dfi_p1_odt = sdram_master_p1_odt;\nassign a7ddrphy_dfi_p1_reset_n = sdram_master_p1_reset_n;\nassign a7ddrphy_dfi_p1_act_n = sdram_master_p1_act_n;\nassign a7ddrphy_dfi_p1_wrdata = sdram_master_p1_wrdata;\nassign a7ddrphy_dfi_p1_wrdata_en = sdram_master_p1_wrdata_en;\nassign a7ddrphy_dfi_p1_wrdata_mask = sdram_master_p1_wrdata_mask;\nassign a7ddrphy_dfi_p1_rddata_en = sdram_master_p1_rddata_en;\nassign sdram_master_p1_rddata = a7ddrphy_dfi_p1_rddata;\nassign sdram_master_p1_rddata_valid = a7ddrphy_dfi_p1_rddata_valid;\nassign sdram_slave_p0_address = sdram_dfi_p0_address;\nassign sdram_slave_p0_bank = sdram_dfi_p0_bank;\nassign sdram_slave_p0_cas_n = sdram_dfi_p0_cas_n;\nassign sdram_slave_p0_cs_n = sdram_dfi_p0_cs_n;\nassign sdram_slave_p0_ras_n = sdram_dfi_p0_ras_n;\nassign sdram_slave_p0_we_n = sdram_dfi_p0_we_n;\nassign sdram_slave_p0_cke = sdram_dfi_p0_cke;\nassign sdram_slave_p0_odt = sdram_dfi_p0_odt;\nassign sdram_slave_p0_reset_n = sdram_dfi_p0_reset_n;\nassign sdram_slave_p0_act_n = sdram_dfi_p0_act_n;\nassign sdram_slave_p0_wrdata = sdram_dfi_p0_wrdata;\nassign sdram_slave_p0_wrdata_en = sdram_dfi_p0_wrdata_en;\nassign sdram_slave_p0_wrdata_mask = sdram_dfi_p0_wrdata_mask;\nassign sdram_slave_p0_rddata_en = sdram_dfi_p0_rddata_en;\nassign sdram_dfi_p0_rddata = sdram_slave_p0_rddata;\nassign sdram_dfi_p0_rddata_valid = sdram_slave_p0_rddata_valid;\nassign sdram_slave_p1_address = sdram_dfi_p1_address;\nassign sdram_slave_p1_bank = sdram_dfi_p1_bank;\nassign sdram_slave_p1_cas_n = sdram_dfi_p1_cas_n;\nassign sdram_slave_p1_cs_n = sdram_dfi_p1_cs_n;\nassign sdram_slave_p1_ras_n = sdram_dfi_p1_ras_n;\nassign sdram_slave_p1_we_n = sdram_dfi_p1_we_n;\nassign sdram_slave_p1_cke = sdram_dfi_p1_cke;\nassign sdram_slave_p1_odt = sdram_dfi_p1_odt;\nassign sdram_slave_p1_reset_n = sdram_dfi_p1_reset_n;\nassign sdram_slave_p1_act_n = sdram_dfi_p1_act_n;\nassign sdram_slave_p1_wrdata = sdram_dfi_p1_wrdata;\nassign sdram_slave_p1_wrdata_en = sdram_dfi_p1_wrdata_en;\nassign sdram_slave_p1_wrdata_mask = sdram_dfi_p1_wrdata_mask;\nassign sdram_slave_p1_rddata_en = sdram_dfi_p1_rddata_en;\nassign sdram_dfi_p1_rddata = sdram_slave_p1_rddata;\nassign sdram_dfi_p1_rddata_valid = sdram_slave_p1_rddata_valid;\n\n// synthesis translate_off\nreg dummy_d_48;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_wrdata_en <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_wrdata_en <= sdram_slave_p1_wrdata_en;\n\tend else begin\n\t\tsdram_master_p1_wrdata_en <= sdram_inti_p1_wrdata_en;\n\tend\n// synthesis translate_off\n\tdummy_d_48 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_49;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_wrdata_mask <= 4'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_wrdata_mask <= sdram_slave_p1_wrdata_mask;\n\tend else begin\n\t\tsdram_master_p1_wrdata_mask <= sdram_inti_p1_wrdata_mask;\n\tend\n// synthesis translate_off\n\tdummy_d_49 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_50;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_rddata_en <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_rddata_en <= sdram_slave_p1_rddata_en;\n\tend else begin\n\t\tsdram_master_p1_rddata_en <= sdram_inti_p1_rddata_en;\n\tend\n// synthesis translate_off\n\tdummy_d_50 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_51;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_slave_p0_rddata <= 32'd0;\n\tif (sdram_sel) begin\n\t\tsdram_slave_p0_rddata <= sdram_master_p0_rddata;\n\tend else begin\n\tend\n// synthesis translate_off\n\tdummy_d_51 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_52;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_slave_p0_rddata_valid <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_slave_p0_rddata_valid <= sdram_master_p0_rddata_valid;\n\tend else begin\n\tend\n// synthesis translate_off\n\tdummy_d_52 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_53;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_slave_p1_rddata <= 32'd0;\n\tif (sdram_sel) begin\n\t\tsdram_slave_p1_rddata <= sdram_master_p1_rddata;\n\tend else begin\n\tend\n// synthesis translate_off\n\tdummy_d_53 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_54;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_slave_p1_rddata_valid <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_slave_p1_rddata_valid <= sdram_master_p1_rddata_valid;\n\tend else begin\n\tend\n// synthesis translate_off\n\tdummy_d_54 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_55;\n// synthesis translate_on\nalways "}
{"text": "@(*) begin\n\tsdram_master_p0_address <= 13'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_address <= sdram_slave_p0_address;\n\tend else begin\n\t\tsdram_master_p0_address <= sdram_inti_p0_address;\n\tend\n// synthesis translate_off\n\tdummy_d_55 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_56;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_bank <= 3'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_bank <= sdram_slave_p0_bank;\n\tend else begin\n\t\tsdram_master_p0_bank <= sdram_inti_p0_bank;\n\tend\n// synthesis translate_off\n\tdummy_d_56 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_57;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_cas_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_cas_n <= sdram_slave_p0_cas_n;\n\tend else begin\n\t\tsdram_master_p0_cas_n <= sdram_inti_p0_cas_n;\n\tend\n// synthesis translate_off\n\tdummy_d_57 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_58;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_cs_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_cs_n <= sdram_slave_p0_cs_n;\n\tend else begin\n\t\tsdram_master_p0_cs_n <= sdram_inti_p0_cs_n;\n\tend\n// synthesis translate_off\n\tdummy_d_58 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_59;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_ras_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_ras_n <= sdram_slave_p0_ras_n;\n\tend else begin\n\t\tsdram_master_p0_ras_n <= sdram_inti_p0_ras_n;\n\tend\n// synthesis translate_off\n\tdummy_d_59 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_60;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p0_rddata <= 32'd0;\n\tif (sdram_sel) begin\n\tend else begin\n\t\tsdram_inti_p0_rddata <= sdram_master_p0_rddata;\n\tend\n// synthesis translate_off\n\tdummy_d_60 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_61;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_we_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_we_n <= sdram_slave_p0_we_n;\n\tend else begin\n\t\tsdram_master_p0_we_n <= sdram_inti_p0_we_n;\n\tend\n// synthesis translate_off\n\tdummy_d_61 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_62;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p0_rddata_valid <= 1'd0;\n\tif (sdram_sel) begin\n\tend else begin\n\t\tsdram_inti_p0_rddata_valid <= sdram_master_p0_rddata_valid;\n\tend\n// synthesis translate_off\n\tdummy_d_62 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_63;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_cke <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_cke <= sdram_slave_p0_cke;\n\tend else begin\n\t\tsdram_master_p0_cke <= sdram_inti_p0_cke;\n\tend\n// synthesis translate_off\n\tdummy_d_63 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_64;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_odt <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_odt <= sdram_slave_p0_odt;\n\tend else begin\n\t\tsdram_master_p0_odt <= sdram_inti_p0_odt;\n\tend\n// synthesis translate_off\n\tdummy_d_64 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_65;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_reset_n <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_reset_n <= sdram_slave_p0_reset_n;\n\tend else begin\n\t\tsdram_master_p0_reset_n <= sdram_inti_p0_reset_n;\n\tend\n// synthesis translate_off\n\tdummy_d_65 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_66;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_act_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_act_n <= sdram_slave_p0_act_n;\n\tend else begin\n\t\tsdram_master_p0_act_n <= sdram_inti_p0_act_n;\n\tend\n// synthesis translate_off\n\tdummy_d_66 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_67;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_wrdata <= 32'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_wrdata <= sdram_slave_p0_wrdata;\n\tend else begin\n\t\tsdram_master_p0_wrdata <= sdram_inti_p0_wrdata;\n\tend\n// synthesis translate_off\n\tdummy_d_67 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_68;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_wrdata_en <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_wrdata_en <= sdram_slave_p0_wrdata_en;\n\tend else begin\n\t\tsdram_master_p0_wrdata_en <= sdram_inti_p0_wrdata_en;\n\tend\n// synthesis translate_off\n\tdummy_d_68 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_69;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_wrdata_mask <= 4'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_wrdata_mask <= sdram_slave_p0_wrdata_mask;\n\tend else begin\n\t\tsdram_master_p0_wrdata_mask <= sdram_inti_p0_wrdata_mask;\n\tend\n// synthesis translate_off\n\tdummy_d_69 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_70;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p0_rddata_en <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p0_rddata_en <= sdram_slave_p0_rddata_en;\n\tend else begin\n\t\tsdram_master_p0_rddata_en <= sdram_inti_p0_rddata_en;\n\tend\n// synthesis translate_off\n\tdummy_d_70 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_71;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_address <= 13'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_address <= sdram_slave_p1_address;\n\tend else begin\n\t\tsdram_master_p1_address <= sdram_inti_p1_address;\n\tend\n// synthesis translate_off\n\tdummy_d_71 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_72;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_bank <= 3'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_bank <= sdram_slave_p1_bank;\n\tend else begin\n\t\tsdram_master_p1_bank <= sdram_inti_p1_bank;\n\tend\n// synthesis translate_off\n\tdummy_d_72 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_73;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_cas_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_cas_n <= sdram_slave_p1_cas_n;\n\tend else begin\n\t\tsdram_master_p1_cas_n <= sdram_inti_p1_cas_n;\n\tend\n// synthesis translate_off\n\tdummy_d_73 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_74;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_cs_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_cs_n <= sdram_slave_p1_cs_n;\n\tend else begin\n\t\tsdram_master_p1_cs_n <= sdram_inti_p1_cs_n;\n\tend\n// synthesis translate_off\n\tdummy_d_74 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_75;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_ras_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_ras_n <= sdram_slave_p1_ras_n;\n\tend else begin\n\t\tsdram_master_p1_ras_n <= sdram_inti_p1_ras_n;\n\tend\n// synthesis translate_off\n\tdummy_d_75 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_76;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p1_rddata <= 32'd0;\n\tif (sdram_sel) begin\n\tend else begin\n\t\tsdram_inti_p1_rddata <= sdram_master_p1_rddata;\n\tend\n// synthesis translate_off\n\tdummy_d_76 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_77;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_we_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_we_n <= sdram_slave_p1_we_n;\n\tend else begin\n\t\tsdram_master_p1_we_n <= sdram_inti_p1_we_n;\n\tend\n// synthesis translate_off\n\tdummy_d_77 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_78;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p1_rddata_valid <= 1'd0;\n\tif (sdram_sel) begin\n\tend else begin\n\t\tsdram_inti_p1_rddata_valid <= sdram_master_p1_rddata_valid;\n\tend\n// synthesis translate_off\n\tdummy_d_78 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_79;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_cke <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_cke <= sdram_slave_p1_cke;\n\tend else begin\n\t\tsdram_master_p1_cke <= sdram_inti_p1_cke;\n\tend\n// synthesis translate_off\n\tdummy_d_79 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_80;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_odt <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_odt <= sdram_slave_p1_odt;\n\tend else begin\n\t\tsdram_master_p1_odt <= sdram_inti_p1_odt;\n\tend\n// synthesis translate_off\n\tdummy_d_80 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_81;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_reset_n <= 1'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_reset_n <= sdram_slave_p1_reset_n;\n\tend else begin\n\t\tsdram_master_p1_reset_n <= sdram_inti_p1_reset_n;\n\tend\n// synthesis translate_off\n\tdummy_d_81 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_82;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_act_n <= 1'd1;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_act_n <= sdram_slave_p1_act_n;\n\tend else begin\n\t\tsdram_master_p1_act_n <= sdram_inti_p1_act_n;\n\tend\n// synthesis translate_off\n\tdummy_d_82 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_83;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_master_p1_wrdata <= 32'd0;\n\tif (sdram_sel) begin\n\t\tsdram_master_p1_wrdata <= sdram_slave_p1_wrdata;\n\tend else begin\n\t\tsdram_master_p1_wrdata <= sdram_inti_p1_wrdata;\n\tend\n// synthesis translate_off\n\tdummy_d_83 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_inti_p0_cke = sdram_cke;\nassign sdram_inti_p1_cke = sdram_cke;\nassign sdram_inti_p0_odt = sdram_odt;\nassign sdram_inti_p1_odt = sdram_odt;\nassign sdram_inti_p0_reset_n = sdram_reset_n;\nassign sdram_inti_p1_reset_n = sdram_reset_n;\n\n// synthesis translate_off\nreg dummy_d_84;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p0_we_n <= 1'd1;\n\tif (sdram_phaseinjector0_command_issue_re) begin\n\t\tsdram_inti_p0_we_n <= (~sdram_phaseinjector0_command_storage[1]);\n\tend else begin\n\t\tsdram_inti_p0_we_n <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_84 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_85;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p0_cas_n <= 1'd1;\n\tif (sdram_phaseinjector0_command_issue_re) begin\n\t\tsdram_inti_p0_cas_n <= (~sdram_phaseinjector0_command_storage[2]);\n\tend else begin\n\t\tsdram_inti_p0_cas_n <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_85 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_86;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p0_cs_n <= 1'd1;\n\tif (sdram_phaseinjector0_command_issue_re) begin\n\t\tsdram_inti_p0_cs_n <= {1{(~sdram_phaseinjector0_command_storage[0])}};\n\tend else begin\n\t\tsdram_inti_p0_cs_n <= {1{1'd1}};\n\tend\n// synthesis translate_off\n\tdummy_d_86 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_87;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p0_ras_n <= 1'd1;\n\tif (sdram_phaseinjector0_command_issue_re) begin\n\t\tsdram_inti_p0_ras_n <= (~sdram_phaseinjector0_command_storage[3]);\n\tend else begin\n\t\tsdram_inti_p0_ras_n <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_87 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_inti_p0_address = sdram_phaseinjector0_address_storage;\nassign sdram_inti_p0_bank = sdram_phaseinjector0_baddress_storage;\nassign sdram_inti_p0_wrdata_en = (sdram_phaseinjector0_command_issue_re & sdram_phaseinjector0_command_storage[4]);\nassign sdram_inti_p0_rddata_en = (sdram_phaseinjector0_command_issue_re & sdram_phaseinjector0_command_storage[5]);\nassign sdram_inti_p0_wrdata = sdram_phaseinjector0_wrdata_storage;\nassign sdram_inti_p0_wrdata_mask = 1'd0;\n\n// synthesis translate_off\nreg dummy_d_88;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p1_we_n <= 1'd1;\n\tif (sdram_phaseinjector1_command_issue_re) begin\n\t\tsdram_inti_p1_we_n <= (~sdram_phaseinjector1_command_storage[1]);\n\tend else begin\n\t\tsdram_inti_p1_we_n <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_88 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_89;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p1_cas_n <= 1'd1;\n\tif (sdram_phaseinjector1_command_issue_re) begin\n\t\tsdram_inti_p1_cas_n <= (~sdram_phaseinjector1_command_storage[2]);\n\tend else begin\n\t\tsdram_inti_p1_cas_n <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_89 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_90;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p1_cs_n <= 1'd1;\n\tif (sdram_phaseinjector1_command_issue_re) begin\n\t\tsdram_inti_p1_cs_n <= {1{(~sdram_phaseinjector1_command_storage[0])}};\n\tend else begin\n\t\tsdram_inti_p1_cs_n <= {1{1'd1}};\n\tend\n// synthesis translate_off\n\tdummy_d_90 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_91;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_inti_p1_ras_n <= 1'd1;\n\tif (sdram_phaseinjector1_command_issue_re) begin\n\t\tsdram_inti_p1_ras_n <= (~sdram_phaseinjector1_command_storage[3]);\n\tend else begin\n\t\tsdram_inti_p1_ras_n <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_91 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_inti_p1_address = sdram_phaseinjector1_address_storage;\nassign sdram_inti_p1_bank = sdram_phaseinjector1_baddress_storage;\nassign sdram_inti_p1_wrdata_en = (sdram_phaseinjector1_command_issue_re & sdram_phaseinjector1_command_storage[4]);\nassign sdram_inti_p1_rddata_en = (sdram_phaseinjector1_command_issue_re & sdram_phaseinjector1_command_storage[5]);\nassign sdram_inti_p1_wrdata = sdram_phaseinjector1_wrdata_storage;\nassign sdram_inti_p1_wrdata_mask = 1'd0;\nassign sdram_bankmachine0_req_valid = sdram_interface_bank0_valid;\nassign sdram_interface_bank0_ready = sdram_bankmachine0_req_ready;\nassign sdram_bankmachine0_req_we = sdram_interface_bank0_we;\nassign sdram_bankmachine0_req_addr = sdram_interface_bank0_addr;\nassign sdram_interface_bank0_lock = sdram_bankmachine0_req_lock;\nassign sdram_interface_bank0_wdata_ready = sdram_bankmachine0_req_wdata_ready;\nassign sdram_interface_bank0_rdata_valid = sdram_bankmachine0_req_rdata_valid;\nassign sdram_bankmachine1_req_valid = sdram_interface_bank1_valid;\nassign sdram_interface_bank1_ready = sdram_bankmachine1_req_ready;\nassign sdram_bankmachine1_req_we = sdram_interface_bank1_we;\nassign sdram_bankmachine1_req_addr = sdram_interface_bank1_addr;\nassign sdram_interface_bank1_lock = sdram_bankmachine1_req_lock;\nassign sdram_interface_bank1_wdata_ready = sdram_bankmachine1_req_wdata_ready;\nassign sdram_interface_bank1_rdata_valid = sdram_bankmachine1_req_rdata_valid;\nassign sdram_bankmachine2_req_valid = sdram_interface_bank2_valid;\nassign sdram_interface_bank2_ready = sdram_bankmachine2_req_ready;\nassign sdram_bankmachine2_req_we = sdram_interface_bank2_we;\nassign sdram_bankmachine2_req_addr = sdram_interface_bank2_addr;\nassign sdram_interface_bank2_lock = sdram_bankmachine2_req_lock;\nassign sdram_interface_bank2_wdata_ready = sdram_bankmachine2_req_wdata_ready;\nassign sdram_interface_bank2_rdata_valid = sdram_bankmachine2_req_rdata_valid;\nassign sdram_bankmachine3_req_valid = sdram_interface_bank3_valid;\nassign sdram_interface_bank3_ready = sdram_bankmachine3_req_ready;\nassign sdram_bankmachine3_req_we = sdram_interface_bank3_we;\nassign sdram_bankmachine3_req_addr = sdram_interface_bank3_addr;\nassign sdram_interface_bank3_lock = sdram_bankmachine3_req_lock;\nassign sdram_interface_bank3_wdata_ready = sdram_bankmachine3_req_wdata_ready;\nassign sdram_interface_bank3_rdata_valid = sdram_bankmachine3_req_rdata_valid;\nassign sdram_bankmachine4_req_valid = sdram_interface_bank4_valid;\nassign sdram_interface_bank4_ready = sdram_bankmachine4_req_ready;\nassign sdram_bankmachine4_req_we = sdram_interface_bank4_we;\nassign sdram_bankmachine4_req_addr = sdram_interface_bank4_addr;\nassign sdram_interface_bank4_lock = sdram_bankmachine4_req_lock;\nassign sdram_interface_bank4_wdata_ready = sdram_bankmachine4_req_wdata_ready;\nassign sdram_interface_bank4_rdata_valid = sdram_bankmachine4_req_rdata_valid;\nassign sdram_bankmachine5_req_valid = sdram_interface_bank5_valid;\nassign sdram_interface_bank5_ready = sdram_bankmachine5_req_ready;\nassign sdram_bankmachine5_req_we = sdram_interface_bank5_we;\nassign sdram_bankmachine5_req_addr = sdram_interface_bank5_addr;\nassign sdram_interface_bank5_lock = sdram_bankmachine5_req_lock;\nassign sdram_interface_bank5_wdata_ready = sdram_bankmachine5_req_wdata_ready;\nassign sdram_interface_bank5_rdata_valid = sdram_bankmachine5_req_rdata_valid;\nassign sdram_bankmachine6_req_valid = sdram_interface_bank6_valid;\nassign sdram_interface_bank6_ready = sdram_bankmachine6_req_ready;\nassign sdram_bankmachine6_req_we = sdram_interface_bank6_we;\nassign sdram_bankmachine6_req_addr = sdram_interface_bank6_addr;\nassign sdram_interface_bank6_lock = sdram_bankmachine6_req_lock;\nassign sdram_interface_bank6_wdata_ready = sdram_bankmachine6_req_wdata_ready;\nassign sdram_interface_bank6_rdata_valid = sdram_bankmachine6_req_rdata_valid;\nassign sdram_bankmachine7_req_valid = sdram_interface_bank7_valid;\nassign sdram_interface_bank7_ready = sdram_bankmachine7_req_ready;\nassign sdram_bankmachine7_req_we = sdram_interface_bank7_we;\nassign sdram_bankmachine7_req_addr = sdram_interface_bank7_addr;\nassign sdram_interface_bank7_lock = sdram_bankmachine7_req_lock;\nassign sdram_interface_bank7_wdata_ready = sdram_bankmachine7_req_wdata_ready;\nassign sdram_interface_bank7_rdata_valid = sdram_bankmachine7_req_rdata_valid;\nassign sdram_timer_wait = (~sdram_timer_done0);\nassign sdram_postponer_req_i = sdram_timer_done0;\nassign sdram_wants_refresh = sdram_postponer_req_o;\nassign sdram_timer_done1 = (sdram_timer_count1 == 1'd0);\nassign sdram_timer_done0 = sdram_timer_done1;\nassign sdram_timer_count0 = sdram_timer_count1;\nassign sdram_sequencer_start1 = (sdram_sequencer_start0 | (sdram_sequencer_count != 1'd0));\nassign sdram_sequencer_done0 = (sdram_sequencer_done1 & (sdram_sequencer_count == 1'd0));\n\n// synthesis translate_off\nreg dummy_d_92;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_refresher_next_state <= 2'd0;\n\tsubfragments_refresher_next_state <= subfragments_refresher_state;\n\tcase (subfragments_refresher_state)\n\t\t1'd1: begin\n\t\t\tif (sdram_cmd_ready) begin\n\t\t\t\tsubfragments_refresher_next_state <= 2'd2;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif (sdram_sequencer_done0) begin\n\t\t\t\tsubfragments_refresher_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\tdefault: begin\n\t\t\tif (1'd1) begin\n\t\t\t\tif (sdram_wants_refresh) begin\n\t\t\t\t\tsubfragments_refresher_next_state <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_92 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_93;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_cmd_valid <= 1'd0;\n\tcase (subfragments_refresher_state)\n\t\t1'd1: begin\n\t\t\tsdram_cmd_valid <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_cmd_valid <= 1'd1;\n\t\t\tif (sdram_sequencer_done0) begin\n\t\t\t\tsdram_cmd_valid <= 1'd0;\n\t\t\tend\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_93 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_94;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_cmd_last <= 1'd0;\n\tcase (subfragments_refresher_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tif (sdram_sequencer_done0) begin\n\t\t\t\tsdram_cmd_last <= 1'd1;\n\t\t\tend\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_94 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_95;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_sequencer_start0 <= 1'd0;\n\tcase (subfragments_refresher_state)\n\t\t1'd1: begin\n\t\t\tif (sdram_cmd_ready) begin\n\t\t\t\tsdram_sequencer_start0 <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n"}
{"text": "\tdummy_d_95 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = sdram_bankmachine0_req_valid;\nassign sdram_bankmachine0_req_ready = sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine0_req_we;\nassign sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine0_req_addr;\nassign sdram_bankmachine0_cmd_buffer_sink_valid = sdram_bankmachine0_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine0_cmd_buffer_lookahead_source_ready = sdram_bankmachine0_cmd_buffer_sink_ready;\nassign sdram_bankmachine0_cmd_buffer_sink_first = sdram_bankmachine0_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine0_cmd_buffer_sink_last = sdram_bankmachine0_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine0_cmd_buffer_sink_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine0_cmd_buffer_sink_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine0_cmd_buffer_source_ready = (sdram_bankmachine0_req_wdata_ready | sdram_bankmachine0_req_rdata_valid);\nassign sdram_bankmachine0_req_lock = (sdram_bankmachine0_cmd_buffer_lookahead_source_valid | sdram_bankmachine0_cmd_buffer_source_valid);\nassign sdram_bankmachine0_row_hit = (sdram_bankmachine0_row == sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine0_cmd_payload_ba = 1'd0;\n\n// synthesis translate_off\nreg dummy_d_96;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine0_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine0_cmd_payload_a <= sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine0_cmd_payload_a <= ((sdram_bankmachine0_auto_precharge <<< 4'd10) | {sdram_bankmachine0_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_96 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine0_twtpcon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_cmd_payload_is_write);\nassign sdram_bankmachine0_trccon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);\nassign sdram_bankmachine0_trascon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);\n\n// synthesis translate_off\nreg dummy_d_97;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine0_cmd_buffer_lookahead_source_valid & sdram_bankmachine0_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine0_auto_precharge <= (sdram_bankmachine0_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_97 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;\nassign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;\nassign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;\nassign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;\nassign sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;\nassign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine0_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine0_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine0_cmd_buffer_lookahead_source_valid = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;\nassign sdram_bankmachine0_cmd_buffer_lookahead_source_first = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine0_cmd_buffer_lookahead_source_last = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = sdram_bankmachine0_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_98;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine0_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine0_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_98 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;\nassign sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | sdram_bankmachine0_cmd_buffer_lookahead_replace));\nassign sdram_bankmachine0_cmd_buffer_lookahead_do_read = (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);\nassign sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine0_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (sdram_bankmachine0_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine0_cmd_buffer_sink_ready = ((~sdram_bankmachine0_cmd_buffer_source_valid) | sdram_bankmachine0_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_99;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine0_next_state <= 3'd0;\n\tsubfragments_bankmachine0_next_state <= subfragments_bankmachine0_state;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine0_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine0_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine0_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine0_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine0_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine0_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine0_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine0_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine0_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine0_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine0_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine0_cmd_ready & sdram_bankmachine0_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine0_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine0_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine0_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_99 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_100;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine0_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine0_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_100 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_101;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine0_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine0_trccon_ready) begin\n\t\t\t\tsdram_bankmachine0_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine0_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_101 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_102;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_row_open <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine0_trccon_ready) begin\n\t\t\t\tsdram_bankmachine0_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_102 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_103;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_row_close <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine0_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine0_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine0_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_103 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_104;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine0_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_104 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_105;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine0_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine0_trccon_ready) begin\n\t\t\t\tsdram_bankmachine0_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_105 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_106;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine0_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine0_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_106 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_107;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine0_trccon_ready) begin\n\t\t\t\tsdram_bankmachine0_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_107 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_108;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine0_trccon_ready) begin\n\t\t\t\tsdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_108 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_109;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine0_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_109 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_110;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine0_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_110 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_111;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine0_req_wdata_ready <= sdram_bankmachine0_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_111 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_112;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine0_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine0_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine0_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine0_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine0_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine0_req_rdata_valid <= sdram_bankmachine0_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_112 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = sdram_bankmachine1_req_valid;\nassign sdram_bankmachine1_req_ready = sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine1_req_we;\nassign sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine1_req_addr;\nassign sdram_bankmachine1_cmd_buffer_sink_valid = sdram_bankmachine1_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine1_cmd_buffer_lookahead_source_ready = sdram_bankmachine1_cmd_buffer_sink_ready;\nassign sdram_bankmachine1_cmd_buffer_sink_first = sdram_bankmachine1_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine1_cmd_buffer_sink_last = sdram_bankmachine1_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine1_cmd_buffer_sink_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine1_cmd_buffer_sink_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine1_cmd_buffer_source_ready = (sdram_bankmachine1_req_"}
{"text": "wdata_ready | sdram_bankmachine1_req_rdata_valid);\nassign sdram_bankmachine1_req_lock = (sdram_bankmachine1_cmd_buffer_lookahead_source_valid | sdram_bankmachine1_cmd_buffer_source_valid);\nassign sdram_bankmachine1_row_hit = (sdram_bankmachine1_row == sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine1_cmd_payload_ba = 1'd1;\n\n// synthesis translate_off\nreg dummy_d_113;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine1_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine1_cmd_payload_a <= sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine1_cmd_payload_a <= ((sdram_bankmachine1_auto_precharge <<< 4'd10) | {sdram_bankmachine1_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_113 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine1_twtpcon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_cmd_payload_is_write);\nassign sdram_bankmachine1_trccon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);\nassign sdram_bankmachine1_trascon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);\n\n// synthesis translate_off\nreg dummy_d_114;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine1_cmd_buffer_lookahead_source_valid & sdram_bankmachine1_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine1_auto_precharge <= (sdram_bankmachine1_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_114 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;\nassign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;\nassign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;\nassign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;\nassign sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;\nassign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine1_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine1_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine1_cmd_buffer_lookahead_source_valid = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;\nassign sdram_bankmachine1_cmd_buffer_lookahead_source_first = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine1_cmd_buffer_lookahead_source_last = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = sdram_bankmachine1_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_115;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine1_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine1_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_115 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;\nassign sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | sdram_bankmachine1_cmd_buffer_lookahead_replace));\nassign sdram_bankmachine1_cmd_buffer_lookahead_do_read = (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);\nassign sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine1_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (sdram_bankmachine1_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine1_cmd_buffer_sink_ready = ((~sdram_bankmachine1_cmd_buffer_source_valid) | sdram_bankmachine1_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_116;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine1_next_state <= 3'd0;\n\tsubfragments_bankmachine1_next_state <= subfragments_bankmachine1_state;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine1_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine1_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine1_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine1_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine1_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine1_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine1_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine1_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine1_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine1_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine1_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine1_cmd_ready & sdram_bankmachine1_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine1_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine1_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine1_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_116 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_117;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine1_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_117 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_118;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine1_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_118 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_119;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine1_req_wdata_ready <= sdram_bankmachine1_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_119 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_120;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine1_req_rdata_valid <= sdram_bankmachine1_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_120 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_121;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine1_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine1_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_121 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_122;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine1_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine1_trccon_ready) begin\n\t\t\t\tsdram_bankmachine1_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine1_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_122 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_123;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_row_open <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine1_trccon_ready) begin\n\t\t\t\tsdram_bankmachine1_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_123 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_124;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_row_close <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine1_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine1_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine1_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_124 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_125;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine1_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_125 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_126;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine1_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine1_trccon_ready) begin\n\t\t\t\tsdram_bankmachine1_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_126 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_127;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine1_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine1_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine1_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine1_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine1_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine1_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_127 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_128;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine1_trccon_ready) begin\n\t\t\t\tsdram_bankmachine1_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_128 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_129;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine1_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine1_trccon_ready) begin\n\t\t\t\tsdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_129 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = sdram_bankmachine2_req_valid;\nassign sdram_bankmachine2_req_ready = sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine2_req_we;\nassign sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine2_req_addr;\nassign sdram_bankmachine2_cmd_buffer_sink_valid = sdram_bankmachine2_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine2_cmd_buffer_lookahead_source_ready = sdram_bankmachine2_cmd_buffer_sink_ready;\nassign sdram_bankmachine2_cmd_buffer_sink_first = sdram_bankmachine2_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine2_cmd_buffer_sink_last = sdram_bankmachine2_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine2_cmd_buffer_sink_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine2_cmd_buffer_sink_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine2_cmd_buffer_source_ready = (sdram_bankmachine2_req_wdata_ready | sdram_bankmachine2_req_rdata_valid);\nassign sdram_bankmachine2_req_lock = (sdram_bankmachine2_cmd_buffer_lookahead_source_valid | sdram_bankmachine2_cmd_buffer_source_valid);\nassign sdram_bankmachine2_row_hit = (sdram_bankmachine2_row == sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine2_cmd_payload_ba = 2'd2;\n\n// synthesis translate_off\nreg dummy_d_130;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine2_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine2_cmd_payload_a <= sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine2_cmd_payload_a <= ((sdram_bankmachine2_auto_precharge <<< 4'd10) | {sdram_bankmachine2_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_130 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine2_twtpcon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_cmd_payload_is_write);\nassign sdram_bankmachine2_trccon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachin"}
{"text": "e2_cmd_ready) & sdram_bankmachine2_row_open);\nassign sdram_bankmachine2_trascon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_row_open);\n\n// synthesis translate_off\nreg dummy_d_131;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine2_cmd_buffer_lookahead_source_valid & sdram_bankmachine2_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine2_auto_precharge <= (sdram_bankmachine2_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_131 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;\nassign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;\nassign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;\nassign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;\nassign sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;\nassign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine2_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine2_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine2_cmd_buffer_lookahead_source_valid = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;\nassign sdram_bankmachine2_cmd_buffer_lookahead_source_first = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine2_cmd_buffer_lookahead_source_last = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = sdram_bankmachine2_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_132;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine2_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine2_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_132 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;\nassign sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | sdram_bankmachine2_cmd_buffer_lookahead_replace));\nassign sdram_bankmachine2_cmd_buffer_lookahead_do_read = (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);\nassign sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine2_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (sdram_bankmachine2_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine2_cmd_buffer_sink_ready = ((~sdram_bankmachine2_cmd_buffer_source_valid) | sdram_bankmachine2_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_133;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine2_next_state <= 3'd0;\n\tsubfragments_bankmachine2_next_state <= subfragments_bankmachine2_state;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine2_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine2_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine2_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine2_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine2_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine2_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine2_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine2_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine2_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine2_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine2_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine2_cmd_ready & sdram_bankmachine2_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine2_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine2_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine2_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_133 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_134;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine2_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_134 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_135;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine2_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine2_trccon_ready) begin\n\t\t\t\tsdram_bankmachine2_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_135 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_136;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine2_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine2_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_136 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_137;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine2_trccon_ready) begin\n\t\t\t\tsdram_bankmachine2_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_137 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_138;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine2_trccon_ready) begin\n\t\t\t\tsdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_138 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_139;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine2_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_139 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_140;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine2_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_140 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_141;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine2_req_wdata_ready <= sdram_bankmachine2_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_141 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_142;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine2_req_rdata_valid <= sdram_bankmachine2_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_142 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_143;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine2_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine2_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_143 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_144;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine2_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine2_trccon_ready) begin\n\t\t\t\tsdram_bankmachine2_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine2_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine2_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine2_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine2_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine2_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_144 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_145;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_row_open <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine2_trccon_ready) begin\n\t\t\t\tsdram_bankmachine2_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_145 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_146;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_row_close <= 1'd0;\n\tcase (subfragments_bankmachine2_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine2_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine2_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine2_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_146 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = sdram_bankmachine3_req_valid;\nassign sdram_bankmachine3_req_ready = sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine3_req_we;\nassign sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine3_req_addr;\nassign sdram_bankmachine3_cmd_buffer_sink_valid = sdram_bankmachine3_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine3_cmd_buffer_lookahead_source_ready = sdram_bankmachine3_cmd_buffer_sink_ready;\nassign sdram_bankmachine3_cmd_buffer_sink_first = sdram_bankmachine3_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine3_cmd_buffer_sink_last = sdram_bankmachine3_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine3_cmd_buffer_sink_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine3_cmd_buffer_sink_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine3_cmd_buffer_source_ready = (sdram_bankmachine3_req_wdata_ready | sdram_bankmachine3_req_rdata_valid);\nassign sdram_bankmachine3_req_lock = (sdram_bankmachine3_cmd_buffer_lookahead_source_valid | sdram_bankmachine3_cmd_buffer_source_valid);\nassign sdram_bankmachine3_row_hit = (sdram_bankmachine3_row == sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine3_cmd_payload_ba = 2'd3;\n\n// synthesis translate_off\nreg dummy_d_147;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine3_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine3_cmd_payload_a <= sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine3_cmd_payload_a <= ((sdram_bankmachine3_auto_precharge <<< 4'd10) | {sdram_bankmachine3_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_147 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine3_twtpcon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_cmd_payload_is_write);\nassign sdram_bankmachine3_trccon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);\nassign sdram_bankmachine3_trascon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);\n\n// synthesis translate_off\nreg dummy_d_148;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine3_cmd_buffer_lookahead_source_valid & sdram_bankmachine3_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine3_auto_precharge <= (sdram_bankmachine3_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_148 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookah"}
{"text": "ead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;\nassign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;\nassign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;\nassign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;\nassign sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;\nassign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine3_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine3_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine3_cmd_buffer_lookahead_source_valid = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;\nassign sdram_bankmachine3_cmd_buffer_lookahead_source_first = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine3_cmd_buffer_lookahead_source_last = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = sdram_bankmachine3_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_149;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine3_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine3_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_149 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;\nassign sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | sdram_bankmachine3_cmd_buffer_lookahead_replace));\nassign sdram_bankmachine3_cmd_buffer_lookahead_do_read = (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);\nassign sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine3_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (sdram_bankmachine3_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine3_cmd_buffer_sink_ready = ((~sdram_bankmachine3_cmd_buffer_source_valid) | sdram_bankmachine3_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_150;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine3_next_state <= 3'd0;\n\tsubfragments_bankmachine3_next_state <= subfragments_bankmachine3_state;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine3_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine3_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine3_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine3_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine3_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine3_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine3_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine3_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine3_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine3_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine3_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine3_cmd_ready & sdram_bankmachine3_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine3_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine3_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine3_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_150 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_151;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_row_open <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine3_trccon_ready) begin\n\t\t\t\tsdram_bankmachine3_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_151 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_152;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_row_close <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine3_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine3_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine3_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_152 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_153;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine3_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_153 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_154;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine3_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine3_trccon_ready) begin\n\t\t\t\tsdram_bankmachine3_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_154 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_155;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine3_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine3_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_155 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_156;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine3_trccon_ready) begin\n\t\t\t\tsdram_bankmachine3_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_156 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_157;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine3_trccon_ready) begin\n\t\t\t\tsdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_157 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_158;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine3_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_158 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_159;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine3_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_159 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_160;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine3_req_wdata_ready <= sdram_bankmachine3_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_160 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_161;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine3_req_rdata_valid <= sdram_bankmachine3_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_161 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_162;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine3_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine3_trccon_ready) begin\n\t\t\t\tsdram_bankmachine3_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine3_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine3_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine3_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine3_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine3_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_162 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_163;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine3_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine3_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine3_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_163 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine4_cmd_buffer_lookahead_sink_valid = sdram_bankmachine4_req_valid;\nassign sdram_bankmachine4_req_ready = sdram_bankmachine4_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine4_req_we;\nassign sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine4_req_addr;\nassign sdram_bankmachine4_cmd_buffer_sink_valid = sdram_bankmachine4_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine4_cmd_buffer_lookahead_source_ready = sdram_bankmachine4_cmd_buffer_sink_ready;\nassign sdram_bankmachine4_cmd_buffer_sink_first = sdram_bankmachine4_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine4_cmd_buffer_sink_last = sdram_bankmachine4_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine4_cmd_buffer_sink_payload_we = sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine4_cmd_buffer_sink_payload_addr = sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine4_cmd_buffer_source_ready = (sdram_bankmachine4_req_wdata_ready | sdram_bankmachine4_req_rdata_valid);\nassign sdram_bankmachine4_req_lock = (sdram_bankmachine4_cmd_buffer_lookahead_source_valid | sdram_bankmachine4_cmd_buffer_source_valid);\nassign sdram_bankmachine4_row_hit = (sdram_bankmachine4_row == sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine4_cmd_payload_ba = 3'd4;\n\n// synthesis translate_off\nreg dummy_d_164;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine4_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine4_cmd_payload_a <= sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine4_cmd_payload_a <= ((sdram_bankmachine4_auto_precharge <<< 4'd10) | {sdram_bankmachine4_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_164 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine4_twtpcon_valid = ((sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_ready) & sdram_bankmachine4_cmd_payload_is_write);\nassign sdram_bankmachine4_trccon_valid = ((sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_ready) & sdram_bankmachine4_row_open);\nassign sdram_bankmachine4_trascon_valid = ((sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_ready) & sdram_bankmachine4_row_open);\n\n// synthesis translate_off\nreg dummy_d_165;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine4_cmd_buffer_lookahead_source_valid & sdram_bankmachine4_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine4_auto_precharge <= (sdram_bankmachine4_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_165 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din = {sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;\nassign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;\nassign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;\nassign {sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;\nassign sdram_bankmachine4_cmd_"}
{"text": "buffer_lookahead_sink_ready = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable;\nassign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we = sdram_bankmachine4_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine4_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine4_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine4_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine4_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine4_cmd_buffer_lookahead_source_valid = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;\nassign sdram_bankmachine4_cmd_buffer_lookahead_source_first = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine4_cmd_buffer_lookahead_source_last = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine4_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine4_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re = sdram_bankmachine4_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_166;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine4_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine4_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine4_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine4_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_166 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_din;\nassign sdram_bankmachine4_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & (sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable | sdram_bankmachine4_cmd_buffer_lookahead_replace));\nassign sdram_bankmachine4_cmd_buffer_lookahead_do_read = (sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable & sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_re);\nassign sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine4_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout = sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable = (sdram_bankmachine4_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable = (sdram_bankmachine4_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine4_cmd_buffer_sink_ready = ((~sdram_bankmachine4_cmd_buffer_source_valid) | sdram_bankmachine4_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_167;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine4_next_state <= 3'd0;\n\tsubfragments_bankmachine4_next_state <= subfragments_bankmachine4_state;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine4_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine4_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine4_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine4_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine4_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine4_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine4_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine4_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine4_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine4_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine4_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine4_cmd_ready & sdram_bankmachine4_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine4_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine4_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine4_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_167 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_168;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine4_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine4_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_168 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_169;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine4_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine4_trccon_ready) begin\n\t\t\t\tsdram_bankmachine4_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine4_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_169 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_170;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_row_open <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine4_trccon_ready) begin\n\t\t\t\tsdram_bankmachine4_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_170 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_171;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_row_close <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine4_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine4_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine4_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_171 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_172;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine4_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_172 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_173;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine4_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine4_trccon_ready) begin\n\t\t\t\tsdram_bankmachine4_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_173 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_174;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine4_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine4_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_174 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_175;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine4_trccon_ready) begin\n\t\t\t\tsdram_bankmachine4_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_175 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_176;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine4_twtpcon_ready & sdram_bankmachine4_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine4_trccon_ready) begin\n\t\t\t\tsdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_176 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_177;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine4_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_177 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_178;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine4_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_178 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_179;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine4_req_wdata_ready <= sdram_bankmachine4_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_179 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_180;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine4_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine4_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine4_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine4_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine4_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine4_req_rdata_valid <= sdram_bankmachine4_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_180 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine5_cmd_buffer_lookahead_sink_valid = sdram_bankmachine5_req_valid;\nassign sdram_bankmachine5_req_ready = sdram_bankmachine5_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine5_req_we;\nassign sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine5_req_addr;\nassign sdram_bankmachine5_cmd_buffer_sink_valid = sdram_bankmachine5_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine5_cmd_buffer_lookahead_source_ready = sdram_bankmachine5_cmd_buffer_sink_ready;\nassign sdram_bankmachine5_cmd_buffer_sink_first = sdram_bankmachine5_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine5_cmd_buffer_sink_last = sdram_bankmachine5_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine5_cmd_buffer_sink_payload_we = sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine5_cmd_buffer_sink_payload_addr = sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine5_cmd_buffer_source_ready = (sdram_bankmachine5_req_wdata_ready | sdram_bankmachine5_req_rdata_valid);\nassign sdram_bankmachine5_req_lock = (sdram_bankmachine5_cmd_buffer_lookahead_source_valid | sdram_bankmachine5_cmd_buffer_source_valid);\nassign sdram_bankmachine5_row_hit = (sdram_bankmachine5_row == sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine5_cmd_payload_ba = 3'd5;\n\n// synthesis translate_off\nreg dummy_d_181;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine5_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine5_cmd_payload_a <= sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine5_cmd_payload_a <= ((sdram_bankmachine5_auto_precharge <<< 4'd10) | {sdram_bankmachine5_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_181 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine5_twtpcon_valid = ((sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_ready) & sdram_bankmachine5_cmd_payload_is_write);\nassign sdram_bankmachine5_trccon_valid = ((sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_ready) & sdram_bankmachine5_row_open);\nassign sdram_bankmachine5_trascon_valid = ((sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_ready) & sdram_bankmachine5_row_open);\n\n// synthesis translate_off\nreg dummy_d_182;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine5_cmd_buffer_lookahead_source_valid & sdram_bankmachine5_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine5_auto_precharge <= (sdram_bankmachine5_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_182 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din = {sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;\nassign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;\nassign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;\nassign {sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;\nassign sdram_bankmachine5_cmd_buffer_lookahead_sink_ready = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable;\nassign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we = sdram_bankmachine5_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine5_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine5_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine5_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine5_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine5_cmd_buffer_lookahead_source_valid = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;\nassign sdram_bankmachine5_cmd_buffer_lookahead_source_first = sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine5_cmd_buffer_lookahead_source_last = sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine5_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine5_cmd_buf"}
{"text": "fer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine5_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re = sdram_bankmachine5_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_183;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine5_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine5_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine5_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine5_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_183 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_din;\nassign sdram_bankmachine5_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & (sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable | sdram_bankmachine5_cmd_buffer_lookahead_replace));\nassign sdram_bankmachine5_cmd_buffer_lookahead_do_read = (sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable & sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_re);\nassign sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine5_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout = sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable = (sdram_bankmachine5_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable = (sdram_bankmachine5_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine5_cmd_buffer_sink_ready = ((~sdram_bankmachine5_cmd_buffer_source_valid) | sdram_bankmachine5_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_184;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine5_next_state <= 3'd0;\n\tsubfragments_bankmachine5_next_state <= subfragments_bankmachine5_state;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine5_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine5_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine5_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine5_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine5_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine5_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine5_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine5_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine5_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine5_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine5_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine5_cmd_ready & sdram_bankmachine5_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine5_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine5_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine5_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_184 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_185;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine5_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_185 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_186;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine5_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_186 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_187;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine5_req_wdata_ready <= sdram_bankmachine5_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_187 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_188;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine5_req_rdata_valid <= sdram_bankmachine5_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_188 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_189;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine5_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine5_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_189 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_190;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine5_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine5_trccon_ready) begin\n\t\t\t\tsdram_bankmachine5_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine5_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_190 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_191;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_row_open <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine5_trccon_ready) begin\n\t\t\t\tsdram_bankmachine5_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_191 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_192;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_row_close <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine5_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine5_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine5_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_192 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_193;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine5_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_193 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_194;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine5_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine5_trccon_ready) begin\n\t\t\t\tsdram_bankmachine5_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_194 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_195;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine5_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine5_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine5_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine5_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine5_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine5_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_195 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_196;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine5_trccon_ready) begin\n\t\t\t\tsdram_bankmachine5_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_196 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_197;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine5_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine5_twtpcon_ready & sdram_bankmachine5_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine5_trccon_ready) begin\n\t\t\t\tsdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_197 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine6_cmd_buffer_lookahead_sink_valid = sdram_bankmachine6_req_valid;\nassign sdram_bankmachine6_req_ready = sdram_bankmachine6_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine6_req_we;\nassign sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine6_req_addr;\nassign sdram_bankmachine6_cmd_buffer_sink_valid = sdram_bankmachine6_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine6_cmd_buffer_lookahead_source_ready = sdram_bankmachine6_cmd_buffer_sink_ready;\nassign sdram_bankmachine6_cmd_buffer_sink_first = sdram_bankmachine6_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine6_cmd_buffer_sink_last = sdram_bankmachine6_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine6_cmd_buffer_sink_payload_we = sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine6_cmd_buffer_sink_payload_addr = sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine6_cmd_buffer_source_ready = (sdram_bankmachine6_req_wdata_ready | sdram_bankmachine6_req_rdata_valid);\nassign sdram_bankmachine6_req_lock = (sdram_bankmachine6_cmd_buffer_lookahead_source_valid | sdram_bankmachine6_cmd_buffer_source_valid);\nassign sdram_bankmachine6_row_hit = (sdram_bankmachine6_row == sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine6_cmd_payload_ba = 3'd6;\n\n// synthesis translate_off\nreg dummy_d_198;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine6_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine6_cmd_payload_a <= sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine6_cmd_payload_a <= ((sdram_bankmachine6_auto_precharge <<< 4'd10) | {sdram_bankmachine6_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_198 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine6_twtpcon_valid = ((sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_ready) & sdram_bankmachine6_cmd_payload_is_write);\nassign sdram_bankmachine6_trccon_valid = ((sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_ready) & sdram_bankmachine6_row_open);\nassign sdram_bankmachine6_trascon_valid = ((sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_ready) & sdram_bankmachine6_row_open);\n\n// synthesis translate_off\nreg dummy_d_199;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine6_cmd_buffer_lookahead_source_valid & sdram_bankmachine6_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine6_auto_precharge <= (sdram_bankmachine6_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_199 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din = {sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;\nassign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;\nassign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;\nassign {sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;\nassign sdram_bankmachine6_cmd_buffer_lookahead_sink_ready = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable;\nassign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we = sdram_bankmachine6_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine6_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine6_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine6_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine6_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine6_cmd_buffer_lookahead_source_valid = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;\nassign sdram_bankmachine6_cmd_buffer_lookahead_source_first = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine6_cmd_buffer_lookahead_source_last = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine6_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine6_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re = sdram_bankmachine6_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_200;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine6_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine6_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine6_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine6_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_200 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_din;\nassign sdram_bankmachine6_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & (sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable | sdram_bankmachine6_cmd_buff"}
{"text": "er_lookahead_replace));\nassign sdram_bankmachine6_cmd_buffer_lookahead_do_read = (sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable & sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_re);\nassign sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine6_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout = sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable = (sdram_bankmachine6_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable = (sdram_bankmachine6_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine6_cmd_buffer_sink_ready = ((~sdram_bankmachine6_cmd_buffer_source_valid) | sdram_bankmachine6_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_201;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine6_next_state <= 3'd0;\n\tsubfragments_bankmachine6_next_state <= subfragments_bankmachine6_state;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine6_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine6_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine6_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine6_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine6_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine6_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine6_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine6_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine6_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine6_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine6_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine6_cmd_ready & sdram_bankmachine6_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine6_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine6_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine6_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_201 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_202;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine6_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_202 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_203;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine6_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine6_trccon_ready) begin\n\t\t\t\tsdram_bankmachine6_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_203 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_204;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine6_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine6_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_204 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_205;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine6_trccon_ready) begin\n\t\t\t\tsdram_bankmachine6_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_205 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_206;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine6_trccon_ready) begin\n\t\t\t\tsdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_206 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_207;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine6_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_207 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_208;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine6_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_208 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_209;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine6_req_wdata_ready <= sdram_bankmachine6_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_209 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_210;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine6_req_rdata_valid <= sdram_bankmachine6_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_210 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_211;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine6_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine6_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_211 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_212;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine6_twtpcon_ready & sdram_bankmachine6_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine6_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine6_trccon_ready) begin\n\t\t\t\tsdram_bankmachine6_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine6_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine6_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine6_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine6_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine6_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_212 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_213;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_row_open <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine6_trccon_ready) begin\n\t\t\t\tsdram_bankmachine6_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_213 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_214;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_row_close <= 1'd0;\n\tcase (subfragments_bankmachine6_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine6_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine6_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine6_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_214 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine7_cmd_buffer_lookahead_sink_valid = sdram_bankmachine7_req_valid;\nassign sdram_bankmachine7_req_ready = sdram_bankmachine7_cmd_buffer_lookahead_sink_ready;\nassign sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine7_req_we;\nassign sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine7_req_addr;\nassign sdram_bankmachine7_cmd_buffer_sink_valid = sdram_bankmachine7_cmd_buffer_lookahead_source_valid;\nassign sdram_bankmachine7_cmd_buffer_lookahead_source_ready = sdram_bankmachine7_cmd_buffer_sink_ready;\nassign sdram_bankmachine7_cmd_buffer_sink_first = sdram_bankmachine7_cmd_buffer_lookahead_source_first;\nassign sdram_bankmachine7_cmd_buffer_sink_last = sdram_bankmachine7_cmd_buffer_lookahead_source_last;\nassign sdram_bankmachine7_cmd_buffer_sink_payload_we = sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we;\nassign sdram_bankmachine7_cmd_buffer_sink_payload_addr = sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr;\nassign sdram_bankmachine7_cmd_buffer_source_ready = (sdram_bankmachine7_req_wdata_ready | sdram_bankmachine7_req_rdata_valid);\nassign sdram_bankmachine7_req_lock = (sdram_bankmachine7_cmd_buffer_lookahead_source_valid | sdram_bankmachine7_cmd_buffer_source_valid);\nassign sdram_bankmachine7_row_hit = (sdram_bankmachine7_row == sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8]);\nassign sdram_bankmachine7_cmd_payload_ba = 3'd7;\n\n// synthesis translate_off\nreg dummy_d_215;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_payload_a <= 13'd0;\n\tif (sdram_bankmachine7_row_col_n_addr_sel) begin\n\t\tsdram_bankmachine7_cmd_payload_a <= sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8];\n\tend else begin\n\t\tsdram_bankmachine7_cmd_payload_a <= ((sdram_bankmachine7_auto_precharge <<< 4'd10) | {sdram_bankmachine7_cmd_buffer_source_payload_addr[7:0], {2{1'd0}}});\n\tend\n// synthesis translate_off\n\tdummy_d_215 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine7_twtpcon_valid = ((sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_ready) & sdram_bankmachine7_cmd_payload_is_write);\nassign sdram_bankmachine7_trccon_valid = ((sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_ready) & sdram_bankmachine7_row_open);\nassign sdram_bankmachine7_trascon_valid = ((sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_ready) & sdram_bankmachine7_row_open);\n\n// synthesis translate_off\nreg dummy_d_216;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_auto_precharge <= 1'd0;\n\tif ((sdram_bankmachine7_cmd_buffer_lookahead_source_valid & sdram_bankmachine7_cmd_buffer_source_valid)) begin\n\t\tif ((sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20:8] != sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8])) begin\n\t\t\tsdram_bankmachine7_auto_precharge <= (sdram_bankmachine7_row_close == 1'd0);\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_216 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din = {sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we};\nassign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;\nassign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;\nassign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;\nassign {sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;\nassign sdram_bankmachine7_cmd_buffer_lookahead_sink_ready = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable;\nassign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we = sdram_bankmachine7_cmd_buffer_lookahead_sink_valid;\nassign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine7_cmd_buffer_lookahead_sink_first;\nassign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine7_cmd_buffer_lookahead_sink_last;\nassign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_we;\nassign sdram_bankmachine7_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine7_cmd_buffer_lookahead_sink_payload_addr;\nassign sdram_bankmachine7_cmd_buffer_lookahead_source_valid = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;\nassign sdram_bankmachine7_cmd_buffer_lookahead_source_first = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_first;\nassign sdram_bankmachine7_cmd_buffer_lookahead_source_last = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_last;\nassign sdram_bankmachine7_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_we;\nassign sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine7_cmd_buffer_lookahead_fifo_out_payload_addr;\nassign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re = sdram_bankmachine7_cmd_buffer_lookahead_source_ready;\n\n// synthesis translate_off\nreg dummy_d_217;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= 4'd0;\n\tif (sdram_bankmachine7_cmd_buffer_lookahead_replace) begin\n\t\tsdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine7_cmd_buffer_lookahead_produce - 1'd1);\n\tend else begin\n\t\tsdram_bankmachine7_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine7_cmd_buffer_lookahead_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_217 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_din;\nassign sdram_bankmachine7_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & (sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable | sdram_bankmachine7_cmd_buffer_lookahead_replace));\nassign sdram_bankmachine7_cmd_buffer_lookahead_do_read = (sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable & sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_re);\nassign sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine7_cmd_buffer_lookahead_consume;\nassign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout = sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r;\nassign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable = (sdram_bankmachine7_cmd_buffer_lookahead_level != 5'd16);\nassign sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable = (sdram_bankmachine7_cmd_buffer_lookahead_level != 1'd0);\nassign sdram_bankmachine7_cmd_buffer_sink_ready = ((~sdram_bankmachine7_cmd_buffer_source_valid) | sdram_bankmachine7_cmd_buffer_source_ready);\n\n// synthesis translate_off\nreg dummy_d_218;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_bankmachine7_next_state <= 3'd0;\n\tsubfragments_bankmachine7_next_state <= subfragments_bankmachine7_state;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine7_twtpcon_ready & sdram_ba"}
{"text": "nkmachine7_trascon_ready)) begin\n\t\t\t\tif (sdram_bankmachine7_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine7_next_state <= 3'd5;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin\n\t\t\t\tsubfragments_bankmachine7_next_state <= 3'd5;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine7_trccon_ready) begin\n\t\t\t\tif (sdram_bankmachine7_cmd_ready) begin\n\t\t\t\t\tsubfragments_bankmachine7_next_state <= 3'd6;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tif ((~sdram_bankmachine7_refresh_req)) begin\n\t\t\t\tsubfragments_bankmachine7_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_bankmachine7_next_state <= 2'd3;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_bankmachine7_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\t\tsubfragments_bankmachine7_next_state <= 3'd4;\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tif ((sdram_bankmachine7_cmd_ready & sdram_bankmachine7_auto_precharge)) begin\n\t\t\t\t\t\t\t\tsubfragments_bankmachine7_next_state <= 2'd2;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tsubfragments_bankmachine7_next_state <= 1'd1;\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tsubfragments_bankmachine7_next_state <= 2'd3;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_218 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_219;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_row_open <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine7_trccon_ready) begin\n\t\t\t\tsdram_bankmachine7_row_open <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_219 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_220;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_row_close <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\t\tsdram_bankmachine7_row_close <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_bankmachine7_row_close <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine7_row_close <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_220 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_221;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_payload_cas <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine7_cmd_payload_cas <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_221 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_222;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_payload_ras <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine7_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine7_trccon_ready) begin\n\t\t\t\tsdram_bankmachine7_cmd_payload_ras <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_222 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_223;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_payload_we <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine7_cmd_payload_we <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine7_cmd_payload_we <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_223 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_224;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_row_col_n_addr_sel <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine7_trccon_ready) begin\n\t\t\t\tsdram_bankmachine7_row_col_n_addr_sel <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_224 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_225;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine7_trccon_ready) begin\n\t\t\t\tsdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_225 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_226;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_payload_is_read <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine7_cmd_payload_is_read <= 1'd1;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_226 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_227;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_payload_is_write <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine7_cmd_payload_is_write <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_227 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_228;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_req_wdata_ready <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\t\tsdram_bankmachine7_req_wdata_ready <= sdram_bankmachine7_cmd_ready;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_228 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_229;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_req_rdata_valid <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_payload_we) begin\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tsdram_bankmachine7_req_rdata_valid <= sdram_bankmachine7_cmd_ready;\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_229 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_230;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_refresh_gnt <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\t\tif (sdram_bankmachine7_twtpcon_ready) begin\n\t\t\t\tsdram_bankmachine7_refresh_gnt <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_230 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_231;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_valid <= 1'd0;\n\tcase (subfragments_bankmachine7_state)\n\t\t1'd1: begin\n\t\t\tif ((sdram_bankmachine7_twtpcon_ready & sdram_bankmachine7_trascon_ready)) begin\n\t\t\t\tsdram_bankmachine7_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_bankmachine7_trccon_ready) begin\n\t\t\t\tsdram_bankmachine7_cmd_valid <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_bankmachine7_refresh_req) begin\n\t\t\tend else begin\n\t\t\t\tif (sdram_bankmachine7_cmd_buffer_source_valid) begin\n\t\t\t\t\tif (sdram_bankmachine7_row_opened) begin\n\t\t\t\t\t\tif (sdram_bankmachine7_row_hit) begin\n\t\t\t\t\t\t\tsdram_bankmachine7_cmd_valid <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_231 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_rdcmdphase = (a7ddrphy_rdphase_storage - 1'd1);\nassign sdram_wrcmdphase = (a7ddrphy_wrphase_storage - 1'd1);\nassign sdram_trrdcon_valid = ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & ((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we)));\nassign sdram_tfawcon_valid = ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & ((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we)));\nassign sdram_ras_allowed = (sdram_trrdcon_ready & sdram_tfawcon_ready);\nassign sdram_tccdcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_cmd_payload_is_write | sdram_choose_req_cmd_payload_is_read));\nassign sdram_cas_allowed = sdram_tccdcon_ready;\nassign sdram_twtrcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);\nassign sdram_read_available = ((((((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_read) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_read)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_read)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_read)) | (sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_payload_is_read)) | (sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_payload_is_read)) | (sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_payload_is_read)) | (sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_payload_is_read));\nassign sdram_write_available = ((((((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_write) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_write)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_write)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_write)) | (sdram_bankmachine4_cmd_valid & sdram_bankmachine4_cmd_payload_is_write)) | (sdram_bankmachine5_cmd_valid & sdram_bankmachine5_cmd_payload_is_write)) | (sdram_bankmachine6_cmd_valid & sdram_bankmachine6_cmd_payload_is_write)) | (sdram_bankmachine7_cmd_valid & sdram_bankmachine7_cmd_payload_is_write));\nassign sdram_max_time0 = (sdram_time0 == 1'd0);\nassign sdram_max_time1 = (sdram_time1 == 1'd0);\nassign sdram_bankmachine0_refresh_req = sdram_cmd_valid;\nassign sdram_bankmachine1_refresh_req = sdram_cmd_valid;\nassign sdram_bankmachine2_refresh_req = sdram_cmd_valid;\nassign sdram_bankmachine3_refresh_req = sdram_cmd_valid;\nassign sdram_bankmachine4_refresh_req = sdram_cmd_valid;\nassign sdram_bankmachine5_refresh_req = sdram_cmd_valid;\nassign sdram_bankmachine6_refresh_req = sdram_cmd_valid;\nassign sdram_bankmachine7_refresh_req = sdram_cmd_valid;\nassign sdram_go_to_refresh = (((((((sdram_bankmachine0_refresh_gnt & sdram_bankmachine1_refresh_gnt) & sdram_bankmachine2_refresh_gnt) & sdram_bankmachine3_refresh_gnt) & sdram_bankmachine4_refresh_gnt) & sdram_bankmachine5_refresh_gnt) & sdram_bankmachine6_refresh_gnt) & sdram_bankmachine7_refresh_gnt);\nassign sdram_interface_rdata = {sdram_dfi_p1_rddata, sdram_dfi_p0_rddata};\nassign {sdram_dfi_p1_wrdata, sdram_dfi_p0_wrdata} = sdram_interface_wdata;\nassign {sdram_dfi_p1_wrdata, sdram_dfi_p0_wrdata} = sdram_interface_wdata;\nassign {sdram_dfi_p1_wrdata_mask, sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);\nassign {sdram_dfi_p1_wrdata_mask, sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);\n\n// synthesis translate_off\nreg dummy_d_232;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_cmd_valids <= 8'd0;\n\tsdram_choose_cmd_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n\tsdram_choose_cmd_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n\tsdram_choose_cmd_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n\tsdram_choose_cmd_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n\tsdram_choose_cmd_valids[4] <= (sdram_bankmachine4_cmd_valid & (((sdram_bankmachine4_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine4_cmd_payload_ras & (~sdram_bankmachine4_cmd_payload_cas)) & (~sdram_bankmachine4_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine4_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine4_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n\tsdram_choose_cmd_valids[5] <= (sdram_bankmachine5_cmd_valid & (((sdram_bankmachine5_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine5_cmd_payload_ras & (~sdram_bankmachine5_cmd_payload_cas)) & (~sdram_bankmachine5_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine5_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine5_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n\tsdram_choose_cmd_valids[6] <= (sdram_bankmachine6_cmd_valid & (((sdram_bankmachine6_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine6_cmd_payload_ras & (~sdram_bankmachine6_cmd_payload_cas)) & (~sdram_bankmachine6_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine6_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine6_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n\tsdram_choose_cmd_valids[7] <= (sdram_bankmachine7_cmd_valid & (((sdram_bankmachine7_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine7_cmd_payload_ras & (~sdram_bankmachine7_cmd_payload_cas)) & (~sdram_bankmachine7_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine7_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine7_cmd_payload_is_write == sdram_choose_cmd_want_writes))));\n// synthesis translate_off\n\tdummy_d_232 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_choose_cmd_request = sdram_choose_cmd_valids;\nassign sdram_choose_cmd_cmd_valid = rhs_array_muxed0;\nassign sdram_choose_cmd_cmd_payload_a = rhs_array_muxed1;\nassign sdram_choose_cmd_cmd_payload_ba = rhs_array_muxed2;\nassign sdram_choose_cmd_cmd_payload_is_read = rhs_array_muxed3;\nassign sdram_choose_cmd_cmd_payload_is_write = rhs_array_muxed4;\nassign sdram_choose_cmd_cmd_payload_is_cmd = rhs_array_muxed5;\n\n// synthesis translate_off\nreg dummy_d_233;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_cmd_cmd_payload_cas <= 1'd0;\n\tif (sdram_choose_cmd_cmd_valid) begin\n\t\tsdram_choose_cmd_cmd_payload_cas <= t_array_muxed0;\n\tend\n// synthesis translate_off\n\tdummy_d_233 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_234;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_cmd_cmd_payload_ras <= 1'd0;\n\tif (sdram_choose_cmd_cmd_valid) begin\n\t\tsdram_choose_cmd_cmd_payload_ras <= t_array_muxed1;\n\tend\n// synthesis translate_off\n\tdummy_d_234 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_235;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_cmd_cmd_payload_we <= 1'd0;\n\tif (sdram_choose_cmd_cmd_valid) begin\n\t\tsdram_choose_cmd_cmd_payload_we <= t_array_muxed2;\n\tend\n// synthesis translate_off\n\tdummy_d_235 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_236;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine0_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd0))) begin\n\t\tsdram_bankmachine0_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd0))) begin\n\t\tsd"}
{"text": "ram_bankmachine0_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_236 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_237;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine1_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd1))) begin\n\t\tsdram_bankmachine1_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd1))) begin\n\t\tsdram_bankmachine1_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_237 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_238;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine2_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd2))) begin\n\t\tsdram_bankmachine2_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd2))) begin\n\t\tsdram_bankmachine2_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_238 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_239;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine3_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd3))) begin\n\t\tsdram_bankmachine3_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd3))) begin\n\t\tsdram_bankmachine3_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_239 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_240;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine4_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd4))) begin\n\t\tsdram_bankmachine4_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd4))) begin\n\t\tsdram_bankmachine4_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_240 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_241;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine5_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd5))) begin\n\t\tsdram_bankmachine5_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd5))) begin\n\t\tsdram_bankmachine5_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_241 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_242;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine6_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd6))) begin\n\t\tsdram_bankmachine6_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd6))) begin\n\t\tsdram_bankmachine6_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_242 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_243;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_bankmachine7_cmd_ready <= 1'd0;\n\tif (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 3'd7))) begin\n\t\tsdram_bankmachine7_cmd_ready <= 1'd1;\n\tend\n\tif (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 3'd7))) begin\n\t\tsdram_bankmachine7_cmd_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_243 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_choose_cmd_ce = (sdram_choose_cmd_cmd_ready | (~sdram_choose_cmd_cmd_valid));\n\n// synthesis translate_off\nreg dummy_d_244;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_req_valids <= 8'd0;\n\tsdram_choose_req_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_req_want_writes))));\n\tsdram_choose_req_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_req_want_writes))));\n\tsdram_choose_req_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_req_want_writes))));\n\tsdram_choose_req_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_req_want_writes))));\n\tsdram_choose_req_valids[4] <= (sdram_bankmachine4_cmd_valid & (((sdram_bankmachine4_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine4_cmd_payload_ras & (~sdram_bankmachine4_cmd_payload_cas)) & (~sdram_bankmachine4_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine4_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine4_cmd_payload_is_write == sdram_choose_req_want_writes))));\n\tsdram_choose_req_valids[5] <= (sdram_bankmachine5_cmd_valid & (((sdram_bankmachine5_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine5_cmd_payload_ras & (~sdram_bankmachine5_cmd_payload_cas)) & (~sdram_bankmachine5_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine5_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine5_cmd_payload_is_write == sdram_choose_req_want_writes))));\n\tsdram_choose_req_valids[6] <= (sdram_bankmachine6_cmd_valid & (((sdram_bankmachine6_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine6_cmd_payload_ras & (~sdram_bankmachine6_cmd_payload_cas)) & (~sdram_bankmachine6_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine6_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine6_cmd_payload_is_write == sdram_choose_req_want_writes))));\n\tsdram_choose_req_valids[7] <= (sdram_bankmachine7_cmd_valid & (((sdram_bankmachine7_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine7_cmd_payload_ras & (~sdram_bankmachine7_cmd_payload_cas)) & (~sdram_bankmachine7_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine7_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine7_cmd_payload_is_write == sdram_choose_req_want_writes))));\n// synthesis translate_off\n\tdummy_d_244 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_choose_req_request = sdram_choose_req_valids;\nassign sdram_choose_req_cmd_valid = rhs_array_muxed6;\nassign sdram_choose_req_cmd_payload_a = rhs_array_muxed7;\nassign sdram_choose_req_cmd_payload_ba = rhs_array_muxed8;\nassign sdram_choose_req_cmd_payload_is_read = rhs_array_muxed9;\nassign sdram_choose_req_cmd_payload_is_write = rhs_array_muxed10;\nassign sdram_choose_req_cmd_payload_is_cmd = rhs_array_muxed11;\n\n// synthesis translate_off\nreg dummy_d_245;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_req_cmd_payload_cas <= 1'd0;\n\tif (sdram_choose_req_cmd_valid) begin\n\t\tsdram_choose_req_cmd_payload_cas <= t_array_muxed3;\n\tend\n// synthesis translate_off\n\tdummy_d_245 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_246;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_req_cmd_payload_ras <= 1'd0;\n\tif (sdram_choose_req_cmd_valid) begin\n\t\tsdram_choose_req_cmd_payload_ras <= t_array_muxed4;\n\tend\n// synthesis translate_off\n\tdummy_d_246 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_247;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_req_cmd_payload_we <= 1'd0;\n\tif (sdram_choose_req_cmd_valid) begin\n\t\tsdram_choose_req_cmd_payload_we <= t_array_muxed5;\n\tend\n// synthesis translate_off\n\tdummy_d_247 = dummy_s;\n// synthesis translate_on\nend\nassign sdram_choose_req_ce = (sdram_choose_req_cmd_ready | (~sdram_choose_req_cmd_valid));\nassign sdram_dfi_p0_reset_n = 1'd1;\nassign sdram_dfi_p0_cke = {1{sdram_steerer0}};\nassign sdram_dfi_p0_odt = {1{sdram_steerer1}};\nassign sdram_dfi_p1_reset_n = 1'd1;\nassign sdram_dfi_p1_cke = {1{sdram_steerer2}};\nassign sdram_dfi_p1_odt = {1{sdram_steerer3}};\n\n// synthesis translate_off\nreg dummy_d_248;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_multiplexer_next_state <= 4'd0;\n\tsubfragments_multiplexer_next_state <= subfragments_multiplexer_state;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tif (sdram_read_available) begin\n\t\t\t\tif (((~sdram_write_available) | sdram_max_time1)) begin\n\t\t\t\t\tsubfragments_multiplexer_next_state <= 2'd3;\n\t\t\t\tend\n\t\t\tend\n\t\t\tif (sdram_go_to_refresh) begin\n\t\t\t\tsubfragments_multiplexer_next_state <= 2'd2;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif (sdram_cmd_last) begin\n\t\t\t\tsubfragments_multiplexer_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (sdram_twtrcon_ready) begin\n\t\t\t\tsubfragments_multiplexer_next_state <= 1'd0;\n\t\t\tend\n\t\tend\n\t\t3'd4: begin\n\t\t\tsubfragments_multiplexer_next_state <= 3'd5;\n\t\tend\n\t\t3'd5: begin\n\t\t\tsubfragments_multiplexer_next_state <= 3'd6;\n\t\tend\n\t\t3'd6: begin\n\t\t\tsubfragments_multiplexer_next_state <= 3'd7;\n\t\tend\n\t\t3'd7: begin\n\t\t\tsubfragments_multiplexer_next_state <= 4'd8;\n\t\tend\n\t\t4'd8: begin\n\t\t\tsubfragments_multiplexer_next_state <= 4'd9;\n\t\tend\n\t\t4'd9: begin\n\t\t\tsubfragments_multiplexer_next_state <= 4'd10;\n\t\tend\n\t\t4'd10: begin\n\t\t\tsubfragments_multiplexer_next_state <= 1'd1;\n\t\tend\n\t\tdefault: begin\n\t\t\tif (sdram_write_available) begin\n\t\t\t\tif (((~sdram_read_available) | sdram_max_time0)) begin\n\t\t\t\t\tsubfragments_multiplexer_next_state <= 3'd4;\n\t\t\t\tend\n\t\t\tend\n\t\t\tif (sdram_go_to_refresh) begin\n\t\t\t\tsubfragments_multiplexer_next_state <= 2'd2;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_248 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_249;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_steerer_sel1 <= 2'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tsdram_steerer_sel1 <= 1'd0;\n\t\t\tif ((a7ddrphy_wrphase_storage == 1'd1)) begin\n\t\t\t\tsdram_steerer_sel1 <= 2'd2;\n\t\t\tend\n\t\t\tif ((sdram_wrcmdphase == 1'd1)) begin\n\t\t\t\tsdram_steerer_sel1 <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tsdram_steerer_sel1 <= 1'd0;\n\t\t\tif ((a7ddrphy_rdphase_storage == 1'd1)) begin\n\t\t\t\tsdram_steerer_sel1 <= 2'd2;\n\t\t\tend\n\t\t\tif ((sdram_rdcmdphase == 1'd1)) begin\n\t\t\t\tsdram_steerer_sel1 <= 1'd1;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_249 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_250;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_cmd_want_activates <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tif (1'd0) begin\n\t\t\tend else begin\n\t\t\t\tsdram_choose_cmd_want_activates <= sdram_ras_allowed;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (1'd0) begin\n\t\t\tend else begin\n\t\t\t\tsdram_choose_cmd_want_activates <= sdram_ras_allowed;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_250 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_251;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_cmd_cmd_ready <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tif (1'd0) begin\n\t\t\tend else begin\n\t\t\t\tsdram_choose_cmd_cmd_ready <= ((~((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we))) | sdram_ras_allowed);\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (1'd0) begin\n\t\t\tend else begin\n\t\t\t\tsdram_choose_cmd_cmd_ready <= ((~((sdram_choose_cmd_cmd_payload_ras & (~sdram_choose_cmd_cmd_payload_cas)) & (~sdram_choose_cmd_cmd_payload_we))) | sdram_ras_allowed);\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_251 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_252;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_req_want_reads <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tsdram_choose_req_want_reads <= 1'd1;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_252 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_253;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_req_want_writes <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tsdram_choose_req_want_writes <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_253 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_254;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_en0 <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tsdram_en0 <= 1'd1;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_254 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_255;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_choose_req_cmd_ready <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tif (1'd0) begin\n\t\t\t\tsdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));\n\t\t\tend else begin\n\t\t\t\tsdram_choose_req_cmd_ready <= sdram_cas_allowed;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif (1'd0) begin\n\t\t\t\tsdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));\n\t\t\tend else begin\n\t\t\t\tsdram_choose_req_cmd_ready <= sdram_cas_allowed;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_255 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_256;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_cmd_ready <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_cmd_ready <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_256 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_257;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_en1 <= 1'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tsdram_en1 <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_257 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_258;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_steerer_sel0 <= 2'd0;\n\tcase (subfragments_multiplexer_state)\n\t\t1'd1: begin\n\t\t\tsdram_steerer_sel0 <= 1'd0;\n\t\t\tif ((a7ddrphy_wrphase_storage == 1'd0)) begin\n\t\t\t\tsdram_steerer_sel0 <= 2'd2;\n\t\t\tend\n\t\t\tif ((sdram_wrcmdphase == 1'd0)) begin\n\t\t\t\tsdram_steerer_sel0 <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_steerer_sel0 <= 2'd3;\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\t3'd4: begin\n\t\tend\n\t\t3'd5: begin\n\t\tend\n\t\t3'd6: begin\n\t\tend\n\t\t3'd7: begin\n\t\tend\n\t\t4'd8: begin\n\t\tend\n\t\t4'd9: begin\n\t\tend\n\t\t4'd10: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tsdram_steerer_sel0 <= 1'd0;\n\t\t\tif ((a7ddrphy_rdphase_storage == 1'd0)) begin\n\t\t\t\tsdram_steerer_sel0 <= 2'd2;\n\t\t\tend\n\t\t\tif ((sdram_rdcmdphase == 1'd0)) begin\n\t\t\t\tsdram_steerer_sel0 <= 1'd1;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_258 = dummy_s;\n// synthesis translate_on\nend\nassign subfragments_roundrobin0_request = {(((cmd_payload_addr[10:8] == 1'd0) & (~(((((((subfragments_locked1 | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((subfragments_locked0 | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin0_ce = ((~sdram_interface_bank0_valid) & (~sdram_interface_bank0_lock));\nassign sdram_interface_bank0_addr = rhs_array_muxed12;\nassign sdram_interface_bank0_we = rhs_array_muxed13;\nassign sdram_interface_bank0_valid = rhs_array_muxed14;\nassign subfragments_roundrobin1_request = {(((cmd_payload_addr[10:8] == 1'd1) & (~(((((((subfragments_locked3 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid),"}
{"text": " (((port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((subfragments_locked2 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin1_ce = ((~sdram_interface_bank1_valid) & (~sdram_interface_bank1_lock));\nassign sdram_interface_bank1_addr = rhs_array_muxed15;\nassign sdram_interface_bank1_we = rhs_array_muxed16;\nassign sdram_interface_bank1_valid = rhs_array_muxed17;\nassign subfragments_roundrobin2_request = {(((cmd_payload_addr[10:8] == 2'd2) & (~(((((((subfragments_locked5 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((subfragments_locked4 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin2_ce = ((~sdram_interface_bank2_valid) & (~sdram_interface_bank2_lock));\nassign sdram_interface_bank2_addr = rhs_array_muxed18;\nassign sdram_interface_bank2_we = rhs_array_muxed19;\nassign sdram_interface_bank2_valid = rhs_array_muxed20;\nassign subfragments_roundrobin3_request = {(((cmd_payload_addr[10:8] == 2'd3) & (~(((((((subfragments_locked7 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((subfragments_locked6 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin3_ce = ((~sdram_interface_bank3_valid) & (~sdram_interface_bank3_lock));\nassign sdram_interface_bank3_addr = rhs_array_muxed21;\nassign sdram_interface_bank3_we = rhs_array_muxed22;\nassign sdram_interface_bank3_valid = rhs_array_muxed23;\nassign subfragments_roundrobin4_request = {(((cmd_payload_addr[10:8] == 3'd4) & (~(((((((subfragments_locked9 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((subfragments_locked8 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin4_ce = ((~sdram_interface_bank4_valid) & (~sdram_interface_bank4_lock));\nassign sdram_interface_bank4_addr = rhs_array_muxed24;\nassign sdram_interface_bank4_we = rhs_array_muxed25;\nassign sdram_interface_bank4_valid = rhs_array_muxed26;\nassign subfragments_roundrobin5_request = {(((cmd_payload_addr[10:8] == 3'd5) & (~(((((((subfragments_locked11 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((subfragments_locked10 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin5_ce = ((~sdram_interface_bank5_valid) & (~sdram_interface_bank5_lock));\nassign sdram_interface_bank5_addr = rhs_array_muxed27;\nassign sdram_interface_bank5_we = rhs_array_muxed28;\nassign sdram_interface_bank5_valid = rhs_array_muxed29;\nassign subfragments_roundrobin6_request = {(((cmd_payload_addr[10:8] == 3'd6) & (~(((((((subfragments_locked13 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((subfragments_locked12 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin6_ce = ((~sdram_interface_bank6_valid) & (~sdram_interface_bank6_lock));\nassign sdram_interface_bank6_addr = rhs_array_muxed30;\nassign sdram_interface_bank6_we = rhs_array_muxed31;\nassign sdram_interface_bank6_valid = rhs_array_muxed32;\nassign subfragments_roundrobin7_request = {(((cmd_payload_addr[10:8] == 3'd7) & (~(((((((subfragments_locked15 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))))) & cmd_valid), (((port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((subfragments_locked14 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))))) & port_cmd_valid)};\nassign subfragments_roundrobin7_ce = ((~sdram_interface_bank7_valid) & (~sdram_interface_bank7_lock));\nassign sdram_interface_bank7_addr = rhs_array_muxed33;\nassign sdram_interface_bank7_we = rhs_array_muxed34;\nassign sdram_interface_bank7_valid = rhs_array_muxed35;\nassign port_cmd_ready = ((((((((1'd0 | (((subfragments_roundrobin0_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((subfragments_locked0 | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0)))))) & sdram_interface_bank0_ready)) | (((subfragments_roundrobin1_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((subfragments_locked2 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0)))))) & sdram_interface_bank1_ready)) | (((subfragments_roundrobin2_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((subfragments_locked4 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0)))))) & sdram_interface_bank2_ready)) | (((subfragments_roundrobin3_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((subfragments_locked6 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0)))))) & sdram_interface_bank3_ready)) | (((subfragments_roundrobin4_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((subfragments_locked8 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0)))))) & sdram_interface_bank4_ready)) | (((subfragments_roundrobin5_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((subfragments_locked10 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0)))))) & sdram_interface_bank5_ready)) | (((subfragments_roundrobin6_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((subfragments_locked12 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0)))))) & sdram_interface_bank6_ready)) | (((subfragments_roundrobin7_grant == 1'd0) & ((port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((subfragments_locked14 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0)))))) & sdram_interface_bank7_ready));\nassign cmd_ready = ((((((((1'd0 | (((subfragments_roundrobin0_grant == 1'd1) & ((cmd_payload_addr[10:8] == 1'd0) & (~(((((((subfragments_locked1 | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1)))))) & sdram_interface_bank0_ready)) | (((subfragments_roundrobin1_grant == 1'd1) & ((cmd_payload_addr[10:8] == 1'd1) & (~(((((((subfragments_locked3 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1)))))) & sdram_interface_bank1_ready)) | (((subfragments_roundrobin2_grant == 1'd1) & ((cmd_payload_addr[10:8] == 2'd2) & (~(((((((subfragments_locked5 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1)))))) & sdram_interface_bank2_ready)) | (((subfragments_roundrobin3_grant == 1'd1) & ((cmd_payload_addr[10:8] == 2'd3) & (~(((((((subfragments_locked7 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1)))))) & sdram_interface_bank3_ready)) | (((subfragments_roundrobin4_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd4) & (~(((((((subfragments_locked9 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1)))))) & sdram_interface_bank4_ready)) | (((subfragments_roundrobin5_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd5) & (~(((((((subfragments_locked11 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1)))))) & sdram_interface_bank5_ready)) | (((subfragments_roundrobin6_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd6) & (~(((((((subfragments_locked13 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_i"}
{"text": "nterface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1)))))) & sdram_interface_bank6_ready)) | (((subfragments_roundrobin7_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd7) & (~(((((((subfragments_locked15 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1)))))) & sdram_interface_bank7_ready));\nassign port_wdata_ready = subfragments_new_master_wdata_ready0;\nassign wdata_ready = subfragments_new_master_wdata_ready1;\nassign port_rdata_valid = subfragments_new_master_rdata_valid8;\nassign rdata_valid = subfragments_new_master_rdata_valid17;\n\n// synthesis translate_off\nreg dummy_d_259;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_interface_wdata <= 64'd0;\n\tcase ({subfragments_new_master_wdata_ready1, subfragments_new_master_wdata_ready0})\n\t\t1'd1: begin\n\t\t\tsdram_interface_wdata <= port_wdata_payload_data;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_interface_wdata <= wdata_payload_data;\n\t\tend\n\t\tdefault: begin\n\t\t\tsdram_interface_wdata <= 1'd0;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_259 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_260;\n// synthesis translate_on\nalways @(*) begin\n\tsdram_interface_wdata_we <= 8'd0;\n\tcase ({subfragments_new_master_wdata_ready1, subfragments_new_master_wdata_ready0})\n\t\t1'd1: begin\n\t\t\tsdram_interface_wdata_we <= port_wdata_payload_we;\n\t\tend\n\t\t2'd2: begin\n\t\t\tsdram_interface_wdata_we <= wdata_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\tsdram_interface_wdata_we <= 1'd0;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_260 = dummy_s;\n// synthesis translate_on\nend\nassign port_rdata_payload_data = sdram_interface_rdata;\nassign rdata_payload_data = sdram_interface_rdata;\nassign data_port_adr = wb_sdram_adr[1];\n\n// synthesis translate_off\nreg dummy_d_261;\n// synthesis translate_on\nalways @(*) begin\n\tdata_port_we <= 8'd0;\n\tif (write_from_slave) begin\n\t\tdata_port_we <= {8{1'd1}};\n\tend else begin\n\t\tif ((((wb_sdram_cyc & wb_sdram_stb) & wb_sdram_we) & wb_sdram_ack)) begin\n\t\t\tdata_port_we <= {({4{(wb_sdram_adr[0] == 1'd0)}} & wb_sdram_sel), ({4{(wb_sdram_adr[0] == 1'd1)}} & wb_sdram_sel)};\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_261 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_262;\n// synthesis translate_on\nalways @(*) begin\n\tdata_port_dat_w <= 64'd0;\n\tif (write_from_slave) begin\n\t\tdata_port_dat_w <= interface_dat_r;\n\tend else begin\n\t\tdata_port_dat_w <= {2{wb_sdram_dat_w}};\n\tend\n// synthesis translate_off\n\tdummy_d_262 = dummy_s;\n// synthesis translate_on\nend\nassign interface_dat_w = data_port_dat_r;\nassign interface_sel = 8'd255;\n\n// synthesis translate_off\nreg dummy_d_263;\n// synthesis translate_on\nalways @(*) begin\n\twb_sdram_dat_r <= 32'd0;\n\tcase (adr_offset_r)\n\t\t1'd0: begin\n\t\t\twb_sdram_dat_r <= data_port_dat_r[63:32];\n\t\tend\n\t\tdefault: begin\n\t\t\twb_sdram_dat_r <= data_port_dat_r[31:0];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_263 = dummy_s;\n// synthesis translate_on\nend\nassign {tag_do_dirty, tag_do_tag} = tag_port_dat_r;\nassign {tag_do_dirty, tag_do_tag} = tag_port_dat_r;\nassign tag_port_dat_w = {tag_di_dirty, tag_di_tag};\nassign tag_port_adr = wb_sdram_adr[1];\nassign tag_di_tag = wb_sdram_adr[29:2];\nassign interface_adr = {tag_do_tag, wb_sdram_adr[1]};\n\n// synthesis translate_off\nreg dummy_d_264;\n// synthesis translate_on\nalways @(*) begin\n\tsubfragments_next_state <= 2'd0;\n\tsubfragments_next_state <= subfragments_state;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\t\tif ((tag_do_tag == wb_sdram_adr[29:2])) begin\n\t\t\t\tsubfragments_next_state <= 1'd0;\n\t\t\tend else begin\n\t\t\t\tif (tag_do_dirty) begin\n\t\t\t\t\tsubfragments_next_state <= 2'd2;\n\t\t\t\tend else begin\n\t\t\t\t\tsubfragments_next_state <= 2'd3;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif (interface_ack) begin\n\t\t\t\tif (1'd1) begin\n\t\t\t\t\tsubfragments_next_state <= 2'd3;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (interface_ack) begin\n\t\t\t\tif (1'd1) begin\n\t\t\t\t\tsubfragments_next_state <= 1'd1;\n\t\t\t\tend else begin\n\t\t\t\t\tsubfragments_next_state <= 2'd3;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\tdefault: begin\n\t\t\tif ((wb_sdram_cyc & wb_sdram_stb)) begin\n\t\t\t\tsubfragments_next_state <= 1'd1;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_264 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_265;\n// synthesis translate_on\nalways @(*) begin\n\ttag_di_dirty <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\t\tif ((tag_do_tag == wb_sdram_adr[29:2])) begin\n\t\t\t\tif (wb_sdram_we) begin\n\t\t\t\t\ttag_di_dirty <= 1'd1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_265 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_266;\n// synthesis translate_on\nalways @(*) begin\n\tinterface_we <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tinterface_we <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\t\tinterface_we <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_266 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_267;\n// synthesis translate_on\nalways @(*) begin\n\tword_clr <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\t\tword_clr <= 1'd1;\n\t\t\tif ((tag_do_tag == wb_sdram_adr[29:2])) begin\n\t\t\tend else begin\n\t\t\t\tif (tag_do_dirty) begin\n\t\t\t\tend else begin\n\t\t\t\t\tword_clr <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif (interface_ack) begin\n\t\t\t\tif (1'd1) begin\n\t\t\t\t\tword_clr <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_267 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_268;\n// synthesis translate_on\nalways @(*) begin\n\tword_inc <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tif (interface_ack) begin\n\t\t\t\tword_inc <= 1'd1;\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (interface_ack) begin\n\t\t\t\tword_inc <= 1'd1;\n\t\t\tend\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_268 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_269;\n// synthesis translate_on\nalways @(*) begin\n\twb_sdram_ack <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\t\tif ((tag_do_tag == wb_sdram_adr[29:2])) begin\n\t\t\t\twb_sdram_ack <= 1'd1;\n\t\t\tend else begin\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_269 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_270;\n// synthesis translate_on\nalways @(*) begin\n\ttag_port_we <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\t\tif ((tag_do_tag == wb_sdram_adr[29:2])) begin\n\t\t\t\tif (wb_sdram_we) begin\n\t\t\t\t\ttag_port_we <= 1'd1;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tif (tag_do_dirty) begin\n\t\t\t\tend else begin\n\t\t\t\t\ttag_port_we <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd2: begin\n\t\t\tif (interface_ack) begin\n\t\t\t\tif (1'd1) begin\n\t\t\t\t\ttag_port_we <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t2'd3: begin\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_270 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_271;\n// synthesis translate_on\nalways @(*) begin\n\twrite_from_slave <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\t2'd3: begin\n\t\t\tif (interface_ack) begin\n\t\t\t\twrite_from_slave <= 1'd1;\n\t\t\tend\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_271 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_272;\n// synthesis translate_on\nalways @(*) begin\n\tinterface_cyc <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tinterface_cyc <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\t\tinterface_cyc <= 1'd1;\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_272 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_273;\n// synthesis translate_on\nalways @(*) begin\n\tinterface_stb <= 1'd0;\n\tcase (subfragments_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tinterface_stb <= 1'd1;\n\t\tend\n\t\t2'd3: begin\n\t\t\tinterface_stb <= 1'd1;\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_273 = dummy_s;\n// synthesis translate_on\nend\nassign port_cmd_payload_addr = (interface_adr - 28'd134217728);\nassign port_cmd_payload_we = interface_we;\nassign port_wdata_payload_data = interface_dat_w;\nassign port_wdata_payload_we = interface_sel;\nassign interface_dat_r = port_rdata_payload_data;\nassign port_flush = (~interface_cyc);\nassign port_cmd_last = (~interface_we);\nassign port_cmd_valid = ((interface_cyc & interface_stb) & (~cmd_consumed));\nassign port_wdata_valid = (((port_cmd_valid | cmd_consumed) & port_cmd_payload_we) & (~wdata_consumed));\nassign port_rdata_ready = ((port_cmd_valid | cmd_consumed) & (~port_cmd_payload_we));\nassign interface_ack = (ack_cmd & ((interface_we & ack_wdata) | ((~interface_we) & ack_rdata)));\nassign ack_cmd = ((port_cmd_valid & port_cmd_ready) | cmd_consumed);\nassign ack_wdata = ((port_wdata_valid & port_wdata_ready) | wdata_consumed);\nassign ack_rdata = (port_rdata_valid & port_rdata_ready);\nassign ce = ((~cmd_valid) | cmd_ready);\n\n// synthesis translate_off\nreg dummy_d_274;\n// synthesis translate_on\nalways @(*) begin\n\trequest <= 2'd0;\n\trequest[0] <= write_cmd_request;\n\trequest[1] <= read_cmd_request;\n// synthesis translate_off\n\tdummy_d_274 = dummy_s;\n// synthesis translate_on\nend\nassign write_cmd_grant = (grant == 1'd0);\nassign read_cmd_grant = (grant == 1'd1);\nassign write_aw_buffer_sink_valid = aw_valid;\nassign aw_ready = write_aw_buffer_sink_ready;\nassign write_aw_buffer_sink_first = aw_first;\nassign write_aw_buffer_sink_last = aw_last;\nassign write_aw_buffer_sink_payload_addr = aw_payload_addr;\nassign write_aw_buffer_sink_payload_burst = aw_payload_burst;\nassign write_aw_buffer_sink_payload_len = aw_payload_len;\nassign write_aw_buffer_sink_payload_size = aw_payload_size;\nassign write_aw_buffer_sink_payload_lock = aw_payload_lock;\nassign write_aw_buffer_sink_payload_prot = aw_payload_prot;\nassign write_aw_buffer_sink_payload_cache = aw_payload_cache;\nassign write_aw_buffer_sink_payload_qos = aw_payload_qos;\nassign write_aw_buffer_sink_payload_id = aw_payload_id;\nassign write_id_buffer_sink_valid = ((write_aw_valid & write_aw_first) & write_aw_ready);\nassign write_id_buffer_sink_payload_id = write_aw_payload_id;\n\n// synthesis translate_off\nreg dummy_d_275;\n// synthesis translate_on\nalways @(*) begin\n\twrite_resp_buffer_sink_payload_id <= 6'd0;\n\tif (((write_w_buffer_source_valid & write_w_buffer_source_last) & write_w_buffer_source_ready)) begin\n\t\twrite_resp_buffer_sink_payload_id <= write_id_buffer_source_payload_id;\n\tend\n// synthesis translate_off\n\tdummy_d_275 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_276;\n// synthesis translate_on\nalways @(*) begin\n\twrite_resp_buffer_sink_valid <= 1'd0;\n\tif (((write_w_buffer_source_valid & write_w_buffer_source_last) & write_w_buffer_source_ready)) begin\n\t\twrite_resp_buffer_sink_valid <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_276 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_277;\n// synthesis translate_on\nalways @(*) begin\n\twrite_resp_buffer_sink_payload_resp <= 2'd0;\n\tif (((write_w_buffer_source_valid & write_w_buffer_source_last) & write_w_buffer_source_ready)) begin\n\t\twrite_resp_buffer_sink_payload_resp <= 1'd0;\n\tend\n// synthesis translate_off\n\tdummy_d_277 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_278;\n// synthesis translate_on\nalways @(*) begin\n\twrite_id_buffer_source_ready <= 1'd0;\n\tif (((write_w_buffer_source_valid & write_w_buffer_source_last) & write_w_buffer_source_ready)) begin\n\t\twrite_id_buffer_source_ready <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_278 = dummy_s;\n// synthesis translate_on\nend\nassign b_valid = write_resp_buffer_source_valid;\nassign write_resp_buffer_source_ready = b_ready;\nassign b_first = write_resp_buffer_source_first;\nassign b_last = write_resp_buffer_source_last;\nassign b_payload_id = write_resp_buffer_source_payload_id;\nassign b_payload_resp = write_resp_buffer_source_payload_resp;\nassign write_cmd_request = ((write_aw_valid & w_valid) & write_w_buffer_sink_ready);\n\n// synthesis translate_off\nreg dummy_d_279;\n// synthesis translate_on\nalways @(*) begin\n\tcmd_valid <= 1'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\tcmd_valid <= 1'd1;\n\tend\n\tif (read_cmd_grant) begin\n\t\tcmd_valid <= (read_ar_valid & read_can_read);\n\tend\n// synthesis translate_off\n\tdummy_d_279 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_280;\n// synthesis translate_on\nalways @(*) begin\n\twrite_w_buffer_sink_last <= 1'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\twrite_w_buffer_sink_last <= w_last;\n\tend\n// synthesis translate_off\n\tdummy_d_280 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_281;\n// synthesis translate_on\nalways @(*) begin\n\twrite_w_buffer_sink_payload_data <= 64'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\twrite_w_buffer_sink_payload_data <= w_payload_data;\n\tend\n// synthesis translate_off\n\tdummy_d_281 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_282;\n// synthesis translate_on\nalways @(*) begin\n\twrite_w_buffer_sink_payload_strb <= 8'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\twrite_w_buffer_sink_payload_strb <= w_payload_strb;\n\tend\n// synthesis translate_off\n\tdummy_d_282 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_283;\n// synthesis translate_on\nalways @(*) begin\n\twrite_w_buffer_sink_payload_id <= 6'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\twrite_w_buffer_sink_payload_id <= w_payload_id;\n\tend\n// synthesis translate_off\n\tdummy_d_283 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_284;\n// synthesis translate_on\nalways @(*) begin\n\tcmd_payload_we <= 1'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\tcmd_payload_we <= 1'd1;\n\tend\n\tif (read_cmd_grant) begin\n\t\tcmd_payload_we <= 1'd0;\n\tend\n// synthesis translate_off\n\tdummy_d_284 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_285;\n// synthesis translate_on\nalways @(*) begin\n\tcmd_payload_addr <= 24'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\tcmd_payload_addr <= ((write_aw_payload_addr - 1'd0) >>> 2'd3);\n\tend\n\tif (read_cmd_grant) begin\n\t\tcmd_payload_addr <= ((read_ar_payload_addr - 1'd0) >>> 2'd3);\n\tend\n// synthesis translate_off\n\tdummy_d_285 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_286;\n// synthesis translate_on\nalways @(*) begin\n\twrite_w_buffer_sink_valid <= 1'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\tif (cmd_ready) begin\n\t\t\twrite_w_buffer_sink_valid <= 1'd1;\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_286 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_287;\n// synthesis translate_on\nalways @(*) begin\n\twrite_aw_ready <= 1'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\twrite_aw_ready <= cmd_ready;\n\tend\n// synthesis translate_off\n\tdummy_d_287 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_288;\n// synthesis translate_on\nalways @(*) begin\n\tw_ready <= 1'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\tif (cmd_ready) begin\n\t\t\tw_ready <= 1'd1;\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_288 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_289;\n// synthesis translate_on\nalways @(*) begin\n\twrite_w_buffer_sink_first <= 1'd0;\n\tif ((write_cmd_request & write_cmd_grant)) begin\n\t\twrite_w_buffer_sink_first <= w_first;\n\tend\n// synthesis translate_off\n\tdummy_d_289 = dummy_s;\n// synthesis translate_on\nend\nassign wdata_valid = write_w_buffer_source_valid;\nassign write_w_buffer_source_ready = wdata_ready;\nassign wdata_first = write_w_buffer_source_first;\nassign wdata_last = write_w_buffer_source_last;\nassign wdata_payload_data = write_w_buffer_source_payload_data;\nassign wdata_payload_we = write_w_buffer_source_payload_strb;\nassign write_aw_buffer_sink_ready = ((~write_aw_buffer_source_valid) | write_aw_buffer_source_ready);\nassign write_beat_size = (1'd1 <<< write_aw_buffer_source_payload_size);\nassign write_beat_wrap = (write_aw_buffer_source_payload_len <<< write_aw_buffer_source_payload_size);\nassign write_aw_valid = (write_aw_buffer_source_valid | (~write_aw_first));\nassign write_aw_first = (write_beat_count == 1'd0);\nassign write_aw_last = (write_beat_count == write_aw_buffer_source_payload_len);\nassign write_aw_payload_addr = (write_aw_buffer_source_payload_addr + write_beat_offset);\nassign write_aw_payload_id = write_aw_buffer_source_payload_id;\n\n// synthesis translate_off\nreg dummy_d_290;\n// synthesis translate_on\nalways @(*) begin\n\twrite_aw_buffer_source_ready <= 1'd0;\n\tif (write_aw_ready) begin\n\t\tif (write_aw_last) begin\n\t\t\twrite_aw_buffer_source_ready <= 1'd1;\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_290 = dummy_s;\n// synthesis translate_on\nend\nassign write_w_buffer_syncfifo_din = {write_w_buffer_fifo_in_last, write_w_buffer_fifo_in_first, write_w_buffer_fifo_in_payload_id, write_w_buffer_fifo_in_payload_strb, write_w_buffer_fifo_in_payload_data};\nassign {write_w_buffer_fifo_out_last, write_w_buffer_fifo_out_first, write_w_buffer_fifo_out_payload_id, write_w_buffer_fifo_out_payload_strb, write_w_buffer_fifo_out_payload_data} = write_w_buffer_syncfifo_dout;\nassign {write_w_buffer_fifo_out_last, write_w_buffer_fifo_out_first, write_w_buffer_fifo_out_payload_id, write_w_buffer_fifo_out_payload_strb, write_w_buffer_fifo_out_payload_data} = write_w_buffer_syncfifo_dout;\nassign {write_w_buffer_fifo_out_last, write_w_buffer_fifo_out_first, write_w_buffer_fifo_out_payload_id, write_w_buffer_fifo_out_payload_strb, write_w_buffer_fifo_out_payload_data} = write_w_buffer_syncfifo_dout;\nassign {write_w_buffer_fifo_out_last, write_w_buffer_fifo_out_first, write_w_buffer_fifo_out_payload_id, write_w_buffer_fifo_out_payload_strb, write_w_buffer_fifo_out_payload_data} = write_w_buffer_syncfifo_dout;\nassign {write_w_buffer_fifo_out_last, write_w_buffer_fifo_out_first, write_w_buffer_fifo_out_payload_id, write_w_buffer_fifo_out_payload_strb, write_w_buffer_fifo_out_payload_data} = write_w_buffer_syncfifo_dout;\nassign write_w_buffer_sink_ready = write_w_buffer_syncfifo_writable;\nassign write_w_buffer_syncfifo_we = write_w_buffer_sink_valid;\nassign write_w_buffer_fifo_in_first = write_w_buffer_sink_first;\nassign write_w_buffer_fifo_in_last = write_w_buffer_sink_last;\nassign write_w_buffer_fifo_in_payload_data = write_w_buffer_sink_payload_data;\nassign write_w_buffer_fifo_in_payload_strb = write_w_buffer_sink_payload_strb;\nassign write_w_buffer_fifo_in_payload_id = write_w_buffer_sink_payload_id;\nassign write_w_buffer_source_valid = write_w_buffer_readable;\nassign write_w_buffer_source_first = write_w_buffer_fifo_out_first;\nassign write_w_buffer_source_last = write_w_buffer_fifo_out_last;\nassign write_w_buffer_source_payload_data = write_w_buffer_fifo_out_payload_data;\nassign write_w_buffer_source_payload_strb = write_w_buffer_fifo_out_payload_strb;\nassign write_w_buffer_source_payload_id = write_w_buffer_fifo_out_payload_id;\nassign write_w_buffer_re = write_w_buffer_source_ready;\nassign write_w_buffer_syncfifo_re = (write_w_buffer_syncfifo_readab"}
{"text": "le & ((~write_w_buffer_readable) | write_w_buffer_re));\nassign write_w_buffer_level1 = (write_w_buffer_level0 + write_w_buffer_readable);\n\n// synthesis translate_off\nreg dummy_d_291;\n// synthesis translate_on\nalways @(*) begin\n\twrite_w_buffer_wrport_adr <= 4'd0;\n\tif (write_w_buffer_replace) begin\n\t\twrite_w_buffer_wrport_adr <= (write_w_buffer_produce - 1'd1);\n\tend else begin\n\t\twrite_w_buffer_wrport_adr <= write_w_buffer_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_291 = dummy_s;\n// synthesis translate_on\nend\nassign write_w_buffer_wrport_dat_w = write_w_buffer_syncfifo_din;\nassign write_w_buffer_wrport_we = (write_w_buffer_syncfifo_we & (write_w_buffer_syncfifo_writable | write_w_buffer_replace));\nassign write_w_buffer_do_read = (write_w_buffer_syncfifo_readable & write_w_buffer_syncfifo_re);\nassign write_w_buffer_rdport_adr = write_w_buffer_consume;\nassign write_w_buffer_syncfifo_dout = write_w_buffer_rdport_dat_r;\nassign write_w_buffer_rdport_re = write_w_buffer_do_read;\nassign write_w_buffer_syncfifo_writable = (write_w_buffer_level0 != 5'd16);\nassign write_w_buffer_syncfifo_readable = (write_w_buffer_level0 != 1'd0);\nassign write_id_buffer_syncfifo_din = {write_id_buffer_fifo_in_last, write_id_buffer_fifo_in_first, write_id_buffer_fifo_in_payload_id};\nassign {write_id_buffer_fifo_out_last, write_id_buffer_fifo_out_first, write_id_buffer_fifo_out_payload_id} = write_id_buffer_syncfifo_dout;\nassign {write_id_buffer_fifo_out_last, write_id_buffer_fifo_out_first, write_id_buffer_fifo_out_payload_id} = write_id_buffer_syncfifo_dout;\nassign {write_id_buffer_fifo_out_last, write_id_buffer_fifo_out_first, write_id_buffer_fifo_out_payload_id} = write_id_buffer_syncfifo_dout;\nassign write_id_buffer_sink_ready = write_id_buffer_syncfifo_writable;\nassign write_id_buffer_syncfifo_we = write_id_buffer_sink_valid;\nassign write_id_buffer_fifo_in_first = write_id_buffer_sink_first;\nassign write_id_buffer_fifo_in_last = write_id_buffer_sink_last;\nassign write_id_buffer_fifo_in_payload_id = write_id_buffer_sink_payload_id;\nassign write_id_buffer_source_valid = write_id_buffer_syncfifo_readable;\nassign write_id_buffer_source_first = write_id_buffer_fifo_out_first;\nassign write_id_buffer_source_last = write_id_buffer_fifo_out_last;\nassign write_id_buffer_source_payload_id = write_id_buffer_fifo_out_payload_id;\nassign write_id_buffer_syncfifo_re = write_id_buffer_source_ready;\n\n// synthesis translate_off\nreg dummy_d_292;\n// synthesis translate_on\nalways @(*) begin\n\twrite_id_buffer_wrport_adr <= 4'd0;\n\tif (write_id_buffer_replace) begin\n\t\twrite_id_buffer_wrport_adr <= (write_id_buffer_produce - 1'd1);\n\tend else begin\n\t\twrite_id_buffer_wrport_adr <= write_id_buffer_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_292 = dummy_s;\n// synthesis translate_on\nend\nassign write_id_buffer_wrport_dat_w = write_id_buffer_syncfifo_din;\nassign write_id_buffer_wrport_we = (write_id_buffer_syncfifo_we & (write_id_buffer_syncfifo_writable | write_id_buffer_replace));\nassign write_id_buffer_do_read = (write_id_buffer_syncfifo_readable & write_id_buffer_syncfifo_re);\nassign write_id_buffer_rdport_adr = write_id_buffer_consume;\nassign write_id_buffer_syncfifo_dout = write_id_buffer_rdport_dat_r;\nassign write_id_buffer_syncfifo_writable = (write_id_buffer_level != 5'd16);\nassign write_id_buffer_syncfifo_readable = (write_id_buffer_level != 1'd0);\nassign write_resp_buffer_syncfifo_din = {write_resp_buffer_fifo_in_last, write_resp_buffer_fifo_in_first, write_resp_buffer_fifo_in_payload_resp, write_resp_buffer_fifo_in_payload_id};\nassign {write_resp_buffer_fifo_out_last, write_resp_buffer_fifo_out_first, write_resp_buffer_fifo_out_payload_resp, write_resp_buffer_fifo_out_payload_id} = write_resp_buffer_syncfifo_dout;\nassign {write_resp_buffer_fifo_out_last, write_resp_buffer_fifo_out_first, write_resp_buffer_fifo_out_payload_resp, write_resp_buffer_fifo_out_payload_id} = write_resp_buffer_syncfifo_dout;\nassign {write_resp_buffer_fifo_out_last, write_resp_buffer_fifo_out_first, write_resp_buffer_fifo_out_payload_resp, write_resp_buffer_fifo_out_payload_id} = write_resp_buffer_syncfifo_dout;\nassign {write_resp_buffer_fifo_out_last, write_resp_buffer_fifo_out_first, write_resp_buffer_fifo_out_payload_resp, write_resp_buffer_fifo_out_payload_id} = write_resp_buffer_syncfifo_dout;\nassign write_resp_buffer_sink_ready = write_resp_buffer_syncfifo_writable;\nassign write_resp_buffer_syncfifo_we = write_resp_buffer_sink_valid;\nassign write_resp_buffer_fifo_in_first = write_resp_buffer_sink_first;\nassign write_resp_buffer_fifo_in_last = write_resp_buffer_sink_last;\nassign write_resp_buffer_fifo_in_payload_id = write_resp_buffer_sink_payload_id;\nassign write_resp_buffer_fifo_in_payload_resp = write_resp_buffer_sink_payload_resp;\nassign write_resp_buffer_source_valid = write_resp_buffer_syncfifo_readable;\nassign write_resp_buffer_source_first = write_resp_buffer_fifo_out_first;\nassign write_resp_buffer_source_last = write_resp_buffer_fifo_out_last;\nassign write_resp_buffer_source_payload_id = write_resp_buffer_fifo_out_payload_id;\nassign write_resp_buffer_source_payload_resp = write_resp_buffer_fifo_out_payload_resp;\nassign write_resp_buffer_syncfifo_re = write_resp_buffer_source_ready;\n\n// synthesis translate_off\nreg dummy_d_293;\n// synthesis translate_on\nalways @(*) begin\n\twrite_resp_buffer_wrport_adr <= 4'd0;\n\tif (write_resp_buffer_replace) begin\n\t\twrite_resp_buffer_wrport_adr <= (write_resp_buffer_produce - 1'd1);\n\tend else begin\n\t\twrite_resp_buffer_wrport_adr <= write_resp_buffer_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_293 = dummy_s;\n// synthesis translate_on\nend\nassign write_resp_buffer_wrport_dat_w = write_resp_buffer_syncfifo_din;\nassign write_resp_buffer_wrport_we = (write_resp_buffer_syncfifo_we & (write_resp_buffer_syncfifo_writable | write_resp_buffer_replace));\nassign write_resp_buffer_do_read = (write_resp_buffer_syncfifo_readable & write_resp_buffer_syncfifo_re);\nassign write_resp_buffer_rdport_adr = write_resp_buffer_consume;\nassign write_resp_buffer_syncfifo_dout = write_resp_buffer_rdport_dat_r;\nassign write_resp_buffer_syncfifo_writable = (write_resp_buffer_level != 5'd16);\nassign write_resp_buffer_syncfifo_readable = (write_resp_buffer_level != 1'd0);\nassign read_ar_buffer_sink_valid = ar_valid;\nassign ar_ready = read_ar_buffer_sink_ready;\nassign read_ar_buffer_sink_first = ar_first;\nassign read_ar_buffer_sink_last = ar_last;\nassign read_ar_buffer_sink_payload_addr = ar_payload_addr;\nassign read_ar_buffer_sink_payload_burst = ar_payload_burst;\nassign read_ar_buffer_sink_payload_len = ar_payload_len;\nassign read_ar_buffer_sink_payload_size = ar_payload_size;\nassign read_ar_buffer_sink_payload_lock = ar_payload_lock;\nassign read_ar_buffer_sink_payload_prot = ar_payload_prot;\nassign read_ar_buffer_sink_payload_cache = ar_payload_cache;\nassign read_ar_buffer_sink_payload_qos = ar_payload_qos;\nassign read_ar_buffer_sink_payload_id = ar_payload_id;\nassign read_r_buffer_queue = ((cmd_valid & cmd_ready) & (~cmd_payload_we));\nassign read_r_buffer_dequeue = (read_r_buffer_source_valid & read_r_buffer_source_ready);\nassign read_can_read = (read_r_buffer_level2 != 5'd16);\nassign read_id_buffer_sink_valid = (read_ar_valid & read_ar_ready);\nassign read_id_buffer_sink_last = read_ar_last;\nassign read_id_buffer_sink_payload_id = read_ar_payload_id;\nassign r_last = read_id_buffer_source_last;\nassign r_payload_id = read_id_buffer_source_payload_id;\nassign read_id_buffer_source_ready = (r_valid & r_ready);\nassign read_cmd_request = (read_ar_valid & read_can_read);\n\n// synthesis translate_off\nreg dummy_d_294;\n// synthesis translate_on\nalways @(*) begin\n\tread_ar_ready <= 1'd0;\n\tif (read_cmd_grant) begin\n\t\tread_ar_ready <= (cmd_ready & read_can_read);\n\tend\n// synthesis translate_off\n\tdummy_d_294 = dummy_s;\n// synthesis translate_on\nend\nassign read_r_buffer_sink_valid = rdata_valid;\nassign rdata_ready = read_r_buffer_sink_ready;\nassign read_r_buffer_sink_first = rdata_first;\nassign read_r_buffer_sink_last = rdata_last;\nassign read_r_buffer_sink_payload_data = rdata_payload_data;\nassign r_valid = read_r_buffer_source_valid;\nassign read_r_buffer_source_ready = r_ready;\nassign r_first = read_r_buffer_source_first;\n\n// synthesis translate_off\nreg dummy_d_295;\n// synthesis translate_on\nalways @(*) begin\n\tr_payload_resp <= 2'd0;\n\tr_payload_resp <= read_r_buffer_source_payload_resp;\n\tr_payload_resp <= 1'd0;\n// synthesis translate_off\n\tdummy_d_295 = dummy_s;\n// synthesis translate_on\nend\nassign r_payload_data = read_r_buffer_source_payload_data;\nassign read_ar_buffer_sink_ready = ((~read_ar_buffer_source_valid) | read_ar_buffer_source_ready);\nassign read_beat_size = (1'd1 <<< read_ar_buffer_source_payload_size);\nassign read_beat_wrap = (read_ar_buffer_source_payload_len <<< read_ar_buffer_source_payload_size);\nassign read_ar_valid = (read_ar_buffer_source_valid | (~read_ar_first));\nassign read_ar_first = (read_beat_count == 1'd0);\nassign read_ar_last = (read_beat_count == read_ar_buffer_source_payload_len);\nassign read_ar_payload_addr = (read_ar_buffer_source_payload_addr + read_beat_offset);\nassign read_ar_payload_id = read_ar_buffer_source_payload_id;\n\n// synthesis translate_off\nreg dummy_d_296;\n// synthesis translate_on\nalways @(*) begin\n\tread_ar_buffer_source_ready <= 1'd0;\n\tif (read_ar_ready) begin\n\t\tif (read_ar_last) begin\n\t\t\tread_ar_buffer_source_ready <= 1'd1;\n\t\tend\n\tend\n// synthesis translate_off\n\tdummy_d_296 = dummy_s;\n// synthesis translate_on\nend\nassign read_r_buffer_syncfifo_din = {read_r_buffer_fifo_in_last, read_r_buffer_fifo_in_first, read_r_buffer_fifo_in_payload_id, read_r_buffer_fifo_in_payload_data, read_r_buffer_fifo_in_payload_resp};\nassign {read_r_buffer_fifo_out_last, read_r_buffer_fifo_out_first, read_r_buffer_fifo_out_payload_id, read_r_buffer_fifo_out_payload_data, read_r_buffer_fifo_out_payload_resp} = read_r_buffer_syncfifo_dout;\nassign {read_r_buffer_fifo_out_last, read_r_buffer_fifo_out_first, read_r_buffer_fifo_out_payload_id, read_r_buffer_fifo_out_payload_data, read_r_buffer_fifo_out_payload_resp} = read_r_buffer_syncfifo_dout;\nassign {read_r_buffer_fifo_out_last, read_r_buffer_fifo_out_first, read_r_buffer_fifo_out_payload_id, read_r_buffer_fifo_out_payload_data, read_r_buffer_fifo_out_payload_resp} = read_r_buffer_syncfifo_dout;\nassign {read_r_buffer_fifo_out_last, read_r_buffer_fifo_out_first, read_r_buffer_fifo_out_payload_id, read_r_buffer_fifo_out_payload_data, read_r_buffer_fifo_out_payload_resp} = read_r_buffer_syncfifo_dout;\nassign {read_r_buffer_fifo_out_last, read_r_buffer_fifo_out_first, read_r_buffer_fifo_out_payload_id, read_r_buffer_fifo_out_payload_data, read_r_buffer_fifo_out_payload_resp} = read_r_buffer_syncfifo_dout;\nassign read_r_buffer_sink_ready = read_r_buffer_syncfifo_writable;\nassign read_r_buffer_syncfifo_we = read_r_buffer_sink_valid;\nassign read_r_buffer_fifo_in_first = read_r_buffer_sink_first;\nassign read_r_buffer_fifo_in_last = read_r_buffer_sink_last;\nassign read_r_buffer_fifo_in_payload_resp = read_r_buffer_sink_payload_resp;\nassign read_r_buffer_fifo_in_payload_data = read_r_buffer_sink_payload_data;\nassign read_r_buffer_fifo_in_payload_id = read_r_buffer_sink_payload_id;\nassign read_r_buffer_source_valid = read_r_buffer_readable;\nassign read_r_buffer_source_first = read_r_buffer_fifo_out_first;\nassign read_r_buffer_source_last = read_r_buffer_fifo_out_last;\nassign read_r_buffer_source_payload_resp = read_r_buffer_fifo_out_payload_resp;\nassign read_r_buffer_source_payload_data = read_r_buffer_fifo_out_payload_data;\nassign read_r_buffer_source_payload_id = read_r_buffer_fifo_out_payload_id;\nassign read_r_buffer_re = read_r_buffer_source_ready;\nassign read_r_buffer_syncfifo_re = (read_r_buffer_syncfifo_readable & ((~read_r_buffer_readable) | read_r_buffer_re));\nassign read_r_buffer_level1 = (read_r_buffer_level0 + read_r_buffer_readable);\n\n// synthesis translate_off\nreg dummy_d_297;\n// synthesis translate_on\nalways @(*) begin\n\tread_r_buffer_wrport_adr <= 4'd0;\n\tif (read_r_buffer_replace) begin\n\t\tread_r_buffer_wrport_adr <= (read_r_buffer_produce - 1'd1);\n\tend else begin\n\t\tread_r_buffer_wrport_adr <= read_r_buffer_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_297 = dummy_s;\n// synthesis translate_on\nend\nassign read_r_buffer_wrport_dat_w = read_r_buffer_syncfifo_din;\nassign read_r_buffer_wrport_we = (read_r_buffer_syncfifo_we & (read_r_buffer_syncfifo_writable | read_r_buffer_replace));\nassign read_r_buffer_do_read = (read_r_buffer_syncfifo_readable & read_r_buffer_syncfifo_re);\nassign read_r_buffer_rdport_adr = read_r_buffer_consume;\nassign read_r_buffer_syncfifo_dout = read_r_buffer_rdport_dat_r;\nassign read_r_buffer_rdport_re = read_r_buffer_do_read;\nassign read_r_buffer_syncfifo_writable = (read_r_buffer_level0 != 5'd16);\nassign read_r_buffer_syncfifo_readable = (read_r_buffer_level0 != 1'd0);\nassign read_id_buffer_syncfifo_din = {read_id_buffer_fifo_in_last, read_id_buffer_fifo_in_first, read_id_buffer_fifo_in_payload_id};\nassign {read_id_buffer_fifo_out_last, read_id_buffer_fifo_out_first, read_id_buffer_fifo_out_payload_id} = read_id_buffer_syncfifo_dout;\nassign {read_id_buffer_fifo_out_last, read_id_buffer_fifo_out_first, read_id_buffer_fifo_out_payload_id} = read_id_buffer_syncfifo_dout;\nassign {read_id_buffer_fifo_out_last, read_id_buffer_fifo_out_first, read_id_buffer_fifo_out_payload_id} = read_id_buffer_syncfifo_dout;\nassign read_id_buffer_sink_ready = read_id_buffer_syncfifo_writable;\nassign read_id_buffer_syncfifo_we = read_id_buffer_sink_valid;\nassign read_id_buffer_fifo_in_first = read_id_buffer_sink_first;\nassign read_id_buffer_fifo_in_last = read_id_buffer_sink_last;\nassign read_id_buffer_fifo_in_payload_id = read_id_buffer_sink_payload_id;\nassign read_id_buffer_source_valid = read_id_buffer_syncfifo_readable;\nassign read_id_buffer_source_first = read_id_buffer_fifo_out_first;\nassign read_id_buffer_source_last = read_id_buffer_fifo_out_last;\nassign read_id_buffer_source_payload_id = read_id_buffer_fifo_out_payload_id;\nassign read_id_buffer_syncfifo_re = read_id_buffer_source_ready;\n\n// synthesis translate_off\nreg dummy_d_298;\n// synthesis translate_on\nalways @(*) begin\n\tread_id_buffer_wrport_adr <= 4'd0;\n\tif (read_id_buffer_replace) begin\n\t\tread_id_buffer_wrport_adr <= (read_id_buffer_produce - 1'd1);\n\tend else begin\n\t\tread_id_buffer_wrport_adr <= read_id_buffer_produce;\n\tend\n// synthesis translate_off\n\tdummy_d_298 = dummy_s;\n// synthesis translate_on\nend\nassign read_id_buffer_wrport_dat_w = read_id_buffer_syncfifo_din;\nassign read_id_buffer_wrport_we = (read_id_buffer_syncfifo_we & (read_id_buffer_syncfifo_writable | read_id_buffer_replace));\nassign read_id_buffer_do_read = (read_id_buffer_syncfifo_readable & read_id_buffer_syncfifo_re);\nassign read_id_buffer_rdport_adr = read_id_buffer_consume;\nassign read_id_buffer_syncfifo_dout = read_id_buffer_rdport_dat_r;\nassign read_id_buffer_syncfifo_writable = (read_id_buffer_level != 5'd16);\nassign read_id_buffer_syncfifo_readable = (read_id_buffer_level != 1'd0);\n\n// synthesis translate_off\nreg dummy_d_299;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_next_state <= 2'd0;\n\tlitedramcore_next_state <= litedramcore_state;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\t\tlitedramcore_next_state <= 2'd2;\n\t\tend\n\t\t2'd2: begin\n\t\t\tlitedramcore_next_state <= 1'd0;\n\t\tend\n\t\tdefault: begin\n\t\t\tif ((litedramcore_litedramcore_wishbone_cyc & litedramcore_litedramcore_wishbone_stb)) begin\n\t\t\t\tlitedramcore_next_state <= 1'd1;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_299 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_300;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_wishbone_ack <= 1'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tlitedramcore_litedramcore_wishbone_ack <= 1'd1;\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_300 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_301;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_dat_w_next_value0 <= 8'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tlitedramcore_litedramcore_dat_w_next_value0 <= litedramcore_litedramcore_wishbone_dat_w;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_301 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_302;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_dat_w_next_value_ce0 <= 1'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tlitedramcore_litedramcore_dat_w_next_value_ce0 <= 1'd1;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_302 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_303;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_adr_next_value1 <= 14'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\t\tlitedramcore_litedramcore_adr_next_value1 <= 1'd0;\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif ((litedramcore_litedramcore_wishbone_cyc & litedramcore_litedramcore_wishbone_stb)) begin\n\t\t\t\tlitedramcore_litedramcore_adr_next_value1 <= litedramcore_litedramcore_wishbone_adr;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_303 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_304;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_adr_next_value_ce1 <= 1'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\t\tlitedramcore_litedramcore_adr_next_value_ce1 <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif ((litedramcore_litedramcore_wishbone_cyc & litedramcore_litedramcore_wishbone_stb)) begin\n\t\t\t\tlitedramcore_litedramcore_adr_next_value_ce1 <= 1'd1;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_304 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_305;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_we_next_value2 <= 1'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\t\tlitedramcore_litedramcore_we_next_value2 <= 1'd0;\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif ((litedramcore_litedramcore_wishbone_cyc & litedramcore_litedramcore_wishbone_stb)) begin\n\t\t\t\tlitedramcore_litedramcore_we_next_value2 <= (litedramcore_litedramcore_wishbone_we & (litedramcore_litedramcore_wishbone_sel != 1'd0));\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_305 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_306;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_we_next_value_ce2 <= 1'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\t\tlitedramcore_litedramcore_we_next_value_ce2 <= 1'd1;\n\t\tend\n\t\t2'd2: begin\n\t\tend\n\t\tdefault: begin\n\t\t\tif ((litedramcore_litedramcore_wishbone_cyc & litedramcore_litedramcore_wishbone_stb)) begin\n\t\t\t\tlitedramcore_litedramcore_we_next_value_ce2 <= 1'd1;\n\t\t\tend\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_306 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_307;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_litedramcore_wishbone_dat_r <= 32'd0;\n\tcase (litedramcore_state)\n\t\t1'd1: begin\n\t\tend\n\t\t2'd2: begin\n\t\t\tlitedramcore_litedramcore_wishbone_dat_r <= litedramcore_litedramcore_dat_r;\n\t\tend\n\t\tdefault: begin\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_307 = dummy_s;\n// synthesis translate_on\nend\nassign litedramcore_shared_adr = rhs_array_muxed36;\nassign litedramcore_shared_dat_w = rhs_array_muxed37;\nassign litedramcore_shared_sel = rhs_array_muxed38;\nassign litedramcore_shared_cyc = rhs_array_muxed39;\nassign litedramcore_shared_stb = rhs_array_muxed40;\nassign litedramcore_shared_we = rhs_array_muxed41;\nassign litedramcore_shared_cti = rhs_array_muxed42;\nassign litedramcore_shared_bte = rhs_array_muxed43;\nassign serv_ibus_dat_r = litedramcore_shared_dat_r;\nassign serv_dbus_dat_r = litedramcore_shared_dat_r;\nassign serv_ibus_ack = (litedramcore_shared_ack"}
{"text": " & (litedramcore_grant == 1'd0));\nassign serv_dbus_ack = (litedramcore_shared_ack & (litedramcore_grant == 1'd1));\nassign serv_ibus_err = (litedramcore_shared_err & (litedramcore_grant == 1'd0));\nassign serv_dbus_err = (litedramcore_shared_err & (litedramcore_grant == 1'd1));\nassign litedramcore_request = {serv_dbus_cyc, serv_ibus_cyc};\n\n// synthesis translate_off\nreg dummy_d_308;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_slave_sel <= 4'd0;\n\tlitedramcore_slave_sel[0] <= (litedramcore_shared_adr[29:13] == 1'd0);\n\tlitedramcore_slave_sel[1] <= (litedramcore_shared_adr[29:11] == 12'd2048);\n\tlitedramcore_slave_sel[2] <= (litedramcore_shared_adr[29:22] == 7'd64);\n\tlitedramcore_slave_sel[3] <= (litedramcore_shared_adr[29:14] == 16'd33280);\n// synthesis translate_off\n\tdummy_d_308 = dummy_s;\n// synthesis translate_on\nend\nassign litedramcore_ram_bus_adr = litedramcore_shared_adr;\nassign litedramcore_ram_bus_dat_w = litedramcore_shared_dat_w;\nassign litedramcore_ram_bus_sel = litedramcore_shared_sel;\nassign litedramcore_ram_bus_stb = litedramcore_shared_stb;\nassign litedramcore_ram_bus_we = litedramcore_shared_we;\nassign litedramcore_ram_bus_cti = litedramcore_shared_cti;\nassign litedramcore_ram_bus_bte = litedramcore_shared_bte;\nassign ram_bus_ram_bus_adr = litedramcore_shared_adr;\nassign ram_bus_ram_bus_dat_w = litedramcore_shared_dat_w;\nassign ram_bus_ram_bus_sel = litedramcore_shared_sel;\nassign ram_bus_ram_bus_stb = litedramcore_shared_stb;\nassign ram_bus_ram_bus_we = litedramcore_shared_we;\nassign ram_bus_ram_bus_cti = litedramcore_shared_cti;\nassign ram_bus_ram_bus_bte = litedramcore_shared_bte;\nassign wb_sdram_adr = litedramcore_shared_adr;\nassign wb_sdram_dat_w = litedramcore_shared_dat_w;\nassign wb_sdram_sel = litedramcore_shared_sel;\nassign wb_sdram_stb = litedramcore_shared_stb;\nassign wb_sdram_we = litedramcore_shared_we;\nassign wb_sdram_cti = litedramcore_shared_cti;\nassign wb_sdram_bte = litedramcore_shared_bte;\nassign litedramcore_litedramcore_wishbone_adr = litedramcore_shared_adr;\nassign litedramcore_litedramcore_wishbone_dat_w = litedramcore_shared_dat_w;\nassign litedramcore_litedramcore_wishbone_sel = litedramcore_shared_sel;\nassign litedramcore_litedramcore_wishbone_stb = litedramcore_shared_stb;\nassign litedramcore_litedramcore_wishbone_we = litedramcore_shared_we;\nassign litedramcore_litedramcore_wishbone_cti = litedramcore_shared_cti;\nassign litedramcore_litedramcore_wishbone_bte = litedramcore_shared_bte;\nassign litedramcore_ram_bus_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[0]);\nassign ram_bus_ram_bus_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[1]);\nassign wb_sdram_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[2]);\nassign litedramcore_litedramcore_wishbone_cyc = (litedramcore_shared_cyc & litedramcore_slave_sel[3]);\n\n// synthesis translate_off\nreg dummy_d_309;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_shared_ack <= 1'd0;\n\tlitedramcore_shared_ack <= (((litedramcore_ram_bus_ack | ram_bus_ram_bus_ack) | wb_sdram_ack) | litedramcore_litedramcore_wishbone_ack);\n\tif (litedramcore_done) begin\n\t\tlitedramcore_shared_ack <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_309 = dummy_s;\n// synthesis translate_on\nend\nassign litedramcore_shared_err = (((litedramcore_ram_bus_err | ram_bus_ram_bus_err) | wb_sdram_err) | litedramcore_litedramcore_wishbone_err);\n\n// synthesis translate_off\nreg dummy_d_310;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_shared_dat_r <= 32'd0;\n\tlitedramcore_shared_dat_r <= (((({32{litedramcore_slave_sel_r[0]}} & litedramcore_ram_bus_dat_r) | ({32{litedramcore_slave_sel_r[1]}} & ram_bus_ram_bus_dat_r)) | ({32{litedramcore_slave_sel_r[2]}} & wb_sdram_dat_r)) | ({32{litedramcore_slave_sel_r[3]}} & litedramcore_litedramcore_wishbone_dat_r));\n\tif (litedramcore_done) begin\n\t\tlitedramcore_shared_dat_r <= 32'd4294967295;\n\tend\n// synthesis translate_off\n\tdummy_d_310 = dummy_s;\n// synthesis translate_on\nend\nassign litedramcore_wait = ((litedramcore_shared_stb & litedramcore_shared_cyc) & (~litedramcore_shared_ack));\n\n// synthesis translate_off\nreg dummy_d_311;\n// synthesis translate_on\nalways @(*) begin\n\tlitedramcore_error <= 1'd0;\n\tif (litedramcore_done) begin\n\t\tlitedramcore_error <= 1'd1;\n\tend\n// synthesis translate_off\n\tdummy_d_311 = dummy_s;\n// synthesis translate_on\nend\nassign litedramcore_done = (litedramcore_count == 1'd0);\nassign litedramcore_csrbank0_sel = (litedramcore_interface0_bank_bus_adr[13:9] == 1'd0);\nassign litedramcore_csrbank0_reset0_r = litedramcore_interface0_bank_bus_dat_w[0];\nassign litedramcore_csrbank0_reset0_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd0));\nassign litedramcore_csrbank0_reset0_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd0));\nassign litedramcore_csrbank0_scratch3_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_scratch3_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd1));\nassign litedramcore_csrbank0_scratch3_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 1'd1));\nassign litedramcore_csrbank0_scratch2_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_scratch2_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd2));\nassign litedramcore_csrbank0_scratch2_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd2));\nassign litedramcore_csrbank0_scratch1_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_scratch1_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd3));\nassign litedramcore_csrbank0_scratch1_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 2'd3));\nassign litedramcore_csrbank0_scratch0_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_scratch0_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd4));\nassign litedramcore_csrbank0_scratch0_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd4));\nassign litedramcore_csrbank0_bus_errors3_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_bus_errors3_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd5));\nassign litedramcore_csrbank0_bus_errors3_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd5));\nassign litedramcore_csrbank0_bus_errors2_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_bus_errors2_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd6));\nassign litedramcore_csrbank0_bus_errors2_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd6));\nassign litedramcore_csrbank0_bus_errors1_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_bus_errors1_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd7));\nassign litedramcore_csrbank0_bus_errors1_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 3'd7));\nassign litedramcore_csrbank0_bus_errors0_r = litedramcore_interface0_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank0_bus_errors0_re = ((litedramcore_csrbank0_sel & litedramcore_interface0_bank_bus_we) & (litedramcore_interface0_bank_bus_adr[3:0] == 4'd8));\nassign litedramcore_csrbank0_bus_errors0_we = ((litedramcore_csrbank0_sel & (~litedramcore_interface0_bank_bus_we)) & (litedramcore_interface0_bank_bus_adr[3:0] == 4'd8));\nassign litedramcore_csrbank0_reset0_w = soccontroller_reset_storage;\nassign litedramcore_csrbank0_scratch3_w = soccontroller_scratch_storage[31:24];\nassign litedramcore_csrbank0_scratch2_w = soccontroller_scratch_storage[23:16];\nassign litedramcore_csrbank0_scratch1_w = soccontroller_scratch_storage[15:8];\nassign litedramcore_csrbank0_scratch0_w = soccontroller_scratch_storage[7:0];\nassign litedramcore_csrbank0_bus_errors3_w = soccontroller_bus_errors_status[31:24];\nassign litedramcore_csrbank0_bus_errors2_w = soccontroller_bus_errors_status[23:16];\nassign litedramcore_csrbank0_bus_errors1_w = soccontroller_bus_errors_status[15:8];\nassign litedramcore_csrbank0_bus_errors0_w = soccontroller_bus_errors_status[7:0];\nassign soccontroller_bus_errors_we = litedramcore_csrbank0_bus_errors0_we;\nassign litedramcore_csrbank1_sel = (litedramcore_interface1_bank_bus_adr[13:9] == 3'd7);\nassign litedramcore_csrbank1_init_done0_r = litedramcore_interface1_bank_bus_dat_w[0];\nassign litedramcore_csrbank1_init_done0_re = ((litedramcore_csrbank1_sel & litedramcore_interface1_bank_bus_we) & (litedramcore_interface1_bank_bus_adr[0] == 1'd0));\nassign litedramcore_csrbank1_init_done0_we = ((litedramcore_csrbank1_sel & (~litedramcore_interface1_bank_bus_we)) & (litedramcore_interface1_bank_bus_adr[0] == 1'd0));\nassign litedramcore_csrbank1_init_error0_r = litedramcore_interface1_bank_bus_dat_w[0];\nassign litedramcore_csrbank1_init_error0_re = ((litedramcore_csrbank1_sel & litedramcore_interface1_bank_bus_we) & (litedramcore_interface1_bank_bus_adr[0] == 1'd1));\nassign litedramcore_csrbank1_init_error0_we = ((litedramcore_csrbank1_sel & (~litedramcore_interface1_bank_bus_we)) & (litedramcore_interface1_bank_bus_adr[0] == 1'd1));\nassign litedramcore_csrbank1_init_done0_w = init_done_storage;\nassign litedramcore_csrbank1_init_error0_w = init_error_storage;\nassign litedramcore_csrbank2_sel = (litedramcore_interface2_bank_bus_adr[13:9] == 3'd5);\nassign litedramcore_csrbank2_rst0_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign litedramcore_csrbank2_rst0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd0));\nassign litedramcore_csrbank2_rst0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd0));\nassign litedramcore_csrbank2_half_sys8x_taps0_r = litedramcore_interface2_bank_bus_dat_w[4:0];\nassign litedramcore_csrbank2_half_sys8x_taps0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd1));\nassign litedramcore_csrbank2_half_sys8x_taps0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 1'd1));\nassign litedramcore_csrbank2_wlevel_en0_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign litedramcore_csrbank2_wlevel_en0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd2));\nassign litedramcore_csrbank2_wlevel_en0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd2));\nassign a7ddrphy_wlevel_strobe_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign a7ddrphy_wlevel_strobe_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd3));\nassign a7ddrphy_wlevel_strobe_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 2'd3));\nassign litedramcore_csrbank2_dly_sel0_r = litedramcore_interface2_bank_bus_dat_w[1:0];\nassign litedramcore_csrbank2_dly_sel0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd4));\nassign litedramcore_csrbank2_dly_sel0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd4));\nassign a7ddrphy_rdly_dq_rst_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign a7ddrphy_rdly_dq_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd5));\nassign a7ddrphy_rdly_dq_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd5));\nassign a7ddrphy_rdly_dq_inc_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign a7ddrphy_rdly_dq_inc_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd6));\nassign a7ddrphy_rdly_dq_inc_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd6));\nassign a7ddrphy_rdly_dq_bitslip_rst_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign a7ddrphy_rdly_dq_bitslip_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd7));\nassign a7ddrphy_rdly_dq_bitslip_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 3'd7));\nassign a7ddrphy_rdly_dq_bitslip_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign a7ddrphy_rdly_dq_bitslip_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd8));\nassign a7ddrphy_rdly_dq_bitslip_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd8));\nassign a7ddrphy_wdly_dq_bitslip_rst_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign a7ddrphy_wdly_dq_bitslip_rst_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd9));\nassign a7ddrphy_wdly_dq_bitslip_rst_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd9));\nassign a7ddrphy_wdly_dq_bitslip_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign a7ddrphy_wdly_dq_bitslip_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd10));\nassign a7ddrphy_wdly_dq_bitslip_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd10));\nassign litedramcore_csrbank2_rdphase0_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign litedramcore_csrbank2_rdphase0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd11));\nassign litedramcore_csrbank2_rdphase0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd11));\nassign litedramcore_csrbank2_wrphase0_r = litedramcore_interface2_bank_bus_dat_w[0];\nassign litedramcore_csrbank2_wrphase0_re = ((litedramcore_csrbank2_sel & litedramcore_interface2_bank_bus_we) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd12));\nassign litedramcore_csrbank2_wrphase0_we = ((litedramcore_csrbank2_sel & (~litedramcore_interface2_bank_bus_we)) & (litedramcore_interface2_bank_bus_adr[3:0] == 4'd12));\nassign litedramcore_csrbank2_rst0_w = a7ddrphy_rst_storage;\nassign litedramcore_csrbank2_half_sys8x_taps0_w = a7ddrphy_half_sys8x_taps_storage[4:0];\nassign litedramcore_csrbank2_wlevel_en0_w = a7ddrphy_wlevel_en_storage;\nassign litedramcore_csrbank2_dly_sel0_w = a7ddrphy_dly_sel_storage[1:0];\nassign litedramcore_csrbank2_rdphase0_w = a7ddrphy_rdphase_storage;\nassign litedramcore_csrbank2_wrphase0_w = a7ddrphy_wrphase_storage;\nassign litedramcore_csrbank3_sel = (litedramcore_interface3_bank_bus_adr[13:9] == 3'd6);\nassign litedramcore_csrbank3_dfii_control0_r = litedramcore_interface3_bank_bus_dat_w[3:0];\nassign litedramcore_csrbank3_dfii_control0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 1'd0));\nassign litedramcore_csrbank3_dfii_control0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 1'd0));\nassign litedramcore_csrbank3_dfii_pi0_command0_r = litedramcore_interface3_bank_bus_dat_w[5:0];\nassign litedramcore_csrbank3_dfii_pi0_command0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 1'd1));\nassign litedramcore_csrbank3_dfii_pi0_command0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 1'd1));\nassign sdram_phaseinjector0_command_issue_r = litedramcore_interface3_bank_bus_dat_w[0];\nassign sdram_phaseinjector0_command_issue_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 2'd2));\nassign sdram_phaseinjector0_command_issue_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 2'd2));\nassign litedramcore_csrbank3_dfii_pi0_address1_r = litedramcore_interface3_bank_bus_dat_w[4:0];\nassign litedramcore_csrbank3_dfii_pi0_address1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 2'd3));\nassign litedramcore_csrbank3_dfii_pi0_address1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 2'd3));\nassign litedramcore_csrbank3_dfii_pi0_address0_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_address0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd4));\nassign litedramcore_csrbank3_dfii_pi0_address0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd4));\nassign litedramcore_csrbank3_dfii_pi0_baddress0_r = litedramcore_interface3_bank_bus_dat_w[2:0];\nassign litedramcore_csrbank3_dfii_pi0_baddress0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd5));\nassign litedramcore_csrbank3_dfii_pi0_baddress0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd5));\nassign litedramcore_csrbank3_dfii_pi0_wrdata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_wrdata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd6));\nassign litedramcore_csrbank3_dfii_pi0_wrdata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd6));\nassign litedramcore_csrbank3_dfii_pi0_wrdata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_wrdata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd7));\nassign litedramcore_csrbank3_dfii_pi0_wrdata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 3'd7));\nassign litedramcore_csrbank3_dfii_pi0_wrdata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_wrdata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd8));\nassign litedramcore_cs"}
{"text": "rbank3_dfii_pi0_wrdata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd8));\nassign litedramcore_csrbank3_dfii_pi0_wrdata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_wrdata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd9));\nassign litedramcore_csrbank3_dfii_pi0_wrdata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd9));\nassign litedramcore_csrbank3_dfii_pi0_rddata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_rddata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd10));\nassign litedramcore_csrbank3_dfii_pi0_rddata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd10));\nassign litedramcore_csrbank3_dfii_pi0_rddata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_rddata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd11));\nassign litedramcore_csrbank3_dfii_pi0_rddata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd11));\nassign litedramcore_csrbank3_dfii_pi0_rddata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_rddata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd12));\nassign litedramcore_csrbank3_dfii_pi0_rddata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd12));\nassign litedramcore_csrbank3_dfii_pi0_rddata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi0_rddata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd13));\nassign litedramcore_csrbank3_dfii_pi0_rddata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd13));\nassign litedramcore_csrbank3_dfii_pi1_command0_r = litedramcore_interface3_bank_bus_dat_w[5:0];\nassign litedramcore_csrbank3_dfii_pi1_command0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd14));\nassign litedramcore_csrbank3_dfii_pi1_command0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd14));\nassign sdram_phaseinjector1_command_issue_r = litedramcore_interface3_bank_bus_dat_w[0];\nassign sdram_phaseinjector1_command_issue_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd15));\nassign sdram_phaseinjector1_command_issue_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 4'd15));\nassign litedramcore_csrbank3_dfii_pi1_address1_r = litedramcore_interface3_bank_bus_dat_w[4:0];\nassign litedramcore_csrbank3_dfii_pi1_address1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd16));\nassign litedramcore_csrbank3_dfii_pi1_address1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd16));\nassign litedramcore_csrbank3_dfii_pi1_address0_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_address0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd17));\nassign litedramcore_csrbank3_dfii_pi1_address0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd17));\nassign litedramcore_csrbank3_dfii_pi1_baddress0_r = litedramcore_interface3_bank_bus_dat_w[2:0];\nassign litedramcore_csrbank3_dfii_pi1_baddress0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd18));\nassign litedramcore_csrbank3_dfii_pi1_baddress0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd18));\nassign litedramcore_csrbank3_dfii_pi1_wrdata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_wrdata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd19));\nassign litedramcore_csrbank3_dfii_pi1_wrdata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd19));\nassign litedramcore_csrbank3_dfii_pi1_wrdata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_wrdata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd20));\nassign litedramcore_csrbank3_dfii_pi1_wrdata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd20));\nassign litedramcore_csrbank3_dfii_pi1_wrdata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_wrdata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd21));\nassign litedramcore_csrbank3_dfii_pi1_wrdata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd21));\nassign litedramcore_csrbank3_dfii_pi1_wrdata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_wrdata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd22));\nassign litedramcore_csrbank3_dfii_pi1_wrdata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd22));\nassign litedramcore_csrbank3_dfii_pi1_rddata3_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_rddata3_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd23));\nassign litedramcore_csrbank3_dfii_pi1_rddata3_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd23));\nassign litedramcore_csrbank3_dfii_pi1_rddata2_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_rddata2_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd24));\nassign litedramcore_csrbank3_dfii_pi1_rddata2_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd24));\nassign litedramcore_csrbank3_dfii_pi1_rddata1_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_rddata1_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd25));\nassign litedramcore_csrbank3_dfii_pi1_rddata1_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd25));\nassign litedramcore_csrbank3_dfii_pi1_rddata0_r = litedramcore_interface3_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank3_dfii_pi1_rddata0_re = ((litedramcore_csrbank3_sel & litedramcore_interface3_bank_bus_we) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd26));\nassign litedramcore_csrbank3_dfii_pi1_rddata0_we = ((litedramcore_csrbank3_sel & (~litedramcore_interface3_bank_bus_we)) & (litedramcore_interface3_bank_bus_adr[4:0] == 5'd26));\nassign sdram_sel = sdram_storage[0];\nassign sdram_cke = sdram_storage[1];\nassign sdram_odt = sdram_storage[2];\nassign sdram_reset_n = sdram_storage[3];\nassign litedramcore_csrbank3_dfii_control0_w = sdram_storage[3:0];\nassign litedramcore_csrbank3_dfii_pi0_command0_w = sdram_phaseinjector0_command_storage[5:0];\nassign litedramcore_csrbank3_dfii_pi0_address1_w = sdram_phaseinjector0_address_storage[12:8];\nassign litedramcore_csrbank3_dfii_pi0_address0_w = sdram_phaseinjector0_address_storage[7:0];\nassign litedramcore_csrbank3_dfii_pi0_baddress0_w = sdram_phaseinjector0_baddress_storage[2:0];\nassign litedramcore_csrbank3_dfii_pi0_wrdata3_w = sdram_phaseinjector0_wrdata_storage[31:24];\nassign litedramcore_csrbank3_dfii_pi0_wrdata2_w = sdram_phaseinjector0_wrdata_storage[23:16];\nassign litedramcore_csrbank3_dfii_pi0_wrdata1_w = sdram_phaseinjector0_wrdata_storage[15:8];\nassign litedramcore_csrbank3_dfii_pi0_wrdata0_w = sdram_phaseinjector0_wrdata_storage[7:0];\nassign litedramcore_csrbank3_dfii_pi0_rddata3_w = sdram_phaseinjector0_rddata_status[31:24];\nassign litedramcore_csrbank3_dfii_pi0_rddata2_w = sdram_phaseinjector0_rddata_status[23:16];\nassign litedramcore_csrbank3_dfii_pi0_rddata1_w = sdram_phaseinjector0_rddata_status[15:8];\nassign litedramcore_csrbank3_dfii_pi0_rddata0_w = sdram_phaseinjector0_rddata_status[7:0];\nassign sdram_phaseinjector0_rddata_we = litedramcore_csrbank3_dfii_pi0_rddata0_we;\nassign litedramcore_csrbank3_dfii_pi1_command0_w = sdram_phaseinjector1_command_storage[5:0];\nassign litedramcore_csrbank3_dfii_pi1_address1_w = sdram_phaseinjector1_address_storage[12:8];\nassign litedramcore_csrbank3_dfii_pi1_address0_w = sdram_phaseinjector1_address_storage[7:0];\nassign litedramcore_csrbank3_dfii_pi1_baddress0_w = sdram_phaseinjector1_baddress_storage[2:0];\nassign litedramcore_csrbank3_dfii_pi1_wrdata3_w = sdram_phaseinjector1_wrdata_storage[31:24];\nassign litedramcore_csrbank3_dfii_pi1_wrdata2_w = sdram_phaseinjector1_wrdata_storage[23:16];\nassign litedramcore_csrbank3_dfii_pi1_wrdata1_w = sdram_phaseinjector1_wrdata_storage[15:8];\nassign litedramcore_csrbank3_dfii_pi1_wrdata0_w = sdram_phaseinjector1_wrdata_storage[7:0];\nassign litedramcore_csrbank3_dfii_pi1_rddata3_w = sdram_phaseinjector1_rddata_status[31:24];\nassign litedramcore_csrbank3_dfii_pi1_rddata2_w = sdram_phaseinjector1_rddata_status[23:16];\nassign litedramcore_csrbank3_dfii_pi1_rddata1_w = sdram_phaseinjector1_rddata_status[15:8];\nassign litedramcore_csrbank3_dfii_pi1_rddata0_w = sdram_phaseinjector1_rddata_status[7:0];\nassign sdram_phaseinjector1_rddata_we = litedramcore_csrbank3_dfii_pi1_rddata0_we;\nassign litedramcore_csrbank4_sel = (litedramcore_interface4_bank_bus_adr[13:9] == 3'd4);\nassign litedramcore_csrbank4_load3_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_load3_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd0));\nassign litedramcore_csrbank4_load3_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd0));\nassign litedramcore_csrbank4_load2_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_load2_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd1));\nassign litedramcore_csrbank4_load2_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 1'd1));\nassign litedramcore_csrbank4_load1_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_load1_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd2));\nassign litedramcore_csrbank4_load1_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd2));\nassign litedramcore_csrbank4_load0_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_load0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd3));\nassign litedramcore_csrbank4_load0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 2'd3));\nassign litedramcore_csrbank4_reload3_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_reload3_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd4));\nassign litedramcore_csrbank4_reload3_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd4));\nassign litedramcore_csrbank4_reload2_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_reload2_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd5));\nassign litedramcore_csrbank4_reload2_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd5));\nassign litedramcore_csrbank4_reload1_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_reload1_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd6));\nassign litedramcore_csrbank4_reload1_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd6));\nassign litedramcore_csrbank4_reload0_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_reload0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd7));\nassign litedramcore_csrbank4_reload0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 3'd7));\nassign litedramcore_csrbank4_en0_r = litedramcore_interface4_bank_bus_dat_w[0];\nassign litedramcore_csrbank4_en0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd8));\nassign litedramcore_csrbank4_en0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd8));\nassign litedramcore_csrbank4_update_value0_r = litedramcore_interface4_bank_bus_dat_w[0];\nassign litedramcore_csrbank4_update_value0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd9));\nassign litedramcore_csrbank4_update_value0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd9));\nassign litedramcore_csrbank4_value3_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_value3_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd10));\nassign litedramcore_csrbank4_value3_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd10));\nassign litedramcore_csrbank4_value2_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_value2_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd11));\nassign litedramcore_csrbank4_value2_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd11));\nassign litedramcore_csrbank4_value1_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_value1_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd12));\nassign litedramcore_csrbank4_value1_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd12));\nassign litedramcore_csrbank4_value0_r = litedramcore_interface4_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank4_value0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd13));\nassign litedramcore_csrbank4_value0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd13));\nassign litedramcore_csrbank4_ev_status_r = litedramcore_interface4_bank_bus_dat_w[0];\nassign litedramcore_csrbank4_ev_status_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd14));\nassign litedramcore_csrbank4_ev_status_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd14));\nassign litedramcore_csrbank4_ev_pending_r = litedramcore_interface4_bank_bus_dat_w[0];\nassign litedramcore_csrbank4_ev_pending_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd15));\nassign litedramcore_csrbank4_ev_pending_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 4'd15));\nassign litedramcore_csrbank4_ev_enable0_r = litedramcore_interface4_bank_bus_dat_w[0];\nassign litedramcore_csrbank4_ev_enable0_re = ((litedramcore_csrbank4_sel & litedramcore_interface4_bank_bus_we) & (litedramcore_interface4_bank_bus_adr[4:0] == 5'd16));\nassign litedramcore_csrbank4_ev_enable0_we = ((litedramcore_csrbank4_sel & (~litedramcore_interface4_bank_bus_we)) & (litedramcore_interface4_bank_bus_adr[4:0] == 5'd16));\nassign litedramcore_csrbank4_load3_w = timer_load_storage[31:24];\nassign litedramcore_csrbank4_load2_w = timer_load_storage[23:16];\nassign litedramcore_csrbank4_load1_w = timer_load_storage[15:8];\nassign litedramcore_csrbank4_load0_w = timer_load_storage[7:0];\nassign litedramcore_csrbank4_reload3_w = timer_reload_storage[31:24];\nassign litedramcore_csrbank4_reload2_w = timer_reload_storage[23:16];\nassign litedramcore_csrbank4_reload1_w = timer_reload_storage[15:8];\nassign litedramcore_csrbank4_reload0_w = timer_reload_storage[7:0];\nassign litedramcore_csrbank4_en0_w = timer_en_storage;\nassign litedramcore_csrbank4_update_value0_w = timer_update_value_storage;\nassign litedramcore_csrbank4_value3_w = timer_value_status[31:24];\nassign litedramcore_csrbank4_value2_w = timer_value_status[23:16];\nassign litedramcore_csrbank4_value1_w = timer_value_status[15:8];\nassign litedramcore_csrbank4_value0_w = timer_value_status[7:0];\nassign timer_value_we = litedramcore_csrbank4_value0_we;\nassign timer_status_status = timer_zero0;\nassign litedramcore_csrbank4_ev_status_w = timer_status_status;\nassign timer_status_we = litedramcore_csrbank4_ev_status_we;\nassign timer_pending_status = timer_zero1;\nassign litedramcore_csrbank4_ev_pending_w = timer_pending_status;\nassign timer_pending_we = litedramcore_csrbank4_ev_pending_we;\nassign timer_zero2 = timer_enable_storage;\nassign litedramcore_csrbank4_ev_enable0_w = timer_enable_storage;\nassign litedramcore_csrbank5_sel = (litedramcore_interface5_bank_bus_adr[13:9] == 2'd3);\nassign uart_rxtx_r = litedramcore_interface5_bank_bus_dat_w[7:0];\nassign uart_rxtx_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd0));\nassign uart_rxtx_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd0));\nassign litedramcore_csrbank5_txfull_r = litedramcore_interf"}
{"text": "ace5_bank_bus_dat_w[0];\nassign litedramcore_csrbank5_txfull_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd1));\nassign litedramcore_csrbank5_txfull_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 1'd1));\nassign litedramcore_csrbank5_rxempty_r = litedramcore_interface5_bank_bus_dat_w[0];\nassign litedramcore_csrbank5_rxempty_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd2));\nassign litedramcore_csrbank5_rxempty_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd2));\nassign litedramcore_csrbank5_ev_status_r = litedramcore_interface5_bank_bus_dat_w[1:0];\nassign litedramcore_csrbank5_ev_status_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd3));\nassign litedramcore_csrbank5_ev_status_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 2'd3));\nassign litedramcore_csrbank5_ev_pending_r = litedramcore_interface5_bank_bus_dat_w[1:0];\nassign litedramcore_csrbank5_ev_pending_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd4));\nassign litedramcore_csrbank5_ev_pending_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd4));\nassign litedramcore_csrbank5_ev_enable0_r = litedramcore_interface5_bank_bus_dat_w[1:0];\nassign litedramcore_csrbank5_ev_enable0_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd5));\nassign litedramcore_csrbank5_ev_enable0_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd5));\nassign litedramcore_csrbank5_txempty_r = litedramcore_interface5_bank_bus_dat_w[0];\nassign litedramcore_csrbank5_txempty_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd6));\nassign litedramcore_csrbank5_txempty_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd6));\nassign litedramcore_csrbank5_rxfull_r = litedramcore_interface5_bank_bus_dat_w[0];\nassign litedramcore_csrbank5_rxfull_re = ((litedramcore_csrbank5_sel & litedramcore_interface5_bank_bus_we) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd7));\nassign litedramcore_csrbank5_rxfull_we = ((litedramcore_csrbank5_sel & (~litedramcore_interface5_bank_bus_we)) & (litedramcore_interface5_bank_bus_adr[2:0] == 3'd7));\nassign litedramcore_csrbank5_txfull_w = uart_txfull_status;\nassign uart_txfull_we = litedramcore_csrbank5_txfull_we;\nassign litedramcore_csrbank5_rxempty_w = uart_rxempty_status;\nassign uart_rxempty_we = litedramcore_csrbank5_rxempty_we;\n\n// synthesis translate_off\nreg dummy_d_312;\n// synthesis translate_on\nalways @(*) begin\n\tuart_status_status <= 2'd0;\n\tuart_status_status[0] <= uart_tx0;\n\tuart_status_status[1] <= uart_rx0;\n// synthesis translate_off\n\tdummy_d_312 = dummy_s;\n// synthesis translate_on\nend\nassign litedramcore_csrbank5_ev_status_w = uart_status_status[1:0];\nassign uart_status_we = litedramcore_csrbank5_ev_status_we;\n\n// synthesis translate_off\nreg dummy_d_313;\n// synthesis translate_on\nalways @(*) begin\n\tuart_pending_status <= 2'd0;\n\tuart_pending_status[0] <= uart_tx1;\n\tuart_pending_status[1] <= uart_rx1;\n// synthesis translate_off\n\tdummy_d_313 = dummy_s;\n// synthesis translate_on\nend\nassign litedramcore_csrbank5_ev_pending_w = uart_pending_status[1:0];\nassign uart_pending_we = litedramcore_csrbank5_ev_pending_we;\nassign uart_tx2 = uart_enable_storage[0];\nassign uart_rx2 = uart_enable_storage[1];\nassign litedramcore_csrbank5_ev_enable0_w = uart_enable_storage[1:0];\nassign litedramcore_csrbank5_txempty_w = uart_txempty_status;\nassign uart_txempty_we = litedramcore_csrbank5_txempty_we;\nassign litedramcore_csrbank5_rxfull_w = uart_rxfull_status;\nassign uart_rxfull_we = litedramcore_csrbank5_rxfull_we;\nassign litedramcore_csrbank6_sel = (litedramcore_interface6_bank_bus_adr[13:9] == 2'd2);\nassign litedramcore_csrbank6_tuning_word3_r = litedramcore_interface6_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank6_tuning_word3_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd0));\nassign litedramcore_csrbank6_tuning_word3_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd0));\nassign litedramcore_csrbank6_tuning_word2_r = litedramcore_interface6_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank6_tuning_word2_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd1));\nassign litedramcore_csrbank6_tuning_word2_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 1'd1));\nassign litedramcore_csrbank6_tuning_word1_r = litedramcore_interface6_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank6_tuning_word1_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd2));\nassign litedramcore_csrbank6_tuning_word1_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd2));\nassign litedramcore_csrbank6_tuning_word0_r = litedramcore_interface6_bank_bus_dat_w[7:0];\nassign litedramcore_csrbank6_tuning_word0_re = ((litedramcore_csrbank6_sel & litedramcore_interface6_bank_bus_we) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd3));\nassign litedramcore_csrbank6_tuning_word0_we = ((litedramcore_csrbank6_sel & (~litedramcore_interface6_bank_bus_we)) & (litedramcore_interface6_bank_bus_adr[1:0] == 2'd3));\nassign litedramcore_csrbank6_tuning_word3_w = uart_phy_storage[31:24];\nassign litedramcore_csrbank6_tuning_word2_w = uart_phy_storage[23:16];\nassign litedramcore_csrbank6_tuning_word1_w = uart_phy_storage[15:8];\nassign litedramcore_csrbank6_tuning_word0_w = uart_phy_storage[7:0];\nassign litedramcore_csr_interconnect_adr = litedramcore_litedramcore_adr;\nassign litedramcore_csr_interconnect_we = litedramcore_litedramcore_we;\nassign litedramcore_csr_interconnect_dat_w = litedramcore_litedramcore_dat_w;\nassign litedramcore_litedramcore_dat_r = litedramcore_csr_interconnect_dat_r;\nassign litedramcore_interface0_bank_bus_adr = litedramcore_csr_interconnect_adr;\nassign litedramcore_interface1_bank_bus_adr = litedramcore_csr_interconnect_adr;\nassign litedramcore_interface2_bank_bus_adr = litedramcore_csr_interconnect_adr;\nassign litedramcore_interface3_bank_bus_adr = litedramcore_csr_interconnect_adr;\nassign litedramcore_interface4_bank_bus_adr = litedramcore_csr_interconnect_adr;\nassign litedramcore_interface5_bank_bus_adr = litedramcore_csr_interconnect_adr;\nassign litedramcore_interface6_bank_bus_adr = litedramcore_csr_interconnect_adr;\nassign litedramcore_interface0_bank_bus_we = litedramcore_csr_interconnect_we;\nassign litedramcore_interface1_bank_bus_we = litedramcore_csr_interconnect_we;\nassign litedramcore_interface2_bank_bus_we = litedramcore_csr_interconnect_we;\nassign litedramcore_interface3_bank_bus_we = litedramcore_csr_interconnect_we;\nassign litedramcore_interface4_bank_bus_we = litedramcore_csr_interconnect_we;\nassign litedramcore_interface5_bank_bus_we = litedramcore_csr_interconnect_we;\nassign litedramcore_interface6_bank_bus_we = litedramcore_csr_interconnect_we;\nassign litedramcore_interface0_bank_bus_dat_w = litedramcore_csr_interconnect_dat_w;\nassign litedramcore_interface1_bank_bus_dat_w = litedramcore_csr_interconnect_dat_w;\nassign litedramcore_interface2_bank_bus_dat_w = litedramcore_csr_interconnect_dat_w;\nassign litedramcore_interface3_bank_bus_dat_w = litedramcore_csr_interconnect_dat_w;\nassign litedramcore_interface4_bank_bus_dat_w = litedramcore_csr_interconnect_dat_w;\nassign litedramcore_interface5_bank_bus_dat_w = litedramcore_csr_interconnect_dat_w;\nassign litedramcore_interface6_bank_bus_dat_w = litedramcore_csr_interconnect_dat_w;\nassign litedramcore_csr_interconnect_dat_r = ((((((litedramcore_interface0_bank_bus_dat_r | litedramcore_interface1_bank_bus_dat_r) | litedramcore_interface2_bank_bus_dat_r) | litedramcore_interface3_bank_bus_dat_r) | litedramcore_interface4_bank_bus_dat_r) | litedramcore_interface5_bank_bus_dat_r) | litedramcore_interface6_bank_bus_dat_r);\n\n// synthesis translate_off\nreg dummy_d_314;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed0 <= 1'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[0];\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[1];\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[2];\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[3];\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[4];\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[5];\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[6];\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed0 <= sdram_choose_cmd_valids[7];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_314 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_315;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed1 <= 13'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine0_cmd_payload_a;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine1_cmd_payload_a;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine2_cmd_payload_a;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine3_cmd_payload_a;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine4_cmd_payload_a;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine5_cmd_payload_a;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine6_cmd_payload_a;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed1 <= sdram_bankmachine7_cmd_payload_a;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_315 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_316;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed2 <= 3'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine0_cmd_payload_ba;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine1_cmd_payload_ba;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine2_cmd_payload_ba;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine3_cmd_payload_ba;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine4_cmd_payload_ba;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine5_cmd_payload_ba;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine6_cmd_payload_ba;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed2 <= sdram_bankmachine7_cmd_payload_ba;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_316 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_317;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed3 <= 1'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine0_cmd_payload_is_read;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine1_cmd_payload_is_read;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine2_cmd_payload_is_read;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine3_cmd_payload_is_read;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine4_cmd_payload_is_read;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine5_cmd_payload_is_read;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine6_cmd_payload_is_read;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed3 <= sdram_bankmachine7_cmd_payload_is_read;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_317 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_318;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed4 <= 1'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine0_cmd_payload_is_write;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine1_cmd_payload_is_write;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine2_cmd_payload_is_write;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine3_cmd_payload_is_write;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine4_cmd_payload_is_write;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine5_cmd_payload_is_write;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine6_cmd_payload_is_write;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed4 <= sdram_bankmachine7_cmd_payload_is_write;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_318 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_319;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed5 <= 1'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine0_cmd_payload_is_cmd;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine1_cmd_payload_is_cmd;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine2_cmd_payload_is_cmd;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine3_cmd_payload_is_cmd;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine4_cmd_payload_is_cmd;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine5_cmd_payload_is_cmd;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine6_cmd_payload_is_cmd;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed5 <= sdram_bankmachine7_cmd_payload_is_cmd;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_319 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_320;\n// synthesis translate_on\nalways @(*) begin\n\tt_array_muxed0 <= 1'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine0_cmd_payload_cas;\n\t\tend\n\t\t1'd1: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine1_cmd_payload_cas;\n\t\tend\n\t\t2'd2: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine2_cmd_payload_cas;\n\t\tend\n\t\t2'd3: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine3_cmd_payload_cas;\n\t\tend\n\t\t3'd4: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine4_cmd_payload_cas;\n\t\tend\n\t\t3'd5: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine5_cmd_payload_cas;\n\t\tend\n\t\t3'd6: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine6_cmd_payload_cas;\n\t\tend\n\t\tdefault: begin\n\t\t\tt_array_muxed0 <= sdram_bankmachine7_cmd_payload_cas;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_320 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_321;\n// synthesis translate_on\nalways @(*) begin\n\tt_array_muxed1 <= 1'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine0_cmd_payload_ras;\n\t\tend\n\t\t1'd1: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine1_cmd_payload_ras;\n\t\tend\n\t\t2'd2: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine2_cmd_payload_ras;\n\t\tend\n\t\t2'd3: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine3_cmd_payload_ras;\n\t\tend\n\t\t3'd4: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine4_cmd_payload_ras;\n\t\tend\n\t\t3'd5: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine5_cmd_payload_ras;\n\t\tend\n\t\t3'd6: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine6_cmd_payload_ras;\n\t\tend\n\t\tdefault: begin\n\t\t\tt_array_muxed1 <= sdram_bankmachine7_cmd_payload_ras;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_321 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_322;\n// synthesis translate_on\nalways @(*) begin\n\tt_array_muxed2 <= 1'd0;\n\tcase (sdram_choose_cmd_grant)\n\t\t1'd0: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine0_cmd_payload_we;\n\t\tend\n\t\t1'd1: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine1_cmd_payload_we;\n\t\tend\n\t\t2'd2: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine2_cmd_payload_we;\n\t\tend\n\t\t2'd3: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine3_cmd_payload_we;\n\t\tend\n\t\t3'd4: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine4_cmd_payload_we;\n\t\tend\n\t\t3'd5: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine5_cmd_payload_we;\n\t\tend\n\t\t3'd6: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine6_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\tt_array_muxed2 <= sdram_bankmachine7_cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_322 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_323;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed6 <= 1'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[0];\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[1];\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[2];\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[3];\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[4];\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[5];\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[6];\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed6 <= sdram_choose_req_valids[7];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_323 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_324;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed7 <= 13'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine0_cmd_payload_a;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine1_cmd_payload_a;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine2_cmd_payload_a;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine3_cmd_payload_a;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine4_cmd_payload_a;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine5_cmd_payload_a;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine6_cmd_payload_a;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed7 <= sdram_bankmachine7_cmd_payload_a;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_324 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_325;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed8 <= 3'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine0_cmd_payload_ba;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine1_cmd_payload_ba;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine2_cmd_payload_ba;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine3_cmd_payload_ba;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine4_cmd_payload_ba;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine5_cmd_payload_ba;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine6_cmd_payload_ba;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed8 <= sdram_bankmachine7_cmd_payload_ba;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_325 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_326;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed9 <= 1'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine0_cmd_payload_is_read;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine1_cmd_payload_is_read;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine2_cmd_payload_is_read;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine3_cmd_payload_is_read;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine4_cmd_payload_is_read;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine5_cmd_payload_is_read;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine6_cmd_payload_is_read;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed9 <= sdram_bankmachine7_cmd_payload_is_read;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_326 = dummy_s;\n// synthesis tran"}
{"text": "slate_on\nend\n\n// synthesis translate_off\nreg dummy_d_327;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed10 <= 1'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine0_cmd_payload_is_write;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine1_cmd_payload_is_write;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine2_cmd_payload_is_write;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine3_cmd_payload_is_write;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine4_cmd_payload_is_write;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine5_cmd_payload_is_write;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine6_cmd_payload_is_write;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed10 <= sdram_bankmachine7_cmd_payload_is_write;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_327 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_328;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed11 <= 1'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine0_cmd_payload_is_cmd;\n\t\tend\n\t\t1'd1: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine1_cmd_payload_is_cmd;\n\t\tend\n\t\t2'd2: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine2_cmd_payload_is_cmd;\n\t\tend\n\t\t2'd3: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine3_cmd_payload_is_cmd;\n\t\tend\n\t\t3'd4: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine4_cmd_payload_is_cmd;\n\t\tend\n\t\t3'd5: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine5_cmd_payload_is_cmd;\n\t\tend\n\t\t3'd6: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine6_cmd_payload_is_cmd;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed11 <= sdram_bankmachine7_cmd_payload_is_cmd;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_328 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_329;\n// synthesis translate_on\nalways @(*) begin\n\tt_array_muxed3 <= 1'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine0_cmd_payload_cas;\n\t\tend\n\t\t1'd1: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine1_cmd_payload_cas;\n\t\tend\n\t\t2'd2: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine2_cmd_payload_cas;\n\t\tend\n\t\t2'd3: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine3_cmd_payload_cas;\n\t\tend\n\t\t3'd4: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine4_cmd_payload_cas;\n\t\tend\n\t\t3'd5: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine5_cmd_payload_cas;\n\t\tend\n\t\t3'd6: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine6_cmd_payload_cas;\n\t\tend\n\t\tdefault: begin\n\t\t\tt_array_muxed3 <= sdram_bankmachine7_cmd_payload_cas;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_329 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_330;\n// synthesis translate_on\nalways @(*) begin\n\tt_array_muxed4 <= 1'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine0_cmd_payload_ras;\n\t\tend\n\t\t1'd1: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine1_cmd_payload_ras;\n\t\tend\n\t\t2'd2: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine2_cmd_payload_ras;\n\t\tend\n\t\t2'd3: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine3_cmd_payload_ras;\n\t\tend\n\t\t3'd4: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine4_cmd_payload_ras;\n\t\tend\n\t\t3'd5: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine5_cmd_payload_ras;\n\t\tend\n\t\t3'd6: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine6_cmd_payload_ras;\n\t\tend\n\t\tdefault: begin\n\t\t\tt_array_muxed4 <= sdram_bankmachine7_cmd_payload_ras;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_330 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_331;\n// synthesis translate_on\nalways @(*) begin\n\tt_array_muxed5 <= 1'd0;\n\tcase (sdram_choose_req_grant)\n\t\t1'd0: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine0_cmd_payload_we;\n\t\tend\n\t\t1'd1: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine1_cmd_payload_we;\n\t\tend\n\t\t2'd2: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine2_cmd_payload_we;\n\t\tend\n\t\t2'd3: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine3_cmd_payload_we;\n\t\tend\n\t\t3'd4: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine4_cmd_payload_we;\n\t\tend\n\t\t3'd5: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine5_cmd_payload_we;\n\t\tend\n\t\t3'd6: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine6_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\tt_array_muxed5 <= sdram_bankmachine7_cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_331 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_332;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed12 <= 21'd0;\n\tcase (subfragments_roundrobin0_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed12 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed12 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_332 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_333;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed13 <= 1'd0;\n\tcase (subfragments_roundrobin0_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed13 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed13 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_333 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_334;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed14 <= 1'd0;\n\tcase (subfragments_roundrobin0_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed14 <= (((port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((subfragments_locked0 | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed14 <= (((cmd_payload_addr[10:8] == 1'd0) & (~(((((((subfragments_locked1 | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_334 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_335;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed15 <= 21'd0;\n\tcase (subfragments_roundrobin1_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed15 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed15 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_335 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_336;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed16 <= 1'd0;\n\tcase (subfragments_roundrobin1_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed16 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed16 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_336 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_337;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed17 <= 1'd0;\n\tcase (subfragments_roundrobin1_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed17 <= (((port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((subfragments_locked2 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed17 <= (((cmd_payload_addr[10:8] == 1'd1) & (~(((((((subfragments_locked3 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_337 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_338;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed18 <= 21'd0;\n\tcase (subfragments_roundrobin2_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed18 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed18 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_338 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_339;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed19 <= 1'd0;\n\tcase (subfragments_roundrobin2_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed19 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed19 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_339 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_340;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed20 <= 1'd0;\n\tcase (subfragments_roundrobin2_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed20 <= (((port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((subfragments_locked4 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed20 <= (((cmd_payload_addr[10:8] == 2'd2) & (~(((((((subfragments_locked5 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_340 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_341;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed21 <= 21'd0;\n\tcase (subfragments_roundrobin3_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed21 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed21 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_341 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_342;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed22 <= 1'd0;\n\tcase (subfragments_roundrobin3_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed22 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed22 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_342 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_343;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed23 <= 1'd0;\n\tcase (subfragments_roundrobin3_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed23 <= (((port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((subfragments_locked6 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed23 <= (((cmd_payload_addr[10:8] == 2'd3) & (~(((((((subfragments_locked7 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_343 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_344;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed24 <= 21'd0;\n\tcase (subfragments_roundrobin4_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed24 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed24 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_344 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_345;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed25 <= 1'd0;\n\tcase (subfragments_roundrobin4_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed25 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed25 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_345 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_346;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed26 <= 1'd0;\n\tcase (subfragments_roundrobin4_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed26 <= (((port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((subfragments_locked8 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed26 <= (((cmd_payload_addr[10:8] == 3'd4) & (~(((((((subfragments_locked9 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_346 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_347;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed27 <= 21'd0;\n\tcase (subfragments_roundrobin5_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed27 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed27 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_347 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_348;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed28 <= 1'd0;\n\tcase (subfragments_roundrobin5_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed28 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed28 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_348 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_349;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed29 <= 1'd0;\n\tcase (subfragments_roundrobin5_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed29 <= (((port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((subfragments_locked10 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed29 <= (((cmd_payload_addr[10:8] == 3'd5) & (~(((((((subfragments_locked11 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_349 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_350;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed30 <= 21'd0;\n\tcase (subfragments_roundrobin6_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed30 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed30 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_350 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_351;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed31 <= 1'd0;\n\tcase (subfragments_roundrobin6_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed31 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed31 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_351 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_352;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed32 <= 1'd0;\n\tcase (subfragments_roundrobin6_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed32 <= (((port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((subfragments_locked12 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin"}
{"text": "2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed32 <= (((cmd_payload_addr[10:8] == 3'd6) & (~(((((((subfragments_locked13 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank7_lock & (subfragments_roundrobin7_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_352 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_353;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed33 <= 21'd0;\n\tcase (subfragments_roundrobin7_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed33 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[7:0]};\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed33 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_353 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_354;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed34 <= 1'd0;\n\tcase (subfragments_roundrobin7_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed34 <= port_cmd_payload_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed34 <= cmd_payload_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_354 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_355;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed35 <= 1'd0;\n\tcase (subfragments_roundrobin7_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed35 <= (((port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((subfragments_locked14 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd0))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd0))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd0))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd0))))) & port_cmd_valid);\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed35 <= (((cmd_payload_addr[10:8] == 3'd7) & (~(((((((subfragments_locked15 | (sdram_interface_bank0_lock & (subfragments_roundrobin0_grant == 1'd1))) | (sdram_interface_bank1_lock & (subfragments_roundrobin1_grant == 1'd1))) | (sdram_interface_bank2_lock & (subfragments_roundrobin2_grant == 1'd1))) | (sdram_interface_bank3_lock & (subfragments_roundrobin3_grant == 1'd1))) | (sdram_interface_bank4_lock & (subfragments_roundrobin4_grant == 1'd1))) | (sdram_interface_bank5_lock & (subfragments_roundrobin5_grant == 1'd1))) | (sdram_interface_bank6_lock & (subfragments_roundrobin6_grant == 1'd1))))) & cmd_valid);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_355 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_356;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed36 <= 30'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed36 <= serv_ibus_adr;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed36 <= serv_dbus_adr;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_356 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_357;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed37 <= 32'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed37 <= serv_ibus_dat_w;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed37 <= serv_dbus_dat_w;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_357 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_358;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed38 <= 4'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed38 <= serv_ibus_sel;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed38 <= serv_dbus_sel;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_358 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_359;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed39 <= 1'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed39 <= serv_ibus_cyc;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed39 <= serv_dbus_cyc;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_359 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_360;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed40 <= 1'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed40 <= serv_ibus_stb;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed40 <= serv_dbus_stb;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_360 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_361;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed41 <= 1'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed41 <= serv_ibus_we;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed41 <= serv_dbus_we;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_361 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_362;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed42 <= 3'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed42 <= serv_ibus_cti;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed42 <= serv_dbus_cti;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_362 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_363;\n// synthesis translate_on\nalways @(*) begin\n\trhs_array_muxed43 <= 2'd0;\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\trhs_array_muxed43 <= serv_ibus_bte;\n\t\tend\n\t\tdefault: begin\n\t\t\trhs_array_muxed43 <= serv_dbus_bte;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_363 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_364;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed0 <= 3'd0;\n\tcase (sdram_steerer_sel0)\n\t\t1'd0: begin\n\t\t\tarray_muxed0 <= sdram_nop_ba[2:0];\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed0 <= sdram_choose_cmd_cmd_payload_ba[2:0];\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed0 <= sdram_choose_req_cmd_payload_ba[2:0];\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed0 <= sdram_cmd_payload_ba[2:0];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_364 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_365;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed1 <= 13'd0;\n\tcase (sdram_steerer_sel0)\n\t\t1'd0: begin\n\t\t\tarray_muxed1 <= sdram_nop_a;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed1 <= sdram_choose_cmd_cmd_payload_a;\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed1 <= sdram_choose_req_cmd_payload_a;\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed1 <= sdram_cmd_payload_a;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_365 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_366;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed2 <= 1'd0;\n\tcase (sdram_steerer_sel0)\n\t\t1'd0: begin\n\t\t\tarray_muxed2 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed2 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_cas);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed2 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed2 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_366 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_367;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed3 <= 1'd0;\n\tcase (sdram_steerer_sel0)\n\t\t1'd0: begin\n\t\t\tarray_muxed3 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed3 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_ras);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed3 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed3 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_367 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_368;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed4 <= 1'd0;\n\tcase (sdram_steerer_sel0)\n\t\t1'd0: begin\n\t\t\tarray_muxed4 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed4 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_we);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed4 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed4 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_368 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_369;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed5 <= 1'd0;\n\tcase (sdram_steerer_sel0)\n\t\t1'd0: begin\n\t\t\tarray_muxed5 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed5 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_read);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed5 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed5 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_369 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_370;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed6 <= 1'd0;\n\tcase (sdram_steerer_sel0)\n\t\t1'd0: begin\n\t\t\tarray_muxed6 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed6 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_write);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed6 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed6 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_370 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_371;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed7 <= 3'd0;\n\tcase (sdram_steerer_sel1)\n\t\t1'd0: begin\n\t\t\tarray_muxed7 <= sdram_nop_ba[2:0];\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed7 <= sdram_choose_cmd_cmd_payload_ba[2:0];\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed7 <= sdram_choose_req_cmd_payload_ba[2:0];\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed7 <= sdram_cmd_payload_ba[2:0];\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_371 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_372;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed8 <= 13'd0;\n\tcase (sdram_steerer_sel1)\n\t\t1'd0: begin\n\t\t\tarray_muxed8 <= sdram_nop_a;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed8 <= sdram_choose_cmd_cmd_payload_a;\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed8 <= sdram_choose_req_cmd_payload_a;\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed8 <= sdram_cmd_payload_a;\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_372 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_373;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed9 <= 1'd0;\n\tcase (sdram_steerer_sel1)\n\t\t1'd0: begin\n\t\t\tarray_muxed9 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed9 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_cas);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed9 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed9 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_373 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_374;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed10 <= 1'd0;\n\tcase (sdram_steerer_sel1)\n\t\t1'd0: begin\n\t\t\tarray_muxed10 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed10 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_ras);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed10 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed10 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_374 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_375;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed11 <= 1'd0;\n\tcase (sdram_steerer_sel1)\n\t\t1'd0: begin\n\t\t\tarray_muxed11 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed11 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_we);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed11 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed11 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_375 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_376;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed12 <= 1'd0;\n\tcase (sdram_steerer_sel1)\n\t\t1'd0: begin\n\t\t\tarray_muxed12 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed12 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_read);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed12 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed12 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_376 = dummy_s;\n// synthesis translate_on\nend\n\n// synthesis translate_off\nreg dummy_d_377;\n// synthesis translate_on\nalways @(*) begin\n\tarray_muxed13 <= 1'd0;\n\tcase (sdram_steerer_sel1)\n\t\t1'd0: begin\n\t\t\tarray_muxed13 <= 1'd0;\n\t\tend\n\t\t1'd1: begin\n\t\t\tarray_muxed13 <= ((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & sdram_choose_cmd_cmd_payload_is_write);\n\t\tend\n\t\t2'd2: begin\n\t\t\tarray_muxed13 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);\n\t\tend\n\t\tdefault: begin\n\t\t\tarray_muxed13 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);\n\t\tend\n\tendcase\n// synthesis translate_off\n\tdummy_d_377 = dummy_s;\n// synthesis translate_on\nend\nassign uart_phy_rx = regs1;\nassign xilinxasyncresetsynchronizerimpl0 = (~locked);\nassign xilinxasyncresetsynchronizerimpl1 = (~locked);\nassign xilinxasyncresetsynchronizerimpl2 = (~locked);\nassign xilinxasyncresetsynchronizerimpl3 = (~locked);\n\nalways @(posedge iodelay_clk) begin\n\tif ((reset_counter != 1'd0)) begin\n\t\treset_counter <= (reset_counter - 1'd1);\n\tend else begin\n\t\tic_reset <= 1'd0;\n\tend\n\tif (iodelay_rst) begin\n\t\treset_counter <= 4'd15;\n\t\tic_reset <= 1'd1;\n\tend\nend\n\nalways @(posedge sys_clk) begin\n\tif ((soccontroller_bus_errors != 32'd4294967295)) begin\n\t\tif (soccontroller_bus_error) begin\n\t\t\tsoccontroller_bus_errors <= (soccontroller_bus_errors + 1'd1);\n\t\tend\n\tend\n\tlitedramcore_ram_bus_ack <= 1'd0;\n\tif (((litedramcore_ram_bus_cyc & litedramcore_ram_bus_stb) & (~litedramcore_ram_bus_ack))) begin\n\t\tlitedramcore_ram_bus_ack <= 1'd1;\n\tend\n\tram_bus_ram_bus_ack <= 1'd0;\n\tif (((ram_bus_ram_bus_cyc & ram_bus_ram_bus_stb) & (~ram_bus_ram_bus_ack))) begin\n\t\tram_bus_ram_bus_ack <= 1'd1;\n\tend\n\tuart_phy_sink_ready <= 1'd0;\n\tif (((uart_phy_sink_valid & (~uart_phy_tx_busy)) & (~uart_phy_sink_ready))) begin\n\t\tuart_phy_tx_reg <= uart_phy_sink_payload_data;\n\t\tuart_phy_tx_bitcount <= 1'd0;\n\t\tuart_phy_tx_busy <= 1'd1;\n\t\tserial_tx <= 1'd0;\n\tend else begin\n\t\tif ((uart_phy_tx_clken & uart_phy_tx_busy)) begin\n\t\t\tuart_phy_tx_bitcount <= (uart_phy_tx_bitcount + 1'd1);\n\t\t\tif ((uart_phy_tx_bitcount == 4'd8)) begin\n\t\t\t\tserial_tx <= 1'd1;\n\t\t\tend else begin\n\t\t\t\tif ((uart_phy_tx_bitcount == 4'd9)) begin\n\t\t\t\t\tserial_tx <= 1'd1;\n\t\t\t\t\tuart_phy_tx_busy <= 1'd0;\n\t\t\t\t\tuart_phy_sink_ready <= 1'd1;\n\t\t\t\tend else begin\n\t\t\t\t\tserial_tx <= uart_phy_tx_reg[0];\n\t\t\t\t\tuart_phy_tx_reg <= {1'd0, uart_phy_tx_reg[7:1]};\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\n\tif (uart_phy_tx_busy) begin\n\t\t{uart_phy_tx_clken, uart_phy_tx_clkphase} <= (uart_phy_tx_clkphase + uart_phy_storage);\n\tend else begin\n\t\t{uart_phy_tx_clken, uart_phy_tx_clkphase} <= uart_phy_storage;\n\tend\n\tuart_phy_source_valid <= 1'd0;\n\tuart_phy_rx_r <= uart_phy_rx;\n\tif ((~uart_phy_rx_busy)) begin\n\t\tif (((~uart_phy_rx) & uart_phy_rx_r)) begin\n\t\t\tuart_phy_rx_busy <= 1'd1;\n\t\t\tuart_phy_rx_bitcount <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif (uart_phy_rx_clken) begin\n\t\t\tuart_phy_rx_bitcount <= (uart_phy_rx_bitcount + 1'd1);\n\t\t\tif ((uart_phy_rx_bitcount == 1'd0)) begin\n\t\t\t\tif (uart_phy_rx) begin\n\t\t\t\t\tuart_phy_rx_busy <= 1'd0;\n\t\t\t\tend\n\t\t\tend else begin\n\t\t\t\tif ((uart_phy_rx_bitcount == 4'd9)) begin\n\t\t\t\t\tuart_phy_rx_busy <= 1'd0;\n\t\t\t\t\tif (uart_phy_rx) begin\n\t\t\t\t\t\tuart_phy_source_payload_data <= uart_phy_rx_reg;\n\t\t\t\t\t\tuart_phy_source_valid <= 1'd1;\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tuart_phy_rx_reg <= {uart_phy_rx, uart_phy_rx_reg[7:1]};\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tend\n\tif (uart_phy_rx_busy) begin\n\t\t{uart_phy_rx_clken, uart_phy_rx_clkphase} <= (uart_phy_rx_clkphase + uart_phy_storage);\n\tend else begin\n\t\t{uart_phy_rx_clken, uart_phy_rx_clkphase} <= 32'd2147483648;\n\tend\n\tif (uart_tx_clear) begin\n\t\tuart_tx_pending <= 1'd0;\n\tend\n\tuart_tx_old_trigger <= uart_tx_trigger;\n\tif (((~uart_tx_trigger) & uart_tx_old_trigger)) begin\n\t\tuart_tx_pending <= 1'd1;\n\tend\n\tif (uart_rx_clear) begin\n\t\tuart_rx_pending <= 1'd0;\n\tend\n\tuart_rx_old_trigger <= uart_rx_trigger;\n\tif (((~uart_rx_trigger) & uart_rx_old_trigger)) begin\n\t\tuart_rx_pending <= 1'd1;\n\tend\n\tif (uart_tx_fifo_syncfifo_re) begin\n\t\tuart_tx_fifo_readable <= 1'd1;\n\tend else begin\n\t\tif (uart_tx_fifo_re) begin\n\t\t\tuart_tx_fifo_readable <= 1'd0;\n\t\tend\n\tend\n\tif (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin\n\t\tuart_tx_fifo_produce <= (uart_tx_fifo_produce + 1'd1);\n\tend\n\tif (uart_tx_fifo_do_read) begin\n\t\tuart_tx_fifo_consume <= (uart_tx_fifo_consume + 1'd1);\n\tend\n\tif (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin\n\t\tif ((~uart_tx_fifo_do_read)) begin\n\t\t\tuart_tx_fifo_level0 <= (uart_tx_fifo_level0 + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (uart_tx_fifo_do_read) begin\n\t\t\tuart_tx_fifo_level0 <= (uart_tx_fifo_level0 - 1'd1);\n\t\tend\n\tend\n\tif (uart_rx_fifo_syncfifo_re) begin\n\t\tuart_rx_fifo_readable <= 1'd1;\n\tend else begin\n\t\tif (uart_rx_fifo_re) begin\n\t\t\tuart_rx_fifo_readable <= 1'd0;\n\t\tend\n\tend\n\tif (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin\n\t\tuart_rx_fifo_produce <= (uart_rx_fifo_produce + 1'd1);\n\tend\n\tif (uart_rx_fifo_do_read) begin\n\t\tuart_rx_fifo_consume <= (uart_rx_fifo_consume + 1'd1);\n\tend\n\tif (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin\n\t\tif ((~uart_rx_fifo_do_read)) begin\n\t\t\tuart_rx_fifo_level0 <= (uart_rx_fifo_level0 + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (uart_rx_fifo_do_read) begin\n\t\t\tuart_rx_fifo_level0 <= (uart_rx_fifo_level0 - 1'd1);\n\t\tend\n\tend\n\tif (uart_reset) begin\n\t\tuart_tx_pending <= 1'd0;\n\t\tuart_tx_old_trigger <= 1'd0;\n\t\tuart_rx_pending <= 1'd0;\n\t\tuart_rx_old_trigger <= 1'd0;\n\t\tuart_tx_fifo_readable <= 1'd0;\n\t\tuart_tx_fifo_level0 <= 5'd0;\n\t\tuart_tx_fifo_produce <= 4'd0;\n\t\tuart_tx_fifo_consume <= 4'd0;\n\t\tuart_rx_fifo_readable <= 1'd0;\n\t\tuart_rx_fifo_level0 <= 5'd0;\n\t\tuart_rx_fifo_produce <= 4'd0;\n\t\tuart_rx_fifo_consume <= 4"}
{"text": "'d0;\n\tend\n\tif (timer_en_storage) begin\n\t\tif ((timer_value == 1'd0)) begin\n\t\t\ttimer_value <= timer_reload_storage;\n\t\tend else begin\n\t\t\ttimer_value <= (timer_value - 1'd1);\n\t\tend\n\tend else begin\n\t\ttimer_value <= timer_load_storage;\n\tend\n\tif (timer_update_value_re) begin\n\t\ttimer_value_status <= timer_value;\n\tend\n\tif (timer_zero_clear) begin\n\t\ttimer_zero_pending <= 1'd0;\n\tend\n\ttimer_zero_old_trigger <= timer_zero_trigger;\n\tif (((~timer_zero_trigger) & timer_zero_old_trigger)) begin\n\t\ttimer_zero_pending <= 1'd1;\n\tend\n\ta7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= a7ddrphy_dqs_oe_delay_tappeddelayline;\n\ta7ddrphy_dqspattern_o1 <= a7ddrphy_dqspattern_o0;\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip0_value0 <= (a7ddrphy_bitslip0_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip0_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip0_r0 <= {a7ddrphy_dqspattern_o1, a7ddrphy_bitslip0_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip1_value0 <= (a7ddrphy_bitslip1_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip1_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip1_r0 <= {a7ddrphy_dqspattern_o1, a7ddrphy_bitslip1_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip0_value1 <= (a7ddrphy_bitslip0_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip0_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip0_r1 <= {{a7ddrphy_dfi_p3_wrdata_mask[2], a7ddrphy_dfi_p3_wrdata_mask[0], a7ddrphy_dfi_p2_wrdata_mask[2], a7ddrphy_dfi_p2_wrdata_mask[0], a7ddrphy_dfi_p1_wrdata_mask[2], a7ddrphy_dfi_p1_wrdata_mask[0], a7ddrphy_dfi_p0_wrdata_mask[2], a7ddrphy_dfi_p0_wrdata_mask[0]}, a7ddrphy_bitslip0_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip1_value1 <= (a7ddrphy_bitslip1_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip1_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip1_r1 <= {{a7ddrphy_dfi_p3_wrdata_mask[3], a7ddrphy_dfi_p3_wrdata_mask[1], a7ddrphy_dfi_p2_wrdata_mask[3], a7ddrphy_dfi_p2_wrdata_mask[1], a7ddrphy_dfi_p1_wrdata_mask[3], a7ddrphy_dfi_p1_wrdata_mask[1], a7ddrphy_dfi_p0_wrdata_mask[3], a7ddrphy_dfi_p0_wrdata_mask[1]}, a7ddrphy_bitslip1_r1[15:8]};\n\ta7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= a7ddrphy_dq_oe_delay_tappeddelayline;\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip0_value2 <= (a7ddrphy_bitslip0_value2 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip0_value2 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip0_r2 <= {{a7ddrphy_dfi_p3_wrdata[16], a7ddrphy_dfi_p3_wrdata[0], a7ddrphy_dfi_p2_wrdata[16], a7ddrphy_dfi_p2_wrdata[0], a7ddrphy_dfi_p1_wrdata[16], a7ddrphy_dfi_p1_wrdata[0], a7ddrphy_dfi_p0_wrdata[16], a7ddrphy_dfi_p0_wrdata[0]}, a7ddrphy_bitslip0_r2[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip0_value3 <= (a7ddrphy_bitslip0_value3 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip0_value3 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip0_r3 <= {a7ddrphy_bitslip03, a7ddrphy_bitslip0_r3[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip1_value2 <= (a7ddrphy_bitslip1_value2 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip1_value2 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip1_r2 <= {{a7ddrphy_dfi_p3_wrdata[17], a7ddrphy_dfi_p3_wrdata[1], a7ddrphy_dfi_p2_wrdata[17], a7ddrphy_dfi_p2_wrdata[1], a7ddrphy_dfi_p1_wrdata[17], a7ddrphy_dfi_p1_wrdata[1], a7ddrphy_dfi_p0_wrdata[17], a7ddrphy_dfi_p0_wrdata[1]}, a7ddrphy_bitslip1_r2[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip1_value3 <= (a7ddrphy_bitslip1_value3 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip1_value3 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip1_r3 <= {a7ddrphy_bitslip13, a7ddrphy_bitslip1_r3[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip2_value0 <= (a7ddrphy_bitslip2_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip2_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip2_r0 <= {{a7ddrphy_dfi_p3_wrdata[18], a7ddrphy_dfi_p3_wrdata[2], a7ddrphy_dfi_p2_wrdata[18], a7ddrphy_dfi_p2_wrdata[2], a7ddrphy_dfi_p1_wrdata[18], a7ddrphy_dfi_p1_wrdata[2], a7ddrphy_dfi_p0_wrdata[18], a7ddrphy_dfi_p0_wrdata[2]}, a7ddrphy_bitslip2_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip2_value1 <= (a7ddrphy_bitslip2_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip2_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip2_r1 <= {a7ddrphy_bitslip21, a7ddrphy_bitslip2_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip3_value0 <= (a7ddrphy_bitslip3_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip3_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip3_r0 <= {{a7ddrphy_dfi_p3_wrdata[19], a7ddrphy_dfi_p3_wrdata[3], a7ddrphy_dfi_p2_wrdata[19], a7ddrphy_dfi_p2_wrdata[3], a7ddrphy_dfi_p1_wrdata[19], a7ddrphy_dfi_p1_wrdata[3], a7ddrphy_dfi_p0_wrdata[19], a7ddrphy_dfi_p0_wrdata[3]}, a7ddrphy_bitslip3_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip3_value1 <= (a7ddrphy_bitslip3_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip3_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip3_r1 <= {a7ddrphy_bitslip31, a7ddrphy_bitslip3_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip4_value0 <= (a7ddrphy_bitslip4_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip4_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip4_r0 <= {{a7ddrphy_dfi_p3_wrdata[20], a7ddrphy_dfi_p3_wrdata[4], a7ddrphy_dfi_p2_wrdata[20], a7ddrphy_dfi_p2_wrdata[4], a7ddrphy_dfi_p1_wrdata[20], a7ddrphy_dfi_p1_wrdata[4], a7ddrphy_dfi_p0_wrdata[20], a7ddrphy_dfi_p0_wrdata[4]}, a7ddrphy_bitslip4_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip4_value1 <= (a7ddrphy_bitslip4_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip4_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip4_r1 <= {a7ddrphy_bitslip41, a7ddrphy_bitslip4_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip5_value0 <= (a7ddrphy_bitslip5_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip5_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip5_r0 <= {{a7ddrphy_dfi_p3_wrdata[21], a7ddrphy_dfi_p3_wrdata[5], a7ddrphy_dfi_p2_wrdata[21], a7ddrphy_dfi_p2_wrdata[5], a7ddrphy_dfi_p1_wrdata[21], a7ddrphy_dfi_p1_wrdata[5], a7ddrphy_dfi_p0_wrdata[21], a7ddrphy_dfi_p0_wrdata[5]}, a7ddrphy_bitslip5_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip5_value1 <= (a7ddrphy_bitslip5_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip5_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip5_r1 <= {a7ddrphy_bitslip51, a7ddrphy_bitslip5_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip6_value0 <= (a7ddrphy_bitslip6_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip6_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip6_r0 <= {{a7ddrphy_dfi_p3_wrdata[22], a7ddrphy_dfi_p3_wrdata[6], a7ddrphy_dfi_p2_wrdata[22], a7ddrphy_dfi_p2_wrdata[6], a7ddrphy_dfi_p1_wrdata[22], a7ddrphy_dfi_p1_wrdata[6], a7ddrphy_dfi_p0_wrdata[22], a7ddrphy_dfi_p0_wrdata[6]}, a7ddrphy_bitslip6_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip6_value1 <= (a7ddrphy_bitslip6_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip6_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip6_r1 <= {a7ddrphy_bitslip61, a7ddrphy_bitslip6_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip7_value0 <= (a7ddrphy_bitslip7_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip7_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip7_r0 <= {{a7ddrphy_dfi_p3_wrdata[23], a7ddrphy_dfi_p3_wrdata[7], a7ddrphy_dfi_p2_wrdata[23], a7ddrphy_dfi_p2_wrdata[7], a7ddrphy_dfi_p1_wrdata[23], a7ddrphy_dfi_p1_wrdata[7], a7ddrphy_dfi_p0_wrdata[23], a7ddrphy_dfi_p0_wrdata[7]}, a7ddrphy_bitslip7_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip7_value1 <= (a7ddrphy_bitslip7_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip7_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip7_r1 <= {a7ddrphy_bitslip71, a7ddrphy_bitslip7_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip8_value0 <= (a7ddrphy_bitslip8_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip8_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip8_r0 <= {{a7ddrphy_dfi_p3_wrdata[24], a7ddrphy_dfi_p3_wrdata[8], a7ddrphy_dfi_p2_wrdata[24], a7ddrphy_dfi_p2_wrdata[8], a7ddrphy_dfi_p1_wrdata[24], a7ddrphy_dfi_p1_wrdata[8], a7ddrphy_dfi_p0_wrdata[24], a7ddrphy_dfi_p0_wrdata[8]}, a7ddrphy_bitslip8_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip8_value1 <= (a7ddrphy_bitslip8_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip8_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip8_r1 <= {a7ddrphy_bitslip81, a7ddrphy_bitslip8_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip9_value0 <= (a7ddrphy_bitslip9_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip9_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip9_r0 <= {{a7ddrphy_dfi_p3_wrdata[25], a7ddrphy_dfi_p3_wrdata[9], a7ddrphy_dfi_p2_wrdata[25], a7ddrphy_dfi_p2_wrdata[9], a7ddrphy_dfi_p1_wrdata[25], a7ddrphy_dfi_p1_wrdata[9], a7ddrphy_dfi_p0_wrdata[25], a7ddrphy_dfi_p0_wrdata[9]}, a7ddrphy_bitslip9_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip9_value1 <= (a7ddrphy_bitslip9_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip9_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip9_r1 <= {a7ddrphy_bitslip91, a7ddrphy_bitslip9_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip10_value0 <= (a7ddrphy_bitslip10_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip10_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip10_r0 <= {{a7ddrphy_dfi_p3_wrdata[26], a7ddrphy_dfi_p3_wrdata[10], a7ddrphy_dfi_p2_wrdata[26], a7ddrphy_dfi_p2_wrdata[10], a7ddrphy_dfi_p1_wrdata[26], a7ddrphy_dfi_p1_wrdata[10], a7ddrphy_dfi_p0_wrdata[26], a7ddrphy_dfi_p0_wrdata[10]}, a7ddrphy_bitslip10_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip10_value1 <= (a7ddrphy_bitslip10_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip10_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip10_r1 <= {a7ddrphy_bitslip101, a7ddrphy_bitslip10_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip11_value0 <= (a7ddrphy_bitslip11_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip11_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip11_r0 <= {{a7ddrphy_dfi_p3_wrdata[27], a7ddrphy_dfi_p3_wrdata[11], a7ddrphy_dfi_p2_wrdata[27], a7ddrphy_dfi_p2_wrdata[11], a7ddrphy_dfi_p1_wrdata[27], a7ddrphy_dfi_p1_wrdata[11], a7ddrphy_dfi_p0_wrdata[27], a7ddrphy_dfi_p0_wrdata[11]}, a7ddrphy_bitslip11_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip11_value1 <= (a7ddrphy_bitslip11_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip11_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip11_r1 <= {a7ddrphy_bitslip111, a7ddrphy_bitslip11_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip12_value0 <= (a7ddrphy_bitslip12_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip12_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip12_r0 <= {{a7ddrphy_dfi_p3_wrdata[28], a7ddrphy_dfi_p3_wrdata[12], a7ddrphy_dfi_p2_wrdata[28], a7ddrphy_dfi_p2_wrdata[12], a7ddrphy_dfi_p1_wrdata[28], a7ddrphy_dfi_p1_wrdata[12], a7ddrphy_dfi_p0_wrdata[28], a7ddrphy_dfi_p0_wrdata[12]}, a7ddrphy_bitslip12_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip12_value1 <= (a7ddrphy_bitslip12_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip12_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip12_r1 <= {a7ddrphy_bitslip121, a7ddrphy_bitslip12_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip13_value0 <= (a7ddrphy_bitslip13_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip13_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip13_r0 <= {{a7ddrphy_dfi_p3_wrdata[29], a7ddrphy_dfi_p3_wrdata[13], a7ddrphy_dfi_p2_wrdata[29], a7ddrphy_dfi_p2_wrdata[13], a7ddrphy_dfi_p1_wrdata[29], a7ddrphy_dfi_p1_wrdata[13], a7ddrphy_dfi_p0_wrdata[29], a7ddrphy_dfi_p0_wrdata[13]}, a7ddrphy_bitslip13_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip13_value1 <= (a7ddrphy_bitslip13_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip13_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip13_r1 <= {a7ddrphy_bitslip131, a7ddrphy_bitslip13_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip14_value0 <= (a7ddrphy_bitslip14_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip14_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip14_r0 <= {{a7ddrphy_dfi_p3_wrdata[30], a7ddrphy_dfi_p3_wrdata[14], a7ddrphy_dfi_p2_wrdata[30], a7ddrphy_dfi_p2_wrdata[14], a7ddrphy_dfi_p1_wrdata[30], a7ddrphy_dfi_p1_wrdata[14], a7ddrphy_dfi_p0_wrdata[30], a7ddrphy_dfi_p0_wrdata[14]}, a7ddrphy_bitslip14_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip14_value1 <= (a7ddrphy_bitslip14_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip14_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip14_r1 <= {a7ddrphy_bitslip141, a7ddrphy_bitslip14_r1[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip15_value0 <= (a7ddrphy_bitslip15_value0 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip15_value0 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip15_r0 <= {{a7ddrphy_dfi_p3_wrdata[31], a7ddrphy_dfi_p3_wrdata[15], a7ddrphy_dfi_p2_wrdata[31], a7ddrphy_dfi_p2_wrdata[15], a7ddrphy_dfi_p1_wrdata[31], a7ddrphy_dfi_p1_wrdata[15], a7ddrphy_dfi_p0_wrdata[31], a7ddrphy_dfi_p0_wrdata[15]}, a7ddrphy_bitslip15_r0[15:8]};\n\tif ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin\n\t\ta7ddrphy_bitslip15_value1 <= (a7ddrphy_bitslip15_value1 + 1'd1);\n\tend\n\tif (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin\n\t\ta7ddrphy_bitslip15_value1 <= 3'd7;\n\tend\n\ta7ddrphy_bitslip15_r1 <= {a7ddrphy_bitslip151, a7ddrphy_bitslip15_r1[15:8]};\n\ta7ddrphy_rddata_en_tappeddelayline0 <= (a7ddrphy_dfi_p0_rddata_en | a7ddrphy_dfi_p1_rddata_en);\n\ta7ddrphy_rddata_en_tappeddelayline1 <= a7ddrphy_rddata_en_tappeddelayline0;\n\ta7ddrphy_rddata_en_tappeddelayline2 <= a7ddrphy_rddata_en_tappeddelayline1;\n\ta7ddrphy_rddata_en_tappeddelayline3 <= a7ddrphy_rddata_en_tappeddelayline2;\n\ta7ddrphy_rddata_en_tappeddelayline4 <= a7ddrphy_rddata_en_tappeddelayline3;\n\ta7ddrphy_rddata_en_tappeddelayline5 <= a7ddrphy_rddata_en_tappeddelayline4;\n\ta7ddrphy_rddata_en_tappeddelayline6 <= a7ddrphy_rddata_en_tappeddelayline5;\n\ta7ddrphy_rddata_en_tappeddelayline7 <= a7ddrphy_rddata_en_tappeddelayline6;\n\ta7ddrphy_wrdata_en_tappeddelayline0 <= (a7ddrphy_dfi_p0_wrdata_en | a7ddrphy_dfi_p1_wrdata_en);\n\ta7ddrphy_wrdata_en_tappeddelayline1 <= a7ddrphy_wrdata_en_tappeddelayline0;\n\tif (sdram_inti_p0_rddata_valid) begin\n\t\tsdram_phaseinjector0_rddata_status <= sdram_inti_p0_rddata;\n\tend\n\tif (sdram_inti_p1_rddata_valid) begin\n\t\tsdram_phaseinjector1_rddata_status <= sdram_inti_p1_rddata;\n\tend\n\tif ((sdram_timer_wait & (~sdram_timer_done0))) begin\n\t\tsdram_timer_count1 <= (sdram_timer_count1 - 1'd1);\n\tend else begin\n\t\tsdram_timer_count1 <= 10'd781;\n\tend\n\tsdram_postponer_req_o <= 1'd0;\n\tif (sdram_postponer_req_i) begin\n\t\tsdram_postponer_count <= (sdram_postponer_count - 1'd1);\n\t\tif ((sdram_postponer_count == 1'd0)) begin\n\t\t\tsdram_postponer_count <= 1'd0;\n\t\t\tsdram_postponer_req_o <= 1'd1;\n\t\tend\n\tend\n\tif (sdram_sequencer_start0) begin\n\t\tsdram_sequencer_count <= 1'd0;\n\tend else begin\n\t\tif (sdram_sequencer_done1) begin\n\t\t\tif ((sdram_sequencer_count != 1'd0)) begin\n\t\t\t\tsdram_sequencer_count <= (sdram_sequencer_count - 1'd1);\n\t\t\tend\n\t\tend\n\tend\n\tsdram_cmd_payload_a <= 1'd0;\n\tsdram_cmd_payload_ba <= 1'd0;\n\tsdram_cmd_payload_cas <= 1'd0;\n\tsdram_cmd_payload_ras <= 1'd0;\n\tsdram_cmd_payload_we <= 1'd0;\n\tsdram_sequencer_done1 <= 1'd0;\n\tif ((sdram_sequencer_start1 & (sdram_sequencer_counter == 1'd0))) begin\n\t\tsdram_cmd_payload_a <= 11'd1024;\n\t\tsdram_cmd_payload_ba <= 1'd0;\n\t\tsdram_cmd_payload_cas <= 1'd0;\n\t\tsdram_cmd_payload_ras <= 1'd1;\n\t\tsdram_cmd_payload_we <= 1'd1;\n\tend\n\tif ((sdram_sequencer_counter == 2'd2)) begin\n\t\tsdram_cmd_payload_a <= 1'd0;\n\t\tsdram_cmd_payload_ba <= 1'd0;\n\t\tsdram_cmd_payload_cas <= 1'd1;\n\t\tsdram_cmd_payload_ras <= 1'd1;\n\t\tsdram_cmd_payload_we <= 1'd0;\n\tend\n\tif ((sdram_sequencer_counter == 5'd16)) begin\n\t\tsdram_cmd_payload_a <= 1'd0;\n\t\tsdram_cmd_payload_ba <= 1'd0;\n\t\tsdram_cmd_payload_cas <= 1'd0;\n\t\tsdram_cmd_payload_ras <= 1'd0;\n\t\tsdram_cmd_pa"}
{"text": "yload_we <= 1'd0;\n\t\tsdram_sequencer_done1 <= 1'd1;\n\tend\n\tif ((sdram_sequencer_counter == 5'd16)) begin\n\t\tsdram_sequencer_counter <= 1'd0;\n\tend else begin\n\t\tif ((sdram_sequencer_counter != 1'd0)) begin\n\t\t\tsdram_sequencer_counter <= (sdram_sequencer_counter + 1'd1);\n\t\tend else begin\n\t\t\tif (sdram_sequencer_start1) begin\n\t\t\t\tsdram_sequencer_counter <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_refresher_state <= subfragments_refresher_next_state;\n\tif (sdram_bankmachine0_row_close) begin\n\t\tsdram_bankmachine0_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine0_row_open) begin\n\t\t\tsdram_bankmachine0_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine0_row <= sdram_bankmachine0_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine0_cmd_buffer_lookahead_produce <= (sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine0_cmd_buffer_lookahead_consume <= (sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine0_cmd_buffer_lookahead_level <= (sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine0_cmd_buffer_lookahead_level <= (sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine0_cmd_buffer_source_valid) | sdram_bankmachine0_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine0_cmd_buffer_source_valid <= sdram_bankmachine0_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine0_cmd_buffer_source_first <= sdram_bankmachine0_cmd_buffer_sink_first;\n\t\tsdram_bankmachine0_cmd_buffer_source_last <= sdram_bankmachine0_cmd_buffer_sink_last;\n\t\tsdram_bankmachine0_cmd_buffer_source_payload_we <= sdram_bankmachine0_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine0_cmd_buffer_source_payload_addr <= sdram_bankmachine0_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine0_twtpcon_valid) begin\n\t\tsdram_bankmachine0_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine0_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine0_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine0_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine0_twtpcon_count <= (sdram_bankmachine0_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine0_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine0_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_bankmachine0_state <= subfragments_bankmachine0_next_state;\n\tif (sdram_bankmachine1_row_close) begin\n\t\tsdram_bankmachine1_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine1_row_open) begin\n\t\t\tsdram_bankmachine1_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine1_row <= sdram_bankmachine1_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine1_cmd_buffer_lookahead_produce <= (sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine1_cmd_buffer_lookahead_consume <= (sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine1_cmd_buffer_lookahead_level <= (sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine1_cmd_buffer_lookahead_level <= (sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine1_cmd_buffer_source_valid) | sdram_bankmachine1_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine1_cmd_buffer_source_valid <= sdram_bankmachine1_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine1_cmd_buffer_source_first <= sdram_bankmachine1_cmd_buffer_sink_first;\n\t\tsdram_bankmachine1_cmd_buffer_source_last <= sdram_bankmachine1_cmd_buffer_sink_last;\n\t\tsdram_bankmachine1_cmd_buffer_source_payload_we <= sdram_bankmachine1_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine1_cmd_buffer_source_payload_addr <= sdram_bankmachine1_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine1_twtpcon_valid) begin\n\t\tsdram_bankmachine1_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine1_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine1_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine1_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine1_twtpcon_count <= (sdram_bankmachine1_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine1_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine1_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_bankmachine1_state <= subfragments_bankmachine1_next_state;\n\tif (sdram_bankmachine2_row_close) begin\n\t\tsdram_bankmachine2_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine2_row_open) begin\n\t\t\tsdram_bankmachine2_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine2_row <= sdram_bankmachine2_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine2_cmd_buffer_lookahead_produce <= (sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine2_cmd_buffer_lookahead_consume <= (sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine2_cmd_buffer_lookahead_level <= (sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine2_cmd_buffer_lookahead_level <= (sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine2_cmd_buffer_source_valid) | sdram_bankmachine2_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine2_cmd_buffer_source_valid <= sdram_bankmachine2_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine2_cmd_buffer_source_first <= sdram_bankmachine2_cmd_buffer_sink_first;\n\t\tsdram_bankmachine2_cmd_buffer_source_last <= sdram_bankmachine2_cmd_buffer_sink_last;\n\t\tsdram_bankmachine2_cmd_buffer_source_payload_we <= sdram_bankmachine2_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine2_cmd_buffer_source_payload_addr <= sdram_bankmachine2_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine2_twtpcon_valid) begin\n\t\tsdram_bankmachine2_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine2_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine2_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine2_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine2_twtpcon_count <= (sdram_bankmachine2_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine2_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine2_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_bankmachine2_state <= subfragments_bankmachine2_next_state;\n\tif (sdram_bankmachine3_row_close) begin\n\t\tsdram_bankmachine3_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine3_row_open) begin\n\t\t\tsdram_bankmachine3_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine3_row <= sdram_bankmachine3_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine3_cmd_buffer_lookahead_produce <= (sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine3_cmd_buffer_lookahead_consume <= (sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine3_cmd_buffer_lookahead_level <= (sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine3_cmd_buffer_lookahead_level <= (sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine3_cmd_buffer_source_valid) | sdram_bankmachine3_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine3_cmd_buffer_source_valid <= sdram_bankmachine3_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine3_cmd_buffer_source_first <= sdram_bankmachine3_cmd_buffer_sink_first;\n\t\tsdram_bankmachine3_cmd_buffer_source_last <= sdram_bankmachine3_cmd_buffer_sink_last;\n\t\tsdram_bankmachine3_cmd_buffer_source_payload_we <= sdram_bankmachine3_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine3_cmd_buffer_source_payload_addr <= sdram_bankmachine3_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine3_twtpcon_valid) begin\n\t\tsdram_bankmachine3_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine3_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine3_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine3_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine3_twtpcon_count <= (sdram_bankmachine3_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine3_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine3_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_bankmachine3_state <= subfragments_bankmachine3_next_state;\n\tif (sdram_bankmachine4_row_close) begin\n\t\tsdram_bankmachine4_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine4_row_open) begin\n\t\t\tsdram_bankmachine4_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine4_row <= sdram_bankmachine4_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine4_cmd_buffer_lookahead_produce <= (sdram_bankmachine4_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine4_cmd_buffer_lookahead_consume <= (sdram_bankmachine4_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_we & sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_writable) & (~sdram_bankmachine4_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine4_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine4_cmd_buffer_lookahead_level <= (sdram_bankmachine4_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine4_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine4_cmd_buffer_lookahead_level <= (sdram_bankmachine4_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine4_cmd_buffer_source_valid) | sdram_bankmachine4_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine4_cmd_buffer_source_valid <= sdram_bankmachine4_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine4_cmd_buffer_source_first <= sdram_bankmachine4_cmd_buffer_sink_first;\n\t\tsdram_bankmachine4_cmd_buffer_source_last <= sdram_bankmachine4_cmd_buffer_sink_last;\n\t\tsdram_bankmachine4_cmd_buffer_source_payload_we <= sdram_bankmachine4_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine4_cmd_buffer_source_payload_addr <= sdram_bankmachine4_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine4_twtpcon_valid) begin\n\t\tsdram_bankmachine4_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine4_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine4_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine4_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine4_twtpcon_count <= (sdram_bankmachine4_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine4_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine4_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_bankmachine4_state <= subfragments_bankmachine4_next_state;\n\tif (sdram_bankmachine5_row_close) begin\n\t\tsdram_bankmachine5_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine5_row_open) begin\n\t\t\tsdram_bankmachine5_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine5_row <= sdram_bankmachine5_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine5_cmd_buffer_lookahead_produce <= (sdram_bankmachine5_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine5_cmd_buffer_lookahead_consume <= (sdram_bankmachine5_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_we & sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_writable) & (~sdram_bankmachine5_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine5_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine5_cmd_buffer_lookahead_level <= (sdram_bankmachine5_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine5_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine5_cmd_buffer_lookahead_level <= (sdram_bankmachine5_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine5_cmd_buffer_source_valid) | sdram_bankmachine5_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine5_cmd_buffer_source_valid <= sdram_bankmachine5_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine5_cmd_buffer_source_first <= sdram_bankmachine5_cmd_buffer_sink_first;\n\t\tsdram_bankmachine5_cmd_buffer_source_last <= sdram_bankmachine5_cmd_buffer_sink_last;\n\t\tsdram_bankmachine5_cmd_buffer_source_payload_we <= sdram_bankmachine5_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine5_cmd_buffer_source_payload_addr <= sdram_bankmachine5_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine5_twtpcon_valid) begin\n\t\tsdram_bankmachine5_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine5_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine5_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine5_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine5_twtpcon_count <= (sdram_bankmachine5_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine5_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine5_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_bankmachine5_state <= subfragments_bankmachine5_next_state;\n\tif (sdram_bankmachine6_row_close) begin\n\t\tsdram_bankmachine6_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine6_row_open) begin\n\t\t\tsdram_bankmachine6_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine6_row <= sdram_bankmachine6_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine6_cmd_buffer_lookahead_produce <= (sdram_bankmachine6_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine6_cmd_buffer_lookahead_consume <= (sdram_bankmachine6_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_we & sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_writable) & (~sdram_bankmachine6_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine6_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine6_cmd_buffer_lookahead_level <= (sdram_bankmachine6_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine6_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine6_cmd_buffer_lookahead_level <= (sdram_bankmachine6_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine6_cmd_buffer_source_valid) | sdram_bankmachine6_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine6_cmd_buffer_source_valid <= sdram_bankmachine6_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine6_cmd_buffer_source_first <= sdram_bankmachine6_cmd_buffer_sink_first;\n\t\tsdram_bankmachine6_cmd_buffer_source_last <= sdram_bankmachine6_cmd_buffer_sink_last;\n\t\tsdram_bankmachine6_cmd_buffer_source_payload_we <= sdram_bankmachine6_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine6_cmd_buffer_source_payload_addr <= sdram_bankmachine6_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine6_twtpcon_valid) begin\n\t\tsdram_bankmachine6_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine6_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine6_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine6_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine6_twtpcon_count <= (sdram_bankmachine6_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine6_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine6_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_bankmachine6_state <= subfragments_bankmachine6_next_state;\n\tif (sdram_bankmachine7_row_close) begin\n\t\tsdram_bankmachine7_row_opened <= 1'd0;\n\tend else begin\n\t\tif (sdram_bankmachine7_row_open) begin\n\t\t\tsdram_bankmachine7_row_opened <= 1'd1;\n\t\t\tsdram_bankmachine7_row <= sdram_bankmachine7_cmd_buffer_source_payload_addr[20:8];\n\t\tend\n\tend\n\tif (((sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin\n\t\tsdram_bankmachine7_cmd_buffer_lookahead_produce <= (sdram_bankmachine7_cmd_buffer_lookahead_produce + 1'd1);\n\tend\n\tif (sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin\n\t\tsdram_bankmachine7_cmd_buffer_lookahead_consume <= (sdram_bankmachine7_cmd_buffer_lookahead_consume + 1'd1);\n\tend\n\tif (((sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_we & sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_writable) & (~sdram_bankmachine7_cmd_buffer_lookahead_replace))) begin\n\t\tif ((~sdram_bankmachine7_cmd_buffer_lookahead_do_read)) begin\n\t\t\tsdram_bankmachine7_cmd_buffer_lookahead_level <= (sdram_bankmachine7_cmd_buffer_lookahead_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (sdram_bankmachine7_cmd_buffer_lookahead_do_read) begin\n\t\t\tsdram_bankmachine7_cmd_buffer_lookahead_level <= (sdram_bankmachine7_cmd_buffer_lookahead_level - 1'd1);\n\t\tend\n\tend\n\tif (((~sdram_bankmachine7_cmd_buffer_source_valid) | sdram_bankmachine7_cmd_buffer_source_ready)) begin\n\t\tsdram_bankmachine7_cmd_buffer_source_valid <= sdram_bankmachine7_cmd_buffer_sink_valid;\n\t\tsdram_bankmachine7_cmd_buffer_source_first <= sdram_bankmachine7_cmd_buffer_sink_first;\n\t\tsdram_bankmachine7_cmd_buffer_source_last <= sdram_bankmachine7_cmd_buffer_sink_last;\n\t\tsdram_bankmachine7_cmd_buffer_source_payload_we <= sdram_bankmachine7_cmd_buffer_sink_payload_we;\n\t\tsdram_bankmachine7_cmd_buffer_source_payload_addr <= sdram_bankmachine7_cmd_buffer_sink_payload_addr;\n\tend\n\tif (sdram_bankmachine7_twtpcon_valid) begin\n\t\tsdram_bankmachine7_twtpcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_bankmachine7_twtpcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_bankmachine7_twtpcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_bankmachine7_twtpcon_ready)) begin\n\t\t\tsdram_bankmachine7_twtpcon_count <= (sdram_bankmachine7_twtpcon_count - 1'd1);\n\t\t\tif ((sdram_bankmachine7_twtpcon_count == 1'd1)) begin\n\t\t\t\tsdram_bankmachine7_twtpcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n"}
{"text": "\tsubfragments_bankmachine7_state <= subfragments_bankmachine7_next_state;\n\tif ((~sdram_en0)) begin\n\t\tsdram_time0 <= 5'd31;\n\tend else begin\n\t\tif ((~sdram_max_time0)) begin\n\t\t\tsdram_time0 <= (sdram_time0 - 1'd1);\n\t\tend\n\tend\n\tif ((~sdram_en1)) begin\n\t\tsdram_time1 <= 4'd15;\n\tend else begin\n\t\tif ((~sdram_max_time1)) begin\n\t\t\tsdram_time1 <= (sdram_time1 - 1'd1);\n\t\tend\n\tend\n\tif (sdram_choose_cmd_ce) begin\n\t\tcase (sdram_choose_cmd_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (sdram_choose_cmd_request[1]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 1'd1;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[2]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd2;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[3]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd3;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[4]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd4;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[5]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd5;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[6]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd6;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[7]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd7;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (sdram_choose_cmd_request[2]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 2'd2;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[3]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd3;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[4]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd4;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[5]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd5;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[6]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd6;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[7]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd7;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[0]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd0;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tif (sdram_choose_cmd_request[3]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 2'd3;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[4]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd4;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[5]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd5;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[6]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd6;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[7]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd7;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[0]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd0;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[1]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd1;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tif (sdram_choose_cmd_request[4]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 3'd4;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[5]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd5;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[6]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd6;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[7]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd7;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[0]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd0;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[1]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd1;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[2]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd2;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd4: begin\n\t\t\t\tif (sdram_choose_cmd_request[5]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 3'd5;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[6]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd6;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[7]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd7;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[0]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd0;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[1]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd1;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[2]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd2;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[3]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd3;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd5: begin\n\t\t\t\tif (sdram_choose_cmd_request[6]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 3'd6;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[7]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd7;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[0]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd0;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[1]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[2]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd2;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[3]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd3;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[4]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd4;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd6: begin\n\t\t\t\tif (sdram_choose_cmd_request[7]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 3'd7;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[0]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd0;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[1]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[2]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd2;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[3]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd3;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[4]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd4;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[5]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd5;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd7: begin\n\t\t\t\tif (sdram_choose_cmd_request[0]) begin\n\t\t\t\t\tsdram_choose_cmd_grant <= 1'd0;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_cmd_request[1]) begin\n\t\t\t\t\t\tsdram_choose_cmd_grant <= 1'd1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_cmd_request[2]) begin\n\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd2;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_cmd_request[3]) begin\n\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 2'd3;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[4]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd4;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[5]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd5;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_cmd_request[6]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_cmd_grant <= 3'd6;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (sdram_choose_req_ce) begin\n\t\tcase (sdram_choose_req_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (sdram_choose_req_request[1]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 1'd1;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[2]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 2'd2;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[3]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd3;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[4]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd4;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[5]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd5;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[6]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd6;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[7]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd7;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (sdram_choose_req_request[2]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 2'd2;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[3]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 2'd3;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[4]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd4;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[5]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd5;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[6]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd6;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[7]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd7;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[0]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd0;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tif (sdram_choose_req_request[3]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 2'd3;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[4]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 3'd4;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[5]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd5;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[6]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd6;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[7]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd7;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[0]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd0;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[1]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd1;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tif (sdram_choose_req_request[4]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 3'd4;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[5]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 3'd5;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[6]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd6;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[7]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd7;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[0]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd0;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[1]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd1;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[2]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd2;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd4: begin\n\t\t\t\tif (sdram_choose_req_request[5]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 3'd5;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[6]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 3'd6;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[7]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd7;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[0]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd0;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[1]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd1;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[2]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd2;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[3]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd3;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd5: begin\n\t\t\t\tif (sdram_choose_req_request[6]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 3'd6;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[7]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 3'd7;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[0]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd0;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[1]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd1;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[2]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd2;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[3]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd3;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[4]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd4;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd6: begin\n\t\t\t\tif (sdram_choose_req_request[7]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 3'd7;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[0]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 1'd0;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[1]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 1'd1;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[2]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd2;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[3]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd3;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[4]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd4;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[5]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd5;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t3'd7: begin\n\t\t\t\tif (sdram_choose_req_request[0]) begin\n\t\t\t\t\tsdram_choose_req_grant <= 1'd0;\n\t\t\t\tend else begin\n\t\t\t\t\tif (sdram_choose_req_request[1]) begin\n\t\t\t\t\t\tsdram_choose_req_grant <= 1'd1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tif (sdram_choose_req_request[2]) begin\n\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd2;\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\tif (sdram_choose_req_request[3]) begin\n\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 2'd3;\n\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\tif (sdram_choose_req_request[4]) begin\n\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd4;\n\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[5]) begin\n\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd5;\n\t\t\t\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\t\t\t\tif (sdram_choose_req_request[6]) begin\n\t\t\t\t\t\t\t\t\t\t\tsdram_choose_req_grant <= 3'd6;\n\t\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\t\tend\n\t\t\t\t\t\t\tend\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tsdram_dfi_p0_cs_n <= 1'd0;\n\tsdram_dfi_p0_bank <= array_muxed0;\n\tsdram_dfi_p0_address <= array_muxed1;\n\tsdram_dfi_p0_cas_n <= (~array_muxed2);\n\tsdram_dfi_p0_ras_n <= (~array_muxed3);\n\tsdram_dfi_p0_we_n <= (~array_muxed4);\n\tsdram_dfi_p0_rddata_en <= array_muxed5;\n\tsdram_dfi_p0_wrdata_en <= array_muxed6;\n\tsdram_dfi_p1_cs_n <= 1'd0;\n\tsdram_dfi_p1_bank <= array_muxed7;\n\tsdram_dfi_p1_address <= array_muxed8;\n\tsdram_dfi_p1_cas_n <= (~array_muxed9);\n\tsdram_dfi_p1_ras_n <= (~array_muxed10);\n\tsdram_dfi_p1_we_n <= (~array_muxed11);\n\tsdram_dfi_p1_rddata_en <= array_muxed12;\n\tsdram_dfi_p1_wrdata_en <= array_muxed13;\n\tif (sdram_tccdcon_valid) begin\n\t\tsdram_tccdcon_count <= 1'd0;\n\t\tif (1'd1) begin\n\t\t\tsdram_tccdcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_tccdcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_tccdcon_ready)) begin\n\t\t\tsdram_tccdcon_count <= (sdram_tccdcon_count - 1'd1);\n\t\t\tif ((sdram_tccdcon_count == 1'd1)) begin\n\t\t\t\tsdram_tccdcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tif (sdram_twtrcon_valid) begin\n\t\tsdram_twtrcon_count <= 2'd3;\n\t\tif (1'd0) begin\n\t\t\tsdram_twtrcon_ready <= 1'd1;\n\t\tend else begin\n\t\t\tsdram_twtrcon_ready <= 1'd0;\n\t\tend\n\tend else begin\n\t\tif ((~sdram_twtrcon_ready)) begin\n\t\t\tsdram_twtrcon_count <= (sdram_twtrcon_count - 1'd1);\n\t\t\tif ((sdram_twtrcon_count == 1'd1)) begin\n\t\t\t\tsdram_twtrcon_ready <= 1'd1;\n\t\t\tend\n\t\tend\n\tend\n\tsubfragments_multiplexer_state <= subfragments_multiplexer_next_state;\n\tsubfragments_new_master_wdata_ready0 <= ((((((((1'd0 | ((subfragments_roundrobin0_grant == 1'd0) & sdram_interface_bank0_wdata_ready)) | ((subfragments_roundrobin1_grant == 1'd0) & sdram_interface_bank1_wdata_ready)) | ((subfragments_roundrobin2_grant == 1'd0) & sdram_interface_bank2_wdata_ready)) | ((subfragments_roundrobin3_grant == 1'd0) & sdram_interface_bank3_wdata_ready)) | ((subfragments_roundrobin4_grant == 1'd0) & sdram_interface_bank4_wdata_ready)) | ((subfragments_roundrobin5_grant == 1'd0) & sdram_interface_bank5_wdata_ready)) | ((subfragments_roundrobin6_grant == 1'd0) & sdram_interface_bank6_wdata_ready)) | ((subfragments_roundrobin7_grant == 1'd0) & sdram_interface_bank7_wdata_ready));\n\tsubfragments_new_master_wdata_ready1 <= ((((((((1'd0 | ((subfragments_roundrobin0_grant == 1'd1) & sdram_interface_bank0_wdata_ready)) | ((subfragments_roundrobin1_grant == 1'd1) & sdram_interface_bank1_wdata_ready)) | ((subfragments_roundrobin2_grant == 1'd1) & sdram_interface_bank2_wdata_ready)) | ((subfragments_roundrobin3_grant == 1'd1) & sdram_interface_bank3_wdata_ready)) | ((subfragments_roundrobin4_grant == 1'd1) & sdram_interface_bank4_wdata_ready)) | ((subfragments_roundrobin5_grant == 1'd1) & sdram_interface_bank5_wdata_ready)) | ((subfragments_roundrobin6_grant == 1'd1) & sdram_interface_bank6_wdata_ready)) | ((subfragments_roundrobin7_grant == 1'd1) & sdram_interface_bank7_wdata_ready));\n\tsubfragments_new_master_rdata_valid0 <= ((((((((1'd0 | ((subfragments_roundrobin0_grant == 1'd0) & sdram_interface_bank0_rdata_valid)) | ((subfragments_roundrobin1_grant == 1'd0) & sdram_interface_bank1_rdata_valid)) | ((subfragments_roundrobin2_grant == 1'd0) & sdram_interface_bank2_rdata_valid)) | ((subfragments_roundrobin3_grant == 1'd0) & sdram_interface_bank3_rdata_valid)) | ((subfragments_roundrobin4_grant == 1'd0) & sdram_interface_bank4_rdata_valid)) | ((subfragments_roundrobin5_grant == 1'd0) & sdram_interface_bank5_rdata_valid)) | ((subfragments_roundrobin6_grant == 1'd0) & sdram_interface_bank6_rdata_valid)) | ((subfragments_roundrobin7_grant == 1'd0) & sdram_interface_bank7_rdata_valid));\n\tsubfragments_new_master_rdata_valid1 <= subfragments_new_master_rdata_valid0;\n\tsubfragments_new_master_rdata_valid2 <= subfragments_new_master_rdata_valid1;\n\tsubfragments_new_master_rdata_valid3 <= subfragments_new_master_rdata_valid2;\n\tsubfragments_new_master_rdata_valid4 <= subfragments_new_master_rdata_valid3;\n\tsubfragments_new_master_rdata_valid5 <= subfragments_new_master_rdata_valid4;\n\tsubfragments_new_master_rdata_valid6 <= subfragments_new_master_rdata_valid5;\n\tsubfragments_new_master_rdata_valid7 <= subfragments_new_master_rdata_valid6;\n\tsubfragments_new_master_rdata_valid8 <= subfragments_new_master_rdata_valid7;\n\tsubfragments_new_master_rdata_valid9 <= ((((((((1'd0 | ((subfragments_roundrobin0_grant == 1'd1) & sdram_interface_bank0_rdata_valid)) | ((subfragments_roundrobin1_grant == 1'd1) & sdram_interface_bank1_rdata_valid)) | ((subfragments_roundrobin2_grant == 1'd1) & sdram_interface_bank2_rdata_valid)) | ((subfragments_roundrobin3_grant == 1'd1) & sdram_interface_bank3_rdata_valid)) | ((subfragments_roundrobin4_grant == 1'd1) & sdram_interface_bank4_rdata_valid)) | ((subfragments_roundrobin5_grant == 1'd1) & sdram_interface_bank5_rdata_valid)) | ((subfragments_roundrobin6_grant == 1'd1) & sdram_interface_bank6_rdata_valid)) | ((subfragments_roundrobin7_grant == 1'd1) & sdram_interface_bank7_rdata_valid));\n\tsubfragments_new_master_rdata_valid10 <= subfragments_new_master_rdata_valid9;\n\tsubfragments_new_master_rdata_valid11 <= subfragments_new_master_rdata_valid10;\n\tsubfragments_new_master_rdata_valid12 <= subfragments_new_master_rdata_valid11;\n\tsubfragments_new_master_rdata_valid13 <= subfragments_new_master_rdata_valid12;\n\tsubfragments_new_master_rdata_valid14 <= subfragments_new_master_rdata_valid13;\n\tsubfragments_new_master_rdata_valid15 <= subfragments_new_master_rdata_valid14;\n\tsubfragments_new_master_rdata_valid16 <= subfragments_new_master_rdata_valid15;\n\tsubfragments_new_master_rdata_valid17 <= subfragments_new_master_rdata_valid16;\n\tif (subfragments_roundrobin0_ce) begin\n\t\tcase (subfragments_roundrobin0_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin0_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin0_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin0_request[0]) begin\n\t\t\t\t\tsubfragments_roundrobin0_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (subfragments_roundrobin1_ce) begin\n\t\tcase (subfragments_roundrobin1_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin1_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin1_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin1_request[0]) begin\n\t\t\t\t\tsubfragments_roundr"}
{"text": "obin1_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (subfragments_roundrobin2_ce) begin\n\t\tcase (subfragments_roundrobin2_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin2_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin2_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin2_request[0]) begin\n\t\t\t\t\tsubfragments_roundrobin2_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (subfragments_roundrobin3_ce) begin\n\t\tcase (subfragments_roundrobin3_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin3_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin3_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin3_request[0]) begin\n\t\t\t\t\tsubfragments_roundrobin3_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (subfragments_roundrobin4_ce) begin\n\t\tcase (subfragments_roundrobin4_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin4_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin4_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin4_request[0]) begin\n\t\t\t\t\tsubfragments_roundrobin4_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (subfragments_roundrobin5_ce) begin\n\t\tcase (subfragments_roundrobin5_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin5_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin5_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin5_request[0]) begin\n\t\t\t\t\tsubfragments_roundrobin5_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (subfragments_roundrobin6_ce) begin\n\t\tcase (subfragments_roundrobin6_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin6_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin6_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin6_request[0]) begin\n\t\t\t\t\tsubfragments_roundrobin6_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tif (subfragments_roundrobin7_ce) begin\n\t\tcase (subfragments_roundrobin7_grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (subfragments_roundrobin7_request[1]) begin\n\t\t\t\t\tsubfragments_roundrobin7_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (subfragments_roundrobin7_request[0]) begin\n\t\t\t\t\tsubfragments_roundrobin7_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tadr_offset_r <= wb_sdram_adr[0];\n\tsubfragments_state <= subfragments_next_state;\n\tif (interface_ack) begin\n\t\tcmd_consumed <= 1'd0;\n\t\twdata_consumed <= 1'd0;\n\tend else begin\n\t\tif ((port_cmd_valid & port_cmd_ready)) begin\n\t\t\tcmd_consumed <= 1'd1;\n\t\tend\n\t\tif ((port_wdata_valid & port_wdata_ready)) begin\n\t\t\twdata_consumed <= 1'd1;\n\t\tend\n\tend\n\tif (((~write_aw_buffer_source_valid) | write_aw_buffer_source_ready)) begin\n\t\twrite_aw_buffer_source_valid <= write_aw_buffer_sink_valid;\n\t\twrite_aw_buffer_source_first <= write_aw_buffer_sink_first;\n\t\twrite_aw_buffer_source_last <= write_aw_buffer_sink_last;\n\t\twrite_aw_buffer_source_payload_addr <= write_aw_buffer_sink_payload_addr;\n\t\twrite_aw_buffer_source_payload_burst <= write_aw_buffer_sink_payload_burst;\n\t\twrite_aw_buffer_source_payload_len <= write_aw_buffer_sink_payload_len;\n\t\twrite_aw_buffer_source_payload_size <= write_aw_buffer_sink_payload_size;\n\t\twrite_aw_buffer_source_payload_lock <= write_aw_buffer_sink_payload_lock;\n\t\twrite_aw_buffer_source_payload_prot <= write_aw_buffer_sink_payload_prot;\n\t\twrite_aw_buffer_source_payload_cache <= write_aw_buffer_sink_payload_cache;\n\t\twrite_aw_buffer_source_payload_qos <= write_aw_buffer_sink_payload_qos;\n\t\twrite_aw_buffer_source_payload_id <= write_aw_buffer_sink_payload_id;\n\tend\n\tif ((write_aw_valid & write_aw_ready)) begin\n\t\tif (write_aw_last) begin\n\t\t\twrite_beat_count <= 1'd0;\n\t\t\twrite_beat_offset <= 1'd0;\n\t\tend else begin\n\t\t\twrite_beat_count <= (write_beat_count + 1'd1);\n\t\t\tif ((((write_aw_buffer_source_payload_burst == 1'd1) & 1'd1) | ((write_aw_buffer_source_payload_burst == 2'd2) & 1'd1))) begin\n\t\t\t\twrite_beat_offset <= (write_beat_offset + write_beat_size);\n\t\t\tend\n\t\tend\n\t\tif (((write_aw_buffer_source_payload_burst == 2'd2) & 1'd1)) begin\n\t\t\tif ((write_beat_offset == write_beat_wrap)) begin\n\t\t\t\twrite_beat_offset <= 1'd0;\n\t\t\tend\n\t\tend\n\tend\n\tif (write_w_buffer_syncfifo_re) begin\n\t\twrite_w_buffer_readable <= 1'd1;\n\tend else begin\n\t\tif (write_w_buffer_re) begin\n\t\t\twrite_w_buffer_readable <= 1'd0;\n\t\tend\n\tend\n\tif (((write_w_buffer_syncfifo_we & write_w_buffer_syncfifo_writable) & (~write_w_buffer_replace))) begin\n\t\twrite_w_buffer_produce <= (write_w_buffer_produce + 1'd1);\n\tend\n\tif (write_w_buffer_do_read) begin\n\t\twrite_w_buffer_consume <= (write_w_buffer_consume + 1'd1);\n\tend\n\tif (((write_w_buffer_syncfifo_we & write_w_buffer_syncfifo_writable) & (~write_w_buffer_replace))) begin\n\t\tif ((~write_w_buffer_do_read)) begin\n\t\t\twrite_w_buffer_level0 <= (write_w_buffer_level0 + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (write_w_buffer_do_read) begin\n\t\t\twrite_w_buffer_level0 <= (write_w_buffer_level0 - 1'd1);\n\t\tend\n\tend\n\tif (((write_id_buffer_syncfifo_we & write_id_buffer_syncfifo_writable) & (~write_id_buffer_replace))) begin\n\t\twrite_id_buffer_produce <= (write_id_buffer_produce + 1'd1);\n\tend\n\tif (write_id_buffer_do_read) begin\n\t\twrite_id_buffer_consume <= (write_id_buffer_consume + 1'd1);\n\tend\n\tif (((write_id_buffer_syncfifo_we & write_id_buffer_syncfifo_writable) & (~write_id_buffer_replace))) begin\n\t\tif ((~write_id_buffer_do_read)) begin\n\t\t\twrite_id_buffer_level <= (write_id_buffer_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (write_id_buffer_do_read) begin\n\t\t\twrite_id_buffer_level <= (write_id_buffer_level - 1'd1);\n\t\tend\n\tend\n\tif (((write_resp_buffer_syncfifo_we & write_resp_buffer_syncfifo_writable) & (~write_resp_buffer_replace))) begin\n\t\twrite_resp_buffer_produce <= (write_resp_buffer_produce + 1'd1);\n\tend\n\tif (write_resp_buffer_do_read) begin\n\t\twrite_resp_buffer_consume <= (write_resp_buffer_consume + 1'd1);\n\tend\n\tif (((write_resp_buffer_syncfifo_we & write_resp_buffer_syncfifo_writable) & (~write_resp_buffer_replace))) begin\n\t\tif ((~write_resp_buffer_do_read)) begin\n\t\t\twrite_resp_buffer_level <= (write_resp_buffer_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (write_resp_buffer_do_read) begin\n\t\t\twrite_resp_buffer_level <= (write_resp_buffer_level - 1'd1);\n\t\tend\n\tend\n\tif (read_r_buffer_queue) begin\n\t\tif ((~read_r_buffer_dequeue)) begin\n\t\t\tread_r_buffer_level2 <= (read_r_buffer_level2 + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (read_r_buffer_dequeue) begin\n\t\t\tread_r_buffer_level2 <= (read_r_buffer_level2 - 1'd1);\n\t\tend\n\tend\n\tif (((~read_ar_buffer_source_valid) | read_ar_buffer_source_ready)) begin\n\t\tread_ar_buffer_source_valid <= read_ar_buffer_sink_valid;\n\t\tread_ar_buffer_source_first <= read_ar_buffer_sink_first;\n\t\tread_ar_buffer_source_last <= read_ar_buffer_sink_last;\n\t\tread_ar_buffer_source_payload_addr <= read_ar_buffer_sink_payload_addr;\n\t\tread_ar_buffer_source_payload_burst <= read_ar_buffer_sink_payload_burst;\n\t\tread_ar_buffer_source_payload_len <= read_ar_buffer_sink_payload_len;\n\t\tread_ar_buffer_source_payload_size <= read_ar_buffer_sink_payload_size;\n\t\tread_ar_buffer_source_payload_lock <= read_ar_buffer_sink_payload_lock;\n\t\tread_ar_buffer_source_payload_prot <= read_ar_buffer_sink_payload_prot;\n\t\tread_ar_buffer_source_payload_cache <= read_ar_buffer_sink_payload_cache;\n\t\tread_ar_buffer_source_payload_qos <= read_ar_buffer_sink_payload_qos;\n\t\tread_ar_buffer_source_payload_id <= read_ar_buffer_sink_payload_id;\n\tend\n\tif ((read_ar_valid & read_ar_ready)) begin\n\t\tif (read_ar_last) begin\n\t\t\tread_beat_count <= 1'd0;\n\t\t\tread_beat_offset <= 1'd0;\n\t\tend else begin\n\t\t\tread_beat_count <= (read_beat_count + 1'd1);\n\t\t\tif ((((read_ar_buffer_source_payload_burst == 1'd1) & 1'd1) | ((read_ar_buffer_source_payload_burst == 2'd2) & 1'd1))) begin\n\t\t\t\tread_beat_offset <= (read_beat_offset + read_beat_size);\n\t\t\tend\n\t\tend\n\t\tif (((read_ar_buffer_source_payload_burst == 2'd2) & 1'd1)) begin\n\t\t\tif ((read_beat_offset == read_beat_wrap)) begin\n\t\t\t\tread_beat_offset <= 1'd0;\n\t\t\tend\n\t\tend\n\tend\n\tif (read_r_buffer_syncfifo_re) begin\n\t\tread_r_buffer_readable <= 1'd1;\n\tend else begin\n\t\tif (read_r_buffer_re) begin\n\t\t\tread_r_buffer_readable <= 1'd0;\n\t\tend\n\tend\n\tif (((read_r_buffer_syncfifo_we & read_r_buffer_syncfifo_writable) & (~read_r_buffer_replace))) begin\n\t\tread_r_buffer_produce <= (read_r_buffer_produce + 1'd1);\n\tend\n\tif (read_r_buffer_do_read) begin\n\t\tread_r_buffer_consume <= (read_r_buffer_consume + 1'd1);\n\tend\n\tif (((read_r_buffer_syncfifo_we & read_r_buffer_syncfifo_writable) & (~read_r_buffer_replace))) begin\n\t\tif ((~read_r_buffer_do_read)) begin\n\t\t\tread_r_buffer_level0 <= (read_r_buffer_level0 + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (read_r_buffer_do_read) begin\n\t\t\tread_r_buffer_level0 <= (read_r_buffer_level0 - 1'd1);\n\t\tend\n\tend\n\tif (((read_id_buffer_syncfifo_we & read_id_buffer_syncfifo_writable) & (~read_id_buffer_replace))) begin\n\t\tread_id_buffer_produce <= (read_id_buffer_produce + 1'd1);\n\tend\n\tif (read_id_buffer_do_read) begin\n\t\tread_id_buffer_consume <= (read_id_buffer_consume + 1'd1);\n\tend\n\tif (((read_id_buffer_syncfifo_we & read_id_buffer_syncfifo_writable) & (~read_id_buffer_replace))) begin\n\t\tif ((~read_id_buffer_do_read)) begin\n\t\t\tread_id_buffer_level <= (read_id_buffer_level + 1'd1);\n\t\tend\n\tend else begin\n\t\tif (read_id_buffer_do_read) begin\n\t\t\tread_id_buffer_level <= (read_id_buffer_level - 1'd1);\n\t\tend\n\tend\n\tif (ce) begin\n\t\tcase (grant)\n\t\t\t1'd0: begin\n\t\t\t\tif (request[1]) begin\n\t\t\t\t\tgrant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tif (request[0]) begin\n\t\t\t\t\tgrant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\n\tlitedramcore_state <= litedramcore_next_state;\n\tif (litedramcore_litedramcore_dat_w_next_value_ce0) begin\n\t\tlitedramcore_litedramcore_dat_w <= litedramcore_litedramcore_dat_w_next_value0;\n\tend\n\tif (litedramcore_litedramcore_adr_next_value_ce1) begin\n\t\tlitedramcore_litedramcore_adr <= litedramcore_litedramcore_adr_next_value1;\n\tend\n\tif (litedramcore_litedramcore_we_next_value_ce2) begin\n\t\tlitedramcore_litedramcore_we <= litedramcore_litedramcore_we_next_value2;\n\tend\n\tcase (litedramcore_grant)\n\t\t1'd0: begin\n\t\t\tif ((~litedramcore_request[0])) begin\n\t\t\t\tif (litedramcore_request[1]) begin\n\t\t\t\t\tlitedramcore_grant <= 1'd1;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t1'd1: begin\n\t\t\tif ((~litedramcore_request[1])) begin\n\t\t\t\tif (litedramcore_request[0]) begin\n\t\t\t\t\tlitedramcore_grant <= 1'd0;\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\tendcase\n\tlitedramcore_slave_sel_r <= litedramcore_slave_sel;\n\tif (litedramcore_wait) begin\n\t\tif ((~litedramcore_done)) begin\n\t\t\tlitedramcore_count <= (litedramcore_count - 1'd1);\n\t\tend\n\tend else begin\n\t\tlitedramcore_count <= 20'd1000000;\n\tend\n\tlitedramcore_interface0_bank_bus_dat_r <= 1'd0;\n\tif (litedramcore_csrbank0_sel) begin\n\t\tcase (litedramcore_interface0_bank_bus_adr[3:0])\n\t\t\t1'd0: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_reset0_w;\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch3_w;\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch2_w;\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch1_w;\n\t\t\tend\n\t\t\t3'd4: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_scratch0_w;\n\t\t\tend\n\t\t\t3'd5: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors3_w;\n\t\t\tend\n\t\t\t3'd6: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors2_w;\n\t\t\tend\n\t\t\t3'd7: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors1_w;\n\t\t\tend\n\t\t\t4'd8: begin\n\t\t\t\tlitedramcore_interface0_bank_bus_dat_r <= litedramcore_csrbank0_bus_errors0_w;\n\t\t\tend\n\t\tendcase\n\tend\n\tif (litedramcore_csrbank0_reset0_re) begin\n\t\tsoccontroller_reset_storage <= litedramcore_csrbank0_reset0_r;\n\tend\n\tsoccontroller_reset_re <= litedramcore_csrbank0_reset0_re;\n\tif (litedramcore_csrbank0_scratch3_re) begin\n\t\tsoccontroller_scratch_storage[31:24] <= litedramcore_csrbank0_scratch3_r;\n\tend\n\tif (litedramcore_csrbank0_scratch2_re) begin\n\t\tsoccontroller_scratch_storage[23:16] <= litedramcore_csrbank0_scratch2_r;\n\tend\n\tif (litedramcore_csrbank0_scratch1_re) begin\n\t\tsoccontroller_scratch_storage[15:8] <= litedramcore_csrbank0_scratch1_r;\n\tend\n\tif (litedramcore_csrbank0_scratch0_re) begin\n\t\tsoccontroller_scratch_storage[7:0] <= litedramcore_csrbank0_scratch0_r;\n\tend\n\tsoccontroller_scratch_re <= litedramcore_csrbank0_scratch0_re;\n\tsoccontroller_bus_errors_re <= litedramcore_csrbank0_bus_errors0_re;\n\tlitedramcore_interface1_bank_bus_dat_r <= 1'd0;\n\tif (litedramcore_csrbank1_sel) begin\n\t\tcase (litedramcore_interface1_bank_bus_adr[0])\n\t\t\t1'd0: begin\n\t\t\t\tlitedramcore_interface1_bank_bus_dat_r <= litedramcore_csrbank1_init_done0_w;\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tlitedramcore_interface1_bank_bus_dat_r <= litedramcore_csrbank1_init_error0_w;\n\t\t\tend\n\t\tendcase\n\tend\n\tif (litedramcore_csrbank1_init_done0_re) begin\n\t\tinit_done_storage <= litedramcore_csrbank1_init_done0_r;\n\tend\n\tinit_done_re <= litedramcore_csrbank1_init_done0_re;\n\tif (litedramcore_csrbank1_init_error0_re) begin\n\t\tinit_error_storage <= litedramcore_csrbank1_init_error0_r;\n\tend\n\tinit_error_re <= litedramcore_csrbank1_init_error0_re;\n\tlitedramcore_interface2_bank_bus_dat_r <= 1'd0;\n\tif (litedramcore_csrbank2_sel) begin\n\t\tcase (litedramcore_interface2_bank_bus_adr[3:0])\n\t\t\t1'd0: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_rst0_w;\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_half_sys8x_taps0_w;\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_wlevel_en0_w;\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= a7ddrphy_wlevel_strobe_w;\n\t\t\tend\n\t\t\t3'd4: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_dly_sel0_w;\n\t\t\tend\n\t\t\t3'd5: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_rst_w;\n\t\t\tend\n\t\t\t3'd6: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_inc_w;\n\t\t\tend\n\t\t\t3'd7: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_bitslip_rst_w;\n\t\t\tend\n\t\t\t4'd8: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_bitslip_w;\n\t\t\tend\n\t\t\t4'd9: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= a7ddrphy_wdly_dq_bitslip_rst_w;\n\t\t\tend\n\t\t\t4'd10: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= a7ddrphy_wdly_dq_bitslip_w;\n\t\t\tend\n\t\t\t4'd11: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_rdphase0_w;\n\t\t\tend\n\t\t\t4'd12: begin\n\t\t\t\tlitedramcore_interface2_bank_bus_dat_r <= litedramcore_csrbank2_wrphase0_w;\n\t\t\tend\n\t\tendcase\n\tend\n\tif (litedramcore_csrbank2_rst0_re) begin\n\t\ta7ddrphy_rst_storage <= litedramcore_csrbank2_rst0_r;\n\tend\n\ta7ddrphy_rst_re <= litedramcore_csrbank2_rst0_re;\n\tif (litedramcore_csrbank2_half_sys8x_taps0_re) begin\n\t\ta7ddrphy_half_sys8x_taps_storage[4:0] <= litedramcore_csrbank2_half_sys8x_taps0_r;\n\tend\n\ta7ddrphy_half_sys8x_taps_re <= litedramcore_csrbank2_half_sys8x_taps0_re;\n\tif (litedramcore_csrbank2_wlevel_en0_re) begin\n\t\ta7ddrphy_wlevel_en_storage <= litedramcore_csrbank2_wlevel_en0_r;\n\tend\n\ta7ddrphy_wlevel_en_re <= litedramcore_csrbank2_wlevel_en0_re;\n\tif (litedramcore_csrbank2_dly_sel0_re) begin\n\t\ta7ddrphy_dly_sel_storage[1:0] <= litedramcore_csrbank2_dly_sel0_r;\n\tend\n\ta7ddrphy_dly_sel_re <= litedramcore_csrbank2_dly_sel0_re;\n\tif (litedramcore_csrbank2_rdphase0_re) begin\n\t\ta7ddrphy_rdphase_storage <= litedramcore_csrbank2_rdphase0_r;\n\tend\n\ta7ddrphy_rdphase_re <= litedramcore_csrbank2_rdphase0_re;\n\tif (litedramcore_csrbank2_wrphase0_re) begin\n\t\ta7ddrphy_wrphase_storage <= litedramcore_csrbank2_wrphase0_r;\n\tend\n\ta7ddrphy_wrphase_re <= litedramcore_csrbank2_wrphase0_re;\n\tlitedramcore_interface3_bank_bus_dat_r <= 1'd0;\n\tif (litedramcore_csrbank3_sel) begin\n\t\tcase (litedramcore_interface3_bank_bus_adr[4:0])\n\t\t\t1'd0: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_control0_w;\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_command0_w;\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= sdram_phaseinjector0_command_issue_w;\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_address1_w;\n\t\t\tend\n\t\t\t3'd4: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_address0_w;\n\t\t\tend\n\t\t\t3'd5: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_baddress0_w;\n\t\t\tend\n\t\t\t3'd6: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata3_w;\n\t\t\tend\n\t\t\t3'd7: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata2_w;\n\t\t\tend\n\t\t\t4'd8: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata1_w;\n\t\t\tend\n\t\t\t4'd9: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_wrdata0_w;\n\t\t\tend\n\t\t\t4'd10: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata3_w;\n\t\t\tend\n\t\t\t4'd11: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata2_w;\n\t\t\tend\n\t\t\t4'd12: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata1_w;\n\t\t\tend\n\t\t\t4'd13: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi0_rddata0_w;\n\t\t\tend\n\t\t\t4'd14: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_command0_w;\n\t\t\tend\n\t\t\t4'd15: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= sdram_phaseinjector1_command_issue_w;\n\t\t\tend\n\t\t\t5'd16: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_address1_w;\n\t\t\tend\n\t\t\t5'd17: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_address0_w;\n\t\t\tend\n\t\t\t5'd18: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_baddress0_w;\n\t\t\tend\n\t\t\t5'd19: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata3_w;\n\t\t\tend\n\t\t\t5'd20: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata2_w;\n\t\t\tend\n\t\t\t5'd21: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata1_w;\n\t\t\tend\n\t\t\t5'd22: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_wrdata0_w;\n\t\t\tend\n\t\t\t5'd23: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata3_w;\n\t\t\tend\n\t\t\t5'd24: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata2_w;\n\t\t\tend\n\t\t\t5'd25: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata1_w;\n\t\t\tend\n\t\t\t5'd26: begin\n\t\t\t\tlitedramcore_interface3_bank_bus_dat_r <= litedramcore_csrbank3_dfii_pi1_rddata0_w;\n\t\t\tend\n\t\tendcase\n\tend\n\tif (litedramcore_csrbank3_dfii_control0_re) begin\n\t\tsdram_storage[3:0] <= litedramcore_csrbank3_dfii_control0_r;\n\tend\n\tsdram_re <= litedramcore_csrbank3_dfii_control0_re;\n\tif (litedramcore_csrbank3_dfii_pi0_command0_re) begin\n\t\tsdram_phaseinjector0_command_storage[5:0] <= litedramcore_csrbank3_dfii_pi0_command0_r;\n\tend\n\tsdram_phaseinjector0_command_re <= litedramcore_csrbank3_dfii_pi0_command0_re;\n\tif (litedramcore_csrbank3_dfii_pi0_address1_re) begin\n\t\tsdram_phaseinjector0_address_storage[12:8] <= litedramcore_csrbank3_dfii_pi0_address1_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi0_address0_re) begin\n\t\tsdram_phaseinjector0_address_storage[7:0] <= litedramcore_csrbank3_dfii_pi0_address0_r;\n\tend\n\tsdram_phaseinjector0_address_re <= litedramcore_csrbank3_dfii_pi0_address0_re;\n\tif (litedramcore_csrbank3_dfii_pi0_baddress0_re) begin\n\t\tsdram_phaseinjector0_baddress_storage[2:0] <= litedramcore_csrbank3_dfii_pi0_baddress0_r;\n\tend\n\tsdram_phaseinjector0_baddress_re <= litedramcore_csrbank3_dfii_pi0_baddress0_re;\n\tif (litedramcore_csrbank3_dfii_pi0_wrdata3_re) begin\n\t\tsdram_phaseinjector0_wrdata_storage[31:24] <= litedramcore_csrbank3_dfii_pi0_wrdata3_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi0_wrdata2_re) begin\n\t\tsdram_phaseinjector0_wrdata_storage[23:16] <= litedramcore_csrbank3_dfii_pi0_wrdata2_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi0_wrdata1_re) begin"}
{"text": "\n\t\tsdram_phaseinjector0_wrdata_storage[15:8] <= litedramcore_csrbank3_dfii_pi0_wrdata1_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi0_wrdata0_re) begin\n\t\tsdram_phaseinjector0_wrdata_storage[7:0] <= litedramcore_csrbank3_dfii_pi0_wrdata0_r;\n\tend\n\tsdram_phaseinjector0_wrdata_re <= litedramcore_csrbank3_dfii_pi0_wrdata0_re;\n\tsdram_phaseinjector0_rddata_re <= litedramcore_csrbank3_dfii_pi0_rddata0_re;\n\tif (litedramcore_csrbank3_dfii_pi1_command0_re) begin\n\t\tsdram_phaseinjector1_command_storage[5:0] <= litedramcore_csrbank3_dfii_pi1_command0_r;\n\tend\n\tsdram_phaseinjector1_command_re <= litedramcore_csrbank3_dfii_pi1_command0_re;\n\tif (litedramcore_csrbank3_dfii_pi1_address1_re) begin\n\t\tsdram_phaseinjector1_address_storage[12:8] <= litedramcore_csrbank3_dfii_pi1_address1_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi1_address0_re) begin\n\t\tsdram_phaseinjector1_address_storage[7:0] <= litedramcore_csrbank3_dfii_pi1_address0_r;\n\tend\n\tsdram_phaseinjector1_address_re <= litedramcore_csrbank3_dfii_pi1_address0_re;\n\tif (litedramcore_csrbank3_dfii_pi1_baddress0_re) begin\n\t\tsdram_phaseinjector1_baddress_storage[2:0] <= litedramcore_csrbank3_dfii_pi1_baddress0_r;\n\tend\n\tsdram_phaseinjector1_baddress_re <= litedramcore_csrbank3_dfii_pi1_baddress0_re;\n\tif (litedramcore_csrbank3_dfii_pi1_wrdata3_re) begin\n\t\tsdram_phaseinjector1_wrdata_storage[31:24] <= litedramcore_csrbank3_dfii_pi1_wrdata3_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi1_wrdata2_re) begin\n\t\tsdram_phaseinjector1_wrdata_storage[23:16] <= litedramcore_csrbank3_dfii_pi1_wrdata2_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi1_wrdata1_re) begin\n\t\tsdram_phaseinjector1_wrdata_storage[15:8] <= litedramcore_csrbank3_dfii_pi1_wrdata1_r;\n\tend\n\tif (litedramcore_csrbank3_dfii_pi1_wrdata0_re) begin\n\t\tsdram_phaseinjector1_wrdata_storage[7:0] <= litedramcore_csrbank3_dfii_pi1_wrdata0_r;\n\tend\n\tsdram_phaseinjector1_wrdata_re <= litedramcore_csrbank3_dfii_pi1_wrdata0_re;\n\tsdram_phaseinjector1_rddata_re <= litedramcore_csrbank3_dfii_pi1_rddata0_re;\n\tlitedramcore_interface4_bank_bus_dat_r <= 1'd0;\n\tif (litedramcore_csrbank4_sel) begin\n\t\tcase (litedramcore_interface4_bank_bus_adr[4:0])\n\t\t\t1'd0: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load3_w;\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load2_w;\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load1_w;\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_load0_w;\n\t\t\tend\n\t\t\t3'd4: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload3_w;\n\t\t\tend\n\t\t\t3'd5: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload2_w;\n\t\t\tend\n\t\t\t3'd6: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload1_w;\n\t\t\tend\n\t\t\t3'd7: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_reload0_w;\n\t\t\tend\n\t\t\t4'd8: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_en0_w;\n\t\t\tend\n\t\t\t4'd9: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_update_value0_w;\n\t\t\tend\n\t\t\t4'd10: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value3_w;\n\t\t\tend\n\t\t\t4'd11: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value2_w;\n\t\t\tend\n\t\t\t4'd12: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value1_w;\n\t\t\tend\n\t\t\t4'd13: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_value0_w;\n\t\t\tend\n\t\t\t4'd14: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_ev_status_w;\n\t\t\tend\n\t\t\t4'd15: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_ev_pending_w;\n\t\t\tend\n\t\t\t5'd16: begin\n\t\t\t\tlitedramcore_interface4_bank_bus_dat_r <= litedramcore_csrbank4_ev_enable0_w;\n\t\t\tend\n\t\tendcase\n\tend\n\tif (litedramcore_csrbank4_load3_re) begin\n\t\ttimer_load_storage[31:24] <= litedramcore_csrbank4_load3_r;\n\tend\n\tif (litedramcore_csrbank4_load2_re) begin\n\t\ttimer_load_storage[23:16] <= litedramcore_csrbank4_load2_r;\n\tend\n\tif (litedramcore_csrbank4_load1_re) begin\n\t\ttimer_load_storage[15:8] <= litedramcore_csrbank4_load1_r;\n\tend\n\tif (litedramcore_csrbank4_load0_re) begin\n\t\ttimer_load_storage[7:0] <= litedramcore_csrbank4_load0_r;\n\tend\n\ttimer_load_re <= litedramcore_csrbank4_load0_re;\n\tif (litedramcore_csrbank4_reload3_re) begin\n\t\ttimer_reload_storage[31:24] <= litedramcore_csrbank4_reload3_r;\n\tend\n\tif (litedramcore_csrbank4_reload2_re) begin\n\t\ttimer_reload_storage[23:16] <= litedramcore_csrbank4_reload2_r;\n\tend\n\tif (litedramcore_csrbank4_reload1_re) begin\n\t\ttimer_reload_storage[15:8] <= litedramcore_csrbank4_reload1_r;\n\tend\n\tif (litedramcore_csrbank4_reload0_re) begin\n\t\ttimer_reload_storage[7:0] <= litedramcore_csrbank4_reload0_r;\n\tend\n\ttimer_reload_re <= litedramcore_csrbank4_reload0_re;\n\tif (litedramcore_csrbank4_en0_re) begin\n\t\ttimer_en_storage <= litedramcore_csrbank4_en0_r;\n\tend\n\ttimer_en_re <= litedramcore_csrbank4_en0_re;\n\tif (litedramcore_csrbank4_update_value0_re) begin\n\t\ttimer_update_value_storage <= litedramcore_csrbank4_update_value0_r;\n\tend\n\ttimer_update_value_re <= litedramcore_csrbank4_update_value0_re;\n\ttimer_value_re <= litedramcore_csrbank4_value0_re;\n\ttimer_status_re <= litedramcore_csrbank4_ev_status_re;\n\tif (litedramcore_csrbank4_ev_pending_re) begin\n\t\ttimer_pending_r <= litedramcore_csrbank4_ev_pending_r;\n\tend\n\ttimer_pending_re <= litedramcore_csrbank4_ev_pending_re;\n\tif (litedramcore_csrbank4_ev_enable0_re) begin\n\t\ttimer_enable_storage <= litedramcore_csrbank4_ev_enable0_r;\n\tend\n\ttimer_enable_re <= litedramcore_csrbank4_ev_enable0_re;\n\tlitedramcore_interface5_bank_bus_dat_r <= 1'd0;\n\tif (litedramcore_csrbank5_sel) begin\n\t\tcase (litedramcore_interface5_bank_bus_adr[2:0])\n\t\t\t1'd0: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= uart_rxtx_w;\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_txfull_w;\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_rxempty_w;\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_ev_status_w;\n\t\t\tend\n\t\t\t3'd4: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_ev_pending_w;\n\t\t\tend\n\t\t\t3'd5: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_ev_enable0_w;\n\t\t\tend\n\t\t\t3'd6: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_txempty_w;\n\t\t\tend\n\t\t\t3'd7: begin\n\t\t\t\tlitedramcore_interface5_bank_bus_dat_r <= litedramcore_csrbank5_rxfull_w;\n\t\t\tend\n\t\tendcase\n\tend\n\tuart_txfull_re <= litedramcore_csrbank5_txfull_re;\n\tuart_rxempty_re <= litedramcore_csrbank5_rxempty_re;\n\tuart_status_re <= litedramcore_csrbank5_ev_status_re;\n\tif (litedramcore_csrbank5_ev_pending_re) begin\n\t\tuart_pending_r[1:0] <= litedramcore_csrbank5_ev_pending_r;\n\tend\n\tuart_pending_re <= litedramcore_csrbank5_ev_pending_re;\n\tif (litedramcore_csrbank5_ev_enable0_re) begin\n\t\tuart_enable_storage[1:0] <= litedramcore_csrbank5_ev_enable0_r;\n\tend\n\tuart_enable_re <= litedramcore_csrbank5_ev_enable0_re;\n\tuart_txempty_re <= litedramcore_csrbank5_txempty_re;\n\tuart_rxfull_re <= litedramcore_csrbank5_rxfull_re;\n\tlitedramcore_interface6_bank_bus_dat_r <= 1'd0;\n\tif (litedramcore_csrbank6_sel) begin\n\t\tcase (litedramcore_interface6_bank_bus_adr[1:0])\n\t\t\t1'd0: begin\n\t\t\t\tlitedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word3_w;\n\t\t\tend\n\t\t\t1'd1: begin\n\t\t\t\tlitedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word2_w;\n\t\t\tend\n\t\t\t2'd2: begin\n\t\t\t\tlitedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word1_w;\n\t\t\tend\n\t\t\t2'd3: begin\n\t\t\t\tlitedramcore_interface6_bank_bus_dat_r <= litedramcore_csrbank6_tuning_word0_w;\n\t\t\tend\n\t\tendcase\n\tend\n\tif (litedramcore_csrbank6_tuning_word3_re) begin\n\t\tuart_phy_storage[31:24] <= litedramcore_csrbank6_tuning_word3_r;\n\tend\n\tif (litedramcore_csrbank6_tuning_word2_re) begin\n\t\tuart_phy_storage[23:16] <= litedramcore_csrbank6_tuning_word2_r;\n\tend\n\tif (litedramcore_csrbank6_tuning_word1_re) begin\n\t\tuart_phy_storage[15:8] <= litedramcore_csrbank6_tuning_word1_r;\n\tend\n\tif (litedramcore_csrbank6_tuning_word0_re) begin\n\t\tuart_phy_storage[7:0] <= litedramcore_csrbank6_tuning_word0_r;\n\tend\n\tuart_phy_re <= litedramcore_csrbank6_tuning_word0_re;\n\tif (sys_rst) begin\n\t\tsoccontroller_reset_storage <= 1'd0;\n\t\tsoccontroller_reset_re <= 1'd0;\n\t\tsoccontroller_scratch_storage <= 32'd305419896;\n\t\tsoccontroller_scratch_re <= 1'd0;\n\t\tsoccontroller_bus_errors_re <= 1'd0;\n\t\tsoccontroller_bus_errors <= 32'd0;\n\t\tlitedramcore_ram_bus_ack <= 1'd0;\n\t\tram_bus_ram_bus_ack <= 1'd0;\n\t\tserial_tx <= 1'd1;\n\t\tuart_phy_storage <= 32'd4947802;\n\t\tuart_phy_re <= 1'd0;\n\t\tuart_phy_sink_ready <= 1'd0;\n\t\tuart_phy_tx_clken <= 1'd0;\n\t\tuart_phy_tx_busy <= 1'd0;\n\t\tuart_phy_source_valid <= 1'd0;\n\t\tuart_phy_source_payload_data <= 8'd0;\n\t\tuart_phy_rx_clken <= 1'd0;\n\t\tuart_phy_rx_r <= 1'd0;\n\t\tuart_phy_rx_busy <= 1'd0;\n\t\tuart_txfull_re <= 1'd0;\n\t\tuart_rxempty_re <= 1'd0;\n\t\tuart_tx_pending <= 1'd0;\n\t\tuart_tx_old_trigger <= 1'd0;\n\t\tuart_rx_pending <= 1'd0;\n\t\tuart_rx_old_trigger <= 1'd0;\n\t\tuart_status_re <= 1'd0;\n\t\tuart_pending_re <= 1'd0;\n\t\tuart_pending_r <= 2'd0;\n\t\tuart_enable_storage <= 2'd0;\n\t\tuart_enable_re <= 1'd0;\n\t\tuart_txempty_re <= 1'd0;\n\t\tuart_rxfull_re <= 1'd0;\n\t\tuart_tx_fifo_readable <= 1'd0;\n\t\tuart_tx_fifo_level0 <= 5'd0;\n\t\tuart_tx_fifo_produce <= 4'd0;\n\t\tuart_tx_fifo_consume <= 4'd0;\n\t\tuart_rx_fifo_readable <= 1'd0;\n\t\tuart_rx_fifo_level0 <= 5'd0;\n\t\tuart_rx_fifo_produce <= 4'd0;\n\t\tuart_rx_fifo_consume <= 4'd0;\n\t\ttimer_load_storage <= 32'd0;\n\t\ttimer_load_re <= 1'd0;\n\t\ttimer_reload_storage <= 32'd0;\n\t\ttimer_reload_re <= 1'd0;\n\t\ttimer_en_storage <= 1'd0;\n\t\ttimer_en_re <= 1'd0;\n\t\ttimer_update_value_storage <= 1'd0;\n\t\ttimer_update_value_re <= 1'd0;\n\t\ttimer_value_status <= 32'd0;\n\t\ttimer_value_re <= 1'd0;\n\t\ttimer_zero_pending <= 1'd0;\n\t\ttimer_zero_old_trigger <= 1'd0;\n\t\ttimer_status_re <= 1'd0;\n\t\ttimer_pending_re <= 1'd0;\n\t\ttimer_pending_r <= 1'd0;\n\t\ttimer_enable_storage <= 1'd0;\n\t\ttimer_enable_re <= 1'd0;\n\t\ttimer_value <= 32'd0;\n\t\ta7ddrphy_rst_storage <= 1'd0;\n\t\ta7ddrphy_rst_re <= 1'd0;\n\t\ta7ddrphy_half_sys8x_taps_storage <= 5'd16;\n\t\ta7ddrphy_half_sys8x_taps_re <= 1'd0;\n\t\ta7ddrphy_wlevel_en_storage <= 1'd0;\n\t\ta7ddrphy_wlevel_en_re <= 1'd0;\n\t\ta7ddrphy_dly_sel_storage <= 2'd0;\n\t\ta7ddrphy_dly_sel_re <= 1'd0;\n\t\ta7ddrphy_rdphase_storage <= 1'd1;\n\t\ta7ddrphy_rdphase_re <= 1'd0;\n\t\ta7ddrphy_wrphase_storage <= 1'd0;\n\t\ta7ddrphy_wrphase_re <= 1'd0;\n\t\ta7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;\n\t\ta7ddrphy_dqspattern_o1 <= 8'd0;\n\t\ta7ddrphy_bitslip0_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip1_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip0_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip1_value1 <= 3'd7;\n\t\ta7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;\n\t\ta7ddrphy_bitslip0_value2 <= 3'd7;\n\t\ta7ddrphy_bitslip0_value3 <= 3'd7;\n\t\ta7ddrphy_bitslip1_value2 <= 3'd7;\n\t\ta7ddrphy_bitslip1_value3 <= 3'd7;\n\t\ta7ddrphy_bitslip2_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip2_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip3_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip3_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip4_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip4_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip5_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip5_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip6_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip6_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip7_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip7_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip8_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip8_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip9_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip9_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip10_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip10_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip11_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip11_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip12_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip12_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip13_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip13_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip14_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip14_value1 <= 3'd7;\n\t\ta7ddrphy_bitslip15_value0 <= 3'd7;\n\t\ta7ddrphy_bitslip15_value1 <= 3'd7;\n\t\ta7ddrphy_rddata_en_tappeddelayline0 <= 1'd0;\n\t\ta7ddrphy_rddata_en_tappeddelayline1 <= 1'd0;\n\t\ta7ddrphy_rddata_en_tappeddelayline2 <= 1'd0;\n\t\ta7ddrphy_rddata_en_tappeddelayline3 <= 1'd0;\n\t\ta7ddrphy_rddata_en_tappeddelayline4 <= 1'd0;\n\t\ta7ddrphy_rddata_en_tappeddelayline5 <= 1'd0;\n\t\ta7ddrphy_rddata_en_tappeddelayline6 <= 1'd0;\n\t\ta7ddrphy_rddata_en_tappeddelayline7 <= 1'd0;\n\t\ta7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;\n\t\ta7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;\n\t\tsdram_storage <= 4'd1;\n\t\tsdram_re <= 1'd0;\n\t\tsdram_phaseinjector0_command_storage <= 6'd0;\n\t\tsdram_phaseinjector0_command_re <= 1'd0;\n\t\tsdram_phaseinjector0_address_re <= 1'd0;\n\t\tsdram_phaseinjector0_baddress_re <= 1'd0;\n\t\tsdram_phaseinjector0_wrdata_re <= 1'd0;\n\t\tsdram_phaseinjector0_rddata_status <= 32'd0;\n\t\tsdram_phaseinjector0_rddata_re <= 1'd0;\n\t\tsdram_phaseinjector1_command_storage <= 6'd0;\n\t\tsdram_phaseinjector1_command_re <= 1'd0;\n\t\tsdram_phaseinjector1_address_re <= 1'd0;\n\t\tsdram_phaseinjector1_baddress_re <= 1'd0;\n\t\tsdram_phaseinjector1_wrdata_re <= 1'd0;\n\t\tsdram_phaseinjector1_rddata_status <= 32'd0;\n\t\tsdram_phaseinjector1_rddata_re <= 1'd0;\n\t\tsdram_dfi_p0_address <= 13'd0;\n\t\tsdram_dfi_p0_bank <= 3'd0;\n\t\tsdram_dfi_p0_cas_n <= 1'd1;\n\t\tsdram_dfi_p0_cs_n <= 1'd1;\n\t\tsdram_dfi_p0_ras_n <= 1'd1;\n\t\tsdram_dfi_p0_we_n <= 1'd1;\n\t\tsdram_dfi_p0_wrdata_en <= 1'd0;\n\t\tsdram_dfi_p0_rddata_en <= 1'd0;\n\t\tsdram_dfi_p1_address <= 13'd0;\n\t\tsdram_dfi_p1_bank <= 3'd0;\n\t\tsdram_dfi_p1_cas_n <= 1'd1;\n\t\tsdram_dfi_p1_cs_n <= 1'd1;\n\t\tsdram_dfi_p1_ras_n <= 1'd1;\n\t\tsdram_dfi_p1_we_n <= 1'd1;\n\t\tsdram_dfi_p1_wrdata_en <= 1'd0;\n\t\tsdram_dfi_p1_rddata_en <= 1'd0;\n\t\tsdram_cmd_payload_a <= 13'd0;\n\t\tsdram_cmd_payload_ba <= 3'd0;\n\t\tsdram_cmd_payload_cas <= 1'd0;\n\t\tsdram_cmd_payload_ras <= 1'd0;\n\t\tsdram_cmd_payload_we <= 1'd0;\n\t\tsdram_timer_count1 <= 10'd781;\n\t\tsdram_postponer_req_o <= 1'd0;\n\t\tsdram_postponer_count <= 1'd0;\n\t\tsdram_sequencer_done1 <= 1'd0;\n\t\tsdram_sequencer_counter <= 5'd0;\n\t\tsdram_sequencer_count <= 1'd0;\n\t\tsdram_bankmachine0_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine0_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine0_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine0_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine0_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine0_row <= 13'd0;\n\t\tsdram_bankmachine0_row_opened <= 1'd0;\n\t\tsdram_bankmachine0_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine0_twtpcon_count <= 2'd0;\n\t\tsdram_bankmachine1_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine1_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine1_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine1_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine1_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine1_row <= 13'd0;\n\t\tsdram_bankmachine1_row_opened <= 1'd0;\n\t\tsdram_bankmachine1_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine1_twtpcon_count <= 2'd0;\n\t\tsdram_bankmachine2_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine2_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine2_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine2_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine2_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine2_row <= 13'd0;\n\t\tsdram_bankmachine2_row_opened <= 1'd0;\n\t\tsdram_bankmachine2_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine2_twtpcon_count <= 2'd0;\n\t\tsdram_bankmachine3_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine3_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine3_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine3_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine3_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine3_row <= 13'd0;\n\t\tsdram_bankmachine3_row_opened <= 1'd0;\n\t\tsdram_bankmachine3_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine3_twtpcon_count <= 2'd0;\n\t\tsdram_bankmachine4_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine4_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine4_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine4_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine4_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine4_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine4_row <= 13'd0;\n\t\tsdram_bankmachine4_row_opened <= 1'd0;\n\t\tsdram_bankmachine4_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine4_twtpcon_count <= 2'd0;\n\t\tsdram_bankmachine5_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine5_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine5_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine5_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine5_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine5_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine5_row <= 13'd0;\n\t\tsdram_bankmachine5_row_opened <= 1'd0;\n\t\tsdram_bankmachine5_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine5_twtpcon_count <= 2'd0;\n\t\tsdram_bankmachine6_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine6_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine6_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine6_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine6_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine6_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine6_row <= 13'd0;\n\t\tsdram_bankmachine6_row_opened <= 1'd0;\n\t\tsdram_bankmachine6_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine6_twtpcon_count <= 2'd0;\n\t\tsdram_bankmachine7_cmd_buffer_lookahead_level <= 5'd0;\n\t\tsdram_bankmachine7_cmd_buffer_lookahead_produce <= 4'd0;\n\t\tsdram_bankmachine7_cmd_buffer_lookahead_consume <= 4'd0;\n\t\tsdram_bankmachine7_cmd_buffer_source_valid <= 1'd0;\n\t\tsdram_bankmachine7_cmd_buffer_source_payload_we <= 1'd0;\n\t\tsdram_bankmachine7_cmd_buffer_source_payload_addr <= 21'd0;\n\t\tsdram_bankmachine7_row <= 13'd0;\n\t\tsdram_bankmachine7_row_opened <= 1'd0;\n\t\tsdram_bankmachine7_twtpcon_ready <= 1'd0;\n\t\tsdram_bankmachine7_twtpcon_count <= 2'd0;\n\t\tsdram_choose_cmd_grant <= 3'd0;\n\t\tsdram_choose_req_grant <= 3'd0;\n\t\tsdram_tccdcon_ready <= 1'd0;\n\t\tsdram_tccdcon_count <= 1'd0;\n\t\tsdram_twtrcon_ready <= 1'd0;\n\t\tsdram_twtrcon_count <= 2'd0;\n\t\tsdram_time0 <= 5'd0;\n\t\tsdram_time1 <= 4'd0;\n\t\tcmd_consumed <= 1'd0;\n\t\twdata_consumed <= 1'd0;\n\t\tinit_done_storage <= 1'd0;\n\t\tinit_done_re <= 1'd0;\n\t\tinit_error_storage <= 1'd0;\n\t\tinit_error_re <= 1'd0;\n\t\twrite_aw_buffer_source_valid <= 1'd0;\n\t\twrite_aw_buffer_source_payload_addr <= 27'd0;\n\t\twrite_aw_buffer_source_payload_burst <= 2'd0;\n\t\twrite_aw_buffer_source_payload_len <= 8'd0;\n\t\twrite_aw_buffer_source_payload_size <= 4'd0;\n\t\twrite_aw_buffer_source_payload_lock <= 2'd0;\n\t\twrite_aw_buffer_source_payload_prot <= 3'd0;\n\t\twrite_aw_buffer_source_payload_cache <= 4'd0;\n\t\twrite_aw_buffer_source_payload_qos <= 4'd0;\n\t\twrite_aw_buffer_source_payload_id <= 6'd0;\n\t\twrite_beat_count <= 8'd0;\n\t\twrite_beat_offset <= 12'd0;\n\t\twrite_w_buffer_readable <= 1'd0;\n\t\twrite_w_buffer_level0 <= 5'd0;\n\t\twrite_w_buffer_produce <= 4'd0;\n\t\twrite_w_buffer_consume <= 4'd0;\n\t\twrite_id_buffer_level <= 5'd0;\n\t\twrite_id_buffer_produce <= 4'd0;\n\t\twrite_id_buffer_consume <= 4'd0;\n\t\twrite_resp_buffer_level <= 5'd0;\n\t\twrite_resp_buffer_produce <= 4'd0;\n\t\twrite_resp_buffer_consume <= 4'd0;\n\t\tread_ar_buffer_source_valid <= 1'd0;\n\t\tread_ar_buffer_source_payload_addr <= 27'd0;\n\t\tread_ar_buffer_source_payload_burst <= 2'd0;\n\t\tread_ar_buffer_source_payload_len <= 8'd0;\n\t\tread_ar_buffer_source_payload_size <= 4'd0;\n\t\tread_ar_buffer_source_payload_lock <= 2'd0;\n\t\tread_ar_buffer_source_payload_prot <= 3'd0;\n\t\tread_ar_buffer_source_payload_cache <= 4'd0;\n\t\tread_ar_buffer_source_payload_qos <= 4'd0;\n\t\tread_ar_buffer_source_payload_id <= 6'd0;\n\t\tread_beat_count <= 8'd0;\n\t\tread_beat_offset <= 12'd0;\n\t\tread_r_buffer_readable <= 1'd0;\n\t\tread_r_buffer_level0 <= 5'd0;\n\t\tread_r_buffer_produce <= 4'd0;\n\t\tread_r_buffer_consume <= "}
{"text": "4'd0;\n\t\tread_r_buffer_level2 <= 5'd0;\n\t\tread_id_buffer_level <= 5'd0;\n\t\tread_id_buffer_produce <= 4'd0;\n\t\tread_id_buffer_consume <= 4'd0;\n\t\tgrant <= 1'd0;\n\t\tsubfragments_refresher_state <= 2'd0;\n\t\tsubfragments_bankmachine0_state <= 3'd0;\n\t\tsubfragments_bankmachine1_state <= 3'd0;\n\t\tsubfragments_bankmachine2_state <= 3'd0;\n\t\tsubfragments_bankmachine3_state <= 3'd0;\n\t\tsubfragments_bankmachine4_state <= 3'd0;\n\t\tsubfragments_bankmachine5_state <= 3'd0;\n\t\tsubfragments_bankmachine6_state <= 3'd0;\n\t\tsubfragments_bankmachine7_state <= 3'd0;\n\t\tsubfragments_multiplexer_state <= 4'd0;\n\t\tsubfragments_roundrobin0_grant <= 1'd0;\n\t\tsubfragments_roundrobin1_grant <= 1'd0;\n\t\tsubfragments_roundrobin2_grant <= 1'd0;\n\t\tsubfragments_roundrobin3_grant <= 1'd0;\n\t\tsubfragments_roundrobin4_grant <= 1'd0;\n\t\tsubfragments_roundrobin5_grant <= 1'd0;\n\t\tsubfragments_roundrobin6_grant <= 1'd0;\n\t\tsubfragments_roundrobin7_grant <= 1'd0;\n\t\tsubfragments_new_master_wdata_ready0 <= 1'd0;\n\t\tsubfragments_new_master_wdata_ready1 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid0 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid1 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid2 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid3 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid4 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid5 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid6 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid7 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid8 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid9 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid10 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid11 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid12 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid13 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid14 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid15 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid16 <= 1'd0;\n\t\tsubfragments_new_master_rdata_valid17 <= 1'd0;\n\t\tsubfragments_state <= 2'd0;\n\t\tlitedramcore_litedramcore_we <= 1'd0;\n\t\tlitedramcore_grant <= 1'd0;\n\t\tlitedramcore_slave_sel_r <= 4'd0;\n\t\tlitedramcore_count <= 20'd1000000;\n\t\tlitedramcore_state <= 2'd0;\n\tend\n\tregs0 <= serial_rx;\n\tregs1 <= regs0;\nend\n\nreg [31:0] mem[0:8191];\nreg [31:0] memdat;\nalways @(posedge sys_clk) begin\n\tmemdat <= mem[litedramcore_adr];\nend\n\nassign litedramcore_dat_r = memdat;\n\ninitial begin\n\t$readmemh(\"litedram_core.init\", mem);\nend\n\nreg [31:0] mem_1[0:2047];\nreg [10:0] memadr;\nalways @(posedge sys_clk) begin\n\tif (ram_we[0])\n\t\tmem_1[ram_adr][7:0] <= ram_dat_w[7:0];\n\tif (ram_we[1])\n\t\tmem_1[ram_adr][15:8] <= ram_dat_w[15:8];\n\tif (ram_we[2])\n\t\tmem_1[ram_adr][23:16] <= ram_dat_w[23:16];\n\tif (ram_we[3])\n\t\tmem_1[ram_adr][31:24] <= ram_dat_w[31:24];\n\tmemadr <= ram_adr;\nend\n\nassign ram_dat_r = mem_1[memadr];\n\ninitial begin\n\t$readmemh(\"mem_1.init\", mem_1);\nend\n\nreg [9:0] storage[0:15];\nreg [9:0] memdat_1;\nreg [9:0] memdat_2;\nalways @(posedge sys_clk) begin\n\tif (uart_tx_fifo_wrport_we)\n\t\tstorage[uart_tx_fifo_wrport_adr] <= uart_tx_fifo_wrport_dat_w;\n\tmemdat_1 <= storage[uart_tx_fifo_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\n\tif (uart_tx_fifo_rdport_re)\n\t\tmemdat_2 <= storage[uart_tx_fifo_rdport_adr];\nend\n\nassign uart_tx_fifo_wrport_dat_r = memdat_1;\nassign uart_tx_fifo_rdport_dat_r = memdat_2;\n\nreg [9:0] storage_1[0:15];\nreg [9:0] memdat_3;\nreg [9:0] memdat_4;\nalways @(posedge sys_clk) begin\n\tif (uart_rx_fifo_wrport_we)\n\t\tstorage_1[uart_rx_fifo_wrport_adr] <= uart_rx_fifo_wrport_dat_w;\n\tmemdat_3 <= storage_1[uart_rx_fifo_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\n\tif (uart_rx_fifo_rdport_re)\n\t\tmemdat_4 <= storage_1[uart_rx_fifo_rdport_adr];\nend\n\nassign uart_rx_fifo_wrport_dat_r = memdat_3;\nassign uart_rx_fifo_rdport_dat_r = memdat_4;\n\nBUFG BUFG(\n\t.I(clkout0),\n\t.O(clkout_buf0)\n);\n\nBUFG BUFG_1(\n\t.I(clkout1),\n\t.O(clkout_buf1)\n);\n\nBUFG BUFG_2(\n\t.I(clkout2),\n\t.O(clkout_buf2)\n);\n\nBUFG BUFG_3(\n\t.I(clkout3),\n\t.O(clkout_buf3)\n);\n\nIDELAYCTRL IDELAYCTRL(\n\t.REFCLK(iodelay_clk),\n\t.RST(ic_reset)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(1'd0),\n\t.D2(1'd1),\n\t.D3(1'd0),\n\t.D4(1'd1),\n\t.D5(1'd0),\n\t.D6(1'd1),\n\t.D7(1'd0),\n\t.D8(1'd1),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(a7ddrphy_sd_clk_se_nodelay)\n);\n\nOBUFDS OBUFDS(\n\t.I(a7ddrphy_sd_clk_se_nodelay),\n\t.O(ddram_clk_p),\n\t.OB(ddram_clk_n)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_1 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[0]),\n\t.D2(a7ddrphy_dfi_p0_address[0]),\n\t.D3(a7ddrphy_dfi_p1_address[0]),\n\t.D4(a7ddrphy_dfi_p1_address[0]),\n\t.D5(a7ddrphy_dfi_p2_address[0]),\n\t.D6(a7ddrphy_dfi_p2_address[0]),\n\t.D7(a7ddrphy_dfi_p3_address[0]),\n\t.D8(a7ddrphy_dfi_p3_address[0]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[0])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_2 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[1]),\n\t.D2(a7ddrphy_dfi_p0_address[1]),\n\t.D3(a7ddrphy_dfi_p1_address[1]),\n\t.D4(a7ddrphy_dfi_p1_address[1]),\n\t.D5(a7ddrphy_dfi_p2_address[1]),\n\t.D6(a7ddrphy_dfi_p2_address[1]),\n\t.D7(a7ddrphy_dfi_p3_address[1]),\n\t.D8(a7ddrphy_dfi_p3_address[1]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[1])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_3 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[2]),\n\t.D2(a7ddrphy_dfi_p0_address[2]),\n\t.D3(a7ddrphy_dfi_p1_address[2]),\n\t.D4(a7ddrphy_dfi_p1_address[2]),\n\t.D5(a7ddrphy_dfi_p2_address[2]),\n\t.D6(a7ddrphy_dfi_p2_address[2]),\n\t.D7(a7ddrphy_dfi_p3_address[2]),\n\t.D8(a7ddrphy_dfi_p3_address[2]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[2])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_4 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[3]),\n\t.D2(a7ddrphy_dfi_p0_address[3]),\n\t.D3(a7ddrphy_dfi_p1_address[3]),\n\t.D4(a7ddrphy_dfi_p1_address[3]),\n\t.D5(a7ddrphy_dfi_p2_address[3]),\n\t.D6(a7ddrphy_dfi_p2_address[3]),\n\t.D7(a7ddrphy_dfi_p3_address[3]),\n\t.D8(a7ddrphy_dfi_p3_address[3]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[3])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_5 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[4]),\n\t.D2(a7ddrphy_dfi_p0_address[4]),\n\t.D3(a7ddrphy_dfi_p1_address[4]),\n\t.D4(a7ddrphy_dfi_p1_address[4]),\n\t.D5(a7ddrphy_dfi_p2_address[4]),\n\t.D6(a7ddrphy_dfi_p2_address[4]),\n\t.D7(a7ddrphy_dfi_p3_address[4]),\n\t.D8(a7ddrphy_dfi_p3_address[4]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[4])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_6 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[5]),\n\t.D2(a7ddrphy_dfi_p0_address[5]),\n\t.D3(a7ddrphy_dfi_p1_address[5]),\n\t.D4(a7ddrphy_dfi_p1_address[5]),\n\t.D5(a7ddrphy_dfi_p2_address[5]),\n\t.D6(a7ddrphy_dfi_p2_address[5]),\n\t.D7(a7ddrphy_dfi_p3_address[5]),\n\t.D8(a7ddrphy_dfi_p3_address[5]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[5])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_7 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[6]),\n\t.D2(a7ddrphy_dfi_p0_address[6]),\n\t.D3(a7ddrphy_dfi_p1_address[6]),\n\t.D4(a7ddrphy_dfi_p1_address[6]),\n\t.D5(a7ddrphy_dfi_p2_address[6]),\n\t.D6(a7ddrphy_dfi_p2_address[6]),\n\t.D7(a7ddrphy_dfi_p3_address[6]),\n\t.D8(a7ddrphy_dfi_p3_address[6]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[6])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_8 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[7]),\n\t.D2(a7ddrphy_dfi_p0_address[7]),\n\t.D3(a7ddrphy_dfi_p1_address[7]),\n\t.D4(a7ddrphy_dfi_p1_address[7]),\n\t.D5(a7ddrphy_dfi_p2_address[7]),\n\t.D6(a7ddrphy_dfi_p2_address[7]),\n\t.D7(a7ddrphy_dfi_p3_address[7]),\n\t.D8(a7ddrphy_dfi_p3_address[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[7])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_9 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[8]),\n\t.D2(a7ddrphy_dfi_p0_address[8]),\n\t.D3(a7ddrphy_dfi_p1_address[8]),\n\t.D4(a7ddrphy_dfi_p1_address[8]),\n\t.D5(a7ddrphy_dfi_p2_address[8]),\n\t.D6(a7ddrphy_dfi_p2_address[8]),\n\t.D7(a7ddrphy_dfi_p3_address[8]),\n\t.D8(a7ddrphy_dfi_p3_address[8]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[8])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_10 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[9]),\n\t.D2(a7ddrphy_dfi_p0_address[9]),\n\t.D3(a7ddrphy_dfi_p1_address[9]),\n\t.D4(a7ddrphy_dfi_p1_address[9]),\n\t.D5(a7ddrphy_dfi_p2_address[9]),\n\t.D6(a7ddrphy_dfi_p2_address[9]),\n\t.D7(a7ddrphy_dfi_p3_address[9]),\n\t.D8(a7ddrphy_dfi_p3_address[9]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[9])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_11 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[10]),\n\t.D2(a7ddrphy_dfi_p0_address[10]),\n\t.D3(a7ddrphy_dfi_p1_address[10]),\n\t.D4(a7ddrphy_dfi_p1_address[10]),\n\t.D5(a7ddrphy_dfi_p2_address[10]),\n\t.D6(a7ddrphy_dfi_p2_address[10]),\n\t.D7(a7ddrphy_dfi_p3_address[10]),\n\t.D8(a7ddrphy_dfi_p3_address[10]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[10])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_12 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[11]),\n\t.D2(a7ddrphy_dfi_p0_address[11]),\n\t.D3(a7ddrphy_dfi_p1_address[11]),\n\t.D4(a7ddrphy_dfi_p1_address[11]),\n\t.D5(a7ddrphy_dfi_p2_address[11]),\n\t.D6(a7ddrphy_dfi_p2_address[11]),\n\t.D7(a7ddrphy_dfi_p3_address[11]),\n\t.D8(a7ddrphy_dfi_p3_address[11]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[11])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_13 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_address[12]),\n\t.D2(a7ddrphy_dfi_p0_address[12]),\n\t.D3(a7ddrphy_dfi_p1_address[12]),\n\t.D4(a7ddrphy_dfi_p1_address[12]),\n\t.D5(a7ddrphy_dfi_p2_address[12]),\n\t.D6(a7ddrphy_dfi_p2_address[12]),\n\t.D7(a7ddrphy_dfi_p3_address[12]),\n\t.D8(a7ddrphy_dfi_p3_address[12]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_a[12])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_14 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_bank[0]),\n\t.D2(a7ddrphy_dfi_p0_bank[0]),\n\t.D3(a7ddrphy_dfi_p1_bank[0]),\n\t.D4(a7ddrphy_dfi_p1_bank[0]),\n\t.D5(a7ddrphy_dfi_p2_bank[0]),\n\t.D6(a7ddrphy_dfi_p2_bank[0]),\n\t.D7(a7ddrphy_dfi_p3_bank[0]),\n\t.D8(a7ddrphy_dfi_p3_bank[0]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_ba[0])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_15 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_bank[1]),\n\t.D2(a7ddrphy_dfi_p0_bank[1]),\n\t.D3(a7ddrphy_dfi_p1_bank[1]),\n\t.D4(a7ddrphy_dfi_p1_bank[1]),\n\t.D5(a7ddrphy_dfi_p2_bank[1]),\n\t.D6(a7ddrphy_dfi_p2_bank[1]),\n\t.D7(a7ddrphy_dfi_p3_bank[1]),\n\t.D8(a7ddrphy_dfi_p3_bank[1]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_ba[1])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_16 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_bank[2]),\n\t.D2(a7ddrphy_dfi_p0_bank[2]),\n\t.D3(a7ddrphy_dfi_p1_bank[2]),\n\t.D4(a7ddrphy_dfi_p1_bank[2]),\n\t.D5(a7ddrphy_dfi_p2_bank[2]),\n\t.D6(a7ddrphy_dfi_p2_bank[2]),\n\t.D7(a7ddrphy_dfi_p3_bank[2]),\n\t.D8(a7ddrphy_dfi_p3_bank[2]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_ba[2])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_17 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_ras_n),\n\t.D2(a7ddrphy_dfi_p0_ras_n),\n\t.D3(a7ddrphy_dfi_p1_ras_n),\n\t.D4(a7ddrphy_dfi_p1_ras_n),\n\t.D5(a7ddrphy_dfi_p2_ras_n),\n\t.D6(a7ddrphy_dfi_p2_ras_n),\n\t.D7(a7ddrphy_dfi_p3_ras_n),\n\t.D8(a7ddrphy_dfi_p3_ras_n),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_ras_n)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_18 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_cas_n),\n\t.D2(a7ddrphy_dfi_p0_cas_n),\n\t.D3(a7ddrphy_dfi_p1_cas_n),\n\t.D4(a7ddrphy_dfi_p1_cas_n),\n\t.D5(a7ddrphy_dfi_p2_cas_n),\n\t.D6(a7ddrphy_dfi_p2_cas_n),\n\t.D7(a7ddrphy_dfi_p3_cas_n),\n\t.D8(a7ddrphy_dfi_p3_cas_n),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_cas_n)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_19 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_we_n),\n\t.D2(a7ddrphy_dfi_p0_we_n),\n\t.D3(a7ddrphy_dfi_p1_we_n),\n\t.D4(a7ddrphy_dfi_p1_we_n),\n\t.D5(a7ddrphy_dfi_p2_we_n),\n\t.D6(a7ddrphy_dfi_p2_we_n),\n\t.D7(a7ddrphy_dfi_p3_we_n),\n\t.D8(a7ddrphy_dfi_p3_we_n),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_we_n)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_20 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_cke),\n\t.D2(a7ddrphy_dfi_p0_cke),\n\t.D3(a7ddrphy_dfi_p1_cke),\n\t.D4(a7ddrphy_dfi_p1_cke),\n\t.D5(a7ddrphy_dfi_p2_cke),\n\t.D6(a7ddrphy_dfi_p2_cke),\n\t.D7(a7ddrphy_dfi_p3_cke),\n\t.D8(a7ddrphy_dfi_p3_cke),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_cke)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_21 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_odt),\n\t.D2(a7ddrphy_dfi_p0_odt),\n\t.D3(a7ddrphy_dfi_p1_odt),\n\t.D4(a7ddrphy_dfi_p1_odt),\n\t.D5(a7ddrphy_dfi_p2_odt),\n\t.D6(a7ddrphy_dfi_p2_odt),\n\t.D7(a7ddrphy_dfi_p3_odt),\n\t.D8(a7ddrphy_dfi_p3_odt),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_odt)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_22 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_reset_n),\n\t.D2(a7ddrphy_dfi_p0_reset_n),\n\t.D3(a7ddrphy_dfi_p1_reset_n),\n\t.D4(a7ddrphy_dfi_p1_reset_n),\n\t.D5(a7ddrphy_dfi_p2_reset_n),\n\t.D6(a7ddrphy_dfi_p2_reset_n),\n\t.D7(a7ddrphy_dfi_p3_reset_n),\n\t.D8(a7ddrphy_dfi_p3_reset_n),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_reset_n)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_23 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_dfi_p0_cs_n),\n\t.D2(a7ddrphy_dfi_p0_cs_n),\n\t.D3(a7ddrphy_dfi_p1_cs_n),\n\t.D4(a7ddrphy_dfi_p1_cs_n),\n\t.D5(a7ddrphy_dfi_p2_cs_n),\n\t.D6(a7ddrphy_dfi_p2_cs_n),\n\t.D7(a7ddrphy_dfi_p3_cs_n),\n\t.D8(a7ddrphy_dfi_p3_cs_n),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_cs_n)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_24 (\n\t.CLK(sys2x_dqs_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip00[0]),\n\t.D2(a7ddrphy_bitslip00[1]),\n\t.D3(a7ddrphy_bitslip00[2]),\n\t.D4(a7ddrphy_bitslip00[3]),\n\t.D5(a7ddrphy_bitslip00[4]),\n\t.D6(a7ddrphy_bitslip00[5]),\n\t.D7(a7ddrphy_bitslip00[6]),\n\t.D8(a7ddrphy_bitslip00[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OFB(a7ddrphy0),\n\t.OQ(a7ddrphy_dqs_o_no_delay0),\n\t.TQ(a7ddrphy_dqs_t0)\n);\n\nIOBUFDS IOBUFDS(\n\t.I(a7ddrphy_dqs_o_no_delay0),\n\t.T(a7ddrphy_dqs_t0),\n\t.IO(ddram_dqs_p[0]),\n\t.IOB(ddram_dqs_n[0])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_25 (\n\t.CLK(sys2x_dqs_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip10[0]),\n\t.D2(a7ddrphy_bitslip10[1]),\n\t.D3(a7ddrphy_bitslip10[2]),\n\t.D4(a7ddrphy_bitslip10[3]),\n\t.D5(a7ddrphy_bitslip10[4]),\n\t.D6(a7ddrphy_bitslip10[5]),\n\t.D7(a7ddrphy_bitslip10[6]),\n\t.D8(a7ddrphy_bitslip10[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OFB(a7ddrphy1),\n\t.OQ(a7ddrphy_dqs_o_no_delay1),\n\t.TQ(a7ddrphy_dqs_t1)\n);\n\nIOBUFDS IOBUFDS_1(\n\t.I(a7ddrphy_dqs_o_no_delay1),\n\t.T(a7ddrphy_dqs_t1),\n\t.IO(ddram_dqs_p[1]),\n\t.IOB(ddram_dqs_n[1])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_26 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip01[0]),\n\t.D2(a7ddrphy_bitslip01[1]),\n\t.D3(a7ddrphy_bitslip01[2]),\n\t.D4(a7ddrphy_bitslip01[3]),\n\t.D5(a7ddrphy_bitslip01[4]),\n\t.D6(a7ddrphy_bitslip01[5]),\n\t.D7(a7ddrphy_bitslip01[6]),\n\t.D8(a7ddrphy_bitslip01[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_dm[0])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_27 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip11[0]),\n\t.D2(a7ddrphy_bitslip11[1]),\n\t.D3(a7ddrphy_bitslip11[2]),\n\t.D4(a7ddrphy_bitslip11[3]),\n\t.D5(a7ddrphy_bitslip11[4]),\n\t.D6(a7ddrphy_bitslip11[5]),\n\t.D7(a7ddrphy_bitslip11[6]),\n\t.D8(a7ddrphy_bitslip11[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.OQ(ddram_dm[1])\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_28 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip02[0]),\n\t.D2(a7ddrphy_bitslip02[1]),\n\t.D3(a7ddrphy_bitslip02[2]),\n\t.D4(a7ddrphy_bitslip02[3]),\n\t.D5(a7ddrphy_bitslip02[4]),\n\t.D6(a7ddrphy_bitslip02[5]),\n\t.D7(a7ddrphy_bitslip02[6]),\n\t.D8(a7ddrphy_bitslip02[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay0),\n\t.TQ(a7ddrphy_dq_t0)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed0),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip03[7]),\n\t.Q2(a7ddrphy_bitslip03[6]),\n\t.Q3(a7ddrphy_bitslip03[5]),\n\t.Q4(a7ddrphy_bitslip03[4]),\n\t.Q5(a7ddrphy_bitslip03[3]),\n\t.Q6(a7ddrphy_bitslip03[2]),\n\t.Q7(a7ddrphy_bitslip03[1]),\n\t.Q8(a7ddrphy_bitslip03[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\""}
{"text": ")\n) IDELAYE2 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay0),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed0)\n);\n\nIOBUF IOBUF(\n\t.I(a7ddrphy_dq_o_nodelay0),\n\t.T(a7ddrphy_dq_t0),\n\t.IO(ddram_dq[0]),\n\t.O(a7ddrphy_dq_i_nodelay0)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_29 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip12[0]),\n\t.D2(a7ddrphy_bitslip12[1]),\n\t.D3(a7ddrphy_bitslip12[2]),\n\t.D4(a7ddrphy_bitslip12[3]),\n\t.D5(a7ddrphy_bitslip12[4]),\n\t.D6(a7ddrphy_bitslip12[5]),\n\t.D7(a7ddrphy_bitslip12[6]),\n\t.D8(a7ddrphy_bitslip12[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay1),\n\t.TQ(a7ddrphy_dq_t1)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_1 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip13[7]),\n\t.Q2(a7ddrphy_bitslip13[6]),\n\t.Q3(a7ddrphy_bitslip13[5]),\n\t.Q4(a7ddrphy_bitslip13[4]),\n\t.Q5(a7ddrphy_bitslip13[3]),\n\t.Q6(a7ddrphy_bitslip13[2]),\n\t.Q7(a7ddrphy_bitslip13[1]),\n\t.Q8(a7ddrphy_bitslip13[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_1 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay1),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed1)\n);\n\nIOBUF IOBUF_1(\n\t.I(a7ddrphy_dq_o_nodelay1),\n\t.T(a7ddrphy_dq_t1),\n\t.IO(ddram_dq[1]),\n\t.O(a7ddrphy_dq_i_nodelay1)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_30 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip20[0]),\n\t.D2(a7ddrphy_bitslip20[1]),\n\t.D3(a7ddrphy_bitslip20[2]),\n\t.D4(a7ddrphy_bitslip20[3]),\n\t.D5(a7ddrphy_bitslip20[4]),\n\t.D6(a7ddrphy_bitslip20[5]),\n\t.D7(a7ddrphy_bitslip20[6]),\n\t.D8(a7ddrphy_bitslip20[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay2),\n\t.TQ(a7ddrphy_dq_t2)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_2 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed2),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip21[7]),\n\t.Q2(a7ddrphy_bitslip21[6]),\n\t.Q3(a7ddrphy_bitslip21[5]),\n\t.Q4(a7ddrphy_bitslip21[4]),\n\t.Q5(a7ddrphy_bitslip21[3]),\n\t.Q6(a7ddrphy_bitslip21[2]),\n\t.Q7(a7ddrphy_bitslip21[1]),\n\t.Q8(a7ddrphy_bitslip21[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_2 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay2),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed2)\n);\n\nIOBUF IOBUF_2(\n\t.I(a7ddrphy_dq_o_nodelay2),\n\t.T(a7ddrphy_dq_t2),\n\t.IO(ddram_dq[2]),\n\t.O(a7ddrphy_dq_i_nodelay2)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_31 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip30[0]),\n\t.D2(a7ddrphy_bitslip30[1]),\n\t.D3(a7ddrphy_bitslip30[2]),\n\t.D4(a7ddrphy_bitslip30[3]),\n\t.D5(a7ddrphy_bitslip30[4]),\n\t.D6(a7ddrphy_bitslip30[5]),\n\t.D7(a7ddrphy_bitslip30[6]),\n\t.D8(a7ddrphy_bitslip30[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay3),\n\t.TQ(a7ddrphy_dq_t3)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_3 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed3),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip31[7]),\n\t.Q2(a7ddrphy_bitslip31[6]),\n\t.Q3(a7ddrphy_bitslip31[5]),\n\t.Q4(a7ddrphy_bitslip31[4]),\n\t.Q5(a7ddrphy_bitslip31[3]),\n\t.Q6(a7ddrphy_bitslip31[2]),\n\t.Q7(a7ddrphy_bitslip31[1]),\n\t.Q8(a7ddrphy_bitslip31[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_3 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay3),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed3)\n);\n\nIOBUF IOBUF_3(\n\t.I(a7ddrphy_dq_o_nodelay3),\n\t.T(a7ddrphy_dq_t3),\n\t.IO(ddram_dq[3]),\n\t.O(a7ddrphy_dq_i_nodelay3)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_32 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip40[0]),\n\t.D2(a7ddrphy_bitslip40[1]),\n\t.D3(a7ddrphy_bitslip40[2]),\n\t.D4(a7ddrphy_bitslip40[3]),\n\t.D5(a7ddrphy_bitslip40[4]),\n\t.D6(a7ddrphy_bitslip40[5]),\n\t.D7(a7ddrphy_bitslip40[6]),\n\t.D8(a7ddrphy_bitslip40[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay4),\n\t.TQ(a7ddrphy_dq_t4)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_4 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed4),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip41[7]),\n\t.Q2(a7ddrphy_bitslip41[6]),\n\t.Q3(a7ddrphy_bitslip41[5]),\n\t.Q4(a7ddrphy_bitslip41[4]),\n\t.Q5(a7ddrphy_bitslip41[3]),\n\t.Q6(a7ddrphy_bitslip41[2]),\n\t.Q7(a7ddrphy_bitslip41[1]),\n\t.Q8(a7ddrphy_bitslip41[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_4 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay4),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed4)\n);\n\nIOBUF IOBUF_4(\n\t.I(a7ddrphy_dq_o_nodelay4),\n\t.T(a7ddrphy_dq_t4),\n\t.IO(ddram_dq[4]),\n\t.O(a7ddrphy_dq_i_nodelay4)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_33 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip50[0]),\n\t.D2(a7ddrphy_bitslip50[1]),\n\t.D3(a7ddrphy_bitslip50[2]),\n\t.D4(a7ddrphy_bitslip50[3]),\n\t.D5(a7ddrphy_bitslip50[4]),\n\t.D6(a7ddrphy_bitslip50[5]),\n\t.D7(a7ddrphy_bitslip50[6]),\n\t.D8(a7ddrphy_bitslip50[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay5),\n\t.TQ(a7ddrphy_dq_t5)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_5 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed5),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip51[7]),\n\t.Q2(a7ddrphy_bitslip51[6]),\n\t.Q3(a7ddrphy_bitslip51[5]),\n\t.Q4(a7ddrphy_bitslip51[4]),\n\t.Q5(a7ddrphy_bitslip51[3]),\n\t.Q6(a7ddrphy_bitslip51[2]),\n\t.Q7(a7ddrphy_bitslip51[1]),\n\t.Q8(a7ddrphy_bitslip51[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_5 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay5),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed5)\n);\n\nIOBUF IOBUF_5(\n\t.I(a7ddrphy_dq_o_nodelay5),\n\t.T(a7ddrphy_dq_t5),\n\t.IO(ddram_dq[5]),\n\t.O(a7ddrphy_dq_i_nodelay5)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_34 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip60[0]),\n\t.D2(a7ddrphy_bitslip60[1]),\n\t.D3(a7ddrphy_bitslip60[2]),\n\t.D4(a7ddrphy_bitslip60[3]),\n\t.D5(a7ddrphy_bitslip60[4]),\n\t.D6(a7ddrphy_bitslip60[5]),\n\t.D7(a7ddrphy_bitslip60[6]),\n\t.D8(a7ddrphy_bitslip60[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay6),\n\t.TQ(a7ddrphy_dq_t6)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_6 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed6),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip61[7]),\n\t.Q2(a7ddrphy_bitslip61[6]),\n\t.Q3(a7ddrphy_bitslip61[5]),\n\t.Q4(a7ddrphy_bitslip61[4]),\n\t.Q5(a7ddrphy_bitslip61[3]),\n\t.Q6(a7ddrphy_bitslip61[2]),\n\t.Q7(a7ddrphy_bitslip61[1]),\n\t.Q8(a7ddrphy_bitslip61[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_6 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay6),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed6)\n);\n\nIOBUF IOBUF_6(\n\t.I(a7ddrphy_dq_o_nodelay6),\n\t.T(a7ddrphy_dq_t6),\n\t.IO(ddram_dq[6]),\n\t.O(a7ddrphy_dq_i_nodelay6)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_35 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip70[0]),\n\t.D2(a7ddrphy_bitslip70[1]),\n\t.D3(a7ddrphy_bitslip70[2]),\n\t.D4(a7ddrphy_bitslip70[3]),\n\t.D5(a7ddrphy_bitslip70[4]),\n\t.D6(a7ddrphy_bitslip70[5]),\n\t.D7(a7ddrphy_bitslip70[6]),\n\t.D8(a7ddrphy_bitslip70[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay7),\n\t.TQ(a7ddrphy_dq_t7)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_7 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed7),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip71[7]),\n\t.Q2(a7ddrphy_bitslip71[6]),\n\t.Q3(a7ddrphy_bitslip71[5]),\n\t.Q4(a7ddrphy_bitslip71[4]),\n\t.Q5(a7ddrphy_bitslip71[3]),\n\t.Q6(a7ddrphy_bitslip71[2]),\n\t.Q7(a7ddrphy_bitslip71[1]),\n\t.Q8(a7ddrphy_bitslip71[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_7 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay7),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed7)\n);\n\nIOBUF IOBUF_7(\n\t.I(a7ddrphy_dq_o_nodelay7),\n\t.T(a7ddrphy_dq_t7),\n\t.IO(ddram_dq[7]),\n\t.O(a7ddrphy_dq_i_nodelay7)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_36 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip80[0]),\n\t.D2(a7ddrphy_bitslip80[1]),\n\t.D3(a7ddrphy_bitslip80[2]),\n\t.D4(a7ddrphy_bitslip80[3]),\n\t.D5(a7ddrphy_bitslip80[4]),\n\t.D6(a7ddrphy_bitslip80[5]),\n\t.D7(a7ddrphy_bitslip80[6]),\n\t.D8(a7ddrphy_bitslip80[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay8),\n\t.TQ(a7ddrphy_dq_t8)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_8 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed8),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip81[7]),\n\t.Q2(a7ddrphy_bitslip81[6]),\n\t.Q3(a7ddrphy_bitslip81[5]),\n\t.Q4(a7ddrphy_bitslip81[4]),\n\t.Q5(a7ddrphy_bitslip81[3]),\n\t.Q6(a7ddrphy_bitslip81[2]),\n\t.Q7(a7ddrphy_bitslip81[1]),\n\t.Q8(a7ddrphy_bitslip81[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_8 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay8),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed8)\n);\n\nIOBUF IOBUF_8(\n\t.I(a7ddrphy_dq_o_nodelay8),\n\t.T(a7ddrphy_dq_t8),\n\t.IO(ddram_dq[8]),\n\t.O(a7ddrphy_dq_i_nodelay8)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_37 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip90[0]),\n\t.D2(a7ddrphy_bitslip90[1]),\n\t.D3(a7ddrphy_bitslip90[2]),\n\t.D4(a7ddrphy_bitslip90[3]),\n\t.D5(a7ddrphy_bitslip90[4]),\n\t.D6(a7ddrphy_bitslip90[5]),\n\t.D7(a7ddrphy_bitslip90[6]),\n\t.D8(a7ddrphy_bitslip90[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay9),\n\t.TQ(a7ddrphy_dq_t9)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_9 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed9),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip91[7]),\n\t.Q2(a7ddrphy_bitslip91[6]),\n\t.Q3(a7ddrphy_bitslip91[5]),\n\t.Q4(a7ddrphy_bitslip91[4]),\n\t.Q5(a7ddrphy_bitslip91[3]),\n\t.Q6(a7ddrphy_bitslip91[2]),\n\t.Q7(a7ddrphy_bitslip91[1]),\n\t.Q8(a7ddrphy_bitslip91[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_9 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay9),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed9)\n);\n\nIOBUF IOBUF_9(\n\t.I(a7ddrphy_dq_o_nodelay9),\n\t.T(a7ddrphy_dq_t9),\n\t.IO(ddram_dq[9]),\n\t.O(a7ddrphy_dq_i_nodelay9)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_38 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip100[0]),\n\t.D2(a7ddrphy_bitslip100[1]),\n\t.D3(a7ddrphy_bitslip100[2]),\n\t.D4(a7ddrphy_bitslip100[3]),\n\t.D5(a7ddrphy_bitslip100[4]),\n\t.D6(a7ddrphy_bitslip100[5]),\n\t.D7(a7ddrphy_bitslip100[6]),\n\t.D8(a7ddrphy_bitslip100[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay10),\n\t.TQ(a7ddrphy_dq_t10)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_10 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed10),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip101[7]),\n\t.Q2(a7ddrphy_bitslip101[6]),\n\t.Q3(a7ddrphy_bitslip101[5]),\n\t.Q4(a7ddrphy_bitslip101[4]),\n\t.Q5(a7ddrphy_bitslip101[3]),\n\t.Q6(a7ddrphy_bitslip101[2]),\n\t.Q7(a7ddrphy_bitslip101[1]),\n\t.Q8(a7ddrphy_bitslip101[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_10 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay10),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed10)\n);\n\nIOBUF IOBUF_10(\n\t.I(a7ddrphy_dq_o_nodelay10),\n\t.T(a7ddrphy_dq_t10),\n\t.IO(ddram_dq[10]),\n\t.O(a7ddrphy_dq_i_nodelay10)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_39 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip110[0]),\n\t.D2(a7ddrphy_bitslip110[1]),\n\t.D3(a7ddrphy_bitslip110[2]),\n\t.D4(a7ddrphy_bitslip110[3]),\n\t.D5(a7ddrphy_bitslip110[4]),\n\t.D6(a7ddrphy_bitslip110[5]),\n\t.D7(a7ddrphy_bitslip110[6]),\n\t.D8(a7ddrphy_bitslip110[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay11),\n\t.TQ(a7ddrphy_dq_t11)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_11 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed11),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip111[7]),\n\t.Q2(a7ddrphy_bitslip111[6]),\n\t.Q3(a7ddrphy_bitslip111[5]),\n\t.Q4(a7ddrphy_bitslip111[4]),\n\t.Q5(a7ddrphy_bitslip111[3]),\n\t.Q6(a7ddrphy_bitslip111[2]),\n\t.Q7(a7ddrphy_bitslip111[1]),\n\t.Q8(a7ddrphy_bitslip111[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_11 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay11),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed11)\n);\n\nIOBUF IOBUF_11(\n\t.I(a7ddrphy_dq_o_nodelay11),\n\t.T(a7ddrphy_dq_t11),\n\t.IO(ddram_dq[11]),\n\t.O(a7ddrphy_dq_i_nodelay11)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA"}
{"text": "_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_40 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip120[0]),\n\t.D2(a7ddrphy_bitslip120[1]),\n\t.D3(a7ddrphy_bitslip120[2]),\n\t.D4(a7ddrphy_bitslip120[3]),\n\t.D5(a7ddrphy_bitslip120[4]),\n\t.D6(a7ddrphy_bitslip120[5]),\n\t.D7(a7ddrphy_bitslip120[6]),\n\t.D8(a7ddrphy_bitslip120[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay12),\n\t.TQ(a7ddrphy_dq_t12)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_12 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed12),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip121[7]),\n\t.Q2(a7ddrphy_bitslip121[6]),\n\t.Q3(a7ddrphy_bitslip121[5]),\n\t.Q4(a7ddrphy_bitslip121[4]),\n\t.Q5(a7ddrphy_bitslip121[3]),\n\t.Q6(a7ddrphy_bitslip121[2]),\n\t.Q7(a7ddrphy_bitslip121[1]),\n\t.Q8(a7ddrphy_bitslip121[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_12 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay12),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed12)\n);\n\nIOBUF IOBUF_12(\n\t.I(a7ddrphy_dq_o_nodelay12),\n\t.T(a7ddrphy_dq_t12),\n\t.IO(ddram_dq[12]),\n\t.O(a7ddrphy_dq_i_nodelay12)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_41 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip130[0]),\n\t.D2(a7ddrphy_bitslip130[1]),\n\t.D3(a7ddrphy_bitslip130[2]),\n\t.D4(a7ddrphy_bitslip130[3]),\n\t.D5(a7ddrphy_bitslip130[4]),\n\t.D6(a7ddrphy_bitslip130[5]),\n\t.D7(a7ddrphy_bitslip130[6]),\n\t.D8(a7ddrphy_bitslip130[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay13),\n\t.TQ(a7ddrphy_dq_t13)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_13 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed13),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip131[7]),\n\t.Q2(a7ddrphy_bitslip131[6]),\n\t.Q3(a7ddrphy_bitslip131[5]),\n\t.Q4(a7ddrphy_bitslip131[4]),\n\t.Q5(a7ddrphy_bitslip131[3]),\n\t.Q6(a7ddrphy_bitslip131[2]),\n\t.Q7(a7ddrphy_bitslip131[1]),\n\t.Q8(a7ddrphy_bitslip131[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_13 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay13),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed13)\n);\n\nIOBUF IOBUF_13(\n\t.I(a7ddrphy_dq_o_nodelay13),\n\t.T(a7ddrphy_dq_t13),\n\t.IO(ddram_dq[13]),\n\t.O(a7ddrphy_dq_i_nodelay13)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_42 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip140[0]),\n\t.D2(a7ddrphy_bitslip140[1]),\n\t.D3(a7ddrphy_bitslip140[2]),\n\t.D4(a7ddrphy_bitslip140[3]),\n\t.D5(a7ddrphy_bitslip140[4]),\n\t.D6(a7ddrphy_bitslip140[5]),\n\t.D7(a7ddrphy_bitslip140[6]),\n\t.D8(a7ddrphy_bitslip140[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay14),\n\t.TQ(a7ddrphy_dq_t14)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_14 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed14),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip141[7]),\n\t.Q2(a7ddrphy_bitslip141[6]),\n\t.Q3(a7ddrphy_bitslip141[5]),\n\t.Q4(a7ddrphy_bitslip141[4]),\n\t.Q5(a7ddrphy_bitslip141[3]),\n\t.Q6(a7ddrphy_bitslip141[2]),\n\t.Q7(a7ddrphy_bitslip141[1]),\n\t.Q8(a7ddrphy_bitslip141[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_14 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay14),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed14)\n);\n\nIOBUF IOBUF_14(\n\t.I(a7ddrphy_dq_o_nodelay14),\n\t.T(a7ddrphy_dq_t14),\n\t.IO(ddram_dq[14]),\n\t.O(a7ddrphy_dq_i_nodelay14)\n);\n\nOSERDESE2 #(\n\t.DATA_RATE_OQ(\"DDR\"),\n\t.DATA_RATE_TQ(\"BUF\"),\n\t.DATA_WIDTH(3'd4),\n\t.SERDES_MODE(\"MASTER\"),\n\t.TRISTATE_WIDTH(1'd1)\n) OSERDESE2_43 (\n\t.CLK(sys2x_clk),\n\t.CLKDIV(sys_clk),\n\t.D1(a7ddrphy_bitslip150[0]),\n\t.D2(a7ddrphy_bitslip150[1]),\n\t.D3(a7ddrphy_bitslip150[2]),\n\t.D4(a7ddrphy_bitslip150[3]),\n\t.D5(a7ddrphy_bitslip150[4]),\n\t.D6(a7ddrphy_bitslip150[5]),\n\t.D7(a7ddrphy_bitslip150[6]),\n\t.D8(a7ddrphy_bitslip150[7]),\n\t.OCE(1'd1),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.T1((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),\n\t.TCE(1'd1),\n\t.OQ(a7ddrphy_dq_o_nodelay15),\n\t.TQ(a7ddrphy_dq_t15)\n);\n\nISERDESE2 #(\n\t.DATA_RATE(\"DDR\"),\n\t.DATA_WIDTH(3'd4),\n\t.INTERFACE_TYPE(\"NETWORKING\"),\n\t.IOBDELAY(\"IFD\"),\n\t.NUM_CE(1'd1),\n\t.SERDES_MODE(\"MASTER\")\n) ISERDESE2_15 (\n\t.BITSLIP(1'd0),\n\t.CE1(1'd1),\n\t.CLK(sys2x_clk),\n\t.CLKB((~sys2x_clk)),\n\t.CLKDIV(sys_clk),\n\t.DDLY(a7ddrphy_dq_i_delayed15),\n\t.RST((sys_rst | a7ddrphy_rst_storage)),\n\t.Q1(a7ddrphy_bitslip151[7]),\n\t.Q2(a7ddrphy_bitslip151[6]),\n\t.Q3(a7ddrphy_bitslip151[5]),\n\t.Q4(a7ddrphy_bitslip151[4]),\n\t.Q5(a7ddrphy_bitslip151[3]),\n\t.Q6(a7ddrphy_bitslip151[2]),\n\t.Q7(a7ddrphy_bitslip151[1]),\n\t.Q8(a7ddrphy_bitslip151[0])\n);\n\nIDELAYE2 #(\n\t.CINVCTRL_SEL(\"FALSE\"),\n\t.DELAY_SRC(\"IDATAIN\"),\n\t.HIGH_PERFORMANCE_MODE(\"TRUE\"),\n\t.IDELAY_TYPE(\"VARIABLE\"),\n\t.IDELAY_VALUE(1'd0),\n\t.PIPE_SEL(\"FALSE\"),\n\t.REFCLK_FREQUENCY(200.0),\n\t.SIGNAL_PATTERN(\"DATA\")\n) IDELAYE2_15 (\n\t.C(sys_clk),\n\t.CE((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),\n\t.IDATAIN(a7ddrphy_dq_i_nodelay15),\n\t.INC(1'd1),\n\t.LD(((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),\n\t.LDPIPEEN(1'd0),\n\t.DATAOUT(a7ddrphy_dq_i_delayed15)\n);\n\nIOBUF IOBUF_15(\n\t.I(a7ddrphy_dq_o_nodelay15),\n\t.T(a7ddrphy_dq_t15),\n\t.IO(ddram_dq[15]),\n\t.O(a7ddrphy_dq_i_nodelay15)\n);\n\nreg [23:0] storage_2[0:15];\nreg [23:0] memdat_5;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_2[sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_5 <= storage_2[sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_5;\nassign sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];\n\nreg [23:0] storage_3[0:15];\nreg [23:0] memdat_6;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_3[sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_6 <= storage_3[sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_6;\nassign sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];\n\nreg [23:0] storage_4[0:15];\nreg [23:0] memdat_7;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_4[sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_7 <= storage_4[sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_7;\nassign sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];\n\nreg [23:0] storage_5[0:15];\nreg [23:0] memdat_8;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_5[sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_8 <= storage_5[sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_8;\nassign sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];\n\nreg [23:0] storage_6[0:15];\nreg [23:0] memdat_9;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_6[sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_9 <= storage_6[sdram_bankmachine4_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r = memdat_9;\nassign sdram_bankmachine4_cmd_buffer_lookahead_rdport_dat_r = storage_6[sdram_bankmachine4_cmd_buffer_lookahead_rdport_adr];\n\nreg [23:0] storage_7[0:15];\nreg [23:0] memdat_10;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_7[sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_10 <= storage_7[sdram_bankmachine5_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r = memdat_10;\nassign sdram_bankmachine5_cmd_buffer_lookahead_rdport_dat_r = storage_7[sdram_bankmachine5_cmd_buffer_lookahead_rdport_adr];\n\nreg [23:0] storage_8[0:15];\nreg [23:0] memdat_11;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_8[sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_11 <= storage_8[sdram_bankmachine6_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r = memdat_11;\nassign sdram_bankmachine6_cmd_buffer_lookahead_rdport_dat_r = storage_8[sdram_bankmachine6_cmd_buffer_lookahead_rdport_adr];\n\nreg [23:0] storage_9[0:15];\nreg [23:0] memdat_12;\nalways @(posedge sys_clk) begin\n\tif (sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)\n\t\tstorage_9[sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_w;\n\tmemdat_12 <= storage_9[sdram_bankmachine7_cmd_buffer_lookahead_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r = memdat_12;\nassign sdram_bankmachine7_cmd_buffer_lookahead_rdport_dat_r = storage_9[sdram_bankmachine7_cmd_buffer_lookahead_rdport_adr];\n\nreg [30:0] tag_mem[0:1];\nreg [0:0] memadr_1;\nalways @(posedge sys_clk) begin\n\tif (tag_port_we)\n\t\ttag_mem[tag_port_adr] <= tag_port_dat_w;\n\tmemadr_1 <= tag_port_adr;\nend\n\nassign tag_port_dat_r = tag_mem[memadr_1];\n\nreg [79:0] storage_10[0:15];\nreg [79:0] memdat_13;\nreg [79:0] memdat_14;\nalways @(posedge sys_clk) begin\n\tif (write_w_buffer_wrport_we)\n\t\tstorage_10[write_w_buffer_wrport_adr] <= write_w_buffer_wrport_dat_w;\n\tmemdat_13 <= storage_10[write_w_buffer_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\n\tif (write_w_buffer_rdport_re)\n\t\tmemdat_14 <= storage_10[write_w_buffer_rdport_adr];\nend\n\nassign write_w_buffer_wrport_dat_r = memdat_13;\nassign write_w_buffer_rdport_dat_r = memdat_14;\n\nreg [7:0] storage_11[0:15];\nreg [7:0] memdat_15;\nalways @(posedge sys_clk) begin\n\tif (write_id_buffer_wrport_we)\n\t\tstorage_11[write_id_buffer_wrport_adr] <= write_id_buffer_wrport_dat_w;\n\tmemdat_15 <= storage_11[write_id_buffer_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign write_id_buffer_wrport_dat_r = memdat_15;\nassign write_id_buffer_rdport_dat_r = storage_11[write_id_buffer_rdport_adr];\n\nreg [9:0] storage_12[0:15];\nreg [9:0] memdat_16;\nalways @(posedge sys_clk) begin\n\tif (write_resp_buffer_wrport_we)\n\t\tstorage_12[write_resp_buffer_wrport_adr] <= write_resp_buffer_wrport_dat_w;\n\tmemdat_16 <= storage_12[write_resp_buffer_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign write_resp_buffer_wrport_dat_r = memdat_16;\nassign write_resp_buffer_rdport_dat_r = storage_12[write_resp_buffer_rdport_adr];\n\nreg [73:0] storage_13[0:15];\nreg [73:0] memdat_17;\nreg [73:0] memdat_18;\nalways @(posedge sys_clk) begin\n\tif (read_r_buffer_wrport_we)\n\t\tstorage_13[read_r_buffer_wrport_adr] <= read_r_buffer_wrport_dat_w;\n\tmemdat_17 <= storage_13[read_r_buffer_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\n\tif (read_r_buffer_rdport_re)\n\t\tmemdat_18 <= storage_13[read_r_buffer_rdport_adr];\nend\n\nassign read_r_buffer_wrport_dat_r = memdat_17;\nassign read_r_buffer_rdport_dat_r = memdat_18;\n\nreg [7:0] storage_14[0:15];\nreg [7:0] memdat_19;\nalways @(posedge sys_clk) begin\n\tif (read_id_buffer_wrport_we)\n\t\tstorage_14[read_id_buffer_wrport_adr] <= read_id_buffer_wrport_dat_w;\n\tmemdat_19 <= storage_14[read_id_buffer_wrport_adr];\nend\n\nalways @(posedge sys_clk) begin\nend\n\nassign read_id_buffer_wrport_dat_r = memdat_19;\nassign read_id_buffer_rdport_dat_r = storage_14[read_id_buffer_rdport_adr];\n\nserv_rf_top #(\n\t.RESET_PC(1'd0)\n) serv_rf_top (\n\t.clk(sys_clk),\n\t.i_dbus_ack(serv_dbus_ack),\n\t.i_dbus_rdt(serv_dbus_dat_r),\n\t.i_ibus_ack(serv_ibus_ack),\n\t.i_ibus_rdt(serv_ibus_dat_r),\n\t.i_rst((sys_rst | serv_reset)),\n\t.i_timer_irq(1'd0),\n\t.o_dbus_adr({serv_dbus_adr, serv1}),\n\t.o_dbus_cyc(serv_dbus_cyc),\n\t.o_dbus_dat(serv_dbus_dat_w),\n\t.o_dbus_sel(serv_dbus_sel),\n\t.o_dbus_we(serv_dbus_we),\n\t.o_ibus_adr({serv_ibus_adr, serv0}),\n\t.o_ibus_cyc(serv_ibus_cyc)\n);\n\nFD FD(\n\t.C(clkin),\n\t.D(reset),\n\t.Q(subfragments_reset0)\n);\n\nFD FD_1(\n\t.C(clkin),\n\t.D(subfragments_reset0),\n\t.Q(subfragments_reset1)\n);\n\nFD FD_2(\n\t.C(clkin),\n\t.D(subfragments_reset1),\n\t.Q(subfragments_reset2)\n);\n\nFD FD_3(\n\t.C(clkin),\n\t.D(subfragments_reset2),\n\t.Q(subfragments_reset3)\n);\n\nFD FD_4(\n\t.C(clkin),\n\t.D(subfragments_reset3),\n\t.Q(subfragments_reset4)\n);\n\nFD FD_5(\n\t.C(clkin),\n\t.D(subfragments_reset4),\n\t.Q(subfragments_reset5)\n);\n\nFD FD_6(\n\t.C(clkin),\n\t.D(subfragments_reset5),\n\t.Q(subfragments_reset6)\n);\n\nFD FD_7(\n\t.C(clkin),\n\t.D(subfragments_reset6),\n\t.Q(subfragments_reset7)\n);\n\nPLLE2_ADV #(\n\t.CLKFBOUT_MULT(5'd16),\n\t.CLKIN1_PERIOD(10.0),\n\t.CLKOUT0_DIVIDE(4'd8),\n\t.CLKOUT0_PHASE(1'd0),\n\t.CLKOUT1_DIVIDE(5'd16),\n\t.CLKOUT1_PHASE(1'd0),\n\t.CLKOUT2_DIVIDE(4'd8),\n\t.CLKOUT2_PHASE(1'd0),\n\t.CLKOUT3_DIVIDE(4'd8),\n\t.CLKOUT3_PHASE(7'd90),\n\t.DIVCLK_DIVIDE(1'd1),\n\t.REF_JITTER1(0.01),\n\t.STARTUP_WAIT(\"FALSE\")\n) PLLE2_ADV (\n\t.CLKFBIN(subfragments_pll_fb),\n\t.CLKIN1(clkin),\n\t.RST(subfragments_reset7),\n\t.CLKFBOUT(subfragments_pll_fb),\n\t.CLKOUT0(clkout0),\n\t.CLKOUT1(clkout1),\n\t.CLKOUT2(clkout2),\n\t.CLKOUT3(clkout3),\n\t.LOCKED(locked)\n);\n\nreg [7:0] data_mem_grain0[0:1];\nreg [0:0] memadr_2;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[0])\n\t\tdata_mem_grain0[data_port_adr] <= data_port_dat_w[7:0];\n\tmemadr_2 <= data_port_adr;\nend\n\nassign data_port_dat_r[7:0] = data_mem_grain0[memadr_2];\n\nreg [7:0] data_mem_grain1[0:1];\nreg [0:0] memadr_3;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[1])\n\t\tdata_mem_grain1[data_port_adr] <= data_port_dat_w[15:8];\n\tmemadr_3 <= data_port_adr;\nend\n\nassign data_port_dat_r[15:8] = data_mem_grain1[memadr_3];\n\nreg [7:0] data_mem_grain2[0:1];\nreg [0:0] memadr_4;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[2])\n\t\tdata_mem_grain2[data_port_adr] <= data_port_dat_w[23:16];\n\tmemadr_4 <= data_port_adr;\nend\n\nassign data_port_dat_r[23:16] = data_mem_grain2[memadr_4];\n\nreg [7:0] data_mem_grain3[0:1];\nreg [0:0] memadr_5;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[3])\n\t\tdata_mem_grain3[data_port_adr] <= data_port_dat_w[31:24];\n\tmemadr_5 <= data_port_adr;\nend\n\nassign data_port_dat_r[31:24] = data_mem_grain3[memadr_5];\n\nreg [7:0] data_mem_grain4[0:1];\nreg [0:0] memadr_6;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[4])\n\t\tdata_mem_grain4[data_port_adr] <= data_port_dat_w[39:32];\n\tmemadr_6 <= data_port_adr;\nend\n\nassign data_port_dat_r[39:32] = data_mem_grain4[memadr_6];\n\nreg [7:0] data_mem_grain5[0:1];\nreg [0:0] memadr_7;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[5])\n\t\tdata_mem_grain5[data_port_adr] <= data_port_dat_w[47:40];\n\tmemadr_7 <= data_port_adr;\nend\n\nassign data_port_dat_r[47:40] = data_mem_grain5[memadr_7];\n\nreg [7:0] data_mem_grain6[0:1];\nreg [0:0] memadr_8;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[6])\n\t\tdata_mem_grain6[data_port_adr] <= data_port_dat_w[55:48];\n\tmemadr_8 <= data_port_adr;\nend\n\nassign data_port_dat_r[55:48] = data_mem_grain6[memadr_8];\n\nreg [7:0] data_mem_grain7[0:1];\nreg [0:0] memadr_9;\nalways @(posedge sys_clk) begin\n\tif (data_port_we[7])\n\t\tdata_mem_grain7[data_port_adr] <= data_port_dat_w[63:56];\n\tmemadr_9 <= data_port_adr;\nend\n\nassign data_port_dat_r[63:56] = data_mem_grain7[memadr_9];\n\n(* ars_ff1 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE (\n\t.C(iodelay_clk),\n\t.CE(1'd1),\n\t.D(1'd0),\n\t.PRE(xilinxasyncresetsynchronizerimpl0),\n\t.Q(xilinxasyncresetsynchronizerimpl0_rst_meta)\n);\n\n(* ars_ff2 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE_1 (\n\t.C(iodelay_clk),\n\t.CE(1'd1),\n\t.D(xilinxasyncresetsynchronizerimpl0_rst_meta),\n\t.PRE(xilinxasyncresetsynchronizerimpl0),\n\t.Q(iodelay_rst)\n);\n\n(* ars_ff1 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE_2 (\n\t.C(sys_clk),\n\t.CE(1'd1),\n\t.D(1'd0),\n\t.PRE(xilinxasyncresetsynchronizerimpl1),\n\t.Q(xilinxasyncresetsynchronizerimpl1_rst_meta)\n);\n\n(* ars_ff2 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE_3 (\n\t.C(sys_clk),\n\t.CE(1'd1),\n\t.D(xilinxasyncresetsynchronizerimpl1_rst_meta),\n\t.PRE(xilinxasyncresetsynchronizerimpl1),\n\t.Q(sys_rst)\n);\n\n(* ars_ff1 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE_4 (\n\t.C(sys2x_clk),\n\t.CE(1'd1),\n\t.D(1'd0),\n\t.PRE(xilinxasyncresetsynchronizerimpl2),\n\t.Q(xilinxasyncresetsynchronizerimpl2_rst_meta)\n);\n\n(* ars_ff2 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE_5 (\n\t.C(sys2x_clk),\n\t.CE(1'd1),\n\t.D(xilinxasyncresetsynchronizerimpl2_rst_meta),\n\t.PRE(xilinxasyncresetsynchronizerimpl2),\n\t.Q(xilinxasyncresetsynchronizerimpl2_expr)\n);\n\n(* ars_ff1 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE_6 (\n\t.C(sys2x_dqs_clk),\n\t.CE(1'd1),\n\t.D(1'd0),\n\t.PRE(xilinxasyncresetsynchronizerimpl3),\n\t.Q(xilinxasyncresetsynchronizerimpl3_rst_meta)\n);\n\n(* ars_ff2 = \"true\", async_reg = \"true\" *) FDPE #(\n\t.INIT(1'd1)\n) FDPE_7 (\n\t.C(sys2x_dqs_clk),\n\t.CE(1'd1),\n\t.D(xilinxasyncresetsynchronizerimpl3_rst_meta),\n\t.PRE(xilinxasyncresetsynchronizerimpl3),\n\t.Q(xilinxasyncresetsynchronizerimpl3_expr)\n);\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: Wrapper for LiteDRAM DDR2 controller\n// Comments:\n//\n//********************************************************************************\n\n`timescale 1ps / 1ps\n`default_nettype none\n\nmodule litedram_top\n  #(parameter ID_WIDTH = 0)\n   (\n    output reg \t\t       serial_tx,\n    input wire \t\t       serial_rx,\n    input wire \t\t       clk100,\n    input wire \t\t       rst_n,\n    output wire \t       pll_locked,\n    output wire \t       user_clk,\n    output wire \t       user_rst,\n    output wire [12:0] \t       ddram_a,\n    output wire [2:0] \t       ddram_ba,\n    output wire \t       ddram_ras_n,\n    output wire \t       ddram_cas_n,\n    output wire \t       ddram_we_n,\n    output wire \t       ddram_cs_n,\n    output wire [1:0] \t       ddram_dm,\n    inout wire [15:0] \t       ddram_dq,\n    output wire [1:0] \t       ddram_dqs_p,\n    output wire [1:0] \t       ddram_dqs_n,\n    output wire \t       ddram_clk_p,\n    output wire \t       ddram_clk_n,\n    output wire \t       ddram_cke,\n    output wire \t       ddram_odt,\n\n    output reg \t\t       init_done,\n    output reg \t\t       init_error,\n    input wire [ID_WIDTH-1:0]  i_awid,\n    input wire [26:0] \t       i_awaddr,\n    input wire [7:0] \t       i_awlen,\n    input wire [3:0] \t       i_awsize,\n    input wire [1:0] \t       i_awburst,\n    input wire \t\t       i_awvalid,\n    output wire \t       o_awready,\n\n    input wire [ID_WIDTH-1:0]  i_arid,\n    input wire [26:0] \t       i_araddr,\n    input wire [7:0] \t       i_arlen,\n    input wire [3:0] \t       i_arsize,\n    input wire [1:0] \t       i_arburst,\n    input wire \t\t       i_arvalid,\n    output wire \t       o_arready,\n\n    input wire [63:0] \t       i_wdata,\n    input wire [7:0] \t       i_wstrb,\n    input wire \t\t       i_wlast,\n    input wire \t\t       i_wvalid,\n    output wire \t       o_wready,\n\n    output wire [ID_WIDTH-1:0] o_bid,\n    output wire [1:0] \t       o_bresp,\n    output wire \t       o_bvalid,\n    input wire \t\t       i_bready,\n\n    output wire [ID_WIDTH-1:0] o_rid,\n    output wire [63:0] \t       o_rdata,\n    output wire [1:0] \t       o_rresp,\n    output wire \t       o_rlast,\n    output wire \t       o_rvalid,\n    input wire \t\t       i_rready);\n\n   reg \t\t\t       serial_rx_int;\n   wire \t\t       serial_tx_int;\n\n   wire \t\t       init_done_int;\n   wire \t\t       init_error_int;\n   reg \t\t\t       init_done_int_r;\n   reg \t\t\t       init_error_int_r;\n\n   always @(posedge user_clk) begin\n      serial_rx_int <= serial_rx;\n      serial_tx <= serial_tx_int;\n      init_done_int_r <= init_done_int;\n      init_done <= init_done_int_r;\n      init_error_int_r <= init_error_int;\n      init_error <= init_error_int_r;\n   end\n\nlitedram_core ldc\n  (\n   .serial_tx   (serial_tx_int),\n   .serial_rx   (serial_rx_int),\n   .clk         (clk100),\n   .rst         (!rst_n),\n   .pll_locked  (pll_locked),\n   .ddram_a     (ddram_a),\n   .ddram_ba    (ddram_ba),\n   .ddram_ras_n (ddram_ras_n),\n   .ddram_cas_n (ddram_cas_n),\n   .ddram_we_n  (ddram_we_n),\n   .ddram_cs_n  (ddram_cs_n),\n   .ddram_dm    (ddram_dm   ),\n   .ddram_dq    (ddram_dq   ),\n   .ddram_dqs_p (ddram_dqs_p),\n   .ddram_dqs_n (ddram_dqs_n),\n   .ddram_clk_p (ddram_clk_p),\n   .ddram_clk_n (ddram_clk_n),\n   .ddram_cke   (ddram_cke  ),\n   .ddram_odt   (ddram_odt  ),\n   .ddram_reset_n (),\n   .init_done  (init_done_int),\n   .init_error (init_error_int),\n   .user_clk   (user_clk),\n   .user_rst   (user_rst),\n   .user_port_axi_0_awaddr  (i_awaddr),\n   .user_port_axi_0_awburst (i_awburst),\n   .user_port_axi_0_awlen   (i_awlen),\n   .user_port_axi_0_awsize  (i_awsize),\n   .user_port_axi_0_awid    (i_awid),\n   .user_port_axi_0_awvalid (i_awvalid),\n   .user_port_axi_0_awready (o_awready),\n   .user_port_axi_0_wdata   (i_wdata),\n   .user_port_axi_0_wstrb   (i_wstrb),\n   .user_port_axi_0_wlast   (i_wlast),\n   .user_port_axi_0_wvalid  (i_wvalid),\n   .user_port_axi_0_wready  (o_wready),\n   .user_port_axi_0_bresp   (o_bresp),\n   .user_port_axi_0_bid     (o_bid),\n   .user_port_axi_0_bvalid  (o_bvalid),\n   .user_port_axi_0_bready  (i_bready),\n   .user_port_axi_0_araddr  (i_araddr),\n   .user_port_axi_0_arburst (i_arburst),\n   .user_port_axi_0_arlen   (i_arlen),\n   .user_port_axi_0_arsize  (i_arsize),\n   .user_port_axi_0_arid    (i_arid),\n   .user_port_axi_0_arvalid (i_arvalid),\n   .user_port_axi_0_arready (o_arready),\n   .user_port_axi_0_rdata   (o_rdata),\n   .user_port_axi_0_rresp   (o_rresp),\n   .user_port_axi_0_rlast   (o_rlast),\n   .user_port_axi_0_rid     (o_rid),\n   .user_port_axi_0_rvalid  (o_rvalid),\n   .user_port_axi_0_rready  (i_rready));\n\nendmodule\n`default_nettype wire\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf toplevel for Arty A7 board\n// Comments:\n//\n//********************************************************************************\n\n`default_nettype none\nmodule veerwolf_arty_a7\n  #(parameter bootrom_file = \"bootloader.vh\")\n   (input wire \t       clk,\n    input wire \t       rstn,\n    output wire [12:0] ddram_a,\n    output wire [2:0]  ddram_ba,\n    output wire        ddram_ras_n,\n    output wire        ddram_cas_n,\n    output wire        ddram_we_n,\n    output wire        ddram_cs_n,\n    output wire [1:0]  ddram_dm,\n    inout wire [15:0]  ddram_dq,\n    inout wire [1:0]  ddram_dqs_p,\n    inout wire [1:0]  ddram_dqs_n,\n    output wire        ddram_clk_p,\n    output wire        ddram_clk_n,\n    output wire        ddram_cke,\n    output wire        ddram_odt,\n    output wire        o_flash_cs_n,\n    output wire        o_flash_mosi,\n    input wire \t       i_flash_miso,\n    input wire \t       i_uart_rx,\n    output wire        o_uart_tx,\n    input wire  [3:0]  i_sw,\n    input wire  [3:0]  i_btn,\n    output reg [15:0]  o_led);\n\n   wire [63:0] \t       gpio_out;\n   reg [15:0] \t       led_int_r;\n\n   reg [3:0] \t       sw_r;\n   reg [15:0] \t       sw_2r;\n   reg [3:0] \t       btn_r;\n\n   wire \t       cpu_tx,litedram_tx;\n\n   wire \t       litedram_init_done;\n   wire \t       litedram_init_error;\n\n   localparam RAM_SIZE     = 32'h10000;\n\n   wire \t clk_core;\n   wire \t rst_core;\n   wire \t user_clk;\n   wire \t user_rst;\n\n   clk_gen_arty\n   clk_gen\n     (.i_clk (user_clk),\n      .i_rst (user_rst),\n      .o_clk_core (clk_core),\n      .o_rst_core (rst_core));\n\n   AXI_BUS #(32, 64, 6, 1) mem();\n   AXI_BUS #(32, 64, 6, 1) cpu();\n\n   assign cpu.aw_atop = 6'd0;\n   assign cpu.aw_user = 1'b0;\n   assign cpu.ar_user = 1'b0;\n   assign cpu.w_user = 1'b0;\n   assign cpu.b_user = 1'b0;\n   assign cpu.r_user = 1'b0;\n   assign mem.b_user = 1'b0;\n   assign mem.r_user = 1'b0;\n\n   axi_cdc_intf\n     #(.AXI_USER_WIDTH (1),\n       .AXI_ADDR_WIDTH (32),\n       .AXI_DATA_WIDTH (64),\n       .AXI_ID_WIDTH   (6))\n   cdc\n     (\n      .src_clk_i  (clk_core),\n      .src_rst_ni (~rst_core),\n      .src        (cpu),\n      .dst_clk_i  (user_clk),\n      .dst_rst_ni (~user_rst),\n      .dst        (mem));\n\n   litedram_top\n     #(.ID_WIDTH (6))\n   ddr2\n     (.serial_tx   (litedram_tx),\n      .serial_rx   (i_uart_rx),\n      .clk100      (clk),\n      .rst_n       (rstn),\n      .pll_locked  (),\n      .user_clk    (user_clk),\n      .user_rst    (user_rst),\n      .ddram_a     (ddram_a),\n      .ddram_ba    (ddram_ba),\n      .ddram_ras_n (ddram_ras_n),\n      .ddram_cas_n (ddram_cas_n),\n      .ddram_we_n  (ddram_we_n),\n      .ddram_cs_n  (ddram_cs_n),\n      .ddram_dm    (ddram_dm   ),\n      .ddram_dq    (ddram_dq   ),\n      .ddram_dqs_p (ddram_dqs_p),\n      .ddram_dqs_n (ddram_dqs_n),\n      .ddram_clk_p (ddram_clk_p),\n      .ddram_clk_n (ddram_clk_n),\n      .ddram_cke   (ddram_cke  ),\n      .ddram_odt   (ddram_odt  ),\n      .init_done  (litedram_init_done),\n      .init_error (litedram_init_error),\n      .i_awid    (mem.aw_id   ),\n      .i_awaddr  (mem.aw_addr[26:0] ),\n      .i_awlen   (mem.aw_len  ),\n      .i_awsize  ({1'b0,mem.aw_size} ),\n      .i_awburst (mem.aw_burst),\n      .i_awvalid (mem.aw_valid),\n      .o_awready (mem.aw_ready),\n      .i_arid    (mem.ar_id   ),\n      .i_araddr  (mem.ar_addr[26:0] ),\n      .i_arlen   (mem.ar_len  ),\n      .i_arsize  ({1'b0,mem.ar_size} ),\n      .i_arburst (mem.ar_burst),\n      .i_arvalid (mem.ar_valid),\n      .o_arready (mem.ar_ready),\n      .i_wdata   (mem.w_data  ),\n      .i_wstrb   (mem.w_strb  ),\n      .i_wlast   (mem.w_last  ),\n      .i_wvalid  (mem.w_valid ),\n      .o_wready  (mem.w_ready ),\n      .o_bid     (mem.b_id    ),\n      .o_bresp   (mem.b_resp  ),\n      .o_bvalid  (mem.b_valid ),\n      .i_bready  (mem.b_ready ),\n      .o_rid     (mem.r_id    ),\n      .o_rdata   (mem.r_data  ),\n      .o_rresp   (mem.r_resp  ),\n      .o_rlast   (mem.r_last  ),\n      .o_rvalid  (mem.r_valid ),\n      .i_rready  (mem.r_ready ));\n\n   wire        dmi_reg_en;\n   wire [6:0]  dmi_reg_addr;\n   wire        dmi_reg_wr_en;\n   wire [31:0] dmi_reg_wdata;\n   wire [31:0] dmi_reg_rdata;\n   wire        dmi_hard_reset;\n\n   wire        flash_sclk;\n\n   STARTUPE2 STARTUPE2\n     (\n      .CFGCLK    (),\n      .CFGMCLK   (),\n      .EOS       (),\n      .PREQ      (),\n      .CLK       (1'b0),\n      .GSR       (1'b0),\n      .GTS       (1'b0),\n      .KEYCLEARB (1'b1),\n      .PACK      (1'b0),\n      .USRCCLKO  (flash_sclk),\n      .USRCCLKTS (1'b0),\n      .USRDONEO  (1'b1),\n      .USRDONETS (1'b0));\n\n   bscan_tap tap\n     (.clk            (clk_core),\n      .rst            (rst_core),\n      .jtag_id        (31'd0),\n      .dmi_reg_wdata  (dmi_reg_wdata),\n      .dmi_reg_addr   (dmi_reg_addr),\n      .dmi_reg_wr_en  (dmi_reg_wr_en),\n      .dmi_reg_en     (dmi_reg_en),\n      .dmi_reg_rdata  (dmi_reg_rdata),\n      .dmi_hard_reset (dmi_hard_reset),\n      .rd_status      (2'd0),\n      .idle           (3'd0),\n      .dmi_stat       (2'd0),\n      .version        (4'd1));\n\n   veerwolf_core\n     #(.bootrom_file (bootrom_file),\n       .clk_freq_hz  (32'd25_000_000))\n   veerwolf\n     (.clk  (clk_core),\n      .rstn (~rst_core),\n      .dmi_reg_rdata  (dmi_reg_rdata),\n      .dmi_reg_wdata  (dmi_reg_wdata),\n      .dmi_reg_addr   (dmi_reg_addr ),\n      .dmi_reg_en     (dmi_reg_en   ),\n      .dmi_reg_wr_en  (dmi_reg_wr_en),\n      .dmi_hard_reset (dmi_hard_reset),\n      .o_flash_sclk   (flash_sclk),\n      .o_flash_cs_n   (o_flash_cs_n),\n      .o_flash_mosi   (o_flash_mosi),\n      .i_flash_miso   (i_flash_miso),\n      .i_uart_rx      (i_uart_rx),\n      .o_uart_tx      (cpu_tx),\n      .o_ram_awid     (cpu.aw_id),\n      .o_ram_awaddr   (cpu.aw_addr),\n      .o_ram_awlen    (cpu.aw_len),\n      .o_ram_awsize   (cpu.aw_size),\n      .o_ram_awburst  (cpu.aw_burst),\n      .o_ram_awlock   (cpu.aw_lock),\n      .o_ram_awcache  (cpu.aw_cache),\n      .o_ram_awprot   (cpu.aw_prot),\n      .o_ram_awregion (cpu.aw_region),\n      .o_ram_awqos    (cpu.aw_qos),\n      .o_ram_awvalid  (cpu.aw_valid),\n      .i_ram_awready  (cpu.aw_ready),\n      .o_ram_arid     (cpu.ar_id),\n      .o_ram_araddr   (cpu.ar_addr),\n      .o_ram_arlen    (cpu.ar_len),\n      .o_ram_arsize   (cpu.ar_size),\n      .o_ram_arburst  (cpu.ar_burst),\n      .o_ram_arlock   (cpu.ar_lock),\n      .o_ram_arcache  (cpu.ar_cache),\n      .o_ram_arprot   (cpu.ar_prot),\n      .o_ram_arregion (cpu.ar_region),\n      .o_ram_arqos    (cpu.ar_qos),\n      .o_ram_arvalid  (cpu.ar_valid),\n      .i_ram_arready  (cpu.ar_ready),\n      .o_ram_wdata    (cpu.w_data),\n      .o_ram_wstrb    (cpu.w_strb),\n      .o_ram_wlast    (cpu.w_last),\n      .o_ram_wvalid   (cpu.w_valid),\n      .i_ram_wready   (cpu.w_ready),\n      .i_ram_bid      (cpu.b_id),\n      .i_ram_bresp    (cpu.b_resp),\n      .i_ram_bvalid   (cpu.b_valid),\n      .o_ram_bready   (cpu.b_ready),\n      .i_ram_rid      (cpu.r_id),\n      .i_ram_rdata    (cpu.r_data),\n      .i_ram_rresp    (cpu.r_resp),\n      .i_ram_rlast    (cpu.r_last),\n      .i_ram_rvalid   (cpu.r_valid),\n      .o_ram_rready   (cpu.r_ready),\n      .i_ram_init_done  (litedram_init_done),\n      .i_ram_init_error (litedram_init_error),\n      .i_gpio           ({32'd0,sw_2r,16'd0}),\n      .o_gpio           (gpio_out));\n\n   always @(posedge clk_core) begin\n      o_led <= led_int_r;\n      led_int_r <= gpio_out[15:0];\n      sw_r <= i_sw;\n      btn_r <= i_btn;\n      sw_2r[3:0] <= sw_r;\n      sw_2r[7:4] <= btn_r;\n   end\n\n   assign o_uart_tx = sw_2r[0] ? litedram_tx : cpu_tx;\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf toplevel for Nexys A7 board\n// Comments:\n//\n//********************************************************************************\n\n`default_nettype none\nmodule veerwolf_basys3\n  #(parameter bootrom_file = \"bootloader.vh\")\n   (input wire \t       clk,\n    output wire        o_flash_cs_n,\n    output wire        o_flash_mosi,\n    input wire \t       i_flash_miso,\n    input wire \t       i_uart_rx,\n    output wire        o_uart_tx,\n    input wire [15:0]  i_sw,\n    output reg [15:0]  o_led);\n\n   wire [63:0] \t       gpio_out;\n   reg [15:0] \t       led_int_r;\n\n   reg [15:0] \t       sw_r;\n   reg [15:0] \t       sw_2r;\n\n   localparam RAM_SIZE     = 32'h10000;\n\n   wire \t clk_core;\n   wire \t rst_core;\n\n   wire [5:0]  ram_awid;\n   wire [31:0] ram_awaddr;\n   wire [7:0]  ram_awlen;\n   wire [2:0]  ram_awsize;\n   wire [1:0]  ram_awburst;\n   wire        ram_awlock;\n   wire [3:0]  ram_awcache;\n   wire [2:0]  ram_awprot;\n   wire [3:0]  ram_awregion;\n   wire [3:0]  ram_awqos;\n   wire        ram_awvalid;\n   wire        ram_awready;\n   wire [5:0]  ram_arid;\n   wire [31:0] ram_araddr;\n   wire [7:0]  ram_arlen;\n   wire [2:0]  ram_arsize;\n   wire [1:0]  ram_arburst;\n   wire        ram_arlock;\n   wire [3:0]  ram_arcache;\n   wire [2:0]  ram_arprot;\n   wire [3:0]  ram_arregion;\n   wire [3:0]  ram_arqos;\n   wire        ram_arvalid;\n   wire        ram_arready;\n   wire [63:0] ram_wdata;\n   wire [7:0]  ram_wstrb;\n   wire        ram_wlast;\n   wire        ram_wvalid;\n   wire        ram_wready;\n   wire [5:0]  ram_bid;\n   wire [1:0]  ram_bresp;\n   wire        ram_bvalid;\n   wire        ram_bready;\n   wire [5:0]  ram_rid;\n   wire [63:0] ram_rdata;\n   wire [1:0]  ram_rresp;\n   wire        ram_rlast;\n   wire        ram_rvalid;\n   wire        ram_rready;\n\n   wire        dmi_reg_en;\n   wire [6:0]  dmi_reg_addr;\n   wire        dmi_reg_wr_en;\n   wire [31:0] dmi_reg_wdata;\n   wire [31:0] dmi_reg_rdata;\n   wire        dmi_hard_reset;\n\n   clk_gen_basys3\n   clk_gen\n     (.i_clk (clk),\n      .i_rst (1'b0),\n      .o_clk_core (clk_core),\n      .o_rst_core (rst_core));\n\n   axi_ram\n     #(.DATA_WIDTH (64),\n       .ADDR_WIDTH ($clog2(RAM_SIZE)),\n       .ID_WIDTH  (`RV_LSU_BUS_TAG+3))\n   ram\n     (.clk       (clk_core),\n      .rst       (rst_core),\n      .s_axi_awid    (ram_awid),\n      .s_axi_awaddr  (ram_awaddr[$clog2(RAM_SIZE)-1:0]),\n      .s_axi_awlen   (ram_awlen),\n      .s_axi_awsize  (ram_awsize),\n      .s_axi_awburst (ram_awburst),\n      .s_axi_awlock  (1'd0),\n      .s_axi_awcache (4'd0),\n      .s_axi_awprot  (3'd0),\n      .s_axi_awvalid (ram_awvalid),\n      .s_axi_awready (ram_awready),\n\n      .s_axi_arid    (ram_arid),\n      .s_axi_araddr  (ram_araddr[$clog2(RAM_SIZE)-1:0]),\n      .s_axi_arlen   (ram_arlen),\n      .s_axi_arsize  (ram_arsize),\n      .s_axi_arburst (ram_arburst),\n      .s_axi_arlock  (1'd0),\n      .s_axi_arcache (4'd0),\n      .s_axi_arprot  (3'd0),\n      .s_axi_arvalid (ram_arvalid),\n      .s_axi_arready (ram_arready),\n\n      .s_axi_wdata  (ram_wdata),\n      .s_axi_wstrb  (ram_wstrb),\n      .s_axi_wlast  (ram_wlast),\n      .s_axi_wvalid (ram_wvalid),\n      .s_axi_wready (ram_wready),\n\n      .s_axi_bid    (ram_bid),\n      .s_axi_bresp  (ram_bresp),\n      .s_axi_bvalid (ram_bvalid),\n      .s_axi_bready (ram_bready),\n\n      .s_axi_rid    (ram_rid),\n      .s_axi_rdata  (ram_rdata),\n      .s_axi_rresp  (ram_rresp),\n      .s_axi_rlast  (ram_rlast),\n      .s_axi_rvalid (ram_rvalid),\n      .s_axi_rready (ram_rready));\n\n   wire        flash_sclk;\n\n   STARTUPE2 STARTUPE2\n     (\n      .CFGCLK    (),\n      .CFGMCLK   (),\n      .EOS       (),\n      .PREQ      (),\n      .CLK       (1'b0),\n      .GSR       (1'b0),\n      .GTS       (1'b0),\n      .KEYCLEARB (1'b1),\n      .PACK      (1'b0),\n      .USRCCLKO  (flash_sclk),\n      .USRCCLKTS (1'b0),\n      .USRDONEO  (1'b1),\n      .USRDONETS (1'b0));\n\n   bscan_tap tap\n     (.clk            (clk_core),\n      .rst            (rst_core),\n      .jtag_id        (31'd0),\n      .dmi_reg_wdata  (dmi_reg_wdata),\n      .dmi_reg_addr   (dmi_reg_addr),\n      .dmi_reg_wr_en  (dmi_reg_wr_en),\n      .dmi_reg_en     (dmi_reg_en),\n      .dmi_reg_rdata  (dmi_reg_rdata),\n      .dmi_hard_reset (dmi_hard_reset),\n      .rd_status      (2'd0),\n      .idle           (3'd0),\n      .dmi_stat       (2'd0),\n      .version        (4'd1));\n\n   veerwolf_core\n     #(.bootrom_file (bootrom_file),\n       .clk_freq_hz  (32'd25_000_000))\n   veerwolf\n     (.clk  (clk_core),\n      .rstn (~rst_core),\n      .dmi_reg_rdata       (dmi_reg_rdata),\n      .dmi_reg_wdata       (dmi_reg_wdata),\n      .dmi_reg_addr        (dmi_reg_addr),\n      .dmi_reg_en          (dmi_reg_en),\n      .dmi_reg_wr_en       (dmi_reg_wr_en),\n      .dmi_hard_reset      (dmi_hard_reset),\n      .o_flash_sclk        (flash_sclk),\n      .o_flash_cs_n        (o_flash_cs_n),\n      .o_flash_mosi        (o_flash_mosi),\n      .i_flash_miso        (i_flash_miso),\n      .i_uart_rx           (i_uart_rx),\n      .o_uart_tx           (o_uart_tx),\n      .o_ram_awid          (ram_awid),\n      .o_ram_awaddr        (ram_awaddr),\n      .o_ram_awlen         (ram_awlen),\n      .o_ram_awsize        (ram_awsize),\n      .o_ram_awburst       (ram_awburst),\n      .o_ram_awlock        (ram_awlock),\n      .o_ram_awcache       (ram_awcache),\n      .o_ram_awprot        (ram_awprot),\n      .o_ram_awregion      (ram_awregion),\n      .o_ram_awqos         (ram_awqos),\n      .o_ram_awvalid       (ram_awvalid),\n      .i_ram_awready       (ram_awready),\n      .o_ram_arid          (ram_arid),\n      .o_ram_araddr        (ram_araddr),\n      .o_ram_arlen         (ram_arlen),\n      .o_ram_arsize        (ram_arsize),\n      .o_ram_arburst       (ram_arburst),\n      .o_ram_arlock        (ram_arlock),\n      .o_ram_arcache       (ram_arcache),\n      .o_ram_arprot        (ram_arprot),\n      .o_ram_arregion      (ram_arregion),\n      .o_ram_arqos         (ram_arqos),\n      .o_ram_arvalid       (ram_arvalid),\n      .i_ram_arready       (ram_arready),\n      .o_ram_wdata         (ram_wdata),\n      .o_ram_wstrb         (ram_wstrb),\n      .o_ram_wlast         (ram_wlast),\n      .o_ram_wvalid        (ram_wvalid),\n      .i_ram_wready        (ram_wready),\n      .i_ram_bid           (ram_bid),\n      .i_ram_bresp         (ram_bresp),\n      .i_ram_bvalid        (ram_bvalid),\n      .o_ram_bready        (ram_bready),\n      .i_ram_rid           (ram_rid),\n      .i_ram_rdata         (ram_rdata),\n      .i_ram_rresp         (ram_rresp),\n      .i_ram_rlast         (ram_rlast),\n      .i_ram_rvalid        (ram_rvalid),\n      .o_ram_rready        (ram_rready),\n      .i_ram_init_done     (1'b1),\n      .i_ram_init_error    (1'b0),\n      .i_gpio              ({32'd0,sw_2r,16'd0}),\n      .o_gpio              (gpio_out));\n\n   always @(posedge clk_core) begin\n      o_led <= led_int_r;\n      led_int_r <= gpio_out[15:0];\n      sw_r <= i_sw;\n      sw_2r <= sw_r;\n   end\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019-2020 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf tech-agnostic toplevel\n// Comments:\n//\n//********************************************************************************\n\n`default_nettype none\nmodule veerwolf_core\n  #(parameter bootrom_file  = \"\",\n    parameter [0:0] insn_trace = 1'b0,\n    parameter clk_freq_hz = 0)\n   (input wire \tclk,\n    input wire \t       rstn,\n    input wire \t       dmi_reg_en,\n    input wire [6:0]   dmi_reg_addr,\n    input wire \t       dmi_reg_wr_en,\n    input wire [31:0]  dmi_reg_wdata,\n    output wire [31:0] dmi_reg_rdata,\n    input wire \t       dmi_hard_reset,\n    output wire        o_flash_sclk,\n    output wire        o_flash_cs_n,\n    output wire        o_flash_mosi,\n    input wire \t       i_flash_miso,\n    input wire \t       i_uart_rx,\n    output wire        o_uart_tx,\n    output wire [5:0]  o_ram_awid,\n    output wire [31:0] o_ram_awaddr,\n    output wire [7:0]  o_ram_awlen,\n    output wire [2:0]  o_ram_awsize,\n    output wire [1:0]  o_ram_awburst,\n    output wire        o_ram_awlock,\n    output wire [3:0]  o_ram_awcache,\n    output wire [2:0]  o_ram_awprot,\n    output wire [3:0]  o_ram_awregion,\n    output wire [3:0]  o_ram_awqos,\n    output wire        o_ram_awvalid,\n    input wire \t       i_ram_awready,\n    output wire [5:0]  o_ram_arid,\n    output wire [31:0] o_ram_araddr,\n    output wire [7:0]  o_ram_arlen,\n    output wire [2:0]  o_ram_arsize,\n    output wire [1:0]  o_ram_arburst,\n    output wire        o_ram_arlock,\n    output wire [3:0]  o_ram_arcache,\n    output wire [2:0]  o_ram_arprot,\n    output wire [3:0]  o_ram_arregion,\n    output wire [3:0]  o_ram_arqos,\n    output wire        o_ram_arvalid,\n    input wire \t       i_ram_arready,\n    output wire [63:0] o_ram_wdata,\n    output wire [7:0]  o_ram_wstrb,\n    output wire        o_ram_wlast,\n    output wire        o_ram_wvalid,\n    input wire \t       i_ram_wready,\n    input wire [5:0]   i_ram_bid,\n    input wire [1:0]   i_ram_bresp,\n    input wire \t       i_ram_bvalid,\n    output wire        o_ram_bready,\n    input wire [5:0]   i_ram_rid,\n    input wire [63:0]  i_ram_rdata,\n    input wire [1:0]   i_ram_rresp,\n    input wire \t       i_ram_rlast,\n    input wire \t       i_ram_rvalid,\n    output wire        o_ram_rready,\n    input wire \t       i_ram_init_done,\n    input wire \t       i_ram_init_error,\n    input wire [63:0]  i_gpio,\n    output wire [63:0] o_gpio);\n\n   localparam BOOTROM_SIZE = 32'h1000;\n\n   wire        rst_n = rstn;\n   wire        timer_irq;\n   wire        uart_irq;\n   wire        spi0_irq;\n   wire        sw_irq4;\n   wire        sw_irq3;\n   wire        nmi_int;\n\n   wire [31:0] nmi_vec;\n\n`include \"axi_intercon.vh\"\n\n   assign o_ram_awid     = ram_awid;\n   assign o_ram_awaddr   = ram_awaddr;\n   assign o_ram_awlen    = ram_awlen;\n   assign o_ram_awsize   = ram_awsize;\n   assign o_ram_awburst  = ram_awburst;\n   assign o_ram_awlock   = ram_awlock;\n   assign o_ram_awcache  = ram_awcache;\n   assign o_ram_awprot   = ram_awprot;\n   assign o_ram_awregion = ram_awregion;\n   assign o_ram_awqos    = ram_awqos;\n   assign o_ram_awvalid  = ram_awvalid;\n   assign ram_awready    = i_ram_awready;\n   assign o_ram_arid     = ram_arid;\n   assign o_ram_araddr   = ram_araddr;\n   assign o_ram_arlen    = ram_arlen;\n   assign o_ram_arsize   = ram_arsize;\n   assign o_ram_arburst  = ram_arburst;\n   assign o_ram_arlock   = ram_arlock;\n   assign o_ram_arcache  = ram_arcache;\n   assign o_ram_arprot   = ram_arprot;\n   assign o_ram_arregion = ram_arregion;\n   assign o_ram_arqos    = ram_arqos;\n   assign o_ram_arvalid  = ram_arvalid;\n   assign ram_arready    = i_ram_arready;\n   assign o_ram_wdata    = ram_wdata;\n   assign o_ram_wstrb    = ram_wstrb;\n   assign o_ram_wlast    = ram_wlast;\n   assign o_ram_wvalid   = ram_wvalid;\n   assign ram_wready     = i_ram_wready;\n   assign ram_bid        = i_ram_bid;\n   assign ram_bresp      = i_ram_bresp;\n   assign ram_bvalid     = i_ram_bvalid;\n   assign o_ram_bready   = ram_bready;\n   assign ram_rid        = i_ram_rid;\n   assign ram_rdata      = i_ram_rdata;\n   assign ram_rresp      = i_ram_rresp;\n   assign ram_rlast      = i_ram_rlast;\n   assign ram_rvalid     = i_ram_rvalid;\n   assign o_ram_rready   = ram_rready;\n\n   wire \t\t      wb_clk = clk;\n   wire \t\t      wb_rst = ~rst_n;\n\n`include \"wb_intercon.vh\"\n\n   wire [15:2] \t\t       wb_adr;\n\n   assign\t\t       wb_m2s_io_adr = {16'd0,wb_adr,2'b00};\n   assign wb_m2s_io_cti = 3'b000;\n   assign wb_m2s_io_bte = 2'b00;\n\n   axi2wb\n     #(.AW (16),\n       .IW (6))\n   axi2wb\n     (\n      .i_clk       (clk),\n      .i_rst       (~rst_n),\n      .o_wb_adr    (wb_adr),\n      .o_wb_dat    (wb_m2s_io_dat),\n      .o_wb_sel    (wb_m2s_io_sel),\n      .o_wb_we     (wb_m2s_io_we),\n      .o_wb_cyc    (wb_m2s_io_cyc),\n      .o_wb_stb    (wb_m2s_io_stb),\n      .i_wb_rdt    (wb_s2m_io_dat),\n      .i_wb_ack    (wb_s2m_io_ack),\n      .i_wb_err    (wb_s2m_io_err),\n\n      .i_awaddr    (io_awaddr[15:0]),\n      .i_awid      (io_awid),\n      .i_awvalid   (io_awvalid),\n      .o_awready   (io_awready),\n\n      .i_araddr    (io_araddr[15:0]),\n      .i_arid      (io_arid),\n      .i_arvalid   (io_arvalid),\n      .o_arready   (io_arready),\n\n      .i_wdata     (io_wdata),\n      .i_wstrb     (io_wstrb),\n      .i_wvalid    (io_wvalid),\n      .o_wready    (io_wready),\n\n      .o_bid       (io_bid),\n      .o_bresp     (io_bresp),\n      .o_bvalid    (io_bvalid),\n      .i_bready    (io_bready),\n\n      .o_rdata     (io_rdata),\n      .o_rid       (io_rid),\n      .o_rresp     (io_rresp),\n      .o_rlast     (io_rlast),\n      .o_rvalid    (io_rvalid),\n      .i_rready    (io_rready));\n\n   wb_mem_wrapper\n     #(.MEM_SIZE  (BOOTROM_SIZE),\n       .INIT_FILE (bootrom_file))\n   bootrom\n     (.i_clk    (wb_clk),\n      .i_rst    (wb_rst),\n      .i_wb_adr (wb_m2s_rom_adr[$clog2(BOOTROM_SIZE)-1:2]),\n      .i_wb_dat (wb_m2s_rom_dat),\n      .i_wb_sel (wb_m2s_rom_sel),\n      .i_wb_we  (wb_m2s_rom_we),\n      .i_wb_cyc (wb_m2s_rom_cyc),\n      .i_wb_stb (wb_m2s_rom_stb),\n      .o_wb_rdt (wb_s2m_rom_dat),\n      .o_wb_ack (wb_s2m_rom_ack));\n\n   assign wb_s2m_rom_err = 1'b0;\n   assign wb_s2m_rom_rty = 1'b0;\n\n   veerwolf_syscon\n     #(.clk_freq_hz (clk_freq_hz))\n   syscon\n     (.i_clk            (clk),\n      .i_rst            (wb_rst),\n\n      .i_gpio           (i_gpio),\n      .o_gpio           (o_gpio),\n      .o_timer_irq      (timer_irq),\n      .o_sw_irq3        (sw_irq3),\n      .o_sw_irq4        (sw_irq4),\n      .i_ram_init_done  (i_ram_init_done),\n      .i_ram_init_error (i_ram_init_error),\n      .o_nmi_vec        (nmi_vec),\n      .o_nmi_int        (nmi_int),\n\n      .i_wb_adr         (wb_m2s_sys_adr[5:0]),\n      .i_wb_dat         (wb_m2s_sys_dat),\n      .i_wb_sel         (wb_m2s_sys_sel),\n      .i_wb_we          (wb_m2s_sys_we),\n      .i_wb_cyc         (wb_m2s_sys_cyc),\n      .i_wb_stb         (wb_m2s_sys_stb),\n      .o_wb_rdt         (wb_s2m_sys_dat),\n      .o_wb_ack         (wb_s2m_sys_ack));\n\n   assign wb_s2m_sys_err = 1'b0;\n   assign wb_s2m_sys_rty = 1'b0;\n\n   wire [7:0] \t\t       spi_rdt;\n   assign wb_s2m_spi_flash_dat = {24'd0,spi_rdt};\n\n   simple_spi spi\n     (// Wishbone slave interface\n      .clk_i  (clk),\n      .rst_i  (wb_rst),\n      /* Note! Below is a horrible hack that needs some explanation\n\n       The AXI bus is 64-bit and there is no support for telling the slave\n       that it just wants to read a part of a 64-bit word.\n\n       On the slave side, the SPI controller has an 8-bit databus.\n       So in order to ensure that only one register gets accessed by the 64-bit\n       master, the registers are placed 64 bits apart from each other, at\n       addresses 0x0, 0x8, 0x10, 0x18 and 0x20 instead of the original 0x0, 0x1,\n       0x2, 0x3 and 0x4. This works easy enough by just cutting of the three\n       least significant bits of the address before passing it to the slave.\n\n       Now, to complicate things, there is an wb2axi bridge that converts 64-bit\n       datapath into 32 bits between the master and slave. Since the master\n       can't indicate what part of the 64-bit word it actually wants to read,\n       every 64-bit read gets turned into two consecutive 32-bit reads on the\n       wishbone side.\n\n       E.g. a read from address 0x8 on the 64-bit AXI side gets turned into two\n       read operations from 0x8 and 0xc on the 32-bit Wishbone side.\n\n       Usually this is not a real problem. Just a bit inefficient. But in this\n       case we have the SPDR register that holds the incoming data. When we\n       read a byte from that register, it is removed from the SPI FIFO and\n       can't be read again. Now, if we read from this register two times, every\n       time we just want to read a byte, this means that we throw away half of\n       our received data and things break down.\n\n       Writes are no problem since, there is a byte mask that tells which\n       bytes to really write\n\n       In order to work around this issue, we look at bit 2. Why? Because a\n       64-bit read to any of the mapped registers (which are 64-bit aligned)\n       will get turned into two read operations. First, one against the actual\n       register, and then an additional read from address+4, i.e. address, but\n       with bit 2 set as well. We still need to respond to the second read but\n       it doesn't matter what data it contains since no one should look at it.\n\n       So, when we see a read with bit 2 set, we redirect this access to\n       register zero. Doesn't really matter which register as long as we pick\n       a non-volatile one.\n\n       TODO: Make something sensible here instead\n       */\n      .adr_i  (wb_m2s_spi_flash_adr[2] ? 3'd0 : wb_m2s_spi_flash_adr[5:3]),\n      .dat_i  (wb_m2s_spi_flash_dat[7:0]),\n      .we_i   (wb_m2s_spi_flash_we),\n      .cyc_i  (wb_m2s_spi_flash_cyc),\n      .stb_i  (wb_m2s_spi_flash_stb),\n      .dat_o  (spi_rdt),\n      .ack_o  (wb_s2m_spi_flash_ack),\n      .inta_o (spi0_irq),\n      // SPI interface\n      .sck_o  (o_flash_sclk),\n      .ss_o   (o_flash_cs_n),\n      .mosi_o (o_flash_mosi),\n      .miso_i (i_flash_miso));\n\n   assign wb_s2m_spi_flash_err = 1'b0;\n   assign wb_s2m_spi_flash_rty = 1'b0;\n\n   wire [7:0] \t\t       uart_rdt;\n   assign wb_s2m_uart_dat = {24'd0, uart_rdt};\n   assign wb_s2m_uart_err = 1'b0;\n   assign wb_s2m_uart_rty = 1'b0;\n\n   uart_top uart16550_0\n     (// Wishbone slave interface\n      .wb_clk_i\t(clk),\n      .wb_rst_i\t(~rst_n),\n      .wb_adr_i\t(wb_m2s_uart_adr[4:2]),\n      .wb_dat_i\t(wb_m2s_uart_dat[7:0]),\n      .wb_we_i\t(wb_m2s_uart_we),\n      .wb_cyc_i\t(wb_m2s_uart_cyc),\n      .wb_stb_i\t(wb_m2s_uart_stb),\n      .wb_sel_i\t(4'b0), // Not used in 8-bit mode\n      .wb_dat_o\t(uart_rdt),\n      .wb_ack_o\t(wb_s2m_uart_ack),\n\n      // Outputs\n      .int_o     (uart_irq),\n      .stx_pad_o (o_uart_tx),\n      .rts_pad_o (),\n      .dtr_pad_o (),\n\n      // Inputs\n      .srx_pad_i (i_uart_rx),\n      .cts_pad_i (1'b0),\n      .dsr_pad_i (1'b0),\n      .ri_pad_i  (1'b0),\n      .dcd_pad_i (1'b0));\n\n   wire [2:0]\t\t       valid_ip;\n   wire [63:0]\t\t       address_ip;\n   generate\n      if (insn_trace) begin\n\n\t integer\t\t       tf;\n\n\t initial tf = $fopen(\"trace.bin\", \"wb\");\n\n\t always @(posedge clk) begin\n\t    if (valid_ip[0]) $fwrite(tf, \"%u\", address_ip[31:0]);\n\t    if (valid_ip[1]) $fwrite(tf, \"%u\", address_ip[63:32]);\n\t end\n      end\n   endgenerate\n\n   /* There is currently no nice way to ensure consistency between\n    the ID width specified in the VeeR config and the width specified\n    when generating the AXI interconnect. The interconnect is sized\n    for the worst case value (4), so we explicitly resize the ID signals\n    to this.\n    */\n\n   wire [`RV_LSU_BUS_TAG-1:0] lsu_awid_int;\n   wire [`RV_LSU_BUS_TAG-1:0] lsu_arid_int;\n   wire [`RV_LSU_BUS_TAG-1:0] lsu_bid_int;\n   wire [`RV_LSU_BUS_TAG-1:0] lsu_rid_int;\n\n   assign lsu_awid = 4'(lsu_awid_int);\n   assign lsu_arid = 4'(lsu_arid_int);\n   assign lsu_bid_int = lsu_bid[`RV_LSU_BUS_TAG-1:0];\n   assign lsu_rid_int = lsu_rid[`RV_LSU_BUS_TAG-1:0];\n\n   veer_wrapper_dmi rvtop\n     (\n      .clk     (clk),\n      .rst_l   (rstn),\n      .dbg_rst_l   (rstn),\n      .rst_vec (31'h40000000),\n      .nmi_int (nmi_int),\n      .nmi_vec (nmi_vec[31:1]),\n\n      .trace_rv_i_insn_ip      (),\n      .trace_rv_i_address_ip   (address_ip),\n      .trace_rv_i_valid_ip     (valid_ip),\n      .trace_rv_i_exception_ip (),\n      .trace_rv_i_ecause_ip    (),\n      .trace_rv_i_interrupt_ip (),\n      .trace_rv_i_tval_ip      (),\n\n      // Bus signals\n      //-------------------------- LSU AXI signals--------------------------\n      .lsu_axi_awvalid  (lsu_awvalid),\n      .lsu_axi_awready  (lsu_awready),\n      .lsu_axi_awid     (lsu_awid_int),\n      .lsu_axi_awaddr   (lsu_awaddr ),\n      .lsu_axi_awregion (lsu_awregion),\n      .lsu_axi_awlen    (lsu_awlen  ),\n      .lsu_axi_awsize   (lsu_awsize ),\n      .lsu_axi_awburst  (lsu_awburst),\n      .lsu_axi_awlock   (lsu_awlock ),\n      .lsu_axi_awcache  (lsu_awcache),\n      .lsu_axi_awprot   (lsu_awprot ),\n      .lsu_axi_awqos    (lsu_awqos  ),\n\n      .lsu_axi_wvalid   (lsu_wvalid),\n      .lsu_axi_wready   (lsu_wready),\n      .lsu_axi_wdata    (lsu_wdata),\n      .lsu_axi_wstrb    (lsu_wstrb),\n      .lsu_axi_wlast    (lsu_wlast),\n\n      .lsu_axi_bvalid   (lsu_bvalid),\n      .lsu_axi_bready   (lsu_bready),\n      .lsu_axi_bresp    (lsu_bresp ),\n      .lsu_axi_bid      (lsu_bid_int),\n\n      .lsu_axi_arvalid  (lsu_arvalid ),\n      .lsu_axi_arready  (lsu_arready ),\n      .lsu_axi_arid     (lsu_arid_int),\n      .lsu_axi_araddr   (lsu_araddr  ),\n      .lsu_axi_arregion (lsu_arregion),\n      .lsu_axi_arlen    (lsu_arlen   ),\n      .lsu_axi_arsize   (lsu_arsize  ),\n      .lsu_axi_arburst  (lsu_arburst ),\n      .lsu_axi_arlock   (lsu_arlock  ),\n      .lsu_axi_arcache  (lsu_arcache ),\n      .lsu_axi_arprot   (lsu_arprot  ),\n      .lsu_axi_arqos    (lsu_arqos   ),\n\n      .lsu_axi_rvalid   (lsu_rvalid),\n      .lsu_axi_rready   (lsu_rready),\n      .lsu_axi_rid      (lsu_rid_int),\n      .lsu_axi_rdata    (lsu_rdata ),\n      .lsu_axi_rresp    (lsu_rresp ),\n      .lsu_axi_rlast    (lsu_rlast ),\n\n      //-------------------------- IFU AXI signals--------------------------\n      .ifu_axi_awvalid  (),\n      .ifu_axi_awready  (1'b0),\n      .ifu_axi_awid     (),\n      .ifu_axi_awaddr   (),\n      .ifu_axi_awregion (),\n      .ifu_axi_awlen    (),\n      .ifu_axi_awsize   (),\n      .ifu_axi_awburst  (),\n      .ifu_axi_awlock   (),\n      .ifu_axi_awcache  (),\n      .ifu_axi_awprot   (),\n      .ifu_axi_awqos    (),\n\n      .ifu_axi_wvalid   (),\n      .ifu_axi_wready   (1'b0),\n      .ifu_axi_wdata    (),\n      .ifu_axi_wstrb    (),\n      .ifu_axi_wlast    (),\n\n      .ifu_axi_bvalid   (1'b0),\n      .ifu_axi_bready   (),\n      .ifu_axi_bresp    (2'b00),\n      .ifu_axi_bid      (3'd0),\n\n      .ifu_axi_arvalid  (ifu_arvalid ),\n      .ifu_axi_arready  (ifu_arready ),\n      .ifu_axi_arid     (ifu_arid    ),\n      .ifu_axi_araddr   (ifu_araddr  ),\n      .ifu_axi_arregion (ifu_arregion),\n      .ifu_axi_arlen    (ifu_arlen   ),\n      .ifu_axi_arsize   (ifu_arsize  ),\n      .ifu_axi_arburst  (ifu_arburst ),\n      .ifu_axi_arlock   (ifu_arlock  ),\n      .ifu_axi_arcache  (ifu_arcache ),\n      .ifu_axi_arprot   (ifu_arprot  ),\n      .ifu_axi_arqos    (ifu_arqos   ),\n\n      .ifu_axi_rvalid   (ifu_rvalid),\n      .ifu_axi_rready   (ifu_rready),\n      .ifu_axi_rid      (ifu_rid   ),\n      .ifu_axi_rdata    (ifu_rdata ),\n      .ifu_axi_rresp    (ifu_rresp ),\n      .ifu_axi_rlast    (ifu_rlast ),\n\n      //-------------------------- SB AXI signals-------------------------\n      .sb_axi_awvalid  (sb_awvalid ),\n      .sb_axi_awready  (sb_awready ),\n      .sb_axi_awid     (sb_awid    ),\n      .sb_axi_awaddr   (sb_awaddr  ),\n      .sb_axi_awregion (sb_awregion),\n      .sb_axi_awlen    (sb_awlen   ),\n      .sb_axi_awsize   (sb_awsize  ),\n      .sb_axi_awburst  (sb_awburst ),\n      .sb_axi_awlock   (sb_awlock  ),\n      .sb_axi_awcache  (sb_awcache ),\n      .sb_axi_awprot   (sb_awprot  ),\n      .sb_axi_awqos    (sb_awqos   ),\n      .sb_axi_wvalid   (sb_wvalid  ),\n      .sb_axi_wready   (sb_wready  ),\n      .sb_axi_wdata    (sb_wdata   ),\n      .sb_axi_wstrb    (sb_wstrb   ),\n      .sb_axi_wlast    (sb_wlast   ),\n      .sb_axi_bvalid   (sb_bvalid  ),\n      .sb_axi_bready   (sb_bready  ),\n      .sb_axi_bresp    (sb_bresp   ),\n      .sb_axi_bid      (sb_bid     ),\n      .sb_axi_arvalid  (sb_arvalid ),\n      .sb_axi_arready  (sb_arready ),\n      .sb_axi_arid     (sb_arid    ),\n      .sb_axi_araddr   (sb_araddr  ),\n      .sb_axi_arregion (sb_arregion),\n      .sb_axi_arlen    (sb_arlen   ),\n      .sb_axi_arsize   (sb_arsize  ),\n      .sb_axi_arburst  (sb_arburst ),\n      .sb_axi_arlock   (sb_arlock  ),\n      .sb_axi_arcache  (sb_arcache ),\n      .sb_axi_arprot   (sb_arprot  ),\n      .sb_axi_arqos    (sb_arqos   ),\n      .sb_axi_rvalid   (sb_rvalid  ),\n      .sb_axi_rready   (sb_rready  ),\n      .sb_axi_rid      (sb_rid     ),\n      .sb_axi_rdata    (sb_rdata   ),\n      .sb_axi_rresp    (sb_rresp   ),\n      .sb_axi_rlast    (sb_rlast   ),\n\n      //-------------------------- DMA AXI signals--------------------------\n      .dma_axi_awvalid  (1'b0),\n      .dma_axi_awready  (),\n      .dma_axi_awid     (`RV_DMA_BUS_TAG'd0),\n      .dma_axi_awaddr   (32'd0),\n      .dma_axi_awsize   (3'd0),\n      .dma_axi_awprot   (3'd0),\n      .dma_axi_awlen    (8'd0),\n      .dma_axi_awburst  (2'd0),\n\n      .dma_axi_wvalid   (1'b0),\n      .dma_axi_wready   (),\n      .dma_axi_wdata    (64'd0),\n      .dma_axi_wstrb    (8'd0),\n      .dma_axi_wlast    (1'b0),\n\n      .dma_axi_bvalid   (),\n      .dma_axi_bready   (1'b0),\n      .dma_axi_bresp    (),\n      .dma_axi_bid      (),\n\n      .dma_axi_arvalid  (1'b0),\n      .dma_axi_arready  (),\n      .dma_axi_arid     (`RV_DMA_BUS_TAG'd0),\n      .dma_axi_araddr   (32'd0),\n      .dma_axi_arsize   (3'd0),\n      .dma_axi_arprot   (3'd0),\n      .dma_axi_arlen    (8'd0),\n      .dma_axi_arburst  (2'd0),\n\n      .dma_axi_rvalid   (),\n      .dma_axi_rready   (1'b0),\n      .dma_axi_rid      (),\n      .dma_axi_rdata    (),\n      .dma_axi_rresp    (),\n      .dma_axi_rlast    (),\n\n      // clk ratio signals\n      .lsu_bus_clk_en (1'b1),\n      .ifu_bus_clk_en (1'b1),\n      .dbg_bus_clk_en (1'b1),\n      .dma_bus_clk_en (1'b1),\n\n      .timer_int (timer_irq),\n      .extintsrc_req ({4'd0, sw_irq4, sw_irq3, spi0_irq, uart_irq}),\n\n      .dec_tlu_perfcnt0 (),\n      .dec_tlu_perfcnt1 (),\n      .dec_tlu_perfcnt2 (),\n      .dec_tlu_perfcnt3 (),\n\n      .dmi_reg_rdata    (dmi_reg_rdata),\n      .dmi_reg_wdata    (dmi_reg_wdata),\n      .dmi_reg_addr     (dmi_reg_addr),\n      .dmi_reg_en       (dmi_reg_en),\n      .dmi_reg_wr_en    (dmi_reg_wr_en),\n      .dmi_hard_reset   (dmi_hard_reset),\n\n      .mpc_debug_halt_req (1'b0),\n      .mpc_debug_run_req  (1'b0),\n      .mpc_reset_run_req  (1'b1),\n      .mpc_debug_halt_ack (),\n      .mpc_debug_run_ack  (),\n      .debug_brkpt_status (),\n\n      .i_cpu_halt_req      (1'b0),\n      .o_cpu_halt_ack      (),\n      .o_cpu_halt_status   (),\n      .o_debug_mode_status (),\n      .i_cpu_run_req       (1'b0),\n      .o_cpu_run_ack       (),\n\n      .scan_mode  (1'b0),\n      .mbist_mode (1'b0));\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf toplevel for Nexys A7 board\n// Comments:\n//\n//********************************************************************************\n\n`default_nettype none\nmodule veerwolf_nexys_a7\n  #(parameter bootrom_file = \"bootloader.vh\",\n    parameter cpu_type = \"EH1\")\n   (input wire \t       clk,\n    input wire \t       rstn,\n    output wire [12:0] ddram_a,\n    output wire [2:0]  ddram_ba,\n    output wire        ddram_ras_n,\n    output wire        ddram_cas_n,\n    output wire        ddram_we_n,\n    output wire        ddram_cs_n,\n    output wire [1:0]  ddram_dm,\n    inout wire [15:0]  ddram_dq,\n    inout wire [1:0]  ddram_dqs_p,\n    inout wire [1:0]  ddram_dqs_n,\n    output wire        ddram_clk_p,\n    output wire        ddram_clk_n,\n    output wire        ddram_cke,\n    output wire        ddram_odt,\n    output wire        o_flash_cs_n,\n    output wire        o_flash_mosi,\n    input wire \t       i_flash_miso,\n    input wire \t       i_uart_rx,\n    output wire        o_uart_tx,\n    input wire [15:0]  i_sw,\n    output reg [15:0]  o_led);\n\n   wire [63:0] \t       gpio_out;\n   reg [15:0] \t       led_int_r;\n\n   reg [15:0] \t       sw_r;\n   reg [15:0] \t       sw_2r;\n\n   wire \t       cpu_tx,litedram_tx;\n\n   wire \t       litedram_init_done;\n   wire \t       litedram_init_error;\n\n   localparam RAM_SIZE     = 32'h10000;\n\n   wire \t clk_core;\n   wire \t rst_core;\n   wire \t user_clk;\n   wire \t user_rst;\n\n   clk_gen_nexys\n     #(.CPU_TYPE (cpu_type))\n   clk_gen\n     (.i_clk (user_clk),\n      .i_rst (user_rst),\n      .o_clk_core (clk_core),\n      .o_rst_core (rst_core));\n\n   AXI_BUS #(32, 64, 6, 1) mem();\n   AXI_BUS #(32, 64, 6, 1) cpu();\n\n   assign cpu.aw_atop = 6'd0;\n   assign cpu.aw_user = 1'b0;\n   assign cpu.ar_user = 1'b0;\n   assign cpu.w_user = 1'b0;\n   assign cpu.b_user = 1'b0;\n   assign cpu.r_user = 1'b0;\n   assign mem.b_user = 1'b0;\n   assign mem.r_user = 1'b0;\n\n   axi_cdc_intf\n     #(.AXI_USER_WIDTH (1),\n       .AXI_ADDR_WIDTH (32),\n       .AXI_DATA_WIDTH (64),\n       .AXI_ID_WIDTH   (6))\n   cdc\n     (\n      .src_clk_i  (clk_core),\n      .src_rst_ni (~rst_core),\n      .src        (cpu),\n      .dst_clk_i  (user_clk),\n      .dst_rst_ni (~user_rst),\n      .dst        (mem));\n\n   litedram_top\n     #(.ID_WIDTH (6))\n   ddr2\n     (.serial_tx   (litedram_tx),\n      .serial_rx   (i_uart_rx),\n      .clk100      (clk),\n      .rst_n       (rstn),\n      .pll_locked  (),\n      .user_clk    (user_clk),\n      .user_rst    (user_rst),\n      .ddram_a     (ddram_a),\n      .ddram_ba    (ddram_ba),\n      .ddram_ras_n (ddram_ras_n),\n      .ddram_cas_n (ddram_cas_n),\n      .ddram_we_n  (ddram_we_n),\n      .ddram_cs_n  (ddram_cs_n),\n      .ddram_dm    (ddram_dm   ),\n      .ddram_dq    (ddram_dq   ),\n      .ddram_dqs_p (ddram_dqs_p),\n      .ddram_dqs_n (ddram_dqs_n),\n      .ddram_clk_p (ddram_clk_p),\n      .ddram_clk_n (ddram_clk_n),\n      .ddram_cke   (ddram_cke  ),\n      .ddram_odt   (ddram_odt  ),\n      .init_done  (litedram_init_done),\n      .init_error (litedram_init_error),\n      .i_awid    (mem.aw_id   ),\n      .i_awaddr  (mem.aw_addr[26:0] ),\n      .i_awlen   (mem.aw_len  ),\n      .i_awsize  ({1'b0,mem.aw_size} ),\n      .i_awburst (mem.aw_burst),\n      .i_awvalid (mem.aw_valid),\n      .o_awready (mem.aw_ready),\n      .i_arid    (mem.ar_id   ),\n      .i_araddr  (mem.ar_addr[26:0] ),\n      .i_arlen   (mem.ar_len  ),\n      .i_arsize  ({1'b0,mem.ar_size} ),\n      .i_arburst (mem.ar_burst),\n      .i_arvalid (mem.ar_valid),\n      .o_arready (mem.ar_ready),\n      .i_wdata   (mem.w_data  ),\n      .i_wstrb   (mem.w_strb  ),\n      .i_wlast   (mem.w_last  ),\n      .i_wvalid  (mem.w_valid ),\n      .o_wready  (mem.w_ready ),\n      .o_bid     (mem.b_id    ),\n      .o_bresp   (mem.b_resp  ),\n      .o_bvalid  (mem.b_valid ),\n      .i_bready  (mem.b_ready ),\n      .o_rid     (mem.r_id    ),\n      .o_rdata   (mem.r_data  ),\n      .o_rresp   (mem.r_resp  ),\n      .o_rlast   (mem.r_last  ),\n      .o_rvalid  (mem.r_valid ),\n      .i_rready  (mem.r_ready ));\n\n   wire        dmi_reg_en;\n   wire [6:0]  dmi_reg_addr;\n   wire        dmi_reg_wr_en;\n   wire [31:0] dmi_reg_wdata;\n   wire [31:0] dmi_reg_rdata;\n   wire        dmi_hard_reset;\n\n   wire        flash_sclk;\n\n   STARTUPE2 STARTUPE2\n     (\n      .CFGCLK    (),\n      .CFGMCLK   (),\n      .EOS       (),\n      .PREQ      (),\n      .CLK       (1'b0),\n      .GSR       (1'b0),\n      .GTS       (1'b0),\n      .KEYCLEARB (1'b1),\n      .PACK      (1'b0),\n      .USRCCLKO  (flash_sclk),\n      .USRCCLKTS (1'b0),\n      .USRDONEO  (1'b1),\n      .USRDONETS (1'b0));\n\n   bscan_tap tap\n     (.clk            (clk_core),\n      .rst            (rst_core),\n      .jtag_id        (31'd0),\n      .dmi_reg_wdata  (dmi_reg_wdata),\n      .dmi_reg_addr   (dmi_reg_addr),\n      .dmi_reg_wr_en  (dmi_reg_wr_en),\n      .dmi_reg_en     (dmi_reg_en),\n      .dmi_reg_rdata  (dmi_reg_rdata),\n      .dmi_hard_reset (dmi_hard_reset),\n      .rd_status      (2'd0),\n      .idle           (3'd0),\n      .dmi_stat       (2'd0),\n      .version        (4'd1));\n\n   veerwolf_core\n     #(.bootrom_file (bootrom_file),\n       .clk_freq_hz  ((cpu_type == \"EL2\") ? 32'd25_000_000 : 32'd50_000_000))\n   veerwolf\n     (.clk  (clk_core),\n      .rstn (~rst_core),\n      .dmi_reg_rdata  (dmi_reg_rdata),\n      .dmi_reg_wdata  (dmi_reg_wdata),\n      .dmi_reg_addr   (dmi_reg_addr ),\n      .dmi_reg_en     (dmi_reg_en   ),\n      .dmi_reg_wr_en  (dmi_reg_wr_en),\n      .dmi_hard_reset (dmi_hard_reset),\n      .o_flash_sclk   (flash_sclk),\n      .o_flash_cs_n   (o_flash_cs_n),\n      .o_flash_mosi   (o_flash_mosi),\n      .i_flash_miso   (i_flash_miso),\n      .i_uart_rx      (i_uart_rx),\n      .o_uart_tx      (cpu_tx),\n      .o_ram_awid     (cpu.aw_id),\n      .o_ram_awaddr   (cpu.aw_addr),\n      .o_ram_awlen    (cpu.aw_len),\n      .o_ram_awsize   (cpu.aw_size),\n      .o_ram_awburst  (cpu.aw_burst),\n      .o_ram_awlock   (cpu.aw_lock),\n      .o_ram_awcache  (cpu.aw_cache),\n      .o_ram_awprot   (cpu.aw_prot),\n      .o_ram_awregion (cpu.aw_region),\n      .o_ram_awqos    (cpu.aw_qos),\n      .o_ram_awvalid  (cpu.aw_valid),\n      .i_ram_awready  (cpu.aw_ready),\n      .o_ram_arid     (cpu.ar_id),\n      .o_ram_araddr   (cpu.ar_addr),\n      .o_ram_arlen    (cpu.ar_len),\n      .o_ram_arsize   (cpu.ar_size),\n      .o_ram_arburst  (cpu.ar_burst),\n      .o_ram_arlock   (cpu.ar_lock),\n      .o_ram_arcache  (cpu.ar_cache),\n      .o_ram_arprot   (cpu.ar_prot),\n      .o_ram_arregion (cpu.ar_region),\n      .o_ram_arqos    (cpu.ar_qos),\n      .o_ram_arvalid  (cpu.ar_valid),\n      .i_ram_arready  (cpu.ar_ready),\n      .o_ram_wdata    (cpu.w_data),\n      .o_ram_wstrb    (cpu.w_strb),\n      .o_ram_wlast    (cpu.w_last),\n      .o_ram_wvalid   (cpu.w_valid),\n      .i_ram_wready   (cpu.w_ready),\n      .i_ram_bid      (cpu.b_id),\n      .i_ram_bresp    (cpu.b_resp),\n      .i_ram_bvalid   (cpu.b_valid),\n      .o_ram_bready   (cpu.b_ready),\n      .i_ram_rid      (cpu.r_id),\n      .i_ram_rdata    (cpu.r_data),\n      .i_ram_rresp    (cpu.r_resp),\n      .i_ram_rlast    (cpu.r_last),\n      .i_ram_rvalid   (cpu.r_valid),\n      .o_ram_rready   (cpu.r_ready),\n      .i_ram_init_done  (litedram_init_done),\n      .i_ram_init_error (litedram_init_error),\n      .i_gpio           ({32'd0,sw_2r,16'd0}),\n      .o_gpio           (gpio_out));\n\n   always @(posedge clk_core) begin\n      o_led <= led_int_r;\n      led_int_r <= gpio_out[15:0];\n      sw_r <= i_sw;\n      sw_2r <= sw_r;\n   end\n\n   assign o_uart_tx = sw_2r[0] ? litedram_tx : cpu_tx;\n\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019-2020 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: VeeRwolf SoC-level controller\n// Comments:\n//\n//********************************************************************************\n\nmodule veerwolf_syscon\n  #(parameter [31:0] clk_freq_hz = 0)\n  (input wire i_clk,\n   input wire \t     i_rst,\n\n   input wire [63:0] i_gpio,\n   output reg [63:0] o_gpio,\n   output reg \t     o_timer_irq,\n   output wire \t     o_sw_irq3,\n   output wire \t     o_sw_irq4,\n   input wire \t     i_ram_init_done,\n   input wire \t     i_ram_init_error,\n   output reg [31:0] o_nmi_vec,\n   output wire \t     o_nmi_int,\n\n   input wire [5:0]  i_wb_adr,\n   input wire [31:0] i_wb_dat,\n   input wire [3:0]  i_wb_sel,\n   input wire \t     i_wb_we,\n   input wire \t     i_wb_cyc,\n   input wire \t     i_wb_stb,\n   output reg [31:0] o_wb_rdt,\n   output reg \t     o_wb_ack);\n\n   reg [63:0] \t      mtime;\n   reg [63:0] \t      mtimecmp;\n\n   reg \t\t sw_irq3;\n   reg \t\t sw_irq3_edge;\n   reg \t\t sw_irq3_pol;\n   reg \t\t sw_irq3_timer;\n   reg \t\t sw_irq4;\n   reg \t\t sw_irq4_edge;\n   reg \t\t sw_irq4_pol;\n   reg \t\t sw_irq4_timer;\n\n   reg \t\t irq_timer_en;\n   reg [31:0] \t irq_timer_cnt;\n\n   reg \t\t nmi_int;\n   reg \t\t nmi_int_r;\n\n`ifdef SIMPRINT\n   reg [1023:0]  signature_file;\n   integer \tf = 0;\n   initial begin\n      if ($value$plusargs(\"signature=%s\", signature_file)) begin\n\t $display(\"Writing signature to %0s\", signature_file);\n\t f = $fopen(signature_file, \"w\");\n      end\n   end\n`endif\n\n`ifndef VERSION_DIRTY\n `define VERSION_DIRTY 1\n`endif\n`ifndef VERSION_MAJOR\n `define VERSION_MAJOR 255\n`endif\n`ifndef VERSION_MINOR\n `define VERSION_MINOR 255\n`endif\n`ifndef VERSION_REV\n `define VERSION_REV 255\n`endif\n`ifndef VERSION_SHA\n `define VERSION_SHA deadbeef\n`endif\n\n   wire [31:0] version;\n\n   assign version[31]    = `VERSION_DIRTY;\n   assign version[30:24] = `VERSION_REV;\n   assign version[23:16] = `VERSION_MAJOR;\n   assign version[15: 8] = `VERSION_MINOR;\n   assign version[ 7: 0] = `VERSION_PATCH;\n\n   assign o_sw_irq4 = sw_irq4^sw_irq4_pol;\n   assign o_sw_irq3 = sw_irq3^sw_irq3_pol;\n\n   assign o_nmi_int = nmi_int | nmi_int_r;\n\n   wire reg_we = i_wb_cyc & i_wb_stb & i_wb_we & !o_wb_ack;\n\n   //00 = ver\n   //04 = sha\n   //08 = simprint\n   //09 = simexit\n   //0A = RAM status\n   //0B = sw_irq\n   //10 = gpio\n   //20 = timer/timecmp\n   //40 = SPI\n   always @(posedge i_clk) begin\n      o_wb_ack <= i_wb_cyc & !o_wb_ack;\n\n      if (sw_irq3_edge)\n\tsw_irq3 <= 1'b0;\n      if (sw_irq4_edge)\n\tsw_irq4 <= 1'b0;\n\n      if (irq_timer_en)\n\tirq_timer_cnt <= irq_timer_cnt - 1;\n\n      nmi_int   <= 1'b0;\n      nmi_int_r <= nmi_int;\n\n      if (irq_timer_cnt == 32'd1) begin\n\t irq_timer_en <= 1'b0;\n\t if (sw_irq3_timer)\n\t   sw_irq3 <= 1'b1;\n\t if (sw_irq4_timer)\n\t   sw_irq4 <= 1'b1;\n\t if (!(sw_irq3_timer | sw_irq4_timer))\n\t   nmi_int <= 1'b1;\n      end\n\n      if (reg_we)\n\tcase (i_wb_adr[5:2])\n\t  2: begin //0x08-0x0B\n`ifdef SIMPRINT\n\t     if (i_wb_sel[0]) begin\n\t\tif (|f) $fwrite(f, \"%c\", i_wb_dat[7:0]);\n\t\t$write(\"%c\", i_wb_dat[7:0]);\n\t     end\n\t     if (i_wb_sel[1]) begin\n\t\t$display(\"\\nFinito\");\n\t\t$finish;\n\t     end\n`endif\n\t     if (i_wb_sel[3]) begin\n\t\tsw_irq4       <= i_wb_dat[31];\n\t\tsw_irq4_edge  <= i_wb_dat[30];\n\t\tsw_irq4_pol   <= i_wb_dat[29];\n\t\tsw_irq4_timer <= i_wb_dat[28];\n\t\tsw_irq3       <= i_wb_dat[27];\n\t\tsw_irq3_edge  <= i_wb_dat[26];\n\t\tsw_irq3_pol   <= i_wb_dat[25];\n\t\tsw_irq3_timer <= i_wb_dat[24];\n\t     end\n\t  end\n\t  3: begin //0x0C-0x0F\n\t     if (i_wb_sel[0]) o_nmi_vec[7:0]   <= i_wb_dat[7:0];\n\t     if (i_wb_sel[1]) o_nmi_vec[15:8]  <= i_wb_dat[15:8];\n\t     if (i_wb_sel[2]) o_nmi_vec[23:16] <= i_wb_dat[23:16];\n\t     if (i_wb_sel[3]) o_nmi_vec[31:24] <= i_wb_dat[31:24];\n\t  end\n\t  4 : begin //0x10-0x13\n\t     if (i_wb_sel[0]) o_gpio[7:0]   <= i_wb_dat[7:0]  ;\n\t     if (i_wb_sel[1]) o_gpio[15:8]  <= i_wb_dat[15:8] ;\n\t     if (i_wb_sel[2]) o_gpio[23:16] <= i_wb_dat[23:16];\n\t     if (i_wb_sel[3]) o_gpio[31:24] <= i_wb_dat[31:24];\n\t  end\n\t  6: begin //0x14-0x17\n\t     if (i_wb_sel[0]) o_gpio[39:32] <= i_wb_dat[7:0];\n\t     if (i_wb_sel[1]) o_gpio[47:40] <= i_wb_dat[15:8];\n\t     if (i_wb_sel[2]) o_gpio[55:48] <= i_wb_dat[23:16];\n\t     if (i_wb_sel[3]) o_gpio[63:56] <= i_wb_dat[31:24];\n\t  end\n\t  10 : begin //0x28-0x2B\n\t     if (i_wb_sel[0]) mtimecmp[7:0]   <= i_wb_dat[7:0];\n\t     if (i_wb_sel[1]) mtimecmp[15:8]  <= i_wb_dat[15:8];\n\t     if (i_wb_sel[2]) mtimecmp[23:16] <= i_wb_dat[23:16];\n\t     if (i_wb_sel[3]) mtimecmp[31:24] <= i_wb_dat[31:24];\n\t  end\n\t  11 : begin //0x2C-0x2F\n\t     if (i_wb_sel[0]) mtimecmp[39:32] <= i_wb_dat[7:0];\n\t     if (i_wb_sel[1]) mtimecmp[47:40] <= i_wb_dat[15:8];\n\t     if (i_wb_sel[2]) mtimecmp[55:48] <= i_wb_dat[23:16];\n\t     if (i_wb_sel[3]) mtimecmp[63:56] <= i_wb_dat[31:24];\n\t  end\n\t  12 : begin //0x30-33\n\t     if (i_wb_sel[0]) irq_timer_cnt[7:0]   <= i_wb_dat[7:0]  ;\n\t     if (i_wb_sel[1]) irq_timer_cnt[15:8]  <= i_wb_dat[15:8] ;\n\t     if (i_wb_sel[2]) irq_timer_cnt[23:16] <= i_wb_dat[23:16];\n\t     if (i_wb_sel[3]) irq_timer_cnt[31:24] <= i_wb_dat[31:24];\n\t  end\n\t  13 : begin\n\t     if (i_wb_sel[0])\n\t       irq_timer_en <= i_wb_dat[0];\n\t  end\n\tendcase\n\n      case (i_wb_adr[5:2])\n\t//0x00-0x03\n\t0 : o_wb_rdt <= version;\n\t//0x04-0x07\n\t1 : o_wb_rdt <= 32'h`VERSION_SHA;\n\t//0x08-0x0C\n\t2 : begin\n\t   //0xB\n\t   o_wb_rdt[31:28] <= {sw_irq4, sw_irq4_edge, sw_irq4_pol, sw_irq4_timer};\n\t   o_wb_rdt[27:24] <= {sw_irq3, sw_irq3_edge, sw_irq3_pol, sw_irq3_timer};\n\t   //0xA\n\t   o_wb_rdt[23:18] <= 6'd0;\n\t   o_wb_rdt[17:16] <= {i_ram_init_error, i_ram_init_done};\n\t   //0x8-0x9\n\t   o_wb_rdt[15:0]  <= 16'd0;\n\tend\n\t//0xC-0xF\n\t3 : o_wb_rdt <= o_nmi_vec;\n\t//0x10-0x13\n\t4 : o_wb_rdt <= i_gpio[31:0];\n\t//0x18-0x1B\n\t6 : o_wb_rdt <= i_gpio[63:32];\n\t//0x20-0x23\n\t8 : o_wb_rdt <= mtime[31:0];\n\t//0x24-0x27\n\t9 : o_wb_rdt <= mtime[63:32];\n\t//0x28-0x2B\n\t10 : o_wb_rdt <= mtimecmp[31:0];\n\t//0x2C-0x2F\n\t11 : o_wb_rdt <= mtimecmp[63:32];\n\t//0x30-0x33\n\t12 : o_wb_rdt <= irq_timer_cnt;\n\t//0x34-0x37\n\t13 : o_wb_rdt <= {31'd0, irq_timer_en};\n\t//0x3C\n\t15 : o_wb_rdt <= clk_freq_hz;\n      endcase\n\n      mtime <= mtime + 64'd1;\n      o_timer_irq <= (mtime >= mtimecmp);\n\n      if (i_rst) begin\n\t mtime <= 64'd0;\n\t mtimecmp <= 64'd0;\n\t o_wb_ack <= 1'b0;\n      end\n   end\nendmodule\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: Top wrapper file with veer/mem instantiated inside\n// Comments:\n//\n//********************************************************************************\n`default_nettype wire\n`include \"build.h\"\n//`include \"def.sv\"\nmodule veer_wrapper_dmi\n   import veer_types::*;\n(\n   input logic                       clk,\n   input logic                       rst_l,\n   input logic                       dbg_rst_l,\n   input logic [31:1]                rst_vec,\n   input logic                       nmi_int,\n   input logic [31:1]                nmi_vec,\n\n\n   output logic [63:0] trace_rv_i_insn_ip,\n   output logic [63:0] trace_rv_i_address_ip,\n   output logic [2:0]  trace_rv_i_valid_ip,\n   output logic [2:0]  trace_rv_i_exception_ip,\n   output logic [4:0]  trace_rv_i_ecause_ip,\n   output logic [2:0]  trace_rv_i_interrupt_ip,\n   output logic [31:0] trace_rv_i_tval_ip,\n\n   // Bus signals\n\n   //-------------------------- LSU AXI signals--------------------------\n   // AXI Write Channels\n   output logic                            lsu_axi_awvalid,\n   input  logic                            lsu_axi_awready,\n   output logic [`RV_LSU_BUS_TAG-1:0]      lsu_axi_awid,\n   output logic [31:0]                     lsu_axi_awaddr,\n   output logic [3:0]                      lsu_axi_awregion,\n   output logic [7:0]                      lsu_axi_awlen,\n   output logic [2:0]                      lsu_axi_awsize,\n   output logic [1:0]                      lsu_axi_awburst,\n   output logic                            lsu_axi_awlock,\n   output logic [3:0]                      lsu_axi_awcache,\n   output logic [2:0]                      lsu_axi_awprot,\n   output logic [3:0]                      lsu_axi_awqos,\n\n   output logic                            lsu_axi_wvalid,\n   input  logic                            lsu_axi_wready,\n   output logic [63:0]                     lsu_axi_wdata,\n   output logic [7:0]                      lsu_axi_wstrb,\n   output logic                            lsu_axi_wlast,\n\n   input  logic                            lsu_axi_bvalid,\n   output logic                            lsu_axi_bready,\n   input  logic [1:0]                      lsu_axi_bresp,\n   input  logic [`RV_LSU_BUS_TAG-1:0]      lsu_axi_bid,\n\n   // AXI Read Channels\n   output logic                            lsu_axi_arvalid,\n   input  logic                            lsu_axi_arready,\n   output logic [`RV_LSU_BUS_TAG-1:0]      lsu_axi_arid,\n   output logic [31:0]                     lsu_axi_araddr,\n   output logic [3:0]                      lsu_axi_arregion,\n   output logic [7:0]                      lsu_axi_arlen,\n   output logic [2:0]                      lsu_axi_arsize,\n   output logic [1:0]                      lsu_axi_arburst,\n   output logic                            lsu_axi_arlock,\n   output logic [3:0]                      lsu_axi_arcache,\n   output logic [2:0]                      lsu_axi_arprot,\n   output logic [3:0]                      lsu_axi_arqos,\n\n   input  logic                            lsu_axi_rvalid,\n   output logic                            lsu_axi_rready,\n   input  logic [`RV_LSU_BUS_TAG-1:0]      lsu_axi_rid,\n   input  logic [63:0]                     lsu_axi_rdata,\n   input  logic [1:0]                      lsu_axi_rresp,\n   input  logic                            lsu_axi_rlast,\n\n   //-------------------------- IFU AXI signals--------------------------\n   // AXI Write Channels\n   output logic                            ifu_axi_awvalid,\n   input  logic                            ifu_axi_awready,\n   output logic [`RV_IFU_BUS_TAG-1:0]      ifu_axi_awid,\n   output logic [31:0]                     ifu_axi_awaddr,\n   output logic [3:0]                      ifu_axi_awregion,\n   output logic [7:0]                      ifu_axi_awlen,\n   output logic [2:0]                      ifu_axi_awsize,\n   output logic [1:0]                      ifu_axi_awburst,\n   output logic                            ifu_axi_awlock,\n   output logic [3:0]                      ifu_axi_awcache,\n   output logic [2:0]                      ifu_axi_awprot,\n   output logic [3:0]                      ifu_axi_awqos,\n\n   output logic                            ifu_axi_wvalid,\n   input  logic                            ifu_axi_wready,\n   output logic [63:0]                     ifu_axi_wdata,\n   output logic [7:0]                      ifu_axi_wstrb,\n   output logic                            ifu_axi_wlast,\n\n   input  logic                            ifu_axi_bvalid,\n   output logic                            ifu_axi_bready,\n   input  logic [1:0]                      ifu_axi_bresp,\n   input  logic [`RV_IFU_BUS_TAG-1:0]      ifu_axi_bid,\n\n   // AXI Read Channels\n   output logic                            ifu_axi_arvalid,\n   input  logic                            ifu_axi_arready,\n   output logic [`RV_IFU_BUS_TAG-1:0]      ifu_axi_arid,\n   output logic [31:0]                     ifu_axi_araddr,\n   output logic [3:0]                      ifu_axi_arregion,\n   output logic [7:0]                      ifu_axi_arlen,\n   output logic [2:0]                      ifu_axi_arsize,\n   output logic [1:0]                      ifu_axi_arburst,\n   output logic                            ifu_axi_arlock,\n   output logic [3:0]                      ifu_axi_arcache,\n   output logic [2:0]                      ifu_axi_arprot,\n   output logic [3:0]                      ifu_axi_arqos,\n\n   input  logic                            ifu_axi_rvalid,\n   output logic                            ifu_axi_rready,\n   input  logic [`RV_IFU_BUS_TAG-1:0]      ifu_axi_rid,\n   input  logic [63:0]                     ifu_axi_rdata,\n   input  logic [1:0]                      ifu_axi_rresp,\n   input  logic                            ifu_axi_rlast,\n\n   //-------------------------- SB AXI signals--------------------------\n   // AXI Write Channels\n   output logic                            sb_axi_awvalid,\n   input  logic                            sb_axi_awready,\n   output logic [`RV_SB_BUS_TAG-1:0]       sb_axi_awid,\n   output logic [31:0]                     sb_axi_awaddr,\n   output logic [3:0]                      sb_axi_awregion,\n   output logic [7:0]                      sb_axi_awlen,\n   output logic [2:0]                      sb_axi_awsize,\n   output logic [1:0]                      sb_axi_awburst,\n   output logic                            sb_axi_awlock,\n   output logic [3:0]                      sb_axi_awcache,\n   output logic [2:0]                      sb_axi_awprot,\n   output logic [3:0]                      sb_axi_awqos,\n\n   output logic                            sb_axi_wvalid,\n   input  logic                            sb_axi_wready,\n   output logic [63:0]                     sb_axi_wdata,\n   output logic [7:0]                      sb_axi_wstrb,\n   output logic                            sb_axi_wlast,\n\n   input  logic                            sb_axi_bvalid,\n   output logic                            sb_axi_bready,\n   input  logic [1:0]                      sb_axi_bresp,\n   input  logic [`RV_SB_BUS_TAG-1:0]       sb_axi_bid,\n\n   // AXI Read Channels\n   output logic                            sb_axi_arvalid,\n   input  logic                            sb_axi_arready,\n   output logic [`RV_SB_BUS_TAG-1:0]       sb_axi_arid,\n   output logic [31:0]                     sb_axi_araddr,\n   output logic [3:0]                      sb_axi_arregion,\n   output logic [7:0]                      sb_axi_arlen,\n   output logic [2:0]                      sb_axi_arsize,\n   output logic [1:0]                      sb_axi_arburst,\n   output logic                            sb_axi_arlock,\n   output logic [3:0]                      sb_axi_arcache,\n   output logic [2:0]                      sb_axi_arprot,\n   output logic [3:0]                      sb_axi_arqos,\n\n   input  logic                            sb_axi_rvalid,\n   output logic                            sb_axi_rready,\n   input  logic [`RV_SB_BUS_TAG-1:0]       sb_axi_rid,\n   input  logic [63:0]                     sb_axi_rdata,\n   input  logic [1:0]                      sb_axi_rresp,\n   input  logic                            sb_axi_rlast,\n\n   //-------------------------- DMA AXI signals--------------------------\n   // AXI Write Channels\n   input  logic                         dma_axi_awvalid,\n   output logic                         dma_axi_awready,\n   input  logic [`RV_DMA_BUS_TAG-1:0]   dma_axi_awid,\n   input  logic [31:0]                  dma_axi_awaddr,\n   input  logic [2:0]                   dma_axi_awsize,\n   input  logic [2:0]                   dma_axi_awprot,\n   input  logic [7:0]                   dma_axi_awlen,\n   input  logic [1:0]                   dma_axi_awburst,\n\n\n   input  logic                         dma_axi_wvalid,\n   output logic                         dma_axi_wready,\n   input  logic [63:0]                  dma_axi_wdata,\n   input  logic [7:0]                   dma_axi_wstrb,\n   input  logic                         dma_axi_wlast,\n\n   output logic                         dma_axi_bvalid,\n   input  logic                         dma_axi_bready,\n   output logic [1:0]                   dma_axi_bresp,\n   output logic [`RV_DMA_BUS_TAG-1:0]   dma_axi_bid,\n\n   // AXI Read Channels\n   input  logic                         dma_axi_arvalid,\n   output logic                         dma_axi_arready,\n   input  logic [`RV_DMA_BUS_TAG-1:0]   dma_axi_arid,\n   input  logic [31:0]                  dma_axi_araddr,\n   input  logic [2:0]                   dma_axi_arsize,\n   input  logic [2:0]                   dma_axi_arprot,\n   input  logic [7:0]                   dma_axi_arlen,\n   input  logic [1:0]                   dma_axi_arburst,\n\n   output logic                         dma_axi_rvalid,\n   input  logic                         dma_axi_rready,\n   output logic [`RV_DMA_BUS_TAG-1:0]   dma_axi_rid,\n   output logic [63:0]                  dma_axi_rdata,\n   output logic [1:0]                   dma_axi_rresp,\n   output logic                         dma_axi_rlast,\n\n   // clk ratio signals\n   input logic                       lsu_bus_clk_en, // Clock ratio b/w cpu core clk & AHB master interface\n   input logic                       ifu_bus_clk_en, // Clock ratio b/w cpu core clk & AHB master interface\n   input logic                       dbg_bus_clk_en, // Clock ratio b/w cpu core clk & AHB master interface\n   input logic                       dma_bus_clk_en, // Clock ratio b/w cpu core clk & AHB slave interface\n\n\n//   input logic                   ext_int,\n   input logic                       timer_int,\n   input logic [`RV_PIC_TOTAL_INT:1] extintsrc_req,\n\n   output logic [1:0] dec_tlu_perfcnt0, // toggles when perf counter 0 has an event inc\n   output logic [1:0] dec_tlu_perfcnt1,\n   output logic [1:0] dec_tlu_perfcnt2,\n   output logic [1:0] dec_tlu_perfcnt3,\n\n   //Debug module\n   input  logic                  dmi_reg_en,\n   input  logic [6:0]            dmi_reg_addr,\n   input  logic                  dmi_reg_wr_en,\n   input  logic [31:0] \t         dmi_reg_wdata,\n   output logic [31:0] \t         dmi_reg_rdata,\n   input  logic                  dmi_hard_reset,\n\n   // external MPC halt/run interface\n   input logic mpc_debug_halt_req, // Async halt request\n   input logic mpc_debug_run_req, // Async run request\n   input logic mpc_reset_run_req, // Run/halt after reset\n   output logic mpc_debug_halt_ack, // Halt ack\n   output logic mpc_debug_run_ack, // Run ack\n   output logic debug_brkpt_status, // debug breakpoint\n\n   input logic                       i_cpu_halt_req, // Async halt req to CPU\n   output logic                      o_cpu_halt_ack, // core response to halt\n   output logic                      o_cpu_halt_status, // 1'b1 indicates core is halted\n   output logic                      o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request\n   input logic                       i_cpu_run_req, // Async restart req to CPU\n   output logic                      o_cpu_run_ack, // Core response to run req\n   input logic                       scan_mode, // To enable scan mode\n   input logic                       mbist_mode // to enable mbist\n);\n\n`include \"global.h\"\n\n   // DCCM ports\n   logic         dccm_wren;\n   logic         dccm_rden;\n   logic [DCCM_BITS-1:0]  dccm_wr_addr;\n   logic [DCCM_BITS-1:0]  dccm_rd_addr_lo;\n   logic [DCCM_BITS-1:0]  dccm_rd_addr_hi;\n   logic [DCCM_FDATA_WIDTH-1:0]  dccm_wr_data;\n\n   logic [DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_lo;\n   logic [DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_hi;\n\n   logic         lsu_freeze_dc3;\n\n   // PIC ports\n\n   // Icache & Itag ports\n   logic [31:2]  ic_rw_addr;\n   logic [3:0]   ic_wr_en  ;     // Which way to write\n   logic         ic_rd_en ;\n\n\n   logic [3:0]   ic_tag_valid;   // Valid from the I$ tag valid outside (in flops).\n\n   logic [3:0]   ic_rd_hit;      // ic_rd_hit[3:0]\n   logic         ic_tag_perr;    // Ic tag parity error\n\n   logic [15:2]  ic_debug_addr;      // Read/Write addresss to the Icache.\n   logic         ic_debug_rd_en;     // Icache debug rd\n   logic         ic_debug_wr_en;     // Icache debug wr\n   logic         ic_debug_tag_array; // Debug tag array\n   logic [3:0]   ic_debug_way;       // Debug way. Rd or Wr.\n\n`ifdef RV_ICACHE_ECC\n   logic [24:0]  ictag_debug_rd_data;// Debug icache tag.\n   logic [83:0]  ic_wr_data;         // ic_wr_data[135:0]\n   logic [167:0] ic_rd_data;         // ic_rd_data[135:0]\n   logic [41:0]  ic_debug_wr_data;   // Debug wr cache.\n`else\n   logic [20:0]  ictag_debug_rd_data;// Debug icache tag.\n   logic [67:0]  ic_wr_data;         // ic_wr_data[135:0]\n   logic [135:0] ic_rd_data;         // ic_rd_data[135:0]\n   logic [33:0]  ic_debug_wr_data;   // Debug wr cache.\n`endif\n\n   logic [127:0] ic_premux_data;\n   logic         ic_sel_premux_data;\n\n`ifdef RV_ICCM_ENABLE\n   // ICCM ports\n   logic [`RV_ICCM_BITS-1:2]    iccm_rw_addr;\n   logic           iccm_wren;\n   logic           iccm_rden;\n   logic [2:0]     iccm_wr_size;\n   logic [77:0]    iccm_wr_data;\n   logic [155:0]   iccm_rd_data;\n`endif\n\n   logic        core_rst_l;     // Core reset including rst_l and dbg_rst_l\n   logic        jtag_tdoEn;\n\n   logic        dccm_clk_override;\n   logic        icm_clk_override;\n   logic        dec_tlu_core_ecc_disable;\n\n   // Instantiate the veer core\n   veer veer (\n          .*\n          );\n\n   // Instantiate the mem\n   mem  mem (\n        .rst_l(core_rst_l),\n        .*\n        );\n\n\nendmodule\n\n`default_nettype none\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2020 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: Top wrapper file with el2_veer/mem instantiated inside\n// Comments:\n//\n//********************************************************************************\n`default_nettype wire\nmodule veer_wrapper_dmi\nimport el2_pkg::*;\n #(\n`include \"el2_param.vh\"\n)\n(\n   input logic                             clk,\n   input logic                             rst_l,\n   input logic                             dbg_rst_l,\n   input logic [31:1]                      rst_vec,\n   input logic                             nmi_int,\n   input logic [31:1]                      nmi_vec,\n\n\n   output logic [31:0]                     trace_rv_i_insn_ip,\n   output logic [63:0]                     trace_rv_i_address_ip,\n   output logic [2:0]                      trace_rv_i_valid_ip,\n   output logic [1:0]                      trace_rv_i_exception_ip,\n   output logic [4:0]                      trace_rv_i_ecause_ip,\n   output logic [1:0]                      trace_rv_i_interrupt_ip,\n   output logic [31:0]                     trace_rv_i_tval_ip,\n\n   // Bus signals\n\n   //-------------------------- LSU AXI signals--------------------------\n   // AXI Write Channels\n   output logic                            lsu_axi_awvalid,\n   input  logic                            lsu_axi_awready,\n   output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid,\n   output logic [31:0]                     lsu_axi_awaddr,\n   output logic [3:0]                      lsu_axi_awregion,\n   output logic [7:0]                      lsu_axi_awlen,\n   output logic [2:0]                      lsu_axi_awsize,\n   output logic [1:0]                      lsu_axi_awburst,\n   output logic                            lsu_axi_awlock,\n   output logic [3:0]                      lsu_axi_awcache,\n   output logic [2:0]                      lsu_axi_awprot,\n   output logic [3:0]                      lsu_axi_awqos,\n\n   output logic                            lsu_axi_wvalid,\n   input  logic                            lsu_axi_wready,\n   output logic [63:0]                     lsu_axi_wdata,\n   output logic [7:0]                      lsu_axi_wstrb,\n   output logic                            lsu_axi_wlast,\n\n   input  logic                            lsu_axi_bvalid,\n   output logic                            lsu_axi_bready,\n   input  logic [1:0]                      lsu_axi_bresp,\n   input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid,\n\n   // AXI Read Channels\n   output logic                            lsu_axi_arvalid,\n   input  logic                            lsu_axi_arready,\n   output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid,\n   output logic [31:0]                     lsu_axi_araddr,\n   output logic [3:0]                      lsu_axi_arregion,\n   output logic [7:0]                      lsu_axi_arlen,\n   output logic [2:0]                      lsu_axi_arsize,\n   output logic [1:0]                      lsu_axi_arburst,\n   output logic                            lsu_axi_arlock,\n   output logic [3:0]                      lsu_axi_arcache,\n   output logic [2:0]                      lsu_axi_arprot,\n   output logic [3:0]                      lsu_axi_arqos,\n\n   input  logic                            lsu_axi_rvalid,\n   output logic                            lsu_axi_rready,\n   input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid,\n   input  logic [63:0]                     lsu_axi_rdata,\n   input  logic [1:0]                      lsu_axi_rresp,\n   input  logic                            lsu_axi_rlast,\n\n   //-------------------------- IFU AXI signals--------------------------\n   // AXI Write Channels\n   output logic                            ifu_axi_awvalid,\n   input  logic                            ifu_axi_awready,\n   output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid,\n   output logic [31:0]                     ifu_axi_awaddr,\n   output logic [3:0]                      ifu_axi_awregion,\n   output logic [7:0]                      ifu_axi_awlen,\n   output logic [2:0]                      ifu_axi_awsize,\n   output logic [1:0]                      ifu_axi_awburst,\n   output logic                            ifu_axi_awlock,\n   output logic [3:0]                      ifu_axi_awcache,\n   output logic [2:0]                      ifu_axi_awprot,\n   output logic [3:0]                      ifu_axi_awqos,\n\n   output logic                            ifu_axi_wvalid,\n   input  logic                            ifu_axi_wready,\n   output logic [63:0]                     ifu_axi_wdata,\n   output logic [7:0]                      ifu_axi_wstrb,\n   output logic                            ifu_axi_wlast,\n\n   input  logic                            ifu_axi_bvalid,\n   output logic                            ifu_axi_bready,\n   input  logic [1:0]                      ifu_axi_bresp,\n   input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_bid,\n\n   // AXI Read Channels\n   output logic                            ifu_axi_arvalid,\n   input  logic                            ifu_axi_arready,\n   output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid,\n   output logic [31:0]                     ifu_axi_araddr,\n   output logic [3:0]                      ifu_axi_arregion,\n   output logic [7:0]                      ifu_axi_arlen,\n   output logic [2:0]                      ifu_axi_arsize,\n   output logic [1:0]                      ifu_axi_arburst,\n   output logic                            ifu_axi_arlock,\n   output logic [3:0]                      ifu_axi_arcache,\n   output logic [2:0]                      ifu_axi_arprot,\n   output logic [3:0]                      ifu_axi_arqos,\n\n   input  logic                            ifu_axi_rvalid,\n   output logic                            ifu_axi_rready,\n   input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid,\n   input  logic [63:0]                     ifu_axi_rdata,\n   input  logic [1:0]                      ifu_axi_rresp,\n   input  logic                            ifu_axi_rlast,\n\n   //-------------------------- SB AXI signals--------------------------\n   // AXI Write Channels\n   output logic                            sb_axi_awvalid,\n   input  logic                            sb_axi_awready,\n   output logic [pt.SB_BUS_TAG-1:0]        sb_axi_awid,\n   output logic [31:0]                     sb_axi_awaddr,\n   output logic [3:0]                      sb_axi_awregion,\n   output logic [7:0]                      sb_axi_awlen,\n   output logic [2:0]                      sb_axi_awsize,\n   output logic [1:0]                      sb_axi_awburst,\n   output logic                            sb_axi_awlock,\n   output logic [3:0]                      sb_axi_awcache,\n   output logic [2:0]                      sb_axi_awprot,\n   output logic [3:0]                      sb_axi_awqos,\n\n   output logic                            sb_axi_wvalid,\n   input  logic                            sb_axi_wready,\n   output logic [63:0]                     sb_axi_wdata,\n   output logic [7:0]                      sb_axi_wstrb,\n   output logic                            sb_axi_wlast,\n\n   input  logic                            sb_axi_bvalid,\n   output logic                            sb_axi_bready,\n   input  logic [1:0]                      sb_axi_bresp,\n   input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_bid,\n\n   // AXI Read Channels\n   output logic                            sb_axi_arvalid,\n   input  logic                            sb_axi_arready,\n   output logic [pt.SB_BUS_TAG-1:0]        sb_axi_arid,\n   output logic [31:0]                     sb_axi_araddr,\n   output logic [3:0]                      sb_axi_arregion,\n   output logic [7:0]                      sb_axi_arlen,\n   output logic [2:0]                      sb_axi_arsize,\n   output logic [1:0]                      sb_axi_arburst,\n   output logic                            sb_axi_arlock,\n   output logic [3:0]                      sb_axi_arcache,\n   output logic [2:0]                      sb_axi_arprot,\n   output logic [3:0]                      sb_axi_arqos,\n\n   input  logic                            sb_axi_rvalid,\n   output logic                            sb_axi_rready,\n   input  logic [pt.SB_BUS_TAG-1:0]        sb_axi_rid,\n   input  logic [63:0]                     sb_axi_rdata,\n   input  logic [1:0]                      sb_axi_rresp,\n   input  logic                            sb_axi_rlast,\n\n   //-------------------------- DMA AXI signals--------------------------\n   // AXI Write Channels\n   input  logic                            dma_axi_awvalid,\n   output logic                            dma_axi_awready,\n   input  logic [pt.DMA_BUS_TAG-1:0]       dma_axi_awid,\n   input  logic [31:0]                     dma_axi_awaddr,\n   input  logic [2:0]                      dma_axi_awsize,\n   input  logic [2:0]                      dma_axi_awprot,\n   input  logic [7:0]                      dma_axi_awlen,\n   input  logic [1:0]                      dma_axi_awburst,\n\n\n   input  logic                            dma_axi_wvalid,\n   output logic                            dma_axi_wready,\n   input  logic [63:0]                     dma_axi_wdata,\n   input  logic [7:0]                      dma_axi_wstrb,\n   input  logic                            dma_axi_wlast,\n\n   output logic                            dma_axi_bvalid,\n   input  logic                            dma_axi_bready,\n   output logic [1:0]                      dma_axi_bresp,\n   output logic [pt.DMA_BUS_TAG-1:0]       dma_axi_bid,\n\n   // AXI Read Channels\n   input  logic                            dma_axi_arvalid,\n   output logic                            dma_axi_arready,\n   input  logic [pt.DMA_BUS_TAG-1:0]       dma_axi_arid,\n   input  logic [31:0]                     dma_axi_araddr,\n   input  logic [2:0]                      dma_axi_arsize,\n   input  logic [2:0]                      dma_axi_arprot,\n   input  logic [7:0]                      dma_axi_arlen,\n   input  logic [1:0]                      dma_axi_arburst,\n\n   output logic                            dma_axi_rvalid,\n   input  logic                            dma_axi_rready,\n   output logic [pt.DMA_BUS_TAG-1:0]       dma_axi_rid,\n   output logic [63:0]                     dma_axi_rdata,\n   output logic [1:0]                      dma_axi_rresp,\n   output logic                            dma_axi_rlast,\n\n   // clk ratio signals\n   input logic                             lsu_bus_clk_en, // Clock ratio b/w cpu core clk & AHB master interface\n   input logic                             ifu_bus_clk_en, // Clock ratio b/w cpu core clk & AHB master interface\n   input logic                             dbg_bus_clk_en, // Clock ratio b/w cpu core clk & AHB master interface\n   input logic                             dma_bus_clk_en, // Clock ratio b/w cpu core clk & AHB slave interface\n\n   input logic                             timer_int,\n   input logic [pt.PIC_TOTAL_INT:1]        extintsrc_req,\n\n   output logic                            dec_tlu_perfcnt0, // toggles when slot0 perf counter 0 has an event inc\n   output logic                            dec_tlu_perfcnt1,\n   output logic                            dec_tlu_perfcnt2,\n   output logic                            dec_tlu_perfcnt3,\n\n   //Debug module\n   input  logic                            dmi_reg_en,\n   input  logic [6:0]                      dmi_reg_addr,\n   input  logic                            dmi_reg_wr_en,\n   input  logic [31:0] \t            dmi_reg_wdata,\n   output logic [31:0] \t            dmi_reg_rdata,\n   input  logic                            dmi_hard_reset,\n\n   // external MPC halt/run interface\n   input logic                             mpc_debug_halt_req, // Async halt request\n   input logic                             mpc_debug_run_req,  // Async run request\n   input logic                             mpc_reset_run_req,  // Run/halt after reset\n   output logic                            mpc_debug_halt_ack, // Halt ack\n   output logic                            mpc_debug_run_ack,  // Run ack\n   output logic                            debug_brkpt_status, // debug breakpoint\n\n   input logic                             i_cpu_halt_req,      // Async halt req to CPU\n   output logic                            o_cpu_halt_ack,      // core response to halt\n   output logic                            o_cpu_halt_status,   // 1'b1 indicates core is halted\n   output logic                            o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request\n   input logic                             i_cpu_run_req, // Async restart req to CPU\n   output logic                            o_cpu_run_ack, // Core response to run req\n   input logic                             scan_mode,     // To enable scan mode\n   input logic                             mbist_mode     // to enable mbist\n);\n\n   el2_dccm_ext_in_pkt_t  [pt.DCCM_NUM_BANKS-1:0] dccm_ext_in_pkt;\n   el2_ccm_ext_in_pkt_t  [pt.ICCM_NUM_BANKS-1:0] iccm_ext_in_pkt;\n   el2_ic_data_ext_in_pkt_t  [pt.ICACHE_NUM_WAYS-1:0][pt.ICACHE_BANKS_WAY-1:0] ic_data_ext_in_pkt;\n   el2_ic_tag_ext_in_pkt_t  [pt.ICACHE_NUM_WAYS-1:0] ic_tag_ext_in_pkt;\n\n   logic                             active_l2clk;\n   logic                             free_l2clk;\n\n   // DCCM ports\n   logic         dccm_wren;\n   logic         dccm_rden;\n   logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_lo;\n   logic [pt.DCCM_BITS-1:0]         dccm_wr_addr_hi;\n   logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_lo;\n   logic [pt.DCCM_BITS-1:0]         dccm_rd_addr_hi;\n   logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo;\n   logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi;\n\n   logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_lo;\n   logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_rd_data_hi;\n\n   // PIC ports\n\n   // Icache & Itag ports\n   logic [31:1]  ic_rw_addr;\n   logic [pt.ICACHE_NUM_WAYS-1:0]   ic_wr_en  ;     // Which way to write\n   logic         ic_rd_en ;\n\n\n   logic [pt.ICACHE_NUM_WAYS-1:0]   ic_tag_valid;   // Valid from the I$ tag valid outside (in flops).\n\n   logic [pt.ICACHE_NUM_WAYS-1:0]   ic_rd_hit;      // ic_rd_hit[3:0]\n   logic         ic_tag_perr;                       // Ic tag parity error\n\n   logic [pt.ICACHE_INDEX_HI:3]  ic_debug_addr;     // Read/Write addresss to the Icache.\n   logic         ic_debug_rd_en;                    // Icache debug rd\n   logic         ic_debug_wr_en;                    // Icache debug wr\n   logic         ic_debug_tag_array;                // Debug tag array\n   logic [pt.ICACHE_NUM_WAYS-1:0]   ic_debug_way;   // Debug way. Rd or Wr.\n\n   logic [25:0]  ictag_debug_rd_data;               // Debug icache tag.\n   logic [pt.ICACHE_BANKS_WAY-1:0][70:0]  ic_wr_data;\n   logic [63:0]  ic_rd_data;\n   logic [70:0]  ic_debug_rd_data;                  // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC\n   logic [70:0]  ic_debug_wr_data;                  // Debug wr cache.\n\n   logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr;       // ecc error per bank\n   logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr;       // parity error per bank\n\n   logic [63:0]  ic_premux_data;\n   logic         ic_sel_premux_data;\n\n   // ICCM ports\n   logic [pt.ICCM_BITS-1:1]    iccm_rw_addr;\n   logic           iccm_wren;\n   logic           iccm_rden;\n   logic [2:0]     iccm_wr_size;\n   logic [77:0]    iccm_wr_data;\n   logic           iccm_buf_correct_ecc;\n   logic           iccm_correction_state;\n\n   logic [63:0]    iccm_rd_data;\n   logic [77:0]    iccm_rd_data_ecc;\n\n   logic        core_rst_l;                         // Core reset including rst_l and dbg_rst_l\n   logic        jtag_tdoEn;\n\n   logic        dccm_clk_override;\n   logic        icm_clk_override;\n   logic        dec_tlu_core_ecc_disable;\n\n //// AHB LITE BUS\n   logic [31:0]              haddr;\n   logic [2:0]               hburst;\n   logic                     hmastlock;\n   logic [3:0]               hprot;\n   logic [2:0]               hsize;\n   logic [1:0]               htrans;\n   logic                     hwrite;\n\n   logic [63:0]              hrdata;\n   logic                     hready;\n   logic                     hresp;\n\n   // LSU AHB Master\n   logic [31:0]              lsu_haddr;\n   logic [2:0]               lsu_hburst;\n   logic                     lsu_hmastlock;\n   logic [3:0]               lsu_hprot;\n   logic [2:0]               lsu_hsize;\n   logic [1:0]               lsu_htrans;\n   logic                     lsu_hwrite;\n   logic [63:0]              lsu_hwdata;\n\n   logic [63:0]              lsu_hrdata;\n   logic                     lsu_hready;\n   logic                     lsu_hresp;\n   // Debug Syster Bus AHB\n   logic [31:0]              sb_haddr;\n   logic [2:0]               sb_hburst;\n   logic                     sb_hmastlock;\n   logic [3:0]               sb_hprot;\n   logic [2:0]               sb_hsize;\n   logic [1:0]               sb_htrans;\n   logic                     sb_hwrite;\n   logic [63:0]              sb_hwdata;\n\n    logic [63:0]             sb_hrdata;\n    logic                    sb_hready;\n    logic                    sb_hresp;\n\n   // DMA Slave\n   logic                     dma_hsel;\n   logic [31:0]              dma_haddr;\n   logic [2:0]               dma_hburst;\n   logic                     dma_hmastlock;\n   logic [3:0]               dma_hprot;\n   logic [2:0]               dma_hsize;\n   logic [1:0]               dma_htrans;\n   logic                     dma_hwrite;\n   logic [63:0]              dma_hwdata;\n   logic                     dma_hreadyin;\n\n   logic [63:0]              dma_hrdata;\n   logic                     dma_hreadyout;\n   logic                     dma_hresp;\n\n\n\n   // AHB\n   assign  hrdata[63:0]                           = '0;\n   assign  hready                                 = '0;\n   assign  hresp                                  = '0;\n   // LSU\n   assign  lsu_hrdata[63:0]                       = '0;\n   assign  lsu_hready                             = '0;\n   assign  lsu_hresp                              = '0;\n   // Debu\n   assign  sb_hrdata[63:0]                        = '0;\n   assign  sb_hready                              = '0;\n   assign  sb_hresp                               = '0;\n\n   // DMA\n   assign  dma_hsel                               = '0;\n   assign  dma_haddr[31:0]                        = '0;\n   assign  dma_hburst[2:0]                        = '0;\n   assign  dma_hmastlock                          = '0;\n   assign  dma_hprot[3:0]                         = '0;\n   assign  dma_hsize[2:0]                         = '0;\n   assign  dma_htrans[1:0]                        = '0;\n   assign  dma_hwrite                             = '0;\n   assign  dma_hwdata[63:0]                       = '0;\n   assign  dma_hreadyin                           = '0;\n\n   // Instantiate the el2_veer core\n   el2_veer veer (\n                                .soft_int (1'b0),\n                                .core_id  (28'd0),\n                                .trace_rv_i_address_ip (trace_rv_i_address_ip[31:0]),\n                                .trace_rv_i_valid_ip (trace_rv_i_valid_ip[0]),\n                                .trace_rv_i_exception_ip (trace_rv_i_exception_ip[0]),\n                                .trace_rv_i_interrupt_ip (trace_rv_i_interrupt_ip[0]),\n                                .*\n                                );\n\n   // Instantiate the mem\n   el2_mem"}
{"text": "   mem (\n                             .clk(active_l2clk),\n                             .rst_l(core_rst_l),\n                             .*\n                             );\n\nendmodule\n\n"}
{"text": "// SPDX-License-Identifier: Apache-2.0\n// Copyright 2019 Western Digital Corporation or its affiliates.\n//\n// Licensed under the Apache License, Version 2.0 (the \"License\");\n// you may not use this file except in compliance with the License.\n// You may obtain a copy of the License at\n//\n// http://www.apache.org/licenses/LICENSE-2.0\n//\n// Unless required by applicable law or agreed to in writing, software\n// distributed under the License is distributed on an \"AS IS\" BASIS,\n// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n// See the License for the specific language governing permissions and\n// limitations under the License.\n\n//********************************************************************************\n// $Id$\n//\n// Function: Wrapper for on-chip memory instantiations\n// Comments:\n//\n//********************************************************************************\n\n`default_nettype none\nmodule wb_mem_wrapper\n  #(parameter MEM_SIZE = 0,\n    parameter mem_clear = 0,\n    parameter INIT_FILE = \"\")\n  (\n   input wire \t\t\t     i_clk,\n   input wire \t\t\t     i_rst,\n   input wire [$clog2(MEM_SIZE)-1:2] i_wb_adr,\n   input wire [31:0] \t\t     i_wb_dat,\n   input wire [3:0] \t\t     i_wb_sel,\n   input wire \t\t\t     i_wb_we ,\n   input wire \t\t\t     i_wb_cyc,\n   input wire \t\t\t     i_wb_stb,\n   output reg \t\t\t     o_wb_ack,\n   output wire [31:0] \t\t     o_wb_rdt);\n\n   wire [31:0] \t mem_addr;\n   wire [63:0] \t mem_wdata;\n   wire [63:0] \t mem_rdata;\n\n   wire [7:0] \t mem_we;\n\n   assign mem_we[3:0] = (i_wb_cyc & i_wb_stb & i_wb_we & !i_wb_adr[2]) ? i_wb_sel : 4'd0;\n   assign mem_we[7:4] = (i_wb_cyc & i_wb_stb & i_wb_we &  i_wb_adr[2]) ? i_wb_sel : 4'd0;\n\n   assign mem_wdata = {i_wb_dat, i_wb_dat};\n\n   assign o_wb_rdt = i_wb_adr[2] ? mem_rdata[63:32] : mem_rdata[31:0];\n\n   always @(posedge i_clk) begin\n      o_wb_ack <= i_wb_cyc & i_wb_stb & !o_wb_ack;\n      if (i_rst)\n\to_wb_ack <= 1'b0;\n   end\n\n   dpram64\n     #(.SIZE (MEM_SIZE),\n       .mem_clear (mem_clear),\n       .memfile (INIT_FILE))\n   ram\n     (.clk   (i_clk),\n      .we    (mem_we),\n      .din   (mem_wdata),\n      .waddr ({i_wb_adr[$clog2(MEM_SIZE)-1:3],3'b000}),\n      .raddr ({i_wb_adr[$clog2(MEM_SIZE)-1:3],3'b000}),\n      .dout  (mem_rdata));\n\nendmodule\n"}
