INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab16_pipeline/lab16_pipeline.srcs/sources_1/imports/new/pipelining.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelining'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab16_pipeline/lab16_pipeline.srcs/sim_1/imports/new/pipelining_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelining_tb'
