###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:45:09 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup_analysis_view2
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup_analysis_view3
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold_analysis_view2
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold_analysis_view3
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 12
Nr. of Sinks                   : 297
Nr. of Buffer                  : 49
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U4/dut0/F/current_state_reg[0]/CK 1569.3(ps)
Min trig. edge delay at sink(R): U4/dut0/S/counter_reg[0]/CK 1436.2(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1436.2~1569.3(ps)      0~0(ps)             
Fall Phase Delay               : 1433.7~1798(ps)        0~0(ps)             
Trig. Edge Skew                : 133.1(ps)              200(ps)             
Rise Skew                      : 133.1(ps)              
Fall Skew                      : 364.3(ps)              
Max. Rise Buffer Tran          : 229.6(ps)              50(ps)              
Max. Fall Buffer Tran          : 209.2(ps)              50(ps)              
Max. Rise Sink Tran            : 122.7(ps)              50(ps)              
Max. Fall Sink Tran            : 114.7(ps)              50(ps)              
Min. Rise Buffer Tran          : 21.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 19.5(ps)               0(ps)               
Min. Rise Sink Tran            : 48(ps)                 0(ps)               
Min. Fall Sink Tran            : 44.2(ps)               0(ps)               

view setup1_analysis_view : skew = 133.1ps (required = 200ps)
view setup_analysis_view2 : skew = 133.1ps (required = 200ps)
view setup_analysis_view3 : skew = 133.1ps (required = 200ps)
view hold1_analysis_view : skew = 79.1ps (required = 200ps)
view hold_analysis_view2 : skew = 79.1ps (required = 200ps)
view hold_analysis_view3 : skew = 79.1ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
scan_clk__L3_I0/A                [52.8 52.4](ps)        50(ps)              
UART_CLK_scan__L1_I0/A           [107.8 116.2](ps)      50(ps)              
U10/div_clk_reg/CK               [107.8 116.2](ps)      50(ps)              
UART_CLK_scan__L2_I1/A           [62.5 57.5](ps)        50(ps)              
UART_CLK_scan__L2_I0/A           [62.5 57.5](ps)        50(ps)              
U10/U75/B                        [184.2 143.8](ps)      50(ps)              
scan_clk__L6_I0/A                [52.4 52](ps)          50(ps)              
UART_CLK_scan__L3_I1/A           [51.9 48](ps)          50(ps)              
M5/U1/A                          [145.8 157.3](ps)      50(ps)              
scan_clk__L7_I0/A                [50.7 50.2](ps)        50(ps)              
TX_CLK_scan__L1_I0/A             [85.9 94.3](ps)        50(ps)              
UART_CLK_scan__L5_I0/A           [94.2 92.2](ps)        50(ps)              
TX_CLK_scan__L2_I0/A             [82.9 56.6](ps)        50(ps)              
scan_clk__L9_I1/A                [54.8 54.3](ps)        50(ps)              
scan_clk__L9_I0/A                [54.8 54.3](ps)        50(ps)              
TX_CLK_scan__L3_I1/A             [65.7 65.7](ps)        50(ps)              
TX_CLK_scan__L3_I0/A             [65.7 65.7](ps)        50(ps)              
scan_clk__L10_I0/A               [50.9 50.4](ps)        50(ps)              
U7/Q_reg[0]/CK                   [55.6 53.8](ps)        50(ps)              
U7/Q_reg[1]/CK                   [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[0]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[1]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[2]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[3]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[0]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[2]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[3]/CK                [55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[3]/CK            [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[1]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[2]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[3]/CK       [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[1]/CK                [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[1]/CK[55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[0]/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[2]/CK[55.6 53.8](ps)        50(ps)              
U4/dut0/F/busy_reg/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[0]/CK[55 53.1](ps)          50(ps)              
U4/dut0/P/PAR_BIT_reg/CK         [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[0]/CK      [54.9 53](ps)          50(ps)              
U4/dut0/S/counter_reg[1]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[2]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[3]/CK      [54.9 53.1](ps)        50(ps)              
U4/dut0/S/mem_reg[0]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[1]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[2]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[4]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[5]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[6]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[7]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/TX_OUT_reg/CK            [55 53.1](ps)          50(ps)              
U8/U2/R_PTR_reg[2]/CK            [54.9 53.1](ps)        50(ps)              
U8/U2/r_gray_out_reg[0]/CK       [54.9 53](ps)          50(ps)              
U4/dut0/S/mem_reg[3]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/ser_data_reg/CK        [54.9 53](ps)          50(ps)              
U8/U2/R_PTR_reg[1]/CK            [54.9 53](ps)          50(ps)              
REF_CLK_scan__L1_I0/A            [166.2 146.3](ps)      50(ps)              
U3/U0_TLATNCAX12M/CK             [166.2 146.3](ps)      50(ps)              
M6/U1/A                          [229.6 209.2](ps)      50(ps)              
M5/U1/A                          [144.9 154.9](ps)      50(ps)              
TX_CLK_scan__L1_I0/A             [85.2 103.2](ps)       50(ps)              
RX_CLK_scan__L1_I0/A             [87.9 104.9](ps)       50(ps)              
REF_CLK_scan__L2_I0/A            [76.8 70.1](ps)        50(ps)              
ALU_CLK__L1_I0/A                 [95.9 75.6](ps)        50(ps)              
UART_CLK_scan__L9_I0/A           [51.4 47.6](ps)        50(ps)              
RX_CLK_scan__L1_I0/A             [88.9 95.9](ps)        50(ps)              
TX_CLK_scan__L1_I0/A             [85.9 94.3](ps)        50(ps)              
TX_CLK_scan__L2_I0/A             [82.9 56.6](ps)        50(ps)              
RX_CLK_scan__L2_I0/A             [94.5 61.3](ps)        50(ps)              
REF_CLK_scan__L3_I4/A            [141.3 131](ps)        50(ps)              
REF_CLK_scan__L3_I3/A            [141.3 131](ps)        50(ps)              
REF_CLK_scan__L3_I2/A            [141.4 131](ps)        50(ps)              
REF_CLK_scan__L3_I1/A            [141.3 131](ps)        50(ps)              
REF_CLK_scan__L3_I0/A            [141.4 131](ps)        50(ps)              
ALU_CLK__L2_I0/A                 [58.6 60.6](ps)        50(ps)              
RX_CLK_scan__L2_I0/A             [94.5 61.3](ps)        50(ps)              
TX_CLK_scan__L2_I0/A             [82.9 56.6](ps)        50(ps)              
TX_CLK_scan__L3_I1/A             [65.7 65.7](ps)        50(ps)              
TX_CLK_scan__L3_I0/A             [65.7 65.7](ps)        50(ps)              
RX_CLK_scan__L3_I3/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I2/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I1/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I0/A             [79.7 75.3](ps)        50(ps)              
U8/U0/mem_reg[0][4]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[0][3]/CK           [65.4 62.1](ps)        50(ps)              
U8/U0/mem_reg[1][7]/CK           [65.5 62.1](ps)        50(ps)              
U8/U0/mem_reg[1][5]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[1][6]/CK           [65.5 62.1](ps)        50(ps)              
U8/U0/mem_reg[0][1]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[0][2]/CK           [65.5 62.1](ps)        50(ps)              
U8/U0/mem_reg[2][2]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][1]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][0]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][5]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[2][4]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][6]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[2][3]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[3][4]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][7]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[3][3]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[3][1]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[3][2]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[6][0]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][6]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[6][3]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[6][1]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[6][2]/CK           [64.4 60.9](ps)        50(ps)              
U5/Q_reg[0]/CK                   [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[3]/CK       [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[2]/CK       [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[0]/CK       [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[1]/CK       [64.4 60.9](ps)        50(ps)              
U0/ALU_OUT_reg_reg[0]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[0]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[1]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[3]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[2]/CK         [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[5]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[7]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[6]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[1]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[0]/CK              [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][0]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][6]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][5]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[0][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[0][6]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][3]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][2]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][0]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][1]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][3]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][2]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][4]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][1]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][5]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][6]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][0]/CK           [64.3 60.9](ps)        50(ps)              
U1/Reg_File_reg[6][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[0][4]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[6][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[0][3]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[6][2]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[0][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[6][0]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[7][4]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[7][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[7][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][0]/CK         [116.3 109](ps)        50(ps)              
U1/Reg_File_reg[7][2]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[4][0]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[4][2]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[4][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[2][6]/CK         [116.3 109](ps)        50(ps)              
U1/Reg_File_reg[4][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][4]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[1][3]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[0][2]/CK         [116.3 109](ps)        50(ps)              
U1/Reg_File_reg[0][6]/CK         [116.2 108.9](ps)      50(ps)              
U1/Reg_File_reg[5][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][2]/CK         [116.3 108.9](ps)      50(ps)              
U1/Reg_File_reg[5][2]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[0][7]/CK         [116.2 108.9](ps)      50(ps)              
U1/Reg_File_reg[2][7]/CK         [116.3 108.9](ps)      50(ps)              
U1/Reg_File_reg[6][4]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[5][1]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[2][4]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[2][2]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[7][0]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[0][0]/CK         [116.1 109](ps)        50(ps)              
U1/Reg_File_reg[7][5]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[6][5]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[5][4]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[6][7]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[5][0]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[4][4]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[2][5]/CK         [114.8 107.3](ps)      50(ps)              
U1/Reg_File_reg[5][5]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[2][0]/CK         [116.1 109](ps)        50(ps)              
U1/Reg_File_reg[5][6]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[6][6]/CK         [116.5 109.2](ps)      50(ps)              
U1/Reg_File_reg[5][7]/CK         [116.5 109.2](ps)      50(ps)              
U1/RdData_Valid_reg/CK           [115.5 108.1](ps)      50(ps)              
U1/RdData_reg[3]/CK              [116 108.8](ps)        50(ps)              
U1/RdData_reg[2]/CK              [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[4][7]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[4][5]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[4][6]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[3][2]/CK         [116 108.8](ps)        50(ps)              
U1/Reg_File_reg[7][6]/CK         [116.5 109.2](ps)      50(ps)              
U1/Reg_File_reg[3][6]/CK         [115.8 108.5](ps)      50(ps)              
U1/Reg_File_reg[7][7]/CK         [116.5 109.2](ps)      50(ps)              
U1/Reg_File_reg[2][3]/CK         [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[3][4]/CK         [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[3][3]/CK         [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[3][1]/CK         [116.1 108.9](ps)      50(ps)              
U1/Reg_File_reg[0][5]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[1][5]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[1][6]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[1][7]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[3][0]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[2][1]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[3][5]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[3][7]/CK         [121.3 113.2](ps)      50(ps)              
U1/RdData_reg[4]/CK              [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[4]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[2]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[6]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[5]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[7]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[1]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[3]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[8]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[9]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[15]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[14]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[11]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[12]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[10]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[13]/CK        [121.3 113.2](ps)      50(ps)              
U5/Q_reg[1]/CK                   [122 114.1](ps)        50(ps)              
U5/SYNC_RST_reg/CK               [122.1 114.2](ps)      50(ps)              
U8/U0/mem_reg[6][7]/CK           [122.1 114.3](ps)      50(ps)              
U8/U1/w_gray_out_reg[3]/CK       [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[6][4]/CK           [122.1 114.4](ps)      50(ps)              
U8/U1/W_PTR_reg[2]/CK            [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[6][6]/CK           [122.2 114.4](ps)      50(ps)              
U8/U1/w_gray_out_reg[2]/CK       [122.6 114.7](ps)      50(ps)              
U8/U1/w_gray_out_reg[1]/CK       [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[6][5]/CK           [122.2 114.4](ps)      50(ps)              
U8/U1/W_PTR_reg[1]/CK            [122.6 114.6](ps)      50(ps)              
U8/U1/W_PTR_reg[3]/CK            [122.6 114.7](ps)      50(ps)              
U8/D0/OUT_reg[3]/CK              [122.7 114.7](ps)      50(ps)              
U8/D0/OUT_reg[2]/CK              [122.7 114.7](ps)      50(ps)              
U8/U1/W_PTR_reg[0]/CK            [122.6 114.6](ps)      50(ps)              
U8/D0/Q_reg[0]/CK                [122.7 114.7](ps)      50(ps)              
U8/U1/w_gray_out_reg[0]/CK       [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[7][0]/CK           [122.5 114.6](ps)      50(ps)              
U8/D0/Q_reg[3]/CK                [122.7 114.7](ps)      50(ps)              
U8/U0/mem_reg[5][5]/CK           [122.2 114.4](ps)      50(ps)              
U8/U0/mem_reg[7][7]/CK           [122.6 114.6](ps)      50(ps)              
U8/U0/mem_reg[7][6]/CK           [122.5 114.6](ps)      50(ps)              
U8/D0/OUT_reg[1]/CK              [122.7 114.7](ps)      50(ps)              
U8/D0/OUT_reg[0]/CK              [122.7 114.7](ps)      50(ps)              
U8/U0/mem_reg[1][3]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[1][0]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[1][2]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[0][0]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[1][1]/CK           [122.4 114.4](ps)      50(ps)              
U8/D0/Q_reg[2]/CK                [122.7 114.7](ps)      50(ps)              
U8/D0/Q_reg[1]/CK                [122.7 114.7](ps)      50(ps)              
U8/U0/mem_reg[7][3]/CK           [122.5 114.5](ps)      50(ps)              
U8/U0/mem_reg[7][5]/CK           [122.5 114.5](ps)      50(ps)              
U8/U0/mem_reg[7][4]/CK           [122.5 114.5](ps)      50(ps)              
U8/U0/mem_reg[5][4]/CK           [122.3 114.3](ps)      50(ps)              
U8/U0/mem_reg[0][5]/CK           [122.4 114.3](ps)      50(ps)              
U8/U0/mem_reg[1][4]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[7][1]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[7][2]/CK           [122.4 114.4](ps)      50(ps)              
ALU_CLK__L3_I0/A                 [72.3 50.1](ps)        50(ps)              
UART_CLK_scan__L11_I0/A          [61.7 55.6](ps)        50(ps)              
RX_CLK_scan__L3_I3/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I2/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I1/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I0/A             [79.7 75.3](ps)        50(ps)              
TX_CLK_scan__L3_I1/A             [65.7 65.7](ps)        50(ps)              
TX_CLK_scan__L3_I0/A             [65.7 65.7](ps)        50(ps)              
U7/Q_reg[0]/CK                   [55.6 53.8](ps)        50(ps)              
U7/Q_reg[1]/CK                   [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[0]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[1]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[2]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[3]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[0]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[2]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[3]/CK                [55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[3]/CK            [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[1]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[2]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[3]/CK       [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[1]/CK                [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[1]/CK[55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[0]/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[2]/CK[55.6 53.8](ps)        50(ps)              
U4/dut0/F/busy_reg/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[0]/CK[55 53.1](ps)          50(ps)              
U4/dut0/P/PAR_BIT_reg/CK         [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[0]/CK      [54.9 53](ps)          50(ps)              
U4/dut0/S/counter_reg[1]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[2]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[3]/CK      [54.9 53.1](ps)        50(ps)              
U4/dut0/S/mem_reg[0]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[1]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[2]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[4]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[5]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[6]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[7]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/TX_OUT_reg/CK            [55 53.1](ps)          50(ps)              
U8/U2/R_PTR_reg[2]/CK            [54.9 53.1](ps)        50(ps)              
U8/U2/r_gray_out_reg[0]/CK       [54.9 53](ps)          50(ps)              
U4/dut0/S/mem_reg[3]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/ser_data_reg/CK        [54.9 53](ps)          50(ps)              
U8/U2/R_PTR_reg[1]/CK            [54.9 53](ps)          50(ps)              
U4/dut1/D1/P_DATA_reg[6]/CK      [52.3 48.2](ps)        50(ps)              
U4/dut1/D1/P_DATA_reg[7]/CK      [52.3 48.2](ps)        50(ps)              
du/Q_reg[1]/CK                   [52.3 48.2](ps)        50(ps)              
du/enable_pulse_reg/CK           [52.3 48.2](ps)        50(ps)              
du/pulse_ff_reg/CK               [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[2]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[3]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[4]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[5]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[7]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[6]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[0]/CK            [52.3 48.2](ps)        50(ps)              
U4/dut1/D1/P_DATA_reg[6]/CK      [52.3 48.2](ps)        50(ps)              
U4/dut1/D1/P_DATA_reg[7]/CK      [52.3 48.2](ps)        50(ps)              
du/Q_reg[1]/CK                   [52.3 48.2](ps)        50(ps)              
du/enable_pulse_reg/CK           [52.3 48.2](ps)        50(ps)              
du/pulse_ff_reg/CK               [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[2]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[3]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[4]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[5]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[7]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[6]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[0]/CK            [52.3 48.2](ps)        50(ps)              
U7/Q_reg[0]/CK                   [55.6 53.8](ps)        50(ps)              
U7/Q_reg[1]/CK                   [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[0]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[1]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[2]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[3]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[0]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[2]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[3]/CK                [55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[3]/CK            [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[1]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[2]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[3]/CK       [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[1]/CK                [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[1]/CK[55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[0]/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[2]/CK[55.6 53.8](ps)        50(ps)              
U4/dut0/F/busy_reg/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[0]/CK[55 53.1](ps)          50(ps)              
U4/dut0/P/PAR_BIT_reg/CK         [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[0]/CK      [54.9 53](ps)          50(ps)              
U4/dut0/S/counter_reg[1]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[2]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[3]/CK      [54.9 53.1](ps)        50(ps)              
U4/dut0/S/mem_reg[0]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[1]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[2]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[4]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[5]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[6]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[7]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/TX_OUT_reg/CK            [55 53.1](ps)          50(ps)              
U8/U2/R_PTR_reg[2]/CK            [54.9 53.1](ps)        50(ps)              
U8/U2/r_gray_out_reg[0]/CK       [54.9 53](ps)          50(ps)              
U4/dut0/S/mem_reg[3]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/ser_data_reg/CK        [54.9 53](ps)          50(ps)              
U8/U2/R_PTR_reg[1]/CK            [54.9 53](ps)          50(ps)              
U6/Q_reg[0]/CK                   [50.9 46.8](ps)        50(ps)              
U6/Q_reg[1]/CK                   [50.9 46.8](ps)        50(ps)              
U6/SYNC_RST_reg/CK               [50.9 46.8](ps)        50(ps)              
U11/counter_reg[6]/CK            [50.9 46.8](ps)        50(ps)              
U11/div_clk_reg/CK               [50.9 46.8](ps)        50(ps)              
U11/counter_reg[7]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[0]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[4]/CK            [50.9 46.8](ps)        50(ps)              
U11/flag_reg/CK                  [50.9 46.8](ps)        50(ps)              
U11/counter_reg[3]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[0]/CK            [50.9 46.8](ps)        50(ps)              
U10/flag_reg/CK                  [50.9 46.8](ps)        50(ps)              
U10/counter_reg[1]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[1]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[5]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[7]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[2]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[4]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[3]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[2]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[5]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[6]/CK            [50.9 46.8](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 297
     Rise Delay	   : [1436.2(ps)  1569.3(ps)]
     Rise Skew	   : 133.1(ps)
     Fall Delay	   : [1433.7(ps)  1798(ps)]
     Fall Skew	   : 364.3(ps)


  Child Tree 1 from M4/U1/B: 
     nrSink : 100
     Rise Delay [1438.2(ps)  1569.3(ps)] Skew [131.1(ps)]
     Fall Delay[1564.3(ps)  1798(ps)] Skew=[233.7(ps)]


  Child Tree 2 from M3/U1/B: 
     nrSink : 197
     Rise Delay [1461.1(ps)  1532.5(ps)] Skew [71.4(ps)]
     Fall Delay[1447.3(ps)  1511.2(ps)] Skew=[63.9(ps)]


  Child Tree 3 from M5/U1/B: 
     nrSink : 37
     Rise Delay [1436.2(ps)  1442.2(ps)] Skew [6(ps)]
     Fall Delay[1433.7(ps)  1439.7(ps)] Skew=[6(ps)]


  Child Tree 4 from M6/U1/B: 
     nrSink : 41
     Rise Delay [1452.1(ps)  1456.9(ps)] Skew [4.8(ps)]
     Fall Delay[1447.6(ps)  1452.3(ps)] Skew=[4.7(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: M4/U1/B [57.9(ps) 60.5(ps)]
OUTPUT_TERM: M4/U1/Y [237.7(ps) 306.5(ps)]

Main Tree: 
     nrSink         : 100
     Rise Delay	   : [1438.2(ps)  1569.3(ps)]
     Rise Skew	   : 131.1(ps)
     Fall Delay	   : [1564.3(ps)  1798(ps)]
     Fall Skew	   : 233.7(ps)


  Child Tree 1 from U10/div_clk_reg/CK: 
     nrSink : 37
     Rise Delay [1563.3(ps)  1569.3(ps)] Skew [6(ps)]
     Fall Delay[1706.7(ps)  1712.7(ps)] Skew=[6(ps)]


  Child Tree 2 from U11/U65/A: 
     nrSink : 41
     Rise Delay [1533(ps)  1537.8(ps)] Skew [4.8(ps)]
     Fall Delay[1793.3(ps)  1798(ps)] Skew=[4.7(ps)]


  Child Tree 3 from U10/U75/A: 
     nrSink : 37
     Rise Delay [1446(ps)  1452(ps)] Skew [6(ps)]
     Fall Delay[1712.8(ps)  1718.8(ps)] Skew=[6(ps)]


  Main Tree from M4/U1/Y w/o tracing through gates: 
     nrSink : 22
     nrGate : 3
     Rise Delay [1438.2(ps)  1439.7(ps)] Skew [1.5(ps)]
     Fall Delay [1564.3(ps)  1565.8(ps)] Skew=[1.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U10/div_clk_reg/CK [238.6(ps) 307.4(ps)]
OUTPUT_TERM: U10/div_clk_reg/Q [869.5(ps) 841.5(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1563.3(ps)  1569.3(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1706.7(ps)  1712.7(ps)]
     Fall Skew	   : 6(ps)


  Child Tree 1 from U10/U75/B: 
     nrSink : 37
     Rise Delay [1563.3(ps)  1569.3(ps)] Skew [6(ps)]
     Fall Delay[1706.7(ps)  1712.7(ps)] Skew=[6(ps)]


  Main Tree from U10/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U10/U75/B [869.7(ps) 841.7(ps)]
OUTPUT_TERM: U10/U75/Y [1122.7(ps) 1191.9(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1563.3(ps)  1569.3(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1706.7(ps)  1712.7(ps)]
     Fall Skew	   : 6(ps)


  Child Tree 1 from M5/U1/A: 
     nrSink : 37
     Rise Delay [1563.3(ps)  1569.3(ps)] Skew [6(ps)]
     Fall Delay[1706.7(ps)  1712.7(ps)] Skew=[6(ps)]


  Main Tree from U10/U75/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: M5/U1/A [1122.8(ps) 1192(ps)]
OUTPUT_TERM: M5/U1/Y [1318.3(ps) 1447.2(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1563.3(ps)  1569.3(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1706.7(ps)  1712.7(ps)]
     Fall Skew	   : 6(ps)


  Main Tree from M5/U1/Y w/o tracing through gates: 
     nrSink : 37
     nrGate : 0
     Rise Delay [1563.3(ps)  1569.3(ps)] Skew [6(ps)]
     Fall Delay [1706.7(ps)  1712.7(ps)] Skew=[6(ps)]


**** Sub Tree Report ****
INPUT_TERM: M3/U1/B [893.3(ps) 817(ps)]
OUTPUT_TERM: M3/U1/Y [1112(ps) 1095.8(ps)]

Main Tree: 
     nrSink         : 197
     Rise Delay	   : [1461.1(ps)  1532.5(ps)]
     Rise Skew	   : 71.4(ps)
     Fall Delay	   : [1447.3(ps)  1511.2(ps)]
     Fall Skew	   : 63.9(ps)


  Child Tree 1 from U3/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [1531.8(ps)  1532.5(ps)] Skew [0.7(ps)]
     Fall Delay[1501.2(ps)  1501.9(ps)] Skew=[0.7(ps)]


  Main Tree from M3/U1/Y w/o tracing through gates: 
     nrSink : 180
     nrGate : 1
     Rise Delay [1461.1(ps)  1524.6(ps)] Skew [63.5(ps)]
     Fall Delay [1447.3(ps)  1511.2(ps)] Skew=[63.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U11/U65/A [794.1(ps) 895.5(ps)]
OUTPUT_TERM: U11/U65/Y [1057.7(ps) 1249.1(ps)]

Main Tree: 
     nrSink         : 41
     Rise Delay	   : [1533(ps)  1537.8(ps)]
     Rise Skew	   : 4.8(ps)
     Fall Delay	   : [1793.3(ps)  1798(ps)]
     Fall Skew	   : 4.7(ps)


  Child Tree 1 from M6/U1/A: 
     nrSink : 41
     Rise Delay [1533(ps)  1537.8(ps)] Skew [4.8(ps)]
     Fall Delay[1793.3(ps)  1798(ps)] Skew=[4.7(ps)]


  Main Tree from U11/U65/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U10/U75/A [794.1(ps) 895.5(ps)]
OUTPUT_TERM: U10/U75/Y [1005.6(ps) 1198.7(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1446(ps)  1452(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1712.8(ps)  1718.8(ps)]
     Fall Skew	   : 6(ps)


  Child Tree 1 from M5/U1/A: 
     nrSink : 37
     Rise Delay [1446(ps)  1452(ps)] Skew [6(ps)]
     Fall Delay[1712.8(ps)  1718.8(ps)] Skew=[6(ps)]


  Main Tree from U10/U75/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: M5/U1/B [1022.8(ps) 936.2(ps)]
OUTPUT_TERM: M5/U1/Y [1191.4(ps) 1171.6(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1436.2(ps)  1442.2(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1433.7(ps)  1439.7(ps)]
     Fall Skew	   : 6(ps)


  Main Tree from M5/U1/Y w/o tracing through gates: 
     nrSink : 37
     nrGate : 0
     Rise Delay [1436.2(ps)  1442.2(ps)] Skew [6(ps)]
     Fall Delay [1433.7(ps)  1439.7(ps)] Skew=[6(ps)]


**** Sub Tree Report ****
INPUT_TERM: M6/U1/B [1022.8(ps) 936.2(ps)]
OUTPUT_TERM: M6/U1/Y [1193.5(ps) 1173.8(ps)]

Main Tree: 
     nrSink         : 41
     Rise Delay	   : [1452.1(ps)  1456.9(ps)]
     Rise Skew	   : 4.8(ps)
     Fall Delay	   : [1447.6(ps)  1452.3(ps)]
     Fall Skew	   : 4.7(ps)


  Main Tree from M6/U1/Y w/o tracing through gates: 
     nrSink : 41
     nrGate : 0
     Rise Delay [1452.1(ps)  1456.9(ps)] Skew [4.8(ps)]
     Fall Delay [1447.6(ps)  1452.3(ps)] Skew=[4.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3/U0_TLATNCAX12M/CK [1117.1(ps) 1100.9(ps)]
OUTPUT_TERM: U3/U0_TLATNCAX12M/ECK [1295.1(ps) 1284.7(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1531.8(ps)  1532.5(ps)]
     Rise Skew	   : 0.7(ps)
     Fall Delay	   : [1501.2(ps)  1501.9(ps)]
     Fall Skew	   : 0.7(ps)


  Main Tree from U3/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1531.8(ps)  1532.5(ps)] Skew [0.7(ps)]
     Fall Delay [1501.2(ps)  1501.9(ps)] Skew=[0.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: M6/U1/A [1058.1(ps) 1249.5(ps)]
OUTPUT_TERM: M6/U1/Y [1274.1(ps) 1522.1(ps)]

Main Tree: 
     nrSink         : 41
     Rise Delay	   : [1533(ps)  1537.8(ps)]
     Rise Skew	   : 4.8(ps)
     Fall Delay	   : [1793.3(ps)  1798(ps)]
     Fall Skew	   : 4.7(ps)


  Main Tree from M6/U1/Y w/o tracing through gates: 
     nrSink : 41
     nrGate : 0
     Rise Delay [1533(ps)  1537.8(ps)] Skew [4.8(ps)]
     Fall Delay [1793.3(ps)  1798(ps)] Skew=[4.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: M5/U1/A [1005.7(ps) 1198.8(ps)]
OUTPUT_TERM: M5/U1/Y [1201(ps) 1453.3(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1446(ps)  1452(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1712.8(ps)  1718.8(ps)]
     Fall Skew	   : 6(ps)


  Main Tree from M5/U1/Y w/o tracing through gates: 
     nrSink : 37
     nrGate : 0
     Rise Delay [1446(ps)  1452(ps)] Skew [6(ps)]
     Fall Delay [1712.8(ps)  1718.8(ps)] Skew=[6(ps)]


scan_clk (0 0) load=0.0468375(pf) 

scan_clk__L1_I0/A (0.0011 0.0011) 
scan_clk__L1_I0/Y (0.026 0.0277) load=0.0256092(pf) 

scan_clk__L2_I1/A (0.0271 0.0288) 
scan_clk__L2_I1/Y (0.1295 0.1417) load=0.0197854(pf) 

scan_clk__L2_I0/A (0.0277 0.0294) 
scan_clk__L2_I0/Y (0.0577 0.0603) load=0.0044821(pf) 

scan_clk__L3_I0/A (0.1314 0.1436) 
scan_clk__L3_I0/Y (0.2366 0.26) load=0.014222(pf) 

M4/U1/B (0.0579 0.0605) 
M4/U1/Y (0.2377 0.3065) load=0.0193261(pf) 

scan_clk__L4_I0/A (0.2375 0.2609) 
scan_clk__L4_I0/Y (0.3416 0.3761) load=0.0145088(pf) 

UART_CLK_scan__L1_I0/A (0.2391 0.3079) 
UART_CLK_scan__L1_I0/Y (0.3706 0.4492) load=0.0311278(pf) 

U10/div_clk_reg/CK (0.2386 0.3074) 
U10/div_clk_reg/Q (0.8695 0.8415) load=0.0104554(pf) 

scan_clk__L5_I0/A (0.3425 0.377) 
scan_clk__L5_I0/Y (0.45 0.4958) load=0.0193318(pf) 

UART_CLK_scan__L2_I1/A (0.3709 0.4495) 
UART_CLK_scan__L2_I1/Y (0.4822 0.5662) load=0.0187966(pf) 

UART_CLK_scan__L2_I0/A (0.3724 0.451) 
UART_CLK_scan__L2_I0/Y (0.4753 0.5595) load=0.00555698(pf) 

U10/U75/B (0.8697 0.8417) 
U10/U75/Y (1.1227 1.1919) load=0.00404546(pf) 

scan_clk__L6_I0/A (0.4517 0.4975) 
scan_clk__L6_I0/Y (0.559 0.6161) load=0.0173818(pf) 

UART_CLK_scan__L3_I1/A (0.4838 0.5678) 
UART_CLK_scan__L3_I1/Y (0.59 0.6795) load=0.0151415(pf) 

UART_CLK_scan__L3_I0/A (0.4754 0.5596) 
UART_CLK_scan__L3_I0/Y (0.5753 0.6673) load=0.00708993(pf) 

M5/U1/A (1.1228 1.192) 
M5/U1/Y (1.3183 1.4472) load=0.0118978(pf) 

scan_clk__L7_I0/A (0.5605 0.6176) 
scan_clk__L7_I0/Y (0.6664 0.7347) load=0.0159531(pf) 

UART_CLK_scan__L4_I1/A (0.5909 0.6804) 
UART_CLK_scan__L4_I1/Y (0.6961 0.7912) load=0.0149799(pf) 

UART_CLK_scan__L4_I0/A (0.5756 0.6676) 
UART_CLK_scan__L4_I0/Y (0.7118 0.8135) load=0.0385591(pf) 

TX_CLK_scan__L1_I0/A (1.3188 1.4477) 
TX_CLK_scan__L1_I0/Y (1.4355 1.5868) load=0.0432048(pf) 

scan_clk__L8_I0/A (0.6675 0.7358) 
scan_clk__L8_I0/Y (0.7772 0.8569) load=0.0219854(pf) 

UART_CLK_scan__L5_I1/A (0.697 0.7921) 
UART_CLK_scan__L5_I1/Y (0.8025 0.9032) load=0.0153918(pf) 

UART_CLK_scan__L5_I0/A (0.7131 0.8148) 
UART_CLK_scan__L5_I0/Y (0.8643 0.7651) load=0.0286107(pf) 

TX_CLK_scan__L2_I0/A (1.4388 1.5901) 
TX_CLK_scan__L2_I0/Y (1.6486 1.5075) load=0.078406(pf) 

scan_clk__L9_I1/A (0.7779 0.8576) 
scan_clk__L9_I1/Y (0.886 0.977) load=0.0176179(pf) 

scan_clk__L9_I0/A (0.7779 0.8576) 
scan_clk__L9_I0/Y (0.8932 0.8169) load=0.00395024(pf) 

UART_CLK_scan__L6_I1/A (0.8034 0.9041) 
UART_CLK_scan__L6_I1/Y (0.9093 1.0156) load=0.0159497(pf) 

UART_CLK_scan__L6_I0/A (0.865 0.7658) 
UART_CLK_scan__L6_I0/Y (0.794 0.8954) load=0.00539194(pf) 

TX_CLK_scan__L3_I1/A (1.6504 1.5093) 
TX_CLK_scan__L3_I1/Y (1.5639 1.7074) load=0.0600782(pf) 

TX_CLK_scan__L3_I0/A (1.6502 1.5091) 
TX_CLK_scan__L3_I0/Y (1.5633 1.7067) load=0.0587645(pf) 

scan_clk__L10_I0/A (0.8874 0.9784) 
scan_clk__L10_I0/Y (1.0226 0.936) load=0.00931868(pf) 

M3/U1/B (0.8933 0.817) 
M3/U1/Y (1.112 1.0958) load=0.0383564(pf) 

UART_CLK_scan__L7_I0/A (0.9103 1.0166) 
UART_CLK_scan__L7_I0/Y (1.0164 1.1283) load=0.0160748(pf) 

U11/U65/A (0.7941 0.8955) 
U11/U65/Y (1.0577 1.2491) load=0.00782887(pf) 

U10/U75/A (0.7941 0.8955) 
U10/U75/Y (1.0056 1.1987) load=0.00404546(pf) 

U7/Q_reg[0]/CK (1.5645 1.708) 

U7/Q_reg[1]/CK (1.5646 1.7081) 

U8/D1/OUT_reg[0]/CK (1.5665 1.71) 

U8/D1/OUT_reg[1]/CK (1.5667 1.7102) 

U8/D1/OUT_reg[2]/CK (1.5657 1.7092) 

U8/D1/OUT_reg[3]/CK (1.5659 1.7094) 

U8/D1/Q_reg[0]/CK (1.5663 1.7098) 

U8/D1/Q_reg[2]/CK (1.5667 1.7102) 

U8/D1/Q_reg[3]/CK (1.5654 1.7089) 

U8/U2/R_PTR_reg[3]/CK (1.5668 1.7103) 

U8/U2/r_gray_out_reg[1]/CK (1.5667 1.7102) 

U8/U2/r_gray_out_reg[2]/CK (1.5667 1.7102) 

U8/U2/r_gray_out_reg[3]/CK (1.5666 1.7101) 

U8/D1/Q_reg[1]/CK (1.5666 1.7101) 

U4/dut0/F/current_state_reg[1]/CK (1.5643 1.7078) 

U8/U2/R_PTR_reg[0]/CK (1.5643 1.7078) 

U4/dut0/F/current_state_reg[2]/CK (1.5644 1.7079) 

U4/dut0/F/busy_reg/CK (1.5644 1.7079) 

U4/dut0/F/current_state_reg[0]/CK (1.5693 1.7127) 

U4/dut0/P/PAR_BIT_reg/CK (1.5693 1.7127) 

U4/dut0/S/counter_reg[0]/CK (1.5633 1.7067) 

U4/dut0/S/counter_reg[1]/CK (1.5679 1.7113) 

U4/dut0/S/counter_reg[2]/CK (1.5675 1.7109) 

U4/dut0/S/counter_reg[3]/CK (1.5673 1.7107) 

U4/dut0/S/mem_reg[0]/CK (1.5681 1.7115) 

U4/dut0/S/mem_reg[1]/CK (1.5685 1.7119) 

U4/dut0/S/mem_reg[2]/CK (1.5686 1.712) 

U4/dut0/S/mem_reg[4]/CK (1.5688 1.7122) 

U4/dut0/S/mem_reg[5]/CK (1.569 1.7124) 

U4/dut0/S/mem_reg[6]/CK (1.5691 1.7125) 

U4/dut0/S/mem_reg[7]/CK (1.569 1.7124) 

U4/dut0/TX_OUT_reg/CK (1.5692 1.7126) 

U8/U2/R_PTR_reg[2]/CK (1.5667 1.7101) 

U8/U2/r_gray_out_reg[0]/CK (1.5659 1.7093) 

U4/dut0/S/mem_reg[3]/CK (1.5686 1.7121) 

U4/dut0/S/ser_data_reg/CK (1.5645 1.7079) 

U8/U2/R_PTR_reg[1]/CK (1.5652 1.7086) 

M5/U1/B (1.0228 0.9362) 
M5/U1/Y (1.1914 1.1716) load=0.0118978(pf) 

M6/U1/B (1.0228 0.9362) 
M6/U1/Y (1.1935 1.1738) load=0.0127476(pf) 

REF_CLK_scan__L1_I0/A (1.1175 1.1013) 
REF_CLK_scan__L1_I0/Y (1.275 1.2612) load=0.0474267(pf) 

U3/U0_TLATNCAX12M/CK (1.1171 1.1009) 
U3/U0_TLATNCAX12M/ECK (1.2951 1.2847) load=0.00838899(pf) 

UART_CLK_scan__L8_I0/A (1.0174 1.1293) 
UART_CLK_scan__L8_I0/Y (1.1249 1.2424) load=0.0182503(pf) 

M6/U1/A (1.0581 1.2495) 
M6/U1/Y (1.2741 1.5221) load=0.0127476(pf) 

M5/U1/A (1.0057 1.1988) 
M5/U1/Y (1.201 1.4533) load=0.0118978(pf) 

TX_CLK_scan__L1_I0/A (1.1919 1.1721) 
TX_CLK_scan__L1_I0/Y (1.3084 1.3138) load=0.0432048(pf) 

RX_CLK_scan__L1_I0/A (1.1941 1.1744) 
RX_CLK_scan__L1_I0/Y (1.318 1.3206) load=0.0522183(pf) 

REF_CLK_scan__L2_I0/A (1.2769 1.2631) 
REF_CLK_scan__L2_I0/Y (1.368 1.3834) load=0.242285(pf) 

ALU_CLK__L1_I0/A (1.2954 1.285) 
ALU_CLK__L1_I0/Y (1.3421 1.3627) load=0.0124791(pf) 

UART_CLK_scan__L9_I0/A (1.1259 1.2434) 
UART_CLK_scan__L9_I0/Y (1.2275 1.3499) load=0.0170093(pf) 

RX_CLK_scan__L1_I0/A (1.2747 1.5227) 
RX_CLK_scan__L1_I0/Y (1.3989 1.6663) load=0.0522183(pf) 

TX_CLK_scan__L1_I0/A (1.2015 1.4538) 
TX_CLK_scan__L1_I0/Y (1.3182 1.5929) load=0.0432048(pf) 

TX_CLK_scan__L2_I0/A (1.3117 1.3171) 
TX_CLK_scan__L2_I0/Y (1.3756 1.3804) load=0.078406(pf) 

RX_CLK_scan__L2_I0/A (1.3218 1.3244) 
RX_CLK_scan__L2_I0/Y (1.3926 1.3995) load=0.122045(pf) 

REF_CLK_scan__L3_I4/A (1.374 1.3894) 
REF_CLK_scan__L3_I4/Y (1.4594 1.4456) load=0.0670483(pf) 

REF_CLK_scan__L3_I3/A (1.3733 1.3887) 
REF_CLK_scan__L3_I3/Y (1.4584 1.4446) load=0.0662618(pf) 

REF_CLK_scan__L3_I2/A (1.3747 1.3901) 
REF_CLK_scan__L3_I2/Y (1.4595 1.4457) load=0.0654424(pf) 

REF_CLK_scan__L3_I1/A (1.3728 1.3882) 
REF_CLK_scan__L3_I1/Y (1.4943 1.4808) load=0.184555(pf) 

REF_CLK_scan__L3_I0/A (1.3746 1.39) 
REF_CLK_scan__L3_I0/Y (1.5004 1.487) load=0.199199(pf) 

ALU_CLK__L2_I0/A (1.3425 1.3631) 
ALU_CLK__L2_I0/Y (1.4436 1.4824) load=0.0397479(pf) 

UART_CLK_scan__L10_I0/A (1.2283 1.3507) 
UART_CLK_scan__L10_I0/Y (1.3406 1.467) load=0.0478907(pf) 

RX_CLK_scan__L2_I0/A (1.4027 1.6701) 
RX_CLK_scan__L2_I0/Y (1.7383 1.4804) load=0.122045(pf) 

TX_CLK_scan__L2_I0/A (1.3215 1.5962) 
TX_CLK_scan__L2_I0/Y (1.6547 1.3902) load=0.078406(pf) 

TX_CLK_scan__L3_I1/A (1.3774 1.3822) 
TX_CLK_scan__L3_I1/Y (1.4368 1.4344) load=0.0600782(pf) 

TX_CLK_scan__L3_I0/A (1.3772 1.382) 
TX_CLK_scan__L3_I0/Y (1.4362 1.4337) load=0.0587645(pf) 

RX_CLK_scan__L3_I3/A (1.3951 1.402) 
RX_CLK_scan__L3_I3/Y (1.4549 1.4503) load=0.0365395(pf) 

RX_CLK_scan__L3_I2/A (1.3948 1.4017) 
RX_CLK_scan__L3_I2/Y (1.4516 1.4471) load=0.0308596(pf) 

RX_CLK_scan__L3_I1/A (1.3949 1.4018) 
RX_CLK_scan__L3_I1/Y (1.4523 1.4478) load=0.0321092(pf) 

RX_CLK_scan__L3_I0/A (1.3951 1.402) 
RX_CLK_scan__L3_I0/Y (1.4532 1.4487) load=0.033388(pf) 

U8/U0/mem_reg[0][4]/CK (1.4672 1.4534) 

U8/U0/mem_reg[0][3]/CK (1.4673 1.4535) 

U8/U0/mem_reg[1][7]/CK (1.4689 1.455) 

U8/U0/mem_reg[1][5]/CK (1.4705 1.4566) 

U8/U0/mem_reg[1][6]/CK (1.4684 1.4546) 

U8/U0/mem_reg[0][1]/CK (1.4705 1.4566) 

U8/U0/mem_reg[0][2]/CK (1.468 1.4542) 

U8/U0/mem_reg[2][2]/CK (1.4701 1.4563) 

U8/U0/mem_reg[2][1]/CK (1.4694 1.4556) 

U8/U0/mem_reg[2][0]/CK (1.4704 1.4566) 

U8/U0/mem_reg[2][5]/CK (1.4709 1.4571) 

U8/U0/mem_reg[2][4]/CK (1.4707 1.4569) 

U8/U0/mem_reg[2][6]/CK (1.4709 1.4571) 

U8/U0/mem_reg[2][3]/CK (1.4707 1.4568) 

U8/U0/mem_reg[3][4]/CK (1.4707 1.4569) 

U8/U0/mem_reg[2][7]/CK (1.4709 1.4571) 

U8/U0/mem_reg[3][3]/CK (1.4706 1.4568) 

U8/U0/mem_reg[3][1]/CK (1.4708 1.457) 

U8/U0/mem_reg[3][2]/CK (1.4705 1.4567) 

U8/U0/mem_reg[6][0]/CK (1.4616 1.4478) 

U8/U0/mem_reg[4][6]/CK (1.4617 1.4479) 

U8/U0/mem_reg[6][3]/CK (1.4616 1.4478) 

U8/U0/mem_reg[6][1]/CK (1.4616 1.4478) 

U8/U0/mem_reg[6][2]/CK (1.4616 1.4478) 

U5/Q_reg[0]/CK (1.4614 1.4476) 

U0/current_state_reg[3]/CK (1.4611 1.4473) 

U0/current_state_reg[2]/CK (1.4612 1.4474) 

U0/current_state_reg[0]/CK (1.4615 1.4477) 

U0/current_state_reg[1]/CK (1.4617 1.4479) 

U0/ALU_OUT_reg_reg[0]/CK (1.4618 1.448) 

U0/Address_reg_reg[0]/CK (1.4618 1.448) 

U0/Address_reg_reg[1]/CK (1.4621 1.4483) 

U0/Address_reg_reg[3]/CK (1.4621 1.4483) 

U0/Address_reg_reg[2]/CK (1.4621 1.4483) 

U1/RdData_reg[5]/CK (1.4624 1.4486) 

U1/RdData_reg[7]/CK (1.4623 1.4485) 

U1/RdData_reg[6]/CK (1.4624 1.4486) 

U1/RdData_reg[1]/CK (1.4623 1.4485) 

U1/RdData_reg[0]/CK (1.4623 1.4485) 

U8/U0/mem_reg[3][0]/CK (1.4681 1.4543) 

U8/U0/mem_reg[3][6]/CK (1.4682 1.4543) 

U8/U0/mem_reg[3][5]/CK (1.4682 1.4544) 

U8/U0/mem_reg[0][7]/CK (1.4663 1.4525) 

U8/U0/mem_reg[0][6]/CK (1.4664 1.4526) 

U8/U0/mem_reg[3][7]/CK (1.4679 1.4541) 

U8/U0/mem_reg[5][3]/CK (1.4663 1.4525) 

U8/U0/mem_reg[5][2]/CK (1.4662 1.4524) 

U8/U0/mem_reg[4][0]/CK (1.4676 1.4538) 

U8/U0/mem_reg[4][1]/CK (1.4673 1.4535) 

U8/U0/mem_reg[4][3]/CK (1.4679 1.4541) 

U8/U0/mem_reg[4][2]/CK (1.4677 1.4539) 

U8/U0/mem_reg[4][4]/CK (1.4679 1.4541) 

U8/U0/mem_reg[5][1]/CK (1.4667 1.4529) 

U8/U0/mem_reg[5][7]/CK (1.4662 1.4524) 

U8/U0/mem_reg[4][5]/CK (1.468 1.4542) 

U8/U0/mem_reg[4][7]/CK (1.467 1.4532) 

U8/U0/mem_reg[5][6]/CK (1.4652 1.4514) 

U8/U0/mem_reg[5][0]/CK (1.4666 1.4528) 

U1/Reg_File_reg[6][3]/CK (1.5155 1.5019) 

U1/Reg_File_reg[0][4]/CK (1.5135 1.4998) 

U1/Reg_File_reg[6][1]/CK (1.5145 1.5008) 

U1/Reg_File_reg[0][3]/CK (1.5134 1.4998) 

U1/Reg_File_reg[6][2]/CK (1.5155 1.5019) 

U1/Reg_File_reg[1][1]/CK (1.5133 1.4997) 

U1/Reg_File_reg[0][1]/CK (1.5133 1.4997) 

U1/Reg_File_reg[6][0]/CK (1.5144 1.5008) 

U1/Reg_File_reg[7][4]/CK (1.5154 1.5018) 

U1/Reg_File_reg[7][1]/CK (1.5149 1.5012) 

U1/Reg_File_reg[7][3]/CK (1.5153 1.5017) 

U1/Reg_File_reg[1][0]/CK (1.5131 1.4995) 

U1/Reg_File_reg[7][2]/CK (1.5149 1.5013) 

U1/Reg_File_reg[4][0]/CK (1.5138 1.5002) 

U1/Reg_File_reg[4][2]/CK (1.5147 1.5011) 

U1/Reg_File_reg[4][1]/CK (1.5143 1.5007) 

U1/Reg_File_reg[2][6]/CK (1.5132 1.4996) 

U1/Reg_File_reg[4][3]/CK (1.5152 1.5016) 

U1/Reg_File_reg[1][4]/CK (1.5135 1.4999) 

U1/Reg_File_reg[1][3]/CK (1.5137 1.5) 

U1/Reg_File_reg[0][2]/CK (1.513 1.4994) 

U1/Reg_File_reg[0][6]/CK (1.5099 1.4963) 

U1/Reg_File_reg[5][3]/CK (1.5153 1.5017) 

U1/Reg_File_reg[1][2]/CK (1.5123 1.4987) 

U1/Reg_File_reg[5][2]/CK (1.5153 1.5017) 

U1/Reg_File_reg[0][7]/CK (1.5103 1.4967) 

U1/Reg_File_reg[2][7]/CK (1.5122 1.4985) 

U1/Reg_File_reg[6][4]/CK (1.5153 1.5017) 

U1/Reg_File_reg[5][1]/CK (1.5155 1.5019) 

U1/Reg_File_reg[2][4]/CK (1.5138 1.5002) 

U1/Reg_File_reg[2][2]/CK (1.5131 1.4995) 

U1/Reg_File_reg[7][0]/CK (1.5147 1.501) 

U1/Reg_File_reg[0][0]/CK (1.5073 1.4938) 

U1/Reg_File_reg[7][5]/CK (1.5189 1.5054) 

U1/Reg_File_reg[6][5]/CK (1.5159 1.5023) 

U1/Reg_File_reg[5][4]/CK (1.5188 1.5053) 

U1/Reg_File_reg[6][7]/CK (1.5158 1.5022) 

U1/Reg_File_reg[5][0]/CK (1.5159 1.5023) 

U1/Reg_File_reg[4][4]/CK (1.5188 1.5053) 

U1/Reg_File_reg[2][5]/CK (1.4944 1.4809) 

U1/Reg_File_reg[5][5]/CK (1.5187 1.5052) 

U1/Reg_File_reg[2][0]/CK (1.5051 1.4915) 

U1/Reg_File_reg[5][6]/CK (1.5185 1.505) 

U1/Reg_File_reg[6][6]/CK (1.5167 1.5031) 

U1/Reg_File_reg[5][7]/CK (1.5169 1.5033) 

U1/RdData_Valid_reg/CK (1.4985 1.485) 

U1/RdData_reg[3]/CK (1.5027 1.4892) 

U1/RdData_reg[2]/CK (1.4984 1.4849) 

U1/Reg_File_reg[4][7]/CK (1.5179 1.5043) 

U1/Reg_File_reg[4][5]/CK (1.5182 1.5047) 

U1/Reg_File_reg[4][6]/CK (1.518 1.5044) 

U1/Reg_File_reg[3][2]/CK (1.5028 1.4892) 

U1/Reg_File_reg[7][6]/CK (1.5176 1.504) 

U1/Reg_File_reg[3][6]/CK (1.5004 1.4869) 

U1/Reg_File_reg[7][7]/CK (1.5174 1.5038) 

U1/Reg_File_reg[2][3]/CK (1.4983 1.4848) 

U1/Reg_File_reg[3][4]/CK (1.4983 1.4848) 

U1/Reg_File_reg[3][3]/CK (1.498 1.4845) 

U1/Reg_File_reg[3][1]/CK (1.5034 1.4899) 

U1/Reg_File_reg[0][5]/CK (1.5076 1.4942) 

U1/Reg_File_reg[1][5]/CK (1.5076 1.4942) 

U1/Reg_File_reg[1][6]/CK (1.5075 1.4941) 

U1/Reg_File_reg[1][7]/CK (1.5074 1.494) 

U1/Reg_File_reg[3][0]/CK (1.5071 1.4937) 

U1/Reg_File_reg[2][1]/CK (1.5068 1.4934) 

U1/Reg_File_reg[3][5]/CK (1.5067 1.4933) 

U1/Reg_File_reg[3][7]/CK (1.5064 1.493) 

U1/RdData_reg[4]/CK (1.506 1.4926) 

U0/ALU_OUT_reg_reg[4]/CK (1.5059 1.4925) 

U0/ALU_OUT_reg_reg[2]/CK (1.506 1.4925) 

U0/ALU_OUT_reg_reg[6]/CK (1.5055 1.4921) 

U0/ALU_OUT_reg_reg[5]/CK (1.5047 1.4913) 

U0/ALU_OUT_reg_reg[7]/CK (1.5048 1.4914) 

U0/ALU_OUT_reg_reg[1]/CK (1.5041 1.4907) 

U0/ALU_OUT_reg_reg[3]/CK (1.5041 1.4907) 

U0/ALU_OUT_reg_reg[8]/CK (1.504 1.4906) 

U0/ALU_OUT_reg_reg[9]/CK (1.504 1.4906) 

U0/ALU_OUT_reg_reg[15]/CK (1.5037 1.4903) 

U0/ALU_OUT_reg_reg[14]/CK (1.5038 1.4904) 

U0/ALU_OUT_reg_reg[11]/CK (1.5039 1.4905) 

U0/ALU_OUT_reg_reg[12]/CK (1.503 1.4896) 

U0/ALU_OUT_reg_reg[10]/CK (1.5024 1.489) 

U0/ALU_OUT_reg_reg[13]/CK (1.5022 1.4888) 

U5/Q_reg[1]/CK (1.5056 1.4922) 

U5/SYNC_RST_reg/CK (1.5067 1.4933) 

U8/U0/mem_reg[6][7]/CK (1.5087 1.4953) 

U8/U1/w_gray_out_reg[3]/CK (1.5232 1.5098) 

U8/U0/mem_reg[6][4]/CK (1.5113 1.4978) 

U8/U1/W_PTR_reg[2]/CK (1.5224 1.509) 

U8/U0/mem_reg[6][6]/CK (1.5095 1.4961) 

U8/U1/w_gray_out_reg[2]/CK (1.5229 1.5095) 

U8/U1/w_gray_out_reg[1]/CK (1.5225 1.5091) 

U8/U0/mem_reg[6][5]/CK (1.5104 1.4969) 

U8/U1/W_PTR_reg[1]/CK (1.5209 1.5075) 

U8/U1/W_PTR_reg[3]/CK (1.5224 1.509) 

U8/D0/OUT_reg[3]/CK (1.5234 1.51) 

U8/D0/OUT_reg[2]/CK (1.5232 1.5098) 

U8/U1/W_PTR_reg[0]/CK (1.5211 1.5076) 

U8/D0/Q_reg[0]/CK (1.5237 1.5103) 

U8/U1/w_gray_out_reg[0]/CK (1.5218 1.5084) 

U8/U0/mem_reg[7][0]/CK (1.5197 1.5062) 

U8/D0/Q_reg[3]/CK (1.5239 1.5105) 

U8/U0/mem_reg[5][5]/CK (1.5132 1.4998) 

U8/U0/mem_reg[7][7]/CK (1.52 1.5066) 

U8/U0/mem_reg[7][6]/CK (1.5193 1.5059) 

U8/D0/OUT_reg[1]/CK (1.5242 1.5108) 

U8/D0/OUT_reg[0]/CK (1.5244 1.511) 

U8/U0/mem_reg[1][3]/CK (1.5161 1.5026) 

U8/U0/mem_reg[1][0]/CK (1.5161 1.5026) 

U8/U0/mem_reg[1][2]/CK (1.5161 1.5026) 

U8/U0/mem_reg[0][0]/CK (1.5161 1.5027) 

U8/U0/mem_reg[1][1]/CK (1.5159 1.5025) 

U8/D0/Q_reg[2]/CK (1.5245 1.5111) 

U8/D0/Q_reg[1]/CK (1.5246 1.5112) 

U8/U0/mem_reg[7][3]/CK (1.5175 1.504) 

U8/U0/mem_reg[7][5]/CK (1.5184 1.505) 

U8/U0/mem_reg[7][4]/CK (1.5185 1.505) 

U8/U0/mem_reg[5][4]/CK (1.5147 1.5013) 

U8/U0/mem_reg[0][5]/CK (1.5154 1.5019) 

U8/U0/mem_reg[1][4]/CK (1.5157 1.5022) 

U8/U0/mem_reg[7][1]/CK (1.5162 1.5027) 

U8/U0/mem_reg[7][2]/CK (1.5164 1.5029) 

ALU_CLK__L3_I0/A (1.4457 1.4845) 
ALU_CLK__L3_I0/Y (1.5315 1.5009) load=0.0508319(pf) 

UART_CLK_scan__L11_I0/A (1.3427 1.4691) 
UART_CLK_scan__L11_I0/Y (1.5143 1.3901) load=0.0473902(pf) 

RX_CLK_scan__L3_I3/A (1.7408 1.4829) 
RX_CLK_scan__L3_I3/Y (1.5358 1.796) load=0.0365395(pf) 

RX_CLK_scan__L3_I2/A (1.7405 1.4826) 
RX_CLK_scan__L3_I2/Y (1.5325 1.7928) load=0.0308596(pf) 

RX_CLK_scan__L3_I1/A (1.7406 1.4827) 
RX_CLK_scan__L3_I1/Y (1.5332 1.7935) load=0.0321092(pf) 

RX_CLK_scan__L3_I0/A (1.7408 1.4829) 
RX_CLK_scan__L3_I0/Y (1.5341 1.7944) load=0.033388(pf) 

TX_CLK_scan__L3_I1/A (1.6565 1.392) 
TX_CLK_scan__L3_I1/Y (1.4466 1.7135) load=0.0600782(pf) 

TX_CLK_scan__L3_I0/A (1.6563 1.3918) 
TX_CLK_scan__L3_I0/Y (1.446 1.7128) load=0.0587645(pf) 

U7/Q_reg[0]/CK (1.4374 1.435) 

U7/Q_reg[1]/CK (1.4375 1.4351) 

U8/D1/OUT_reg[0]/CK (1.4394 1.437) 

U8/D1/OUT_reg[1]/CK (1.4396 1.4372) 

U8/D1/OUT_reg[2]/CK (1.4386 1.4362) 

U8/D1/OUT_reg[3]/CK (1.4388 1.4364) 

U8/D1/Q_reg[0]/CK (1.4392 1.4368) 

U8/D1/Q_reg[2]/CK (1.4396 1.4372) 

U8/D1/Q_reg[3]/CK (1.4383 1.4359) 

U8/U2/R_PTR_reg[3]/CK (1.4397 1.4373) 

U8/U2/r_gray_out_reg[1]/CK (1.4396 1.4372) 

U8/U2/r_gray_out_reg[2]/CK (1.4396 1.4372) 

U8/U2/r_gray_out_reg[3]/CK (1.4395 1.4371) 

U8/D1/Q_reg[1]/CK (1.4395 1.4371) 

U4/dut0/F/current_state_reg[1]/CK (1.4372 1.4348) 

U8/U2/R_PTR_reg[0]/CK (1.4372 1.4348) 

U4/dut0/F/current_state_reg[2]/CK (1.4373 1.4349) 

U4/dut0/F/busy_reg/CK (1.4373 1.4349) 

U4/dut0/F/current_state_reg[0]/CK (1.4422 1.4397) 

U4/dut0/P/PAR_BIT_reg/CK (1.4422 1.4397) 

U4/dut0/S/counter_reg[0]/CK (1.4362 1.4337) 

U4/dut0/S/counter_reg[1]/CK (1.4408 1.4383) 

U4/dut0/S/counter_reg[2]/CK (1.4404 1.4379) 

U4/dut0/S/counter_reg[3]/CK (1.4402 1.4377) 

U4/dut0/S/mem_reg[0]/CK (1.441 1.4385) 

U4/dut0/S/mem_reg[1]/CK (1.4414 1.4389) 

U4/dut0/S/mem_reg[2]/CK (1.4415 1.439) 

U4/dut0/S/mem_reg[4]/CK (1.4417 1.4392) 

U4/dut0/S/mem_reg[5]/CK (1.4419 1.4394) 

U4/dut0/S/mem_reg[6]/CK (1.442 1.4395) 

U4/dut0/S/mem_reg[7]/CK (1.4419 1.4394) 

U4/dut0/TX_OUT_reg/CK (1.4421 1.4396) 

U8/U2/R_PTR_reg[2]/CK (1.4396 1.4371) 

U8/U2/r_gray_out_reg[0]/CK (1.4388 1.4363) 

U4/dut0/S/mem_reg[3]/CK (1.4415 1.4391) 

U4/dut0/S/ser_data_reg/CK (1.4374 1.4349) 

U8/U2/R_PTR_reg[1]/CK (1.4381 1.4356) 

U4/dut1/D1/P_DATA_reg[6]/CK (1.4557 1.4511) 

U4/dut1/D1/P_DATA_reg[7]/CK (1.4557 1.4511) 

du/Q_reg[1]/CK (1.4559 1.4513) 

du/enable_pulse_reg/CK (1.4567 1.4521) 

du/pulse_ff_reg/CK (1.4565 1.4519) 

du/sync_bus_reg[2]/CK (1.4569 1.4523) 

du/sync_bus_reg[3]/CK (1.4566 1.452) 

du/sync_bus_reg[4]/CK (1.4567 1.4521) 

du/sync_bus_reg[5]/CK (1.4567 1.4521) 

du/sync_bus_reg[7]/CK (1.4568 1.4522) 

du/sync_bus_reg[6]/CK (1.4569 1.4523) 

du/sync_bus_reg[0]/CK (1.4562 1.4516) 

U4/dut1/D1/P_DATA_reg[2]/CK (1.4522 1.4477) 

du/sync_bus_reg[1]/CK (1.4524 1.4479) 

du/Q_reg[0]/CK (1.4524 1.4479) 

U4/dut1/S1/STP_ERR_reg/CK (1.4523 1.4478) 

U4/dut1/D1/P_DATA_reg[3]/CK (1.4521 1.4476) 

U4/dut1/D1/P_DATA_reg[1]/CK (1.4521 1.4476) 

U4/dut1/D1/P_DATA_reg[0]/CK (1.4521 1.4476) 

U4/dut1/D0/sample3_reg/CK (1.4521 1.4476) 

U4/dut1/D0/sample2_reg/CK (1.4523 1.4478) 

U4/dut1/D1/P_DATA_reg[4]/CK (1.4535 1.449) 

U4/dut1/D1/counter_reg[2]/CK (1.4535 1.449) 

U4/dut1/F/current_state_reg[2]/CK (1.4532 1.4487) 

U4/dut1/F/current_state_reg[1]/CK (1.4533 1.4488) 

U4/dut1/E/BIT_CNT_reg[3]/CK (1.4534 1.4489) 

U4/dut1/D1/counter_reg[1]/CK (1.4532 1.4487) 

U4/dut1/D1/counter_reg[0]/CK (1.4534 1.4489) 

U4/dut1/D1/P_DATA_reg[5]/CK (1.4535 1.449) 

U4/dut1/D0/sample1_reg/CK (1.4538 1.4493) 

U4/dut1/E/BIT_CNT_reg[1]/CK (1.4554 1.4509) 

U4/dut1/E/BIT_CNT_reg[2]/CK (1.4555 1.451) 

U4/dut1/E/EDGE_CNT_reg[0]/CK (1.4549 1.4504) 

U4/dut1/E/EDGE_CNT_reg[1]/CK (1.4551 1.4506) 

U4/dut1/E/EDGE_CNT_reg[2]/CK (1.455 1.4505) 

U4/dut1/E/EDGE_CNT_reg[3]/CK (1.4553 1.4508) 

U4/dut1/P/PAR_ERR_reg/CK (1.4546 1.4501) 

U4/dut1/E/EDGE_CNT_reg[4]/CK (1.4552 1.4507) 

U4/dut1/E/BIT_CNT_reg[0]/CK (1.4546 1.4501) 

U4/dut1/F/current_state_reg[0]/CK (1.4541 1.4496) 

U4/dut1/S0/STRT_GLITCH_reg/CK (1.4542 1.4497) 

U2/ALU_OUT_reg[15]/CK (1.5323 1.5017) 

U2/ALU_OUT_reg[11]/CK (1.5325 1.5019) 

U2/ALU_OUT_reg[13]/CK (1.5324 1.5018) 

U2/ALU_OUT_reg[14]/CK (1.5325 1.5019) 

U2/ALU_OUT_reg[5]/CK (1.5321 1.5015) 

U2/ALU_OUT_reg[7]/CK (1.5322 1.5016) 

U2/ALU_OUT_reg[4]/CK (1.5321 1.5015) 

U2/ALU_OUT_reg[8]/CK (1.5322 1.5016) 

U2/ALU_OUT_reg[6]/CK (1.5322 1.5016) 

U2/ALU_OUT_reg[9]/CK (1.5322 1.5016) 

U2/ALU_OUT_reg[3]/CK (1.5318 1.5012) 

U2/ALU_OUT_reg[10]/CK (1.5322 1.5016) 

U2/ALU_OUT_reg[12]/CK (1.5319 1.5013) 

U2/ALU_Valid_reg/CK (1.5325 1.5019) 

U2/ALU_OUT_reg[1]/CK (1.5322 1.5016) 

U2/ALU_OUT_reg[0]/CK (1.5322 1.5016) 

U2/ALU_OUT_reg[2]/CK (1.5319 1.5013) 

UART_CLK_scan__L12_I0/A (1.5163 1.3921) 
UART_CLK_scan__L12_I0/Y (1.438 1.5641) load=0.0659383(pf) 

U4/dut1/D1/P_DATA_reg[6]/CK (1.5366 1.7968) 

U4/dut1/D1/P_DATA_reg[7]/CK (1.5366 1.7968) 

du/Q_reg[1]/CK (1.5368 1.797) 

du/enable_pulse_reg/CK (1.5376 1.7978) 

du/pulse_ff_reg/CK (1.5374 1.7976) 

du/sync_bus_reg[2]/CK (1.5378 1.798) 

du/sync_bus_reg[3]/CK (1.5375 1.7977) 

du/sync_bus_reg[4]/CK (1.5376 1.7978) 

du/sync_bus_reg[5]/CK (1.5376 1.7978) 

du/sync_bus_reg[7]/CK (1.5377 1.7979) 

du/sync_bus_reg[6]/CK (1.5378 1.798) 

du/sync_bus_reg[0]/CK (1.5371 1.7973) 

U4/dut1/D1/P_DATA_reg[2]/CK (1.5331 1.7934) 

du/sync_bus_reg[1]/CK (1.5333 1.7936) 

du/Q_reg[0]/CK (1.5333 1.7936) 

U4/dut1/S1/STP_ERR_reg/CK (1.5332 1.7935) 

U4/dut1/D1/P_DATA_reg[3]/CK (1.533 1.7933) 

U4/dut1/D1/P_DATA_reg[1]/CK (1.533 1.7933) 

U4/dut1/D1/P_DATA_reg[0]/CK (1.533 1.7933) 

U4/dut1/D0/sample3_reg/CK (1.533 1.7933) 

U4/dut1/D0/sample2_reg/CK (1.5332 1.7935) 

U4/dut1/D1/P_DATA_reg[4]/CK (1.5344 1.7947) 

U4/dut1/D1/counter_reg[2]/CK (1.5344 1.7947) 

U4/dut1/F/current_state_reg[2]/CK (1.5341 1.7944) 

U4/dut1/F/current_state_reg[1]/CK (1.5342 1.7945) 

U4/dut1/E/BIT_CNT_reg[3]/CK (1.5343 1.7946) 

U4/dut1/D1/counter_reg[1]/CK (1.5341 1.7944) 

U4/dut1/D1/counter_reg[0]/CK (1.5343 1.7946) 

U4/dut1/D1/P_DATA_reg[5]/CK (1.5344 1.7947) 

U4/dut1/D0/sample1_reg/CK (1.5347 1.795) 

U4/dut1/E/BIT_CNT_reg[1]/CK (1.5363 1.7966) 

U4/dut1/E/BIT_CNT_reg[2]/CK (1.5364 1.7967) 

U4/dut1/E/EDGE_CNT_reg[0]/CK (1.5358 1.7961) 

U4/dut1/E/EDGE_CNT_reg[1]/CK (1.536 1.7963) 

U4/dut1/E/EDGE_CNT_reg[2]/CK (1.5359 1.7962) 

U4/dut1/E/EDGE_CNT_reg[3]/CK (1.5362 1.7965) 

U4/dut1/P/PAR_ERR_reg/CK (1.5355 1.7958) 

U4/dut1/E/EDGE_CNT_reg[4]/CK (1.5361 1.7964) 

U4/dut1/E/BIT_CNT_reg[0]/CK (1.5355 1.7958) 

U4/dut1/F/current_state_reg[0]/CK (1.535 1.7953) 

U4/dut1/S0/STRT_GLITCH_reg/CK (1.5351 1.7954) 

U7/Q_reg[0]/CK (1.4472 1.7141) 

U7/Q_reg[1]/CK (1.4473 1.7142) 

U8/D1/OUT_reg[0]/CK (1.4492 1.7161) 

U8/D1/OUT_reg[1]/CK (1.4494 1.7163) 

U8/D1/OUT_reg[2]/CK (1.4484 1.7153) 

U8/D1/OUT_reg[3]/CK (1.4486 1.7155) 

U8/D1/Q_reg[0]/CK (1.449 1.7159) 

U8/D1/Q_reg[2]/CK (1.4494 1.7163) 

U8/D1/Q_reg[3]/CK (1.4481 1.715) 

U8/U2/R_PTR_reg[3]/CK (1.4495 1.7164) 

U8/U2/r_gray_out_reg[1]/CK (1.4494 1.7163) 

U8/U2/r_gray_out_reg[2]/CK (1.4494 1.7163) 

U8/U2/r_gray_out_reg[3]/CK (1.4493 1.7162) 

U8/D1/Q_reg[1]/CK (1.4493 1.7162) 

U4/dut0/F/current_state_reg[1]/CK (1.447 1.7139) 

U8/U2/R_PTR_reg[0]/CK (1.447 1.7139) 

U4/dut0/F/current_state_reg[2]/CK (1.4471 1.714) 

U4/dut0/F/busy_reg/CK (1.4471 1.714) 

U4/dut0/F/current_state_reg[0]/CK (1.452 1.7188) 

U4/dut0/P/PAR_BIT_reg/CK (1.452 1.7188) 

U4/dut0/S/counter_reg[0]/CK (1.446 1.7128) 

U4/dut0/S/counter_reg[1]/CK (1.4506 1.7174) 

U4/dut0/S/counter_reg[2]/CK (1.4502 1.717) 

U4/dut0/S/counter_reg[3]/CK (1.45 1.7168) 

U4/dut0/S/mem_reg[0]/CK (1.4508 1.7176) 

U4/dut0/S/mem_reg[1]/CK (1.4512 1.718) 

U4/dut0/S/mem_reg[2]/CK (1.4513 1.7181) 

U4/dut0/S/mem_reg[4]/CK (1.4515 1.7183) 

U4/dut0/S/mem_reg[5]/CK (1.4517 1.7185) 

U4/dut0/S/mem_reg[6]/CK (1.4518 1.7186) 

U4/dut0/S/mem_reg[7]/CK (1.4517 1.7185) 

U4/dut0/TX_OUT_reg/CK (1.4519 1.7187) 

U8/U2/R_PTR_reg[2]/CK (1.4494 1.7162) 

U8/U2/r_gray_out_reg[0]/CK (1.4486 1.7154) 

U4/dut0/S/mem_reg[3]/CK (1.4513 1.7182) 

U4/dut0/S/ser_data_reg/CK (1.4472 1.714) 

U8/U2/R_PTR_reg[1]/CK (1.4479 1.7147) 

U6/Q_reg[0]/CK (1.4394 1.5655) 

U6/Q_reg[1]/CK (1.4394 1.5655) 

U6/SYNC_RST_reg/CK (1.4394 1.5655) 

U11/counter_reg[6]/CK (1.4395 1.5656) 

U11/div_clk_reg/CK (1.4389 1.565) 

U11/counter_reg[7]/CK (1.4394 1.5655) 

U10/counter_reg[0]/CK (1.4384 1.5645) 

U11/counter_reg[4]/CK (1.4394 1.5655) 

U11/flag_reg/CK (1.4382 1.5643) 

U11/counter_reg[3]/CK (1.4394 1.5655) 

U11/counter_reg[0]/CK (1.4387 1.5648) 

U10/flag_reg/CK (1.4393 1.5654) 

U10/counter_reg[1]/CK (1.439 1.5651) 

U11/counter_reg[1]/CK (1.4391 1.5652) 

U11/counter_reg[5]/CK (1.4396 1.5657) 

U10/counter_reg[7]/CK (1.4395 1.5656) 

U11/counter_reg[2]/CK (1.4394 1.5655) 

U10/counter_reg[4]/CK (1.4388 1.5649) 

U10/counter_reg[3]/CK (1.4388 1.5649) 

U10/counter_reg[2]/CK (1.4396 1.5657) 

U10/counter_reg[5]/CK (1.4397 1.5658) 

U10/counter_reg[6]/CK (1.4397 1.5658) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup_analysis_view2
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup_analysis_view3
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold_analysis_view2
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold_analysis_view3
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 8
Nr. of Sinks                   : 100
Nr. of Buffer                  : 29
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U4/dut0/F/current_state_reg[0]/CK 1569.4(ps)
Min trig. edge delay at sink(R): U11/flag_reg/CK 1438.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1438.3~1569.4(ps)      0~0(ps)             
Fall Phase Delay               : 1544.9~1778.6(ps)      0~0(ps)             
Trig. Edge Skew                : 131.1(ps)              200(ps)             
Rise Skew                      : 131.1(ps)              
Fall Skew                      : 233.7(ps)              
Max. Rise Buffer Tran          : 229.6(ps)              50(ps)              
Max. Fall Buffer Tran          : 209.2(ps)              50(ps)              
Max. Rise Sink Tran            : 55.6(ps)               50(ps)              
Max. Fall Sink Tran            : 53.8(ps)               50(ps)              
Min. Rise Buffer Tran          : 21.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 19.5(ps)               0(ps)               
Min. Rise Sink Tran            : 48(ps)                 0(ps)               
Min. Fall Sink Tran            : 44.2(ps)               0(ps)               

view setup1_analysis_view : skew = 131.1ps (required = 200ps)
view setup_analysis_view2 : skew = 131.1ps (required = 200ps)
view setup_analysis_view3 : skew = 131.1ps (required = 200ps)
view hold1_analysis_view : skew = 40.9ps (required = 200ps)
view hold_analysis_view2 : skew = 40.9ps (required = 200ps)
view hold_analysis_view3 : skew = 40.9ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_CLK_scan__L1_I0/A           [108.3 106.9](ps)      50(ps)              
U10/div_clk_reg/CK               [108.3 106.9](ps)      50(ps)              
UART_CLK_scan__L2_I1/A           [62.5 57.5](ps)        50(ps)              
UART_CLK_scan__L2_I0/A           [62.5 57.5](ps)        50(ps)              
U10/U75/B                        [184.2 143.8](ps)      50(ps)              
UART_CLK_scan__L3_I1/A           [51.9 48](ps)          50(ps)              
M5/U1/A                          [145.8 157.3](ps)      50(ps)              
TX_CLK_scan__L1_I0/A             [85.9 94.3](ps)        50(ps)              
UART_CLK_scan__L5_I0/A           [94.2 92.2](ps)        50(ps)              
TX_CLK_scan__L2_I0/A             [82.9 56.6](ps)        50(ps)              
TX_CLK_scan__L3_I1/A             [65.7 65.7](ps)        50(ps)              
TX_CLK_scan__L3_I0/A             [65.7 65.7](ps)        50(ps)              
U7/Q_reg[0]/CK                   [55.6 53.8](ps)        50(ps)              
U7/Q_reg[1]/CK                   [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[0]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[1]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[2]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[3]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[0]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[2]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[3]/CK                [55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[3]/CK            [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[1]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[2]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[3]/CK       [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[1]/CK                [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[1]/CK[55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[0]/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[2]/CK[55.6 53.8](ps)        50(ps)              
U4/dut0/F/busy_reg/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[0]/CK[55 53.1](ps)          50(ps)              
U4/dut0/P/PAR_BIT_reg/CK         [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[0]/CK      [54.9 53](ps)          50(ps)              
U4/dut0/S/counter_reg[1]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[2]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[3]/CK      [54.9 53.1](ps)        50(ps)              
U4/dut0/S/mem_reg[0]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[1]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[2]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[4]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[5]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[6]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[7]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/TX_OUT_reg/CK            [55 53.1](ps)          50(ps)              
U8/U2/R_PTR_reg[2]/CK            [54.9 53.1](ps)        50(ps)              
U8/U2/r_gray_out_reg[0]/CK       [54.9 53](ps)          50(ps)              
U4/dut0/S/mem_reg[3]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/ser_data_reg/CK        [54.9 53](ps)          50(ps)              
U8/U2/R_PTR_reg[1]/CK            [54.9 53](ps)          50(ps)              
M6/U1/A                          [229.6 209.2](ps)      50(ps)              
M5/U1/A                          [144.9 154.9](ps)      50(ps)              
UART_CLK_scan__L9_I0/A           [51.4 47.6](ps)        50(ps)              
RX_CLK_scan__L1_I0/A             [88.9 95.9](ps)        50(ps)              
TX_CLK_scan__L1_I0/A             [85.9 94.3](ps)        50(ps)              
RX_CLK_scan__L2_I0/A             [94.5 61.3](ps)        50(ps)              
TX_CLK_scan__L2_I0/A             [82.9 56.6](ps)        50(ps)              
UART_CLK_scan__L11_I0/A          [61.7 55.6](ps)        50(ps)              
RX_CLK_scan__L3_I3/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I2/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I1/A             [79.7 75.3](ps)        50(ps)              
RX_CLK_scan__L3_I0/A             [79.7 75.3](ps)        50(ps)              
TX_CLK_scan__L3_I1/A             [65.7 65.7](ps)        50(ps)              
TX_CLK_scan__L3_I0/A             [65.7 65.7](ps)        50(ps)              
U4/dut1/D1/P_DATA_reg[6]/CK      [52.3 48.2](ps)        50(ps)              
U4/dut1/D1/P_DATA_reg[7]/CK      [52.3 48.2](ps)        50(ps)              
du/Q_reg[1]/CK                   [52.3 48.2](ps)        50(ps)              
du/enable_pulse_reg/CK           [52.3 48.2](ps)        50(ps)              
du/pulse_ff_reg/CK               [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[2]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[3]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[4]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[5]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[7]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[6]/CK            [52.3 48.2](ps)        50(ps)              
du/sync_bus_reg[0]/CK            [52.3 48.2](ps)        50(ps)              
U7/Q_reg[0]/CK                   [55.6 53.8](ps)        50(ps)              
U7/Q_reg[1]/CK                   [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[0]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[1]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[2]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/OUT_reg[3]/CK              [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[0]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[2]/CK                [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[3]/CK                [55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[3]/CK            [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[1]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[2]/CK       [55.6 53.8](ps)        50(ps)              
U8/U2/r_gray_out_reg[3]/CK       [55.6 53.8](ps)        50(ps)              
U8/D1/Q_reg[1]/CK                [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[1]/CK[55.6 53.8](ps)        50(ps)              
U8/U2/R_PTR_reg[0]/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[2]/CK[55.6 53.8](ps)        50(ps)              
U4/dut0/F/busy_reg/CK            [55.6 53.8](ps)        50(ps)              
U4/dut0/F/current_state_reg[0]/CK[55 53.1](ps)          50(ps)              
U4/dut0/P/PAR_BIT_reg/CK         [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[0]/CK      [54.9 53](ps)          50(ps)              
U4/dut0/S/counter_reg[1]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[2]/CK      [55 53.1](ps)          50(ps)              
U4/dut0/S/counter_reg[3]/CK      [54.9 53.1](ps)        50(ps)              
U4/dut0/S/mem_reg[0]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[1]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[2]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[4]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[5]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[6]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/mem_reg[7]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/TX_OUT_reg/CK            [55 53.1](ps)          50(ps)              
U8/U2/R_PTR_reg[2]/CK            [54.9 53.1](ps)        50(ps)              
U8/U2/r_gray_out_reg[0]/CK       [54.9 53](ps)          50(ps)              
U4/dut0/S/mem_reg[3]/CK          [55 53.1](ps)          50(ps)              
U4/dut0/S/ser_data_reg/CK        [54.9 53](ps)          50(ps)              
U8/U2/R_PTR_reg[1]/CK            [54.9 53](ps)          50(ps)              
U6/Q_reg[0]/CK                   [50.9 46.8](ps)        50(ps)              
U6/Q_reg[1]/CK                   [50.9 46.8](ps)        50(ps)              
U6/SYNC_RST_reg/CK               [50.9 46.8](ps)        50(ps)              
U11/counter_reg[6]/CK            [50.9 46.8](ps)        50(ps)              
U11/div_clk_reg/CK               [50.9 46.8](ps)        50(ps)              
U11/counter_reg[7]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[0]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[4]/CK            [50.9 46.8](ps)        50(ps)              
U11/flag_reg/CK                  [50.9 46.8](ps)        50(ps)              
U11/counter_reg[3]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[0]/CK            [50.9 46.8](ps)        50(ps)              
U10/flag_reg/CK                  [50.9 46.8](ps)        50(ps)              
U10/counter_reg[1]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[1]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[5]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[7]/CK            [50.9 46.8](ps)        50(ps)              
U11/counter_reg[2]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[4]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[3]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[2]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[5]/CK            [50.9 46.8](ps)        50(ps)              
U10/counter_reg[6]/CK            [50.9 46.8](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 100
     Rise Delay	   : [1438.3(ps)  1569.4(ps)]
     Rise Skew	   : 131.1(ps)
     Fall Delay	   : [1544.9(ps)  1778.6(ps)]
     Fall Skew	   : 233.7(ps)


  Child Tree 1 from M4/U1/A: 
     nrSink : 100
     Rise Delay [1438.3(ps)  1569.4(ps)] Skew [131.1(ps)]
     Fall Delay[1544.9(ps)  1778.6(ps)] Skew=[233.7(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: M4/U1/A [55.5(ps) 57.3(ps)]
OUTPUT_TERM: M4/U1/Y [237.7(ps) 289.8(ps)]

Main Tree: 
     nrSink         : 100
     Rise Delay	   : [1438.3(ps)  1569.4(ps)]
     Rise Skew	   : 131.1(ps)
     Fall Delay	   : [1544.9(ps)  1778.6(ps)]
     Fall Skew	   : 233.7(ps)


  Child Tree 1 from U10/div_clk_reg/CK: 
     nrSink : 37
     Rise Delay [1563.4(ps)  1569.4(ps)] Skew [6(ps)]
     Fall Delay[1706.9(ps)  1712.9(ps)] Skew=[6(ps)]


  Child Tree 2 from U11/U65/A: 
     nrSink : 41
     Rise Delay [1533.1(ps)  1537.9(ps)] Skew [4.8(ps)]
     Fall Delay[1773.9(ps)  1778.6(ps)] Skew=[4.7(ps)]


  Child Tree 3 from U10/U75/A: 
     nrSink : 37
     Rise Delay [1446.1(ps)  1452.1(ps)] Skew [6(ps)]
     Fall Delay[1693.4(ps)  1699.4(ps)] Skew=[6(ps)]


  Main Tree from M4/U1/Y w/o tracing through gates: 
     nrSink : 22
     nrGate : 3
     Rise Delay [1438.3(ps)  1439.8(ps)] Skew [1.5(ps)]
     Fall Delay [1544.9(ps)  1546.4(ps)] Skew=[1.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: U10/div_clk_reg/CK [238.6(ps) 290.7(ps)]
OUTPUT_TERM: U10/div_clk_reg/Q [869.6(ps) 841.7(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1563.4(ps)  1569.4(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1706.9(ps)  1712.9(ps)]
     Fall Skew	   : 6(ps)


  Child Tree 1 from U10/U75/B: 
     nrSink : 37
     Rise Delay [1563.4(ps)  1569.4(ps)] Skew [6(ps)]
     Fall Delay[1706.9(ps)  1712.9(ps)] Skew=[6(ps)]


  Main Tree from U10/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U10/U75/B [869.8(ps) 841.9(ps)]
OUTPUT_TERM: U10/U75/Y [1122.8(ps) 1192.1(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1563.4(ps)  1569.4(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1706.9(ps)  1712.9(ps)]
     Fall Skew	   : 6(ps)


  Child Tree 1 from M5/U1/A: 
     nrSink : 37
     Rise Delay [1563.4(ps)  1569.4(ps)] Skew [6(ps)]
     Fall Delay[1706.9(ps)  1712.9(ps)] Skew=[6(ps)]


  Main Tree from U10/U75/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: M5/U1/A [1122.9(ps) 1192.2(ps)]
OUTPUT_TERM: M5/U1/Y [1318.4(ps) 1447.4(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1563.4(ps)  1569.4(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1706.9(ps)  1712.9(ps)]
     Fall Skew	   : 6(ps)


  Main Tree from M5/U1/Y w/o tracing through gates: 
     nrSink : 37
     nrGate : 0
     Rise Delay [1563.4(ps)  1569.4(ps)] Skew [6(ps)]
     Fall Delay [1706.9(ps)  1712.9(ps)] Skew=[6(ps)]


**** Sub Tree Report ****
INPUT_TERM: U11/U65/A [794.2(ps) 876.1(ps)]
OUTPUT_TERM: U11/U65/Y [1057.8(ps) 1229.7(ps)]

Main Tree: 
     nrSink         : 41
     Rise Delay	   : [1533.1(ps)  1537.9(ps)]
     Rise Skew	   : 4.8(ps)
     Fall Delay	   : [1773.9(ps)  1778.6(ps)]
     Fall Skew	   : 4.7(ps)


  Child Tree 1 from M6/U1/A: 
     nrSink : 41
     Rise Delay [1533.1(ps)  1537.9(ps)] Skew [4.8(ps)]
     Fall Delay[1773.9(ps)  1778.6(ps)] Skew=[4.7(ps)]


  Main Tree from U11/U65/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U10/U75/A [794.2(ps) 876.1(ps)]
OUTPUT_TERM: U10/U75/Y [1005.7(ps) 1179.3(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1446.1(ps)  1452.1(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1693.4(ps)  1699.4(ps)]
     Fall Skew	   : 6(ps)


  Child Tree 1 from M5/U1/A: 
     nrSink : 37
     Rise Delay [1446.1(ps)  1452.1(ps)] Skew [6(ps)]
     Fall Delay[1693.4(ps)  1699.4(ps)] Skew=[6(ps)]


  Main Tree from U10/U75/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: M6/U1/A [1058.2(ps) 1230.1(ps)]
OUTPUT_TERM: M6/U1/Y [1274.2(ps) 1502.7(ps)]

Main Tree: 
     nrSink         : 41
     Rise Delay	   : [1533.1(ps)  1537.9(ps)]
     Rise Skew	   : 4.8(ps)
     Fall Delay	   : [1773.9(ps)  1778.6(ps)]
     Fall Skew	   : 4.7(ps)


  Main Tree from M6/U1/Y w/o tracing through gates: 
     nrSink : 41
     nrGate : 0
     Rise Delay [1533.1(ps)  1537.9(ps)] Skew [4.8(ps)]
     Fall Delay [1773.9(ps)  1778.6(ps)] Skew=[4.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: M5/U1/A [1005.8(ps) 1179.4(ps)]
OUTPUT_TERM: M5/U1/Y [1201.1(ps) 1433.9(ps)]

Main Tree: 
     nrSink         : 37
     Rise Delay	   : [1446.1(ps)  1452.1(ps)]
     Rise Skew	   : 6(ps)
     Fall Delay	   : [1693.4(ps)  1699.4(ps)]
     Fall Skew	   : 6(ps)


  Main Tree from M5/U1/Y w/o tracing through gates: 
     nrSink : 37
     nrGate : 0
     Rise Delay [1446.1(ps)  1452.1(ps)] Skew [6(ps)]
     Fall Delay [1693.4(ps)  1699.4(ps)] Skew=[6(ps)]


UART_CLK (0 0) load=0.0472023(pf) 

UART_CLK__L1_I0/A (0.0012 0.0012) 
UART_CLK__L1_I0/Y (0.0244 0.0261) load=0.0197134(pf) 

UART_CLK__L2_I0/A (0.0262 0.0279) 
UART_CLK__L2_I0/Y (0.0553 0.0571) load=0.0060458(pf) 

M4/U1/A (0.0555 0.0573) 
M4/U1/Y (0.2377 0.2898) load=0.0193261(pf) 

UART_CLK_scan__L1_I0/A (0.2391 0.2912) 
UART_CLK_scan__L1_I0/Y (0.3707 0.4298) load=0.0311278(pf) 

U10/div_clk_reg/CK (0.2386 0.2907) 
U10/div_clk_reg/Q (0.8696 0.8417) load=0.0104554(pf) 

UART_CLK_scan__L2_I1/A (0.371 0.4301) 
UART_CLK_scan__L2_I1/Y (0.4823 0.5468) load=0.0187966(pf) 

UART_CLK_scan__L2_I0/A (0.3725 0.4316) 
UART_CLK_scan__L2_I0/Y (0.4754 0.5401) load=0.00555698(pf) 

U10/U75/B (0.8698 0.8419) 
U10/U75/Y (1.1228 1.1921) load=0.00404546(pf) 

UART_CLK_scan__L3_I1/A (0.4839 0.5484) 
UART_CLK_scan__L3_I1/Y (0.5901 0.6601) load=0.0151415(pf) 

UART_CLK_scan__L3_I0/A (0.4755 0.5402) 
UART_CLK_scan__L3_I0/Y (0.5754 0.6479) load=0.00708993(pf) 

M5/U1/A (1.1229 1.1922) 
M5/U1/Y (1.3184 1.4474) load=0.0118978(pf) 

UART_CLK_scan__L4_I1/A (0.591 0.661) 
UART_CLK_scan__L4_I1/Y (0.6962 0.7718) load=0.0149799(pf) 

UART_CLK_scan__L4_I0/A (0.5757 0.6482) 
UART_CLK_scan__L4_I0/Y (0.7119 0.7941) load=0.0385591(pf) 

TX_CLK_scan__L1_I0/A (1.3189 1.4479) 
TX_CLK_scan__L1_I0/Y (1.4356 1.587) load=0.0432048(pf) 

UART_CLK_scan__L5_I1/A (0.6971 0.7727) 
UART_CLK_scan__L5_I1/Y (0.8026 0.8838) load=0.0153918(pf) 

UART_CLK_scan__L5_I0/A (0.7132 0.7954) 
UART_CLK_scan__L5_I0/Y (0.8449 0.7652) load=0.0286107(pf) 

TX_CLK_scan__L2_I0/A (1.4389 1.5903) 
TX_CLK_scan__L2_I0/Y (1.6488 1.5076) load=0.078406(pf) 

UART_CLK_scan__L6_I1/A (0.8035 0.8847) 
UART_CLK_scan__L6_I1/Y (0.9094 0.9962) load=0.0159497(pf) 

UART_CLK_scan__L6_I0/A (0.8456 0.7659) 
UART_CLK_scan__L6_I0/Y (0.7941 0.876) load=0.00539194(pf) 

TX_CLK_scan__L3_I1/A (1.6506 1.5094) 
TX_CLK_scan__L3_I1/Y (1.564 1.7076) load=0.0600782(pf) 

TX_CLK_scan__L3_I0/A (1.6504 1.5092) 
TX_CLK_scan__L3_I0/Y (1.5634 1.7069) load=0.0587645(pf) 

UART_CLK_scan__L7_I0/A (0.9104 0.9972) 
UART_CLK_scan__L7_I0/Y (1.0165 1.1089) load=0.0160748(pf) 

U11/U65/A (0.7942 0.8761) 
U11/U65/Y (1.0578 1.2297) load=0.00782887(pf) 

U10/U75/A (0.7942 0.8761) 
U10/U75/Y (1.0057 1.1793) load=0.00404546(pf) 

U7/Q_reg[0]/CK (1.5646 1.7082) 

U7/Q_reg[1]/CK (1.5647 1.7083) 

U8/D1/OUT_reg[0]/CK (1.5666 1.7102) 

U8/D1/OUT_reg[1]/CK (1.5668 1.7104) 

U8/D1/OUT_reg[2]/CK (1.5658 1.7094) 

U8/D1/OUT_reg[3]/CK (1.566 1.7096) 

U8/D1/Q_reg[0]/CK (1.5664 1.71) 

U8/D1/Q_reg[2]/CK (1.5668 1.7104) 

U8/D1/Q_reg[3]/CK (1.5655 1.7091) 

U8/U2/R_PTR_reg[3]/CK (1.5669 1.7105) 

U8/U2/r_gray_out_reg[1]/CK (1.5668 1.7104) 

U8/U2/r_gray_out_reg[2]/CK (1.5668 1.7104) 

U8/U2/r_gray_out_reg[3]/CK (1.5667 1.7103) 

U8/D1/Q_reg[1]/CK (1.5667 1.7103) 

U4/dut0/F/current_state_reg[1]/CK (1.5644 1.708) 

U8/U2/R_PTR_reg[0]/CK (1.5644 1.708) 

U4/dut0/F/current_state_reg[2]/CK (1.5645 1.7081) 

U4/dut0/F/busy_reg/CK (1.5645 1.7081) 

U4/dut0/F/current_state_reg[0]/CK (1.5694 1.7129) 

U4/dut0/P/PAR_BIT_reg/CK (1.5694 1.7129) 

U4/dut0/S/counter_reg[0]/CK (1.5634 1.7069) 

U4/dut0/S/counter_reg[1]/CK (1.568 1.7115) 

U4/dut0/S/counter_reg[2]/CK (1.5676 1.7111) 

U4/dut0/S/counter_reg[3]/CK (1.5674 1.7109) 

U4/dut0/S/mem_reg[0]/CK (1.5682 1.7117) 

U4/dut0/S/mem_reg[1]/CK (1.5686 1.7121) 

U4/dut0/S/mem_reg[2]/CK (1.5687 1.7122) 

U4/dut0/S/mem_reg[4]/CK (1.5689 1.7124) 

U4/dut0/S/mem_reg[5]/CK (1.5691 1.7126) 

U4/dut0/S/mem_reg[6]/CK (1.5692 1.7127) 

U4/dut0/S/mem_reg[7]/CK (1.5691 1.7126) 

U4/dut0/TX_OUT_reg/CK (1.5693 1.7128) 

U8/U2/R_PTR_reg[2]/CK (1.5668 1.7103) 

U8/U2/r_gray_out_reg[0]/CK (1.566 1.7095) 

U4/dut0/S/mem_reg[3]/CK (1.5687 1.7123) 

U4/dut0/S/ser_data_reg/CK (1.5646 1.7081) 

U8/U2/R_PTR_reg[1]/CK (1.5653 1.7088) 

UART_CLK_scan__L8_I0/A (1.0175 1.1099) 
UART_CLK_scan__L8_I0/Y (1.125 1.223) load=0.0182503(pf) 

M6/U1/A (1.0582 1.2301) 
M6/U1/Y (1.2742 1.5027) load=0.0127476(pf) 

M5/U1/A (1.0058 1.1794) 
M5/U1/Y (1.2011 1.4339) load=0.0118978(pf) 

UART_CLK_scan__L9_I0/A (1.126 1.224) 
UART_CLK_scan__L9_I0/Y (1.2276 1.3305) load=0.0170093(pf) 

RX_CLK_scan__L1_I0/A (1.2748 1.5033) 
RX_CLK_scan__L1_I0/Y (1.399 1.6469) load=0.0522183(pf) 

TX_CLK_scan__L1_I0/A (1.2016 1.4344) 
TX_CLK_scan__L1_I0/Y (1.3183 1.5735) load=0.0432048(pf) 

UART_CLK_scan__L10_I0/A (1.2284 1.3313) 
UART_CLK_scan__L10_I0/Y (1.3407 1.4476) load=0.0478907(pf) 

RX_CLK_scan__L2_I0/A (1.4028 1.6507) 
RX_CLK_scan__L2_I0/Y (1.7189 1.4805) load=0.122045(pf) 

TX_CLK_scan__L2_I0/A (1.3216 1.5768) 
TX_CLK_scan__L2_I0/Y (1.6353 1.3903) load=0.078406(pf) 

UART_CLK_scan__L11_I0/A (1.3428 1.4497) 
UART_CLK_scan__L11_I0/Y (1.4949 1.3902) load=0.0473902(pf) 

RX_CLK_scan__L3_I3/A (1.7214 1.483) 
RX_CLK_scan__L3_I3/Y (1.5359 1.7766) load=0.0365395(pf) 

RX_CLK_scan__L3_I2/A (1.7211 1.4827) 
RX_CLK_scan__L3_I2/Y (1.5326 1.7734) load=0.0308596(pf) 

RX_CLK_scan__L3_I1/A (1.7212 1.4828) 
RX_CLK_scan__L3_I1/Y (1.5333 1.7741) load=0.0321092(pf) 

RX_CLK_scan__L3_I0/A (1.7214 1.483) 
RX_CLK_scan__L3_I0/Y (1.5342 1.775) load=0.033388(pf) 

TX_CLK_scan__L3_I1/A (1.6371 1.3921) 
TX_CLK_scan__L3_I1/Y (1.4467 1.6941) load=0.0600782(pf) 

TX_CLK_scan__L3_I0/A (1.6369 1.3919) 
TX_CLK_scan__L3_I0/Y (1.4461 1.6934) load=0.0587645(pf) 

UART_CLK_scan__L12_I0/A (1.4969 1.3922) 
UART_CLK_scan__L12_I0/Y (1.4381 1.5447) load=0.0659383(pf) 

U4/dut1/D1/P_DATA_reg[6]/CK (1.5367 1.7774) 

U4/dut1/D1/P_DATA_reg[7]/CK (1.5367 1.7774) 

du/Q_reg[1]/CK (1.5369 1.7776) 

du/enable_pulse_reg/CK (1.5377 1.7784) 

du/pulse_ff_reg/CK (1.5375 1.7782) 

du/sync_bus_reg[2]/CK (1.5379 1.7786) 

du/sync_bus_reg[3]/CK (1.5376 1.7783) 

du/sync_bus_reg[4]/CK (1.5377 1.7784) 

du/sync_bus_reg[5]/CK (1.5377 1.7784) 

du/sync_bus_reg[7]/CK (1.5378 1.7785) 

du/sync_bus_reg[6]/CK (1.5379 1.7786) 

du/sync_bus_reg[0]/CK (1.5372 1.7779) 

U4/dut1/D1/P_DATA_reg[2]/CK (1.5332 1.774) 

du/sync_bus_reg[1]/CK (1.5334 1.7742) 

du/Q_reg[0]/CK (1.5334 1.7742) 

U4/dut1/S1/STP_ERR_reg/CK (1.5333 1.7741) 

U4/dut1/D1/P_DATA_reg[3]/CK (1.5331 1.7739) 

U4/dut1/D1/P_DATA_reg[1]/CK (1.5331 1.7739) 

U4/dut1/D1/P_DATA_reg[0]/CK (1.5331 1.7739) 

U4/dut1/D0/sample3_reg/CK (1.5331 1.7739) 

U4/dut1/D0/sample2_reg/CK (1.5333 1.7741) 

U4/dut1/D1/P_DATA_reg[4]/CK (1.5345 1.7753) 

U4/dut1/D1/counter_reg[2]/CK (1.5345 1.7753) 

U4/dut1/F/current_state_reg[2]/CK (1.5342 1.775) 

U4/dut1/F/current_state_reg[1]/CK (1.5343 1.7751) 

U4/dut1/E/BIT_CNT_reg[3]/CK (1.5344 1.7752) 

U4/dut1/D1/counter_reg[1]/CK (1.5342 1.775) 

U4/dut1/D1/counter_reg[0]/CK (1.5344 1.7752) 

U4/dut1/D1/P_DATA_reg[5]/CK (1.5345 1.7753) 

U4/dut1/D0/sample1_reg/CK (1.5348 1.7756) 

U4/dut1/E/BIT_CNT_reg[1]/CK (1.5364 1.7772) 

U4/dut1/E/BIT_CNT_reg[2]/CK (1.5365 1.7773) 

U4/dut1/E/EDGE_CNT_reg[0]/CK (1.5359 1.7767) 

U4/dut1/E/EDGE_CNT_reg[1]/CK (1.5361 1.7769) 

U4/dut1/E/EDGE_CNT_reg[2]/CK (1.536 1.7768) 

U4/dut1/E/EDGE_CNT_reg[3]/CK (1.5363 1.7771) 

U4/dut1/P/PAR_ERR_reg/CK (1.5356 1.7764) 

U4/dut1/E/EDGE_CNT_reg[4]/CK (1.5362 1.777) 

U4/dut1/E/BIT_CNT_reg[0]/CK (1.5356 1.7764) 

U4/dut1/F/current_state_reg[0]/CK (1.5351 1.7759) 

U4/dut1/S0/STRT_GLITCH_reg/CK (1.5352 1.776) 

U7/Q_reg[0]/CK (1.4473 1.6947) 

U7/Q_reg[1]/CK (1.4474 1.6948) 

U8/D1/OUT_reg[0]/CK (1.4493 1.6967) 

U8/D1/OUT_reg[1]/CK (1.4495 1.6969) 

U8/D1/OUT_reg[2]/CK (1.4485 1.6959) 

U8/D1/OUT_reg[3]/CK (1.4487 1.6961) 

U8/D1/Q_reg[0]/CK (1.4491 1.6965) 

U8/D1/Q_reg[2]/CK (1.4495 1.6969) 

U8/D1/Q_reg[3]/CK (1.4482 1.6956) 

U8/U2/R_PTR_reg[3]/CK (1.4496 1.697) 

U8/U2/r_gray_out_reg[1]/CK (1.4495 1.6969) 

U8/U2/r_gray_out_reg[2]/CK (1.4495 1.6969) 

U8/U2/r_gray_out_reg[3]/CK (1.4494 1.6968) 

U8/D1/Q_reg[1]/CK (1.4494 1.6968) 

U4/dut0/F/current_state_reg[1]/CK (1.4471 1.6945) 

U8/U2/R_PTR_reg[0]/CK (1.4471 1.6945) 

U4/dut0/F/current_state_reg[2]/CK (1.4472 1.6946) 

U4/dut0/F/busy_reg/CK (1.4472 1.6946) 

U4/dut0/F/current_state_reg[0]/CK (1.4521 1.6994) 

U4/dut0/P/PAR_BIT_reg/CK (1.4521 1.6994) 

U4/dut0/S/counter_reg[0]/CK (1.4461 1.6934) 

U4/dut0/S/counter_reg[1]/CK (1.4507 1.698) 

U4/dut0/S/counter_reg[2]/CK (1.4503 1.6976) 

U4/dut0/S/counter_reg[3]/CK (1.4501 1.6974) 

U4/dut0/S/mem_reg[0]/CK (1.4509 1.6982) 

U4/dut0/S/mem_reg[1]/CK (1.4513 1.6986) 

U4/dut0/S/mem_reg[2]/CK (1.4514 1.6987) 

U4/dut0/S/mem_reg[4]/CK (1.4516 1.6989) 

U4/dut0/S/mem_reg[5]/CK (1.4518 1.6991) 

U4/dut0/S/mem_reg[6]/CK (1.4519 1.6992) 

U4/dut0/S/mem_reg[7]/CK (1.4518 1.6991) 

U4/dut0/TX_OUT_reg/CK (1.452 1.6993) 

U8/U2/R_PTR_reg[2]/CK (1.4495 1.6968) 

U8/U2/r_gray_out_reg[0]/CK (1.4487 1.696) 

U4/dut0/S/mem_reg[3]/CK (1.4514 1.6988) 

U4/dut0/S/ser_data_reg/CK (1.4473 1.6946) 

U8/U2/R_PTR_reg[1]/CK (1.448 1.6953) 

U6/Q_reg[0]/CK (1.4395 1.5461) 

U6/Q_reg[1]/CK (1.4395 1.5461) 

U6/SYNC_RST_reg/CK (1.4395 1.5461) 

U11/counter_reg[6]/CK (1.4396 1.5462) 

U11/div_clk_reg/CK (1.439 1.5456) 

U11/counter_reg[7]/CK (1.4395 1.5461) 

U10/counter_reg[0]/CK (1.4385 1.5451) 

U11/counter_reg[4]/CK (1.4395 1.5461) 

U11/flag_reg/CK (1.4383 1.5449) 

U11/counter_reg[3]/CK (1.4395 1.5461) 

U11/counter_reg[0]/CK (1.4388 1.5454) 

U10/flag_reg/CK (1.4394 1.546) 

U10/counter_reg[1]/CK (1.4391 1.5457) 

U11/counter_reg[1]/CK (1.4392 1.5458) 

U11/counter_reg[5]/CK (1.4397 1.5463) 

U10/counter_reg[7]/CK (1.4396 1.5462) 

U11/counter_reg[2]/CK (1.4395 1.5461) 

U10/counter_reg[4]/CK (1.4389 1.5455) 

U10/counter_reg[3]/CK (1.4389 1.5455) 

U10/counter_reg[2]/CK (1.4397 1.5463) 

U10/counter_reg[5]/CK (1.4398 1.5464) 

U10/counter_reg[6]/CK (1.4398 1.5464) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup_analysis_view2
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup_analysis_view3
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold_analysis_view2
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold_analysis_view3
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 197
Nr. of Buffer                  : 12
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U2/ALU_OUT_reg[11]/CK 691.7(ps)
Min trig. edge delay at sink(R): U0/current_state_reg[3]/CK 620.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 620.3~691.7(ps)        0~0(ps)             
Fall Phase Delay               : 664.7~728.6(ps)        0~0(ps)             
Trig. Edge Skew                : 71.4(ps)               200(ps)             
Rise Skew                      : 71.4(ps)               
Fall Skew                      : 63.9(ps)               
Max. Rise Buffer Tran          : 166.5(ps)              50(ps)              
Max. Fall Buffer Tran          : 136.1(ps)              50(ps)              
Max. Rise Sink Tran            : 122.7(ps)              50(ps)              
Max. Fall Sink Tran            : 114.7(ps)              50(ps)              
Min. Rise Buffer Tran          : 19.3(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.5(ps)               0(ps)               
Min. Rise Sink Tran            : 49(ps)                 0(ps)               
Min. Fall Sink Tran            : 49.2(ps)               0(ps)               

view setup1_analysis_view : skew = 71.4ps (required = 200ps)
view setup_analysis_view2 : skew = 71.4ps (required = 200ps)
view setup_analysis_view3 : skew = 71.4ps (required = 200ps)
view hold1_analysis_view : skew = 43.5ps (required = 200ps)
view hold_analysis_view2 : skew = 43.5ps (required = 200ps)
view hold_analysis_view3 : skew = 43.5ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
REF_CLK_scan__L1_I0/A            [166.5 136.1](ps)      50(ps)              
U3/U0_TLATNCAX12M/CK             [166.5 136.1](ps)      50(ps)              
REF_CLK_scan__L2_I0/A            [76.8 70.1](ps)        50(ps)              
ALU_CLK__L1_I0/A                 [96 75.6](ps)          50(ps)              
REF_CLK_scan__L3_I4/A            [141.3 131](ps)        50(ps)              
REF_CLK_scan__L3_I3/A            [141.3 131](ps)        50(ps)              
REF_CLK_scan__L3_I2/A            [141.4 131](ps)        50(ps)              
REF_CLK_scan__L3_I1/A            [141.3 131](ps)        50(ps)              
REF_CLK_scan__L3_I0/A            [141.4 131](ps)        50(ps)              
ALU_CLK__L2_I0/A                 [58.6 60.6](ps)        50(ps)              
U8/U0/mem_reg[0][4]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[0][3]/CK           [65.4 62.1](ps)        50(ps)              
U8/U0/mem_reg[1][7]/CK           [65.5 62.1](ps)        50(ps)              
U8/U0/mem_reg[1][5]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[1][6]/CK           [65.5 62.1](ps)        50(ps)              
U8/U0/mem_reg[0][1]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[0][2]/CK           [65.5 62.1](ps)        50(ps)              
U8/U0/mem_reg[2][2]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][1]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][0]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][5]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[2][4]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][6]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[2][3]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[3][4]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[2][7]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[3][3]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[3][1]/CK           [65.4 61.9](ps)        50(ps)              
U8/U0/mem_reg[3][2]/CK           [65.4 62](ps)          50(ps)              
U8/U0/mem_reg[6][0]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][6]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[6][3]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[6][1]/CK           [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[6][2]/CK           [64.4 60.9](ps)        50(ps)              
U5/Q_reg[0]/CK                   [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[3]/CK       [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[2]/CK       [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[0]/CK       [64.4 60.9](ps)        50(ps)              
U0/current_state_reg[1]/CK       [64.4 60.9](ps)        50(ps)              
U0/ALU_OUT_reg_reg[0]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[0]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[1]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[3]/CK         [64.4 60.9](ps)        50(ps)              
U0/Address_reg_reg[2]/CK         [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[5]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[7]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[6]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[1]/CK              [64.4 60.9](ps)        50(ps)              
U1/RdData_reg[0]/CK              [64.4 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][0]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][6]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][5]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[0][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[0][6]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[3][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][3]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][2]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][0]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][1]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][3]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][2]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][4]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][1]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][5]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[4][7]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][6]/CK           [64.3 60.9](ps)        50(ps)              
U8/U0/mem_reg[5][0]/CK           [64.3 60.9](ps)        50(ps)              
U1/Reg_File_reg[6][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[0][4]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[6][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[0][3]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[6][2]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[0][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[6][0]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[7][4]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[7][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[7][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][0]/CK         [116.3 109](ps)        50(ps)              
U1/Reg_File_reg[7][2]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[4][0]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[4][2]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[4][1]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[2][6]/CK         [116.3 109](ps)        50(ps)              
U1/Reg_File_reg[4][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][4]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[1][3]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[0][2]/CK         [116.3 109](ps)        50(ps)              
U1/Reg_File_reg[0][6]/CK         [116.2 108.9](ps)      50(ps)              
U1/Reg_File_reg[5][3]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[1][2]/CK         [116.3 108.9](ps)      50(ps)              
U1/Reg_File_reg[5][2]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[0][7]/CK         [116.2 108.9](ps)      50(ps)              
U1/Reg_File_reg[2][7]/CK         [116.3 108.9](ps)      50(ps)              
U1/Reg_File_reg[6][4]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[5][1]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[2][4]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[2][2]/CK         [116.4 109](ps)        50(ps)              
U1/Reg_File_reg[7][0]/CK         [116.4 109.1](ps)      50(ps)              
U1/Reg_File_reg[0][0]/CK         [116.1 109](ps)        50(ps)              
U1/Reg_File_reg[7][5]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[6][5]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[5][4]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[6][7]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[5][0]/CK         [116.5 109.1](ps)      50(ps)              
U1/Reg_File_reg[4][4]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[2][5]/CK         [114.8 107.3](ps)      50(ps)              
U1/Reg_File_reg[5][5]/CK         [116.6 109.3](ps)      50(ps)              
U1/Reg_File_reg[2][0]/CK         [116.1 109](ps)        50(ps)              
U1/Reg_File_reg[5][6]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[6][6]/CK         [116.5 109.2](ps)      50(ps)              
U1/Reg_File_reg[5][7]/CK         [116.5 109.2](ps)      50(ps)              
U1/RdData_Valid_reg/CK           [115.5 108.1](ps)      50(ps)              
U1/RdData_reg[3]/CK              [116 108.8](ps)        50(ps)              
U1/RdData_reg[2]/CK              [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[4][7]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[4][5]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[4][6]/CK         [116.6 109.2](ps)      50(ps)              
U1/Reg_File_reg[3][2]/CK         [116 108.8](ps)        50(ps)              
U1/Reg_File_reg[7][6]/CK         [116.5 109.2](ps)      50(ps)              
U1/Reg_File_reg[3][6]/CK         [115.8 108.5](ps)      50(ps)              
U1/Reg_File_reg[7][7]/CK         [116.5 109.2](ps)      50(ps)              
U1/Reg_File_reg[2][3]/CK         [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[3][4]/CK         [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[3][3]/CK         [115.5 108.1](ps)      50(ps)              
U1/Reg_File_reg[3][1]/CK         [116.1 108.9](ps)      50(ps)              
U1/Reg_File_reg[0][5]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[1][5]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[1][6]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[1][7]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[3][0]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[2][1]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[3][5]/CK         [121.3 113.2](ps)      50(ps)              
U1/Reg_File_reg[3][7]/CK         [121.3 113.2](ps)      50(ps)              
U1/RdData_reg[4]/CK              [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[4]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[2]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[6]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[5]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[7]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[1]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[3]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[8]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[9]/CK         [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[15]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[14]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[11]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[12]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[10]/CK        [121.3 113.2](ps)      50(ps)              
U0/ALU_OUT_reg_reg[13]/CK        [121.3 113.2](ps)      50(ps)              
U5/Q_reg[1]/CK                   [122 114.1](ps)        50(ps)              
U5/SYNC_RST_reg/CK               [122.1 114.2](ps)      50(ps)              
U8/U0/mem_reg[6][7]/CK           [122.1 114.3](ps)      50(ps)              
U8/U1/w_gray_out_reg[3]/CK       [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[6][4]/CK           [122.1 114.4](ps)      50(ps)              
U8/U1/W_PTR_reg[2]/CK            [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[6][6]/CK           [122.2 114.4](ps)      50(ps)              
U8/U1/w_gray_out_reg[2]/CK       [122.6 114.7](ps)      50(ps)              
U8/U1/w_gray_out_reg[1]/CK       [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[6][5]/CK           [122.2 114.4](ps)      50(ps)              
U8/U1/W_PTR_reg[1]/CK            [122.6 114.6](ps)      50(ps)              
U8/U1/W_PTR_reg[3]/CK            [122.6 114.7](ps)      50(ps)              
U8/D0/OUT_reg[3]/CK              [122.7 114.7](ps)      50(ps)              
U8/D0/OUT_reg[2]/CK              [122.7 114.7](ps)      50(ps)              
U8/U1/W_PTR_reg[0]/CK            [122.6 114.6](ps)      50(ps)              
U8/D0/Q_reg[0]/CK                [122.7 114.7](ps)      50(ps)              
U8/U1/w_gray_out_reg[0]/CK       [122.6 114.7](ps)      50(ps)              
U8/U0/mem_reg[7][0]/CK           [122.5 114.6](ps)      50(ps)              
U8/D0/Q_reg[3]/CK                [122.7 114.7](ps)      50(ps)              
U8/U0/mem_reg[5][5]/CK           [122.2 114.4](ps)      50(ps)              
U8/U0/mem_reg[7][7]/CK           [122.6 114.6](ps)      50(ps)              
U8/U0/mem_reg[7][6]/CK           [122.5 114.6](ps)      50(ps)              
U8/D0/OUT_reg[1]/CK              [122.7 114.7](ps)      50(ps)              
U8/D0/OUT_reg[0]/CK              [122.7 114.7](ps)      50(ps)              
U8/U0/mem_reg[1][3]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[1][0]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[1][2]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[0][0]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[1][1]/CK           [122.4 114.4](ps)      50(ps)              
U8/D0/Q_reg[2]/CK                [122.7 114.7](ps)      50(ps)              
U8/D0/Q_reg[1]/CK                [122.7 114.7](ps)      50(ps)              
U8/U0/mem_reg[7][3]/CK           [122.5 114.5](ps)      50(ps)              
U8/U0/mem_reg[7][5]/CK           [122.5 114.5](ps)      50(ps)              
U8/U0/mem_reg[7][4]/CK           [122.5 114.5](ps)      50(ps)              
U8/U0/mem_reg[5][4]/CK           [122.3 114.3](ps)      50(ps)              
U8/U0/mem_reg[0][5]/CK           [122.4 114.3](ps)      50(ps)              
U8/U0/mem_reg[1][4]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[7][1]/CK           [122.4 114.4](ps)      50(ps)              
U8/U0/mem_reg[7][2]/CK           [122.4 114.4](ps)      50(ps)              
ALU_CLK__L3_I0/A                 [72.3 50.1](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 197
     Rise Delay	   : [620.3(ps)  691.7(ps)]
     Rise Skew	   : 71.4(ps)
     Fall Delay	   : [664.7(ps)  728.6(ps)]
     Fall Skew	   : 63.9(ps)


  Child Tree 1 from M3/U1/A: 
     nrSink : 197
     Rise Delay [620.3(ps)  691.7(ps)] Skew [71.4(ps)]
     Fall Delay[664.7(ps)  728.6(ps)] Skew=[63.9(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: M3/U1/A [50.7(ps) 52.5(ps)]
OUTPUT_TERM: M3/U1/Y [271.1(ps) 316.1(ps)]

Main Tree: 
     nrSink         : 197
     Rise Delay	   : [620.3(ps)  691.7(ps)]
     Rise Skew	   : 71.4(ps)
     Fall Delay	   : [664.7(ps)  728.6(ps)]
     Fall Skew	   : 63.9(ps)


  Child Tree 1 from U3/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [691(ps)  691.7(ps)] Skew [0.7(ps)]
     Fall Delay[718.6(ps)  719.3(ps)] Skew=[0.7(ps)]


  Main Tree from M3/U1/Y w/o tracing through gates: 
     nrSink : 180
     nrGate : 1
     Rise Delay [620.3(ps)  683.8(ps)] Skew [63.5(ps)]
     Fall Delay [664.7(ps)  728.6(ps)] Skew=[63.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3/U0_TLATNCAX12M/CK [276.2(ps) 321.2(ps)]
OUTPUT_TERM: U3/U0_TLATNCAX12M/ECK [454.3(ps) 502.1(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [691(ps)  691.7(ps)]
     Rise Skew	   : 0.7(ps)
     Fall Delay	   : [718.6(ps)  719.3(ps)]
     Fall Skew	   : 0.7(ps)


  Main Tree from U3/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [691(ps)  691.7(ps)] Skew [0.7(ps)]
     Fall Delay [718.6(ps)  719.3(ps)] Skew=[0.7(ps)]


REF_CLK (0 0) load=0.0473656(pf) 

REF_CLK__L1_I0/A (0.0013 0.0013) 
REF_CLK__L1_I0/Y (0.0221 0.0238) load=0.0116314(pf) 

REF_CLK__L2_I0/A (0.0226 0.0243) 
REF_CLK__L2_I0/Y (0.0505 0.0523) load=0.00604576(pf) 

M3/U1/A (0.0507 0.0525) 
M3/U1/Y (0.2711 0.3161) load=0.0383564(pf) 

REF_CLK_scan__L1_I0/A (0.2766 0.3216) 
REF_CLK_scan__L1_I0/Y (0.4342 0.4786) load=0.0474267(pf) 

U3/U0_TLATNCAX12M/CK (0.2762 0.3212) 
U3/U0_TLATNCAX12M/ECK (0.4543 0.5021) load=0.00838899(pf) 

REF_CLK_scan__L2_I0/A (0.4361 0.4805) 
REF_CLK_scan__L2_I0/Y (0.5854 0.5426) load=0.242285(pf) 

ALU_CLK__L1_I0/A (0.4546 0.5024) 
ALU_CLK__L1_I0/Y (0.5595 0.5219) load=0.0124791(pf) 

REF_CLK_scan__L3_I4/A (0.5914 0.5486) 
REF_CLK_scan__L3_I4/Y (0.6186 0.663) load=0.0670483(pf) 

REF_CLK_scan__L3_I3/A (0.5907 0.5479) 
REF_CLK_scan__L3_I3/Y (0.6176 0.662) load=0.0662618(pf) 

REF_CLK_scan__L3_I2/A (0.5921 0.5493) 
REF_CLK_scan__L3_I2/Y (0.6187 0.6631) load=0.0654424(pf) 

REF_CLK_scan__L3_I1/A (0.5902 0.5474) 
REF_CLK_scan__L3_I1/Y (0.6535 0.6982) load=0.184555(pf) 

REF_CLK_scan__L3_I0/A (0.592 0.5492) 
REF_CLK_scan__L3_I0/Y (0.6596 0.7044) load=0.199199(pf) 

ALU_CLK__L2_I0/A (0.5599 0.5223) 
ALU_CLK__L2_I0/Y (0.661 0.6416) load=0.0397479(pf) 

U8/U0/mem_reg[0][4]/CK (0.6264 0.6708) 

U8/U0/mem_reg[0][3]/CK (0.6265 0.6709) 

U8/U0/mem_reg[1][7]/CK (0.6281 0.6724) 

U8/U0/mem_reg[1][5]/CK (0.6297 0.674) 

U8/U0/mem_reg[1][6]/CK (0.6276 0.672) 

U8/U0/mem_reg[0][1]/CK (0.6297 0.674) 

U8/U0/mem_reg[0][2]/CK (0.6272 0.6716) 

U8/U0/mem_reg[2][2]/CK (0.6293 0.6737) 

U8/U0/mem_reg[2][1]/CK (0.6286 0.673) 

U8/U0/mem_reg[2][0]/CK (0.6296 0.674) 

U8/U0/mem_reg[2][5]/CK (0.6301 0.6745) 

U8/U0/mem_reg[2][4]/CK (0.6299 0.6743) 

U8/U0/mem_reg[2][6]/CK (0.6301 0.6745) 

U8/U0/mem_reg[2][3]/CK (0.6299 0.6742) 

U8/U0/mem_reg[3][4]/CK (0.6299 0.6743) 

U8/U0/mem_reg[2][7]/CK (0.6301 0.6745) 

U8/U0/mem_reg[3][3]/CK (0.6298 0.6742) 

U8/U0/mem_reg[3][1]/CK (0.63 0.6744) 

U8/U0/mem_reg[3][2]/CK (0.6297 0.6741) 

U8/U0/mem_reg[6][0]/CK (0.6208 0.6652) 

U8/U0/mem_reg[4][6]/CK (0.6209 0.6653) 

U8/U0/mem_reg[6][3]/CK (0.6208 0.6652) 

U8/U0/mem_reg[6][1]/CK (0.6208 0.6652) 

U8/U0/mem_reg[6][2]/CK (0.6208 0.6652) 

U5/Q_reg[0]/CK (0.6206 0.665) 

U0/current_state_reg[3]/CK (0.6203 0.6647) 

U0/current_state_reg[2]/CK (0.6204 0.6648) 

U0/current_state_reg[0]/CK (0.6207 0.6651) 

U0/current_state_reg[1]/CK (0.6209 0.6653) 

U0/ALU_OUT_reg_reg[0]/CK (0.621 0.6654) 

U0/Address_reg_reg[0]/CK (0.621 0.6654) 

U0/Address_reg_reg[1]/CK (0.6213 0.6657) 

U0/Address_reg_reg[3]/CK (0.6213 0.6657) 

U0/Address_reg_reg[2]/CK (0.6213 0.6657) 

U1/RdData_reg[5]/CK (0.6216 0.666) 

U1/RdData_reg[7]/CK (0.6215 0.6659) 

U1/RdData_reg[6]/CK (0.6216 0.666) 

U1/RdData_reg[1]/CK (0.6215 0.6659) 

U1/RdData_reg[0]/CK (0.6215 0.6659) 

U8/U0/mem_reg[3][0]/CK (0.6273 0.6717) 

U8/U0/mem_reg[3][6]/CK (0.6274 0.6717) 

U8/U0/mem_reg[3][5]/CK (0.6274 0.6718) 

U8/U0/mem_reg[0][7]/CK (0.6255 0.6699) 

U8/U0/mem_reg[0][6]/CK (0.6256 0.67) 

U8/U0/mem_reg[3][7]/CK (0.6271 0.6715) 

U8/U0/mem_reg[5][3]/CK (0.6255 0.6699) 

U8/U0/mem_reg[5][2]/CK (0.6254 0.6698) 

U8/U0/mem_reg[4][0]/CK (0.6268 0.6712) 

U8/U0/mem_reg[4][1]/CK (0.6265 0.6709) 

U8/U0/mem_reg[4][3]/CK (0.6271 0.6715) 

U8/U0/mem_reg[4][2]/CK (0.6269 0.6713) 

U8/U0/mem_reg[4][4]/CK (0.6271 0.6715) 

U8/U0/mem_reg[5][1]/CK (0.6259 0.6703) 

U8/U0/mem_reg[5][7]/CK (0.6254 0.6698) 

U8/U0/mem_reg[4][5]/CK (0.6272 0.6716) 

U8/U0/mem_reg[4][7]/CK (0.6262 0.6706) 

U8/U0/mem_reg[5][6]/CK (0.6244 0.6688) 

U8/U0/mem_reg[5][0]/CK (0.6258 0.6702) 

U1/Reg_File_reg[6][3]/CK (0.6747 0.7193) 

U1/Reg_File_reg[0][4]/CK (0.6727 0.7172) 

U1/Reg_File_reg[6][1]/CK (0.6737 0.7182) 

U1/Reg_File_reg[0][3]/CK (0.6726 0.7172) 

U1/Reg_File_reg[6][2]/CK (0.6747 0.7193) 

U1/Reg_File_reg[1][1]/CK (0.6725 0.7171) 

U1/Reg_File_reg[0][1]/CK (0.6725 0.7171) 

U1/Reg_File_reg[6][0]/CK (0.6736 0.7182) 

U1/Reg_File_reg[7][4]/CK (0.6746 0.7192) 

U1/Reg_File_reg[7][1]/CK (0.6741 0.7186) 

U1/Reg_File_reg[7][3]/CK (0.6745 0.7191) 

U1/Reg_File_reg[1][0]/CK (0.6723 0.7169) 

U1/Reg_File_reg[7][2]/CK (0.6741 0.7187) 

U1/Reg_File_reg[4][0]/CK (0.673 0.7176) 

U1/Reg_File_reg[4][2]/CK (0.6739 0.7185) 

U1/Reg_File_reg[4][1]/CK (0.6735 0.7181) 

U1/Reg_File_reg[2][6]/CK (0.6724 0.717) 

U1/Reg_File_reg[4][3]/CK (0.6744 0.719) 

U1/Reg_File_reg[1][4]/CK (0.6727 0.7173) 

U1/Reg_File_reg[1][3]/CK (0.6729 0.7174) 

U1/Reg_File_reg[0][2]/CK (0.6722 0.7168) 

U1/Reg_File_reg[0][6]/CK (0.6691 0.7137) 

U1/Reg_File_reg[5][3]/CK (0.6745 0.7191) 

U1/Reg_File_reg[1][2]/CK (0.6715 0.7161) 

U1/Reg_File_reg[5][2]/CK (0.6745 0.7191) 

U1/Reg_File_reg[0][7]/CK (0.6695 0.7141) 

U1/Reg_File_reg[2][7]/CK (0.6714 0.7159) 

U1/Reg_File_reg[6][4]/CK (0.6745 0.7191) 

U1/Reg_File_reg[5][1]/CK (0.6747 0.7193) 

U1/Reg_File_reg[2][4]/CK (0.673 0.7176) 

U1/Reg_File_reg[2][2]/CK (0.6723 0.7169) 

U1/Reg_File_reg[7][0]/CK (0.6739 0.7184) 

U1/Reg_File_reg[0][0]/CK (0.6665 0.7112) 

U1/Reg_File_reg[7][5]/CK (0.6781 0.7228) 

U1/Reg_File_reg[6][5]/CK (0.6751 0.7197) 

U1/Reg_File_reg[5][4]/CK (0.678 0.7227) 

U1/Reg_File_reg[6][7]/CK (0.675 0.7196) 

U1/Reg_File_reg[5][0]/CK (0.6751 0.7197) 

U1/Reg_File_reg[4][4]/CK (0.678 0.7227) 

U1/Reg_File_reg[2][5]/CK (0.6536 0.6983) 

U1/Reg_File_reg[5][5]/CK (0.6779 0.7226) 

U1/Reg_File_reg[2][0]/CK (0.6643 0.7089) 

U1/Reg_File_reg[5][6]/CK (0.6777 0.7224) 

U1/Reg_File_reg[6][6]/CK (0.6759 0.7205) 

U1/Reg_File_reg[5][7]/CK (0.6761 0.7207) 

U1/RdData_Valid_reg/CK (0.6577 0.7024) 

U1/RdData_reg[3]/CK (0.6619 0.7066) 

U1/RdData_reg[2]/CK (0.6576 0.7023) 

U1/Reg_File_reg[4][7]/CK (0.6771 0.7217) 

U1/Reg_File_reg[4][5]/CK (0.6774 0.7221) 

U1/Reg_File_reg[4][6]/CK (0.6772 0.7218) 

U1/Reg_File_reg[3][2]/CK (0.662 0.7066) 

U1/Reg_File_reg[7][6]/CK (0.6768 0.7214) 

U1/Reg_File_reg[3][6]/CK (0.6596 0.7043) 

U1/Reg_File_reg[7][7]/CK (0.6766 0.7212) 

U1/Reg_File_reg[2][3]/CK (0.6575 0.7022) 

U1/Reg_File_reg[3][4]/CK (0.6575 0.7022) 

U1/Reg_File_reg[3][3]/CK (0.6572 0.7019) 

U1/Reg_File_reg[3][1]/CK (0.6626 0.7073) 

U1/Reg_File_reg[0][5]/CK (0.6668 0.7116) 

U1/Reg_File_reg[1][5]/CK (0.6668 0.7116) 

U1/Reg_File_reg[1][6]/CK (0.6667 0.7115) 

U1/Reg_File_reg[1][7]/CK (0.6666 0.7114) 

U1/Reg_File_reg[3][0]/CK (0.6663 0.7111) 

U1/Reg_File_reg[2][1]/CK (0.666 0.7108) 

U1/Reg_File_reg[3][5]/CK (0.6659 0.7107) 

U1/Reg_File_reg[3][7]/CK (0.6656 0.7104) 

U1/RdData_reg[4]/CK (0.6652 0.71) 

U0/ALU_OUT_reg_reg[4]/CK (0.6651 0.7099) 

U0/ALU_OUT_reg_reg[2]/CK (0.6652 0.7099) 

U0/ALU_OUT_reg_reg[6]/CK (0.6647 0.7095) 

U0/ALU_OUT_reg_reg[5]/CK (0.6639 0.7087) 

U0/ALU_OUT_reg_reg[7]/CK (0.664 0.7088) 

U0/ALU_OUT_reg_reg[1]/CK (0.6633 0.7081) 

U0/ALU_OUT_reg_reg[3]/CK (0.6633 0.7081) 

U0/ALU_OUT_reg_reg[8]/CK (0.6632 0.708) 

U0/ALU_OUT_reg_reg[9]/CK (0.6632 0.708) 

U0/ALU_OUT_reg_reg[15]/CK (0.6629 0.7077) 

U0/ALU_OUT_reg_reg[14]/CK (0.663 0.7078) 

U0/ALU_OUT_reg_reg[11]/CK (0.6631 0.7079) 

U0/ALU_OUT_reg_reg[12]/CK (0.6622 0.707) 

U0/ALU_OUT_reg_reg[10]/CK (0.6616 0.7064) 

U0/ALU_OUT_reg_reg[13]/CK (0.6614 0.7062) 

U5/Q_reg[1]/CK (0.6648 0.7096) 

U5/SYNC_RST_reg/CK (0.6659 0.7107) 

U8/U0/mem_reg[6][7]/CK (0.6679 0.7127) 

U8/U1/w_gray_out_reg[3]/CK (0.6824 0.7272) 

U8/U0/mem_reg[6][4]/CK (0.6705 0.7152) 

U8/U1/W_PTR_reg[2]/CK (0.6816 0.7264) 

U8/U0/mem_reg[6][6]/CK (0.6687 0.7135) 

U8/U1/w_gray_out_reg[2]/CK (0.6821 0.7269) 

U8/U1/w_gray_out_reg[1]/CK (0.6817 0.7265) 

U8/U0/mem_reg[6][5]/CK (0.6696 0.7143) 

U8/U1/W_PTR_reg[1]/CK (0.6801 0.7249) 

U8/U1/W_PTR_reg[3]/CK (0.6816 0.7264) 

U8/D0/OUT_reg[3]/CK (0.6826 0.7274) 

U8/D0/OUT_reg[2]/CK (0.6824 0.7272) 

U8/U1/W_PTR_reg[0]/CK (0.6803 0.725) 

U8/D0/Q_reg[0]/CK (0.6829 0.7277) 

U8/U1/w_gray_out_reg[0]/CK (0.681 0.7258) 

U8/U0/mem_reg[7][0]/CK (0.6789 0.7236) 

U8/D0/Q_reg[3]/CK (0.6831 0.7279) 

U8/U0/mem_reg[5][5]/CK (0.6724 0.7172) 

U8/U0/mem_reg[7][7]/CK (0.6792 0.724) 

U8/U0/mem_reg[7][6]/CK (0.6785 0.7233) 

U8/D0/OUT_reg[1]/CK (0.6834 0.7282) 

U8/D0/OUT_reg[0]/CK (0.6836 0.7284) 

U8/U0/mem_reg[1][3]/CK (0.6753 0.72) 

U8/U0/mem_reg[1][0]/CK (0.6753 0.72) 

U8/U0/mem_reg[1][2]/CK (0.6753 0.72) 

U8/U0/mem_reg[0][0]/CK (0.6753 0.7201) 

U8/U0/mem_reg[1][1]/CK (0.6751 0.7199) 

U8/D0/Q_reg[2]/CK (0.6837 0.7285) 

U8/D0/Q_reg[1]/CK (0.6838 0.7286) 

U8/U0/mem_reg[7][3]/CK (0.6767 0.7214) 

U8/U0/mem_reg[7][5]/CK (0.6776 0.7224) 

U8/U0/mem_reg[7][4]/CK (0.6777 0.7224) 

U8/U0/mem_reg[5][4]/CK (0.6739 0.7187) 

U8/U0/mem_reg[0][5]/CK (0.6746 0.7193) 

U8/U0/mem_reg[1][4]/CK (0.6749 0.7196) 

U8/U0/mem_reg[7][1]/CK (0.6754 0.7201) 

U8/U0/mem_reg[7][2]/CK (0.6756 0.7203) 

ALU_CLK__L3_I0/A (0.6631 0.6437) 
ALU_CLK__L3_I0/Y (0.6907 0.7183) load=0.0508319(pf) 

U2/ALU_OUT_reg[15]/CK (0.6915 0.7191) 

U2/ALU_OUT_reg[11]/CK (0.6917 0.7193) 

U2/ALU_OUT_reg[13]/CK (0.6916 0.7192) 

U2/ALU_OUT_reg[14]/CK (0.6917 0.7193) 

U2/ALU_OUT_reg[5]/CK (0.6913 0.7189) 

U2/ALU_OUT_reg[7]/CK (0.6914 0.719) 

U2/ALU_OUT_reg[4]/CK (0.6913 0.7189) 

U2/ALU_OUT_reg[8]/CK (0.6914 0.719) 

U2/ALU_OUT_reg[6]/CK (0.6914 0.719) 

U2/ALU_OUT_reg[9]/CK (0.6914 0.719) 

U2/ALU_OUT_reg[3]/CK (0.691 0.7186) 

U2/ALU_OUT_reg[10]/CK (0.6914 0.719) 

U2/ALU_OUT_reg[12]/CK (0.6911 0.7187) 

U2/ALU_Valid_reg/CK (0.6917 0.7193) 

U2/ALU_OUT_reg[1]/CK (0.6914 0.719) 

U2/ALU_OUT_reg[0]/CK (0.6914 0.719) 

U2/ALU_OUT_reg[2]/CK (0.6911 0.7187) 

