

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Fri Mar  1 16:31:07 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        modeComputer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.50|     6.562|        0.94|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.sectionData.ram  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- mainXLoop_mainYLoop     |    0|    0|  16 ~ 18 |          -|          -|     0|    no    |
        | + visitedLoop            |    2|    2|         3|          3|          1|     0|    yes   |
        | + freqXLoop_freqYLoop    |    0|    0|        10|          1|          1|     0|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 14 15 16 }
  Pipeline-1 : II = 3, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 1, D = 10, States = { 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	17  / (exitcond)
	15  / (!exitcond)
15 --> 
	16  / true
16 --> 
	14  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond_flatten1)
	48  / (exitcond_flatten1)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / (tmp_i_6 & val_assign)
	35  / (!tmp_i_6)
	31  / (tmp_i_6 & !val_assign)
34 --> 
	47  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	47  / (exitcond_flatten)
	38  / (!exitcond_flatten)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	37  / true
47 --> 
	20  / true
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)"   --->   Operation 49 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)"   --->   Operation 50 'partselect' 'ram1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 51 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [2/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 52 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 53 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 53 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 54 [1/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 54 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_6 = shl i32 %length_read, 2" [modeComputer/src/toplevel.cpp:75]   --->   Operation 55 'shl' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp = sub i32 %tmp_6, %length_read" [modeComputer/src/toplevel.cpp:75]   --->   Operation 56 'sub' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 57 [3/3] (5.74ns)   --->   "%tmp_4 = mul i32 %height_read, %tmp" [modeComputer/src/toplevel.cpp:75]   --->   Operation 57 'mul' 'tmp_4' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 58 [2/3] (5.74ns)   --->   "%tmp_4 = mul i32 %height_read, %tmp" [modeComputer/src/toplevel.cpp:75]   --->   Operation 58 'mul' 'tmp_4' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 59 [1/3] (5.74ns)   --->   "%tmp_4 = mul i32 %height_read, %tmp" [modeComputer/src/toplevel.cpp:75]   --->   Operation 59 'mul' 'tmp_4' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 60 [1/1] (2.55ns)   --->   "%p_add = add i32 3, %tmp_4" [modeComputer/src/toplevel.cpp:75]   --->   Operation 60 'add' 'p_add' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%p_add_i32_shr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_add, i32 2, i32 31)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 61 'partselect' 'p_add_i32_shr' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.56>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = zext i30 %ram1 to i64"   --->   Operation 62 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_5"   --->   Operation 63 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7 = zext i30 %p_add_i32_shr to i32" [modeComputer/src/toplevel.cpp:75]   --->   Operation 64 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [7/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_7)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 65 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.56>
ST_8 : Operation 66 [6/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_7)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 66 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 6.56>
ST_9 : Operation 67 [5/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_7)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 67 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.56>
ST_10 : Operation 68 [4/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_7)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 68 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.56>
ST_11 : Operation 69 [3/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_7)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 69 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.56>
ST_12 : Operation 70 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:73]   --->   Operation 70 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 71 [2/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_7)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 71 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 6.56>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !72"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !76"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !80"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %version) nounwind, !map !84"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !88"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind"   --->   Operation 77 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:68]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:69]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %version, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:70]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:71]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:73]   --->   Operation 84 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 85 [1/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %tmp_7)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 85 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 86 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 13> <Delay = 2.49>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%indvar = phi i30 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 87 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (2.46ns)   --->   "%exitcond = icmp eq i30 %indvar, %p_add_i32_shr" [modeComputer/src/toplevel.cpp:75]   --->   Operation 88 'icmp' 'exitcond' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (2.49ns)   --->   "%indvar_next = add i30 %indvar, 1"   --->   Operation 89 'add' 'indvar_next' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body" [modeComputer/src/toplevel.cpp:75]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.56>
ST_15 : Operation 91 [1/1] (6.56ns)   --->   "%MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:75]   --->   Operation 91 'read' 'MAXI_addr_read' <Predicate = (!exitcond)> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"   --->   Operation 92 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)"   --->   Operation 93 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_sectionDat)"   --->   Operation 94 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%indvar3 = zext i30 %indvar to i64"   --->   Operation 95 'zext' 'indvar3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%sectionData_addr = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %indvar3" [modeComputer/src/toplevel.cpp:75]   --->   Operation 96 'getelementptr' 'sectionData_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (3.25ns)   --->   "store i32 %MAXI_addr_read, i32* %sectionData_addr, align 4" [modeComputer/src/toplevel.cpp:75]   --->   Operation 97 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"   --->   Operation 98 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 99 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 5.74>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%modeFreq_1 = alloca i64"   --->   Operation 100 'alloca' 'modeFreq_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%modePixel_1 = alloca i32"   --->   Operation 101 'alloca' 'modePixel_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (1.76ns)   --->   "store i64 0, i64* @numberOfPixelsVisted, align 8" [modeComputer/src/toplevel.cpp:78]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.76>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%length_assign = zext i32 %length_read to i64" [modeComputer/src/toplevel.cpp:84]   --->   Operation 103 'zext' 'length_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%cast5 = zext i32 %height_read to i64" [modeComputer/src/toplevel.cpp:75]   --->   Operation 104 'zext' 'cast5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [3/3] (5.74ns)   --->   "%bound = mul i64 %length_assign, %cast5" [modeComputer/src/toplevel.cpp:84]   --->   Operation 105 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (1.76ns)   --->   "store i64 0, i64* %modeFreq_1"   --->   Operation 106 'store' <Predicate = true> <Delay = 1.76>

State 18 <SV = 15> <Delay = 5.74>
ST_18 : Operation 107 [2/3] (5.74ns)   --->   "%bound = mul i64 %length_assign, %cast5" [modeComputer/src/toplevel.cpp:84]   --->   Operation 107 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 5.74>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_5_cast4 = zext i32 %length_read to i35" [modeComputer/src/toplevel.cpp:84]   --->   Operation 108 'zext' 'tmp_5_cast4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl1_i = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %length_read, i2 0)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 109 'bitconcatenate' 'p_shl1_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl1_i_cast = zext i34 %p_shl1_i to i35" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 110 'zext' 'p_shl1_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (2.63ns)   --->   "%tmp_36_i = sub i35 %p_shl1_i_cast, %tmp_5_cast4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 111 'sub' 'tmp_36_i' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_36_i_cast = sext i35 %tmp_36_i to i64" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 112 'sext' 'tmp_36_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/3] (5.74ns)   --->   "%bound = mul i64 %length_assign, %cast5" [modeComputer/src/toplevel.cpp:84]   --->   Operation 113 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (1.76ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:84]   --->   Operation 114 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 17> <Delay = 3.76>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i64 [ 0, %burst.rd.end ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 115 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %burst.rd.end ], [ %x_cast_mid2_v, %._crit_edge ]" [modeComputer/src/toplevel.cpp:84]   --->   Operation 116 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %burst.rd.end ], [ %y_1, %._crit_edge ]"   --->   Operation 117 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:86]   --->   Operation 118 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (2.77ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten1, %bound" [modeComputer/src/toplevel.cpp:84]   --->   Operation 119 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/1] (3.52ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten1, 1"   --->   Operation 120 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %6, label %.reset10" [modeComputer/src/toplevel.cpp:84]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (2.47ns)   --->   "%exitcond1 = icmp ne i32 %y, %height_read" [modeComputer/src/toplevel.cpp:87]   --->   Operation 122 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.69ns)   --->   "%y_mid2 = select i1 %exitcond1, i32 %y, i32 0" [modeComputer/src/toplevel.cpp:87]   --->   Operation 123 'select' 'y_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 124 [1/1] (2.55ns)   --->   "%x_s = add i32 1, %x" [modeComputer/src/toplevel.cpp:84]   --->   Operation 124 'add' 'x_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.69ns)   --->   "%x_cast_mid2_v = select i1 %exitcond1, i32 %x, i32 %x_s" [modeComputer/src/toplevel.cpp:84]   --->   Operation 125 'select' 'x_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%modePixel_1_load = load i32* %modePixel_1" [modeComputer/src/toplevel.cpp:114]   --->   Operation 126 'load' 'modePixel_1_load' <Predicate = (exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (0.00ns)   --->   "ret i32 %modePixel_1_load" [modeComputer/src/toplevel.cpp:114]   --->   Operation 127 'ret' <Predicate = (exitcond_flatten1)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 5.74>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%y_cast = zext i32 %y_mid2 to i64" [modeComputer/src/toplevel.cpp:87]   --->   Operation 128 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [3/3] (5.74ns)   --->   "%tmp_s = mul i64 %length_assign, %y_cast" [modeComputer/src/toplevel.cpp:90]   --->   Operation 129 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 5.74>
ST_22 : Operation 130 [2/3] (5.74ns)   --->   "%tmp_s = mul i64 %length_assign, %y_cast" [modeComputer/src/toplevel.cpp:90]   --->   Operation 130 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.74>
ST_23 : Operation 131 [1/3] (5.74ns)   --->   "%tmp_s = mul i64 %length_assign, %y_cast" [modeComputer/src/toplevel.cpp:90]   --->   Operation 131 'mul' 'tmp_s' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 3.52>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%x_cast_mid2 = zext i32 %x_cast_mid2_v to i64" [modeComputer/src/toplevel.cpp:84]   --->   Operation 132 'zext' 'x_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (3.52ns)   --->   "%tmp_1 = add i64 %tmp_s, %x_cast_mid2" [modeComputer/src/toplevel.cpp:90]   --->   Operation 133 'add' 'tmp_1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 5.72>
ST_25 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node current)   --->   "%tmp_8 = shl i64 %tmp_1, 2" [modeComputer/src/toplevel.cpp:90]   --->   Operation 134 'shl' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (3.52ns) (out node of the LUT)   --->   "%current = sub i64 %tmp_8, %tmp_1" [modeComputer/src/toplevel.cpp:90]   --->   Operation 135 'sub' 'current' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %current to i2" [modeComputer/src/toplevel.cpp:90]   --->   Operation 136 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%adjSize = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %current, i32 2, i32 15)" [modeComputer/src/toplevel.cpp:90]   --->   Operation 137 'partselect' 'adjSize' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (1.81ns)   --->   "%mem_index_gep = add i14 4, %adjSize" [modeComputer/src/toplevel.cpp:90]   --->   Operation 138 'add' 'mem_index_gep' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 139 [1/1] (2.20ns)   --->   "%addrCmp1 = icmp ult i14 %adjSize, -4" [modeComputer/src/toplevel.cpp:90]   --->   Operation 139 'icmp' 'addrCmp1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 6.21>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%adjSize160_cast = zext i14 %mem_index_gep to i15" [modeComputer/src/toplevel.cpp:90]   --->   Operation 140 'zext' 'adjSize160_cast' <Predicate = (addrCmp1)> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (2.20ns)   --->   "%addrCmp2 = icmp ult i14 %mem_index_gep, 1692" [modeComputer/src/toplevel.cpp:90]   --->   Operation 141 'icmp' 'addrCmp2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 142 [1/1] (1.81ns)   --->   "%gepindex1 = add i15 -4, %adjSize160_cast" [modeComputer/src/toplevel.cpp:90]   --->   Operation 142 'add' 'gepindex1' <Predicate = (addrCmp1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node gepindex4)   --->   "%gepindex3 = select i1 %addrCmp1, i15 %gepindex1, i15 1687" [modeComputer/src/toplevel.cpp:90]   --->   Operation 143 'select' 'gepindex3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex4 = select i1 %addrCmp2, i15 %gepindex3, i15 1687" [modeComputer/src/toplevel.cpp:90]   --->   Operation 144 'select' 'gepindex4' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 145 [1/1] (0.00ns)   --->   "%gepindex2166_cast = sext i15 %gepindex4 to i64" [modeComputer/src/toplevel.cpp:90]   --->   Operation 145 'sext' 'gepindex2166_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%sectionData_addr_1 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2166_cast" [modeComputer/src/toplevel.cpp:90]   --->   Operation 146 'getelementptr' 'sectionData_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 147 [2/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:90]   --->   Operation 147 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_26 : Operation 148 [1/1] (3.52ns)   --->   "%tmp_2 = add i64 1, %current" [modeComputer/src/toplevel.cpp:91]   --->   Operation 148 'add' 'tmp_2' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i64 %tmp_2 to i2" [modeComputer/src/toplevel.cpp:91]   --->   Operation 149 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%adjSize1 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %tmp_2, i32 2, i32 15)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 150 'partselect' 'adjSize1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (1.81ns)   --->   "%mem_index_gep1 = add i14 4, %adjSize1" [modeComputer/src/toplevel.cpp:91]   --->   Operation 151 'add' 'mem_index_gep1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 152 [1/1] (2.20ns)   --->   "%addrCmp3 = icmp ult i14 %adjSize1, -4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 152 'icmp' 'addrCmp3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 153 [1/1] (3.52ns)   --->   "%tmp_3 = add i64 2, %current" [modeComputer/src/toplevel.cpp:91]   --->   Operation 153 'add' 'tmp_3' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i64 %tmp_3 to i2" [modeComputer/src/toplevel.cpp:91]   --->   Operation 154 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.00ns)   --->   "%adjSize2 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %tmp_3, i32 2, i32 15)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 155 'partselect' 'adjSize2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 156 [1/1] (1.81ns)   --->   "%mem_index_gep2 = add i14 4, %adjSize2" [modeComputer/src/toplevel.cpp:91]   --->   Operation 156 'add' 'mem_index_gep2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/1] (2.20ns)   --->   "%addrCmp5 = icmp ult i14 %adjSize2, -4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 157 'icmp' 'addrCmp5' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 6.21>
ST_27 : Operation 158 [1/2] (3.25ns)   --->   "%sectionData_load = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:90]   --->   Operation 158 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%adjSize172_cast = zext i14 %mem_index_gep1 to i15" [modeComputer/src/toplevel.cpp:91]   --->   Operation 159 'zext' 'adjSize172_cast' <Predicate = (addrCmp3)> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (2.20ns)   --->   "%addrCmp4 = icmp ult i14 %mem_index_gep1, 1692" [modeComputer/src/toplevel.cpp:91]   --->   Operation 160 'icmp' 'addrCmp4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (1.81ns)   --->   "%gepindex5 = add i15 -4, %adjSize172_cast" [modeComputer/src/toplevel.cpp:91]   --->   Operation 161 'add' 'gepindex5' <Predicate = (addrCmp3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node gepindex7)   --->   "%gepindex6 = select i1 %addrCmp3, i15 %gepindex5, i15 1687" [modeComputer/src/toplevel.cpp:91]   --->   Operation 162 'select' 'gepindex6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex7 = select i1 %addrCmp4, i15 %gepindex6, i15 1687" [modeComputer/src/toplevel.cpp:91]   --->   Operation 163 'select' 'gepindex7' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%gepindex2178_cast = sext i15 %gepindex7 to i64" [modeComputer/src/toplevel.cpp:91]   --->   Operation 164 'sext' 'gepindex2178_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%sectionData_addr_2 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2178_cast" [modeComputer/src/toplevel.cpp:91]   --->   Operation 165 'getelementptr' 'sectionData_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 166 [2/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 166 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%adjSize184_cast = zext i14 %mem_index_gep2 to i15" [modeComputer/src/toplevel.cpp:91]   --->   Operation 167 'zext' 'adjSize184_cast' <Predicate = (addrCmp5)> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (2.20ns)   --->   "%addrCmp6 = icmp ult i14 %mem_index_gep2, 1692" [modeComputer/src/toplevel.cpp:91]   --->   Operation 168 'icmp' 'addrCmp6' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 169 [1/1] (1.81ns)   --->   "%gepindex8 = add i15 -4, %adjSize184_cast" [modeComputer/src/toplevel.cpp:91]   --->   Operation 169 'add' 'gepindex8' <Predicate = (addrCmp5)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node gepindex10)   --->   "%gepindex9 = select i1 %addrCmp5, i15 %gepindex8, i15 1687" [modeComputer/src/toplevel.cpp:91]   --->   Operation 170 'select' 'gepindex9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex10 = select i1 %addrCmp6, i15 %gepindex9, i15 1687" [modeComputer/src/toplevel.cpp:91]   --->   Operation 171 'select' 'gepindex10' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%gepindex2190_cast = sext i15 %gepindex10 to i64" [modeComputer/src/toplevel.cpp:91]   --->   Operation 172 'sext' 'gepindex2190_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%sectionData_addr_3 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2190_cast" [modeComputer/src/toplevel.cpp:91]   --->   Operation 173 'getelementptr' 'sectionData_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [2/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 174 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 28 <SV = 25> <Delay = 5.78>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%start_pos1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_10, i3 0)" [modeComputer/src/toplevel.cpp:90]   --->   Operation 175 'bitconcatenate' 'start_pos1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%end_pos = or i5 %start_pos1, 7" [modeComputer/src/toplevel.cpp:90]   --->   Operation 176 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (1.36ns)   --->   "%tmp_11 = icmp ugt i5 %start_pos1, %end_pos" [modeComputer/src/toplevel.cpp:90]   --->   Operation 177 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_13 = zext i5 %start_pos1 to i6" [modeComputer/src/toplevel.cpp:90]   --->   Operation 178 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_15 = zext i5 %end_pos to i6" [modeComputer/src/toplevel.cpp:90]   --->   Operation 179 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_16 = call i32 @llvm.part.select.i32(i32 %sectionData_load, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:90]   --->   Operation 180 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (1.78ns)   --->   "%tmp_17 = sub i6 %tmp_13, %tmp_15" [modeComputer/src/toplevel.cpp:90]   --->   Operation 181 'sub' 'tmp_17' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_18 = xor i6 %tmp_13, 31" [modeComputer/src/toplevel.cpp:90]   --->   Operation 182 'xor' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (1.78ns)   --->   "%tmp_19 = sub i6 %tmp_15, %tmp_13" [modeComputer/src/toplevel.cpp:90]   --->   Operation 183 'sub' 'tmp_19' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_20 = select i1 %tmp_11, i6 %tmp_17, i6 %tmp_19" [modeComputer/src/toplevel.cpp:90]   --->   Operation 184 'select' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_21 = select i1 %tmp_11, i32 %tmp_16, i32 %sectionData_load" [modeComputer/src/toplevel.cpp:90]   --->   Operation 185 'select' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_22 = select i1 %tmp_11, i6 %tmp_18, i6 %tmp_13" [modeComputer/src/toplevel.cpp:90]   --->   Operation 186 'select' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_23 = sub i6 31, %tmp_20" [modeComputer/src/toplevel.cpp:90]   --->   Operation 187 'sub' 'tmp_23' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_24 = zext i6 %tmp_22 to i32" [modeComputer/src/toplevel.cpp:90]   --->   Operation 188 'zext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_26 = lshr i32 %tmp_21, %tmp_24" [modeComputer/src/toplevel.cpp:90]   --->   Operation 189 'lshr' 'tmp_26' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [1/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 190 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_28 : Operation 191 [1/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:91]   --->   Operation 191 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 29 <SV = 26> <Delay = 5.78>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_25 = zext i6 %tmp_23 to i32" [modeComputer/src/toplevel.cpp:90]   --->   Operation 192 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_28)   --->   "%tmp_27 = lshr i32 -1, %tmp_25" [modeComputer/src/toplevel.cpp:90]   --->   Operation 193 'lshr' 'tmp_27' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_28 = and i32 %tmp_26, %tmp_27" [modeComputer/src/toplevel.cpp:90]   --->   Operation 194 'and' 'tmp_28' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %tmp_28 to i8" [modeComputer/src/toplevel.cpp:90]   --->   Operation 195 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%start_pos2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_30, i3 0)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 196 'bitconcatenate' 'start_pos2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 197 [1/1] (0.00ns)   --->   "%end_pos1 = or i5 %start_pos2, 7" [modeComputer/src/toplevel.cpp:91]   --->   Operation 197 'or' 'end_pos1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 198 [1/1] (1.36ns)   --->   "%tmp_31 = icmp ugt i5 %start_pos2, %end_pos1" [modeComputer/src/toplevel.cpp:91]   --->   Operation 198 'icmp' 'tmp_31' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_32 = zext i5 %start_pos2 to i6" [modeComputer/src/toplevel.cpp:91]   --->   Operation 199 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_33 = zext i5 %end_pos1 to i6" [modeComputer/src/toplevel.cpp:91]   --->   Operation 200 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_34 = call i32 @llvm.part.select.i32(i32 %sectionData_load_1, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 201 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 202 [1/1] (1.78ns)   --->   "%tmp_35 = sub i6 %tmp_32, %tmp_33" [modeComputer/src/toplevel.cpp:91]   --->   Operation 202 'sub' 'tmp_35' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_36 = xor i6 %tmp_32, 31" [modeComputer/src/toplevel.cpp:91]   --->   Operation 203 'xor' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 204 [1/1] (1.78ns)   --->   "%tmp_37 = sub i6 %tmp_33, %tmp_32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 204 'sub' 'tmp_37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_38 = select i1 %tmp_31, i6 %tmp_35, i6 %tmp_37" [modeComputer/src/toplevel.cpp:91]   --->   Operation 205 'select' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_39 = select i1 %tmp_31, i32 %tmp_34, i32 %sectionData_load_1" [modeComputer/src/toplevel.cpp:91]   --->   Operation 206 'select' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_40 = select i1 %tmp_31, i6 %tmp_36, i6 %tmp_32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 207 'select' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 208 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_41 = sub i6 31, %tmp_38" [modeComputer/src/toplevel.cpp:91]   --->   Operation 208 'sub' 'tmp_41' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_42 = zext i6 %tmp_40 to i32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 209 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 210 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_44 = lshr i32 %tmp_39, %tmp_42" [modeComputer/src/toplevel.cpp:91]   --->   Operation 210 'lshr' 'tmp_44' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [1/1] (0.00ns)   --->   "%start_pos3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_48, i3 0)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 211 'bitconcatenate' 'start_pos3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%end_pos2 = or i5 %start_pos3, 7" [modeComputer/src/toplevel.cpp:91]   --->   Operation 212 'or' 'end_pos2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (1.36ns)   --->   "%tmp_49 = icmp ugt i5 %start_pos3, %end_pos2" [modeComputer/src/toplevel.cpp:91]   --->   Operation 213 'icmp' 'tmp_49' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_50 = zext i5 %start_pos3 to i6" [modeComputer/src/toplevel.cpp:91]   --->   Operation 214 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_51 = zext i5 %end_pos2 to i6" [modeComputer/src/toplevel.cpp:91]   --->   Operation 215 'zext' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_52 = call i32 @llvm.part.select.i32(i32 %sectionData_load_2, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 216 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 217 [1/1] (1.78ns)   --->   "%tmp_53 = sub i6 %tmp_50, %tmp_51" [modeComputer/src/toplevel.cpp:91]   --->   Operation 217 'sub' 'tmp_53' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_54 = xor i6 %tmp_50, 31" [modeComputer/src/toplevel.cpp:91]   --->   Operation 218 'xor' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 219 [1/1] (1.78ns)   --->   "%tmp_55 = sub i6 %tmp_51, %tmp_50" [modeComputer/src/toplevel.cpp:91]   --->   Operation 219 'sub' 'tmp_55' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%tmp_56 = select i1 %tmp_49, i6 %tmp_53, i6 %tmp_55" [modeComputer/src/toplevel.cpp:91]   --->   Operation 220 'select' 'tmp_56' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_57 = select i1 %tmp_49, i32 %tmp_52, i32 %sectionData_load_2" [modeComputer/src/toplevel.cpp:91]   --->   Operation 221 'select' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_58 = select i1 %tmp_49, i6 %tmp_54, i6 %tmp_50" [modeComputer/src/toplevel.cpp:91]   --->   Operation 222 'select' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 223 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_59 = sub i6 31, %tmp_56" [modeComputer/src/toplevel.cpp:91]   --->   Operation 223 'sub' 'tmp_59' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_60 = zext i6 %tmp_58 to i32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 224 'zext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_62 = lshr i32 %tmp_57, %tmp_60" [modeComputer/src/toplevel.cpp:91]   --->   Operation 225 'lshr' 'tmp_62' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 2.94>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:86]   --->   Operation 226 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @mainXLoop_mainYLoop_s)"   --->   Operation 227 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 228 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:86]   --->   Operation 229 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [modeComputer/src/toplevel.cpp:87]   --->   Operation 230 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10) nounwind" [modeComputer/src/toplevel.cpp:87]   --->   Operation 231 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:89]   --->   Operation 232 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_43 = zext i6 %tmp_41 to i32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 233 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_46)   --->   "%tmp_45 = lshr i32 -1, %tmp_43" [modeComputer/src/toplevel.cpp:91]   --->   Operation 234 'lshr' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 235 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_46 = and i32 %tmp_44, %tmp_45" [modeComputer/src/toplevel.cpp:91]   --->   Operation 235 'and' 'tmp_46' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i32 %tmp_46 to i8" [modeComputer/src/toplevel.cpp:91]   --->   Operation 236 'trunc' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_61 = zext i6 %tmp_59 to i32" [modeComputer/src/toplevel.cpp:91]   --->   Operation 237 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_64)   --->   "%tmp_63 = lshr i32 -1, %tmp_61" [modeComputer/src/toplevel.cpp:91]   --->   Operation 238 'lshr' 'tmp_63' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_64 = and i32 %tmp_62, %tmp_63" [modeComputer/src/toplevel.cpp:91]   --->   Operation 239 'and' 'tmp_64' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i32 %tmp_64 to i8" [modeComputer/src/toplevel.cpp:91]   --->   Operation 240 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "%numberOfPixelsVisted_1 = load i64* @numberOfPixelsVisted, align 8" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 241 'load' 'numberOfPixelsVisted_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %numberOfPixelsVisted_1 to i14" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 242 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (1.76ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 243 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 28> <Delay = 5.80>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%i_i = phi i32 [ 0, %.reset10 ], [ %i, %4 ]"   --->   Operation 244 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_i = sext i32 %i_i to i64" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 245 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (2.77ns)   --->   "%tmp_i_6 = icmp ult i64 %tmp_i, %numberOfPixelsVisted_1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 246 'icmp' 'tmp_i_6' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 247 [1/1] (2.55ns)   --->   "%i = add nsw i32 %i_i, 1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 247 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %tmp_i_6, label %3, label %inVisited.exit" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i)   --->   "%tmp_67 = shl i32 %i_i, 2" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 249 'shl' 'tmp_67' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_31 : Operation 250 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_26_i = sub i32 %tmp_67, %i_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 250 'sub' 'tmp_26_i' <Predicate = (tmp_i_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_27_i = sext i32 %tmp_26_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 251 'sext' 'tmp_27_i' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_27_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 252 'getelementptr' 'visited_addr' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_31 : Operation 253 [2/2] (3.25ns)   --->   "%visited_load = load i8* %visited_addr, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 253 'load' 'visited_load' <Predicate = (tmp_i_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 32 <SV = 29> <Delay = 5.80>
ST_32 : Operation 254 [1/2] (3.25ns)   --->   "%visited_load = load i8* %visited_addr, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 254 'load' 'visited_load' <Predicate = (tmp_i_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_32 : Operation 255 [1/1] (2.55ns)   --->   "%tmp_28_i = add nsw i32 1, %tmp_26_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 255 'add' 'tmp_28_i' <Predicate = (tmp_i_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_29_i = sext i32 %tmp_28_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 256 'sext' 'tmp_29_i' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (0.00ns)   --->   "%visited_addr_1 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_29_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 257 'getelementptr' 'visited_addr_1' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_32 : Operation 258 [2/2] (3.25ns)   --->   "%visited_load_1 = load i8* %visited_addr_1, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 258 'load' 'visited_load_1' <Predicate = (tmp_i_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_32 : Operation 259 [1/1] (2.55ns)   --->   "%tmp_30_i = add nsw i32 2, %tmp_26_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 259 'add' 'tmp_30_i' <Predicate = (tmp_i_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_31_i = sext i32 %tmp_30_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 260 'sext' 'tmp_31_i' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "%visited_addr_2 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_31_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 261 'getelementptr' 'visited_addr_2' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_32 : Operation 262 [2/2] (3.25ns)   --->   "%visited_load_2 = load i8* %visited_addr_2, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 262 'load' 'visited_load_2' <Predicate = (tmp_i_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_32 : Operation 263 [1/1] (1.55ns)   --->   "%tmp_i_i = icmp eq i8 %tmp_29, %visited_load" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 263 'icmp' 'tmp_i_i' <Predicate = (tmp_i_6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 5.78>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 264 'specloopname' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 265 'specregionbegin' 'tmp_32_i' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_33 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:24->modeComputer/src/toplevel.cpp:91]   --->   Operation 266 'speclooptripcount' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_33 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:91]   --->   Operation 267 'specpipeline' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_33 : Operation 268 [1/2] (3.25ns)   --->   "%visited_load_1 = load i8* %visited_addr_1, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 268 'load' 'visited_load_1' <Predicate = (tmp_i_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_33 : Operation 269 [1/2] (3.25ns)   --->   "%visited_load_2 = load i8* %visited_addr_2, align 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 269 'load' 'visited_load_2' <Predicate = (tmp_i_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_33 : Operation 270 [1/1] (1.55ns)   --->   "%tmp_i_i_7 = icmp eq i8 %tmp_47, %visited_load_1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 270 'icmp' 'tmp_i_i_7' <Predicate = (tmp_i_6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 271 [1/1] (1.55ns)   --->   "%tmp_39_i_i = icmp eq i8 %tmp_65, %visited_load_2" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 271 'icmp' 'tmp_39_i_i' <Predicate = (tmp_i_6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp1 = and i1 %tmp_i_i_7, %tmp_39_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 272 'and' 'tmp1' <Predicate = (tmp_i_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign = and i1 %tmp1, %tmp_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 273 'and' 'val_assign' <Predicate = (tmp_i_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %val_assign, label %._crit_edge.loopexit, label %4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91]   --->   Operation 274 'br' <Predicate = (tmp_i_6)> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_32_i) nounwind" [modeComputer/src/toplevel.cpp:30->modeComputer/src/toplevel.cpp:91]   --->   Operation 275 'specregionend' 'empty' <Predicate = (tmp_i_6 & !val_assign)> <Delay = 0.00>
ST_33 : Operation 276 [1/1] (0.00ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 276 'br' <Predicate = (tmp_i_6 & !val_assign)> <Delay = 0.00>

State 34 <SV = 31> <Delay = 0.00>
ST_34 : Operation 277 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 29> <Delay = 5.28>
ST_35 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_12 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_65, i8 %tmp_47, i8 %tmp_29)" [modeComputer/src/toplevel.cpp:91]   --->   Operation 278 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 279 [1/1] (0.00ns)   --->   "%modePixel = zext i24 %tmp_12 to i32" [modeComputer/src/toplevel.cpp:93]   --->   Operation 279 'zext' 'modePixel' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 280 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %version, i32 %modePixel)" [modeComputer/src/toplevel.cpp:93]   --->   Operation 280 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %numberOfPixelsVisted_1 to i12" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91]   --->   Operation 281 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%p_shl_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_68, i2 0)" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:95]   --->   Operation 282 'bitconcatenate' 'p_shl_i1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 283 [1/1] (1.81ns)   --->   "%tmp_i1 = sub i14 %p_shl_i1, %tmp_66" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:95]   --->   Operation 283 'sub' 'tmp_i1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i14 %tmp_i1 to i64" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:95]   --->   Operation 284 'zext' 'tmp_i1_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 285 [1/1] (0.00ns)   --->   "%visited_addr_3 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_i1_cast" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:95]   --->   Operation 285 'getelementptr' 'visited_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 286 [1/1] (3.25ns)   --->   "store i8 %tmp_29, i8* %visited_addr_3, align 1" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:95]   --->   Operation 286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_35 : Operation 287 [1/1] (3.52ns)   --->   "%tmp_3_i = add i64 1, %numberOfPixelsVisted_1" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:95]   --->   Operation 287 'add' 'tmp_3_i' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 288 [1/1] (1.76ns)   --->   "store i64 %tmp_3_i, i64* @numberOfPixelsVisted, align 8" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:95]   --->   Operation 288 'store' <Predicate = true> <Delay = 1.76>

State 36 <SV = 30> <Delay = 5.06>
ST_36 : Operation 289 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %version, i32 %modePixel)" [modeComputer/src/toplevel.cpp:93]   --->   Operation 289 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_36 : Operation 290 [1/1] (1.81ns)   --->   "%tmp_1_i = add i14 1, %tmp_i1" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:95]   --->   Operation 290 'add' 'tmp_1_i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_1_i_cast = zext i14 %tmp_1_i to i64" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:95]   --->   Operation 291 'zext' 'tmp_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%visited_addr_4 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_1_i_cast" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:95]   --->   Operation 292 'getelementptr' 'visited_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (3.25ns)   --->   "store i8 %tmp_47, i8* %visited_addr_4, align 1" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:95]   --->   Operation 293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_36 : Operation 294 [1/1] (1.81ns)   --->   "%tmp_2_i = add i14 2, %tmp_i1" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:95]   --->   Operation 294 'add' 'tmp_2_i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i14 %tmp_2_i to i64" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:95]   --->   Operation 295 'zext' 'tmp_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%visited_addr_5 = getelementptr inbounds [6750 x i8]* @visited, i64 0, i64 %tmp_2_i_cast" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:95]   --->   Operation 296 'getelementptr' 'visited_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (3.25ns)   --->   "store i8 %tmp_65, i8* %visited_addr_5, align 1" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:95]   --->   Operation 297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_36 : Operation 298 [1/1] (1.76ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:99]   --->   Operation 298 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 31> <Delay = 5.72>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %inVisited.exit ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 299 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ 0, %inVisited.exit ], [ %x_i_mid2, %.reset ]" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 300 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%result_1_i = phi i64 [ 0, %inVisited.exit ], [ %p_result_1_i, %.reset ]" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 301 'phi' 'result_1_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ 0, %inVisited.exit ], [ %y_2, %.reset ]"   --->   Operation 302 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:99]   --->   Operation 303 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node tmp_32_i1)   --->   "%tmp_69 = shl i32 %x_i, 2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 304 'shl' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_32_i1 = sub i32 %tmp_69, %x_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 305 'sub' 'tmp_32_i1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 306 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [modeComputer/src/toplevel.cpp:84]   --->   Operation 306 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 307 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 1, %indvar_flatten"   --->   Operation 307 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %getFrequency.exit, label %.reset" [modeComputer/src/toplevel.cpp:84]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (2.47ns)   --->   "%exitcond2 = icmp ne i32 %y_i, %height_read" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 309 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (0.69ns)   --->   "%y_i_mid2 = select i1 %exitcond2, i32 %y_i, i32 0" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 310 'select' 'y_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 311 [1/1] (2.55ns)   --->   "%x_1 = add nsw i32 1, %x_i" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:99]   --->   Operation 311 'add' 'x_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.69ns)   --->   "%x_i_mid2 = select i1 %exitcond2, i32 %x_i, i32 %x_1" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 312 'select' 'x_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (2.55ns)   --->   "%y_2 = add nsw i32 1, %y_i_mid2" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 313 'add' 'y_2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 32> <Delay = 5.74>
ST_38 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_34_i = sext i32 %y_i_mid2 to i64" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 314 'sext' 'tmp_34_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 315 [3/3] (5.74ns)   --->   "%tmp_37_i = mul i64 %tmp_34_i, %tmp_36_i_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 315 'mul' 'tmp_37_i' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 33> <Delay = 5.74>
ST_39 : Operation 316 [2/3] (5.74ns)   --->   "%tmp_37_i = mul i64 %tmp_34_i, %tmp_36_i_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 316 'mul' 'tmp_37_i' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 34> <Delay = 5.74>
ST_40 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node tmp_32_i1_mid1)   --->   "%tmp_70 = shl i32 %x_1, 2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 317 'shl' 'tmp_70' <Predicate = (!exitcond_flatten & !exitcond2)> <Delay = 0.00>
ST_40 : Operation 318 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_32_i1_mid1 = sub i32 %tmp_70, %x_1" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 318 'sub' 'tmp_32_i1_mid1' <Predicate = (!exitcond_flatten & !exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 319 [1/3] (5.74ns)   --->   "%tmp_37_i = mul i64 %tmp_34_i, %tmp_36_i_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 319 'mul' 'tmp_37_i' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 5.72>
ST_41 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node current_1)   --->   "%tmp_33_i_mid2_v = select i1 %exitcond2, i32 %tmp_32_i1, i32 %tmp_32_i1_mid1" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 320 'select' 'tmp_33_i_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node current_1)   --->   "%tmp_33_i_mid2 = sext i32 %tmp_33_i_mid2_v to i64" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 321 'sext' 'tmp_33_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_41 : Operation 322 [1/1] (3.52ns) (out node of the LUT)   --->   "%current_1 = add i64 %tmp_33_i_mid2, %tmp_37_i" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 322 'add' 'current_1' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %current_1 to i2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 323 'trunc' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_41 : Operation 324 [1/1] (0.00ns)   --->   "%adjSize3 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %current_1, i32 2, i32 15)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 324 'partselect' 'adjSize3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_41 : Operation 325 [1/1] (1.81ns)   --->   "%mem_index_gep3 = add i14 4, %adjSize3" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 325 'add' 'mem_index_gep3' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 326 [1/1] (2.20ns)   --->   "%addrCmp = icmp ult i14 %adjSize3, -4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 326 'icmp' 'addrCmp' <Predicate = (!exitcond_flatten)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 6.21>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%adjSize145_cast = zext i14 %mem_index_gep3 to i15" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 327 'zext' 'adjSize145_cast' <Predicate = (!exitcond_flatten & addrCmp)> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (2.20ns)   --->   "%addrCmp7 = icmp ult i14 %mem_index_gep3, 1692" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 328 'icmp' 'addrCmp7' <Predicate = (!exitcond_flatten)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 329 [1/1] (1.81ns)   --->   "%gepindex = add i15 -4, %adjSize145_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 329 'add' 'gepindex' <Predicate = (!exitcond_flatten & addrCmp)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node gepindex2)   --->   "%gepindex11 = select i1 %addrCmp, i15 %gepindex, i15 1687" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 330 'select' 'gepindex11' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 331 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex2 = select i1 %addrCmp7, i15 %gepindex11, i15 1687" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 331 'select' 'gepindex2' <Predicate = (!exitcond_flatten)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%gepindex2_cast = sext i15 %gepindex2 to i64" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 332 'sext' 'gepindex2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.00ns)   --->   "%sectionData_addr_4 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2_cast" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 333 'getelementptr' 'sectionData_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 334 [2/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 334 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_42 : Operation 335 [1/1] (3.52ns)   --->   "%tmp_38_i = add i64 1, %current_1" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 335 'add' 'tmp_38_i' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i64 %tmp_38_i to i2" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 336 'trunc' 'tmp_89' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (0.00ns)   --->   "%adjSize4 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %tmp_38_i, i32 2, i32 15)" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 337 'partselect' 'adjSize4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 338 [1/1] (1.81ns)   --->   "%mem_index_gep4 = add i14 4, %adjSize4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 338 'add' 'mem_index_gep4' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 339 [1/1] (2.20ns)   --->   "%addrCmp8 = icmp ult i14 %adjSize4, -4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 339 'icmp' 'addrCmp8' <Predicate = (!exitcond_flatten)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 37> <Delay = 6.21>
ST_43 : Operation 340 [1/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 340 'load' 'sectionData_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>
ST_43 : Operation 341 [1/1] (0.00ns)   --->   "%adjSize148_cast = zext i14 %mem_index_gep4 to i15" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 341 'zext' 'adjSize148_cast' <Predicate = (!exitcond_flatten & addrCmp8)> <Delay = 0.00>
ST_43 : Operation 342 [1/1] (2.20ns)   --->   "%addrCmp9 = icmp ult i14 %mem_index_gep4, 1692" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 342 'icmp' 'addrCmp9' <Predicate = (!exitcond_flatten)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 343 [1/1] (1.81ns)   --->   "%gepindex12 = add i15 -4, %adjSize148_cast" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 343 'add' 'gepindex12' <Predicate = (!exitcond_flatten & addrCmp8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node gepindex14)   --->   "%gepindex13 = select i1 %addrCmp8, i15 %gepindex12, i15 1687" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 344 'select' 'gepindex13' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 345 [1/1] (0.75ns) (out node of the LUT)   --->   "%gepindex14 = select i1 %addrCmp9, i15 %gepindex13, i15 1687" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 345 'select' 'gepindex14' <Predicate = (!exitcond_flatten)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 346 [1/1] (0.00ns)   --->   "%gepindex2154_cast = sext i15 %gepindex14 to i64" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 346 'sext' 'gepindex2154_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_43 : Operation 347 [1/1] (0.00ns)   --->   "%sectionData_addr_5 = getelementptr [1688 x i32]* @sectionData, i64 0, i64 %gepindex2154_cast" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 347 'getelementptr' 'sectionData_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_43 : Operation 348 [2/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 348 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 44 <SV = 38> <Delay = 5.78>
ST_44 : Operation 349 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_71, i3 0)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 349 'bitconcatenate' 'start_pos' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "%end_pos3 = or i5 %start_pos, 7" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 350 'or' 'end_pos3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 351 [1/1] (1.36ns)   --->   "%tmp_72 = icmp ugt i5 %start_pos, %end_pos3" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 351 'icmp' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_73 = zext i5 %start_pos to i6" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 352 'zext' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_74 = zext i5 %end_pos3 to i6" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 353 'zext' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_75 = call i32 @llvm.part.select.i32(i32 %sectionData_load_3, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 354 'partselect' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 355 [1/1] (1.78ns)   --->   "%tmp_76 = sub i6 %tmp_73, %tmp_74" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 355 'sub' 'tmp_76' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_77 = xor i6 %tmp_73, 31" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 356 'xor' 'tmp_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 357 [1/1] (1.78ns)   --->   "%tmp_78 = sub i6 %tmp_74, %tmp_73" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 357 'sub' 'tmp_78' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node tmp_82)   --->   "%tmp_79 = select i1 %tmp_72, i6 %tmp_76, i6 %tmp_78" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 358 'select' 'tmp_79' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_80 = select i1 %tmp_72, i32 %tmp_75, i32 %sectionData_load_3" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 359 'select' 'tmp_80' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_81 = select i1 %tmp_72, i6 %tmp_77, i6 %tmp_73" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 360 'select' 'tmp_81' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 361 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_82 = sub i6 31, %tmp_79" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 361 'sub' 'tmp_82' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_83 = zext i6 %tmp_81 to i32" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 362 'zext' 'tmp_83' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 363 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_85 = lshr i32 %tmp_80, %tmp_83" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 363 'lshr' 'tmp_85' <Predicate = (!exitcond_flatten)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 364 [1/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 364 'load' 'sectionData_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6750> <RAM>

State 45 <SV = 39> <Delay = 5.78>
ST_45 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_84 = zext i6 %tmp_82 to i32" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 365 'zext' 'tmp_84' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_86 = lshr i32 -1, %tmp_84" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 366 'lshr' 'tmp_86' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_87 = and i32 %tmp_85, %tmp_86" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 367 'and' 'tmp_87' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tmp_i_i1)   --->   "%tmp_88 = trunc i32 %tmp_87 to i8" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99]   --->   Operation 368 'trunc' 'tmp_88' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 369 [1/1] (0.00ns)   --->   "%start_pos4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_89, i3 0)" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 369 'bitconcatenate' 'start_pos4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 370 [1/1] (0.00ns)   --->   "%end_pos4 = or i5 %start_pos4, 7" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 370 'or' 'end_pos4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 371 [1/1] (1.36ns)   --->   "%tmp_90 = icmp ugt i5 %start_pos4, %end_pos4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 371 'icmp' 'tmp_90' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_91 = zext i5 %start_pos4 to i6" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 372 'zext' 'tmp_91' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_92 = zext i5 %end_pos4 to i6" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 373 'zext' 'tmp_92' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_93 = call i32 @llvm.part.select.i32(i32 %sectionData_load_4, i32 31, i32 0)" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 374 'partselect' 'tmp_93' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 375 [1/1] (1.78ns)   --->   "%tmp_94 = sub i6 %tmp_91, %tmp_92" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 375 'sub' 'tmp_94' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_95 = xor i6 %tmp_91, 31" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 376 'xor' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 377 [1/1] (1.78ns)   --->   "%tmp_96 = sub i6 %tmp_92, %tmp_91" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 377 'sub' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node tmp_100)   --->   "%tmp_97 = select i1 %tmp_90, i6 %tmp_94, i6 %tmp_96" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 378 'select' 'tmp_97' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_98 = select i1 %tmp_90, i32 %tmp_93, i32 %sectionData_load_4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 379 'select' 'tmp_98' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_99 = select i1 %tmp_90, i6 %tmp_95, i6 %tmp_91" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 380 'select' 'tmp_99' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 381 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_100 = sub i6 31, %tmp_97" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 381 'sub' 'tmp_100' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_103)   --->   "%tmp_101 = zext i6 %tmp_99 to i32" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 382 'zext' 'tmp_101' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_45 : Operation 383 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_103 = lshr i32 %tmp_98, %tmp_101" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 383 'lshr' 'tmp_103' <Predicate = (!exitcond_flatten)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 384 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_i_i1 = icmp eq i8 %tmp_88, %tmp_29" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 384 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 40> <Delay = 5.97>
ST_46 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:99]   --->   Operation 385 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @freqXLoop_freqYLoop_s)"   --->   Operation 386 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 387 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:99]   --->   Operation 388 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 389 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 390 'specregionbegin' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:99]   --->   Operation 391 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%tmp_102 = zext i6 %tmp_100 to i32" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 392 'zext' 'tmp_102' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node tmp_105)   --->   "%tmp_104 = lshr i32 -1, %tmp_102" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 393 'lshr' 'tmp_104' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 394 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_105 = and i32 %tmp_103, %tmp_104" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 394 'and' 'tmp_105' <Predicate = (!exitcond_flatten)> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i32 %tmp_105 to i8" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 395 'trunc' 'tmp_106' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 396 [1/1] (1.55ns)   --->   "%tmp_i_i1_8 = icmp eq i8 %tmp_106, %tmp_47" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 396 'icmp' 'tmp_i_i1_8' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 397 [1/1] (1.55ns)   --->   "%tmp_39_i_i1 = icmp eq i8 %tmp_106, %tmp_65" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 397 'icmp' 'tmp_39_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_result_1_i)   --->   "%tmp2 = and i1 %tmp_i_i1_8, %tmp_39_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 398 'and' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node p_result_1_i)   --->   "%val_assign_1 = and i1 %tmp2, %tmp_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 399 'and' 'val_assign_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 400 [1/1] (3.52ns)   --->   "%result = add i64 1, %result_1_i" [modeComputer/src/toplevel.cpp:58->modeComputer/src/toplevel.cpp:99]   --->   Operation 400 'add' 'result' <Predicate = (!exitcond_flatten)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 401 [1/1] (1.48ns) (out node of the LUT)   --->   "%p_result_1_i = select i1 %val_assign_1, i64 %result, i64 %result_1_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99]   --->   Operation 401 'select' 'p_result_1_i' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 402 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_40_i) nounwind" [modeComputer/src/toplevel.cpp:60->modeComputer/src/toplevel.cpp:99]   --->   Operation 402 'specregionend' 'empty_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_46 : Operation 403 [1/1] (0.00ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99]   --->   Operation 403 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 47 <SV = 32> <Delay = 6.02>
ST_47 : Operation 404 [1/1] (0.00ns)   --->   "%modeFreq_1_load = load i64* %modeFreq_1" [modeComputer/src/toplevel.cpp:105]   --->   Operation 404 'load' 'modeFreq_1_load' <Predicate = (!tmp_i_6)> <Delay = 0.00>
ST_47 : Operation 405 [1/1] (0.00ns)   --->   "%modePixel_1_load_1 = load i32* %modePixel_1" [modeComputer/src/toplevel.cpp:105]   --->   Operation 405 'load' 'modePixel_1_load_1' <Predicate = (!tmp_i_6)> <Delay = 0.00>
ST_47 : Operation 406 [1/1] (2.77ns)   --->   "%tmp_14 = icmp ult i64 %result_1_i, %modeFreq_1_load" [modeComputer/src/toplevel.cpp:105]   --->   Operation 406 'icmp' 'tmp_14' <Predicate = (!tmp_i_6)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 407 [1/1] (0.69ns)   --->   "%modePixel_1_tmp_s = select i1 %tmp_14, i32 %modePixel_1_load_1, i32 %modePixel" [modeComputer/src/toplevel.cpp:105]   --->   Operation 407 'select' 'modePixel_1_tmp_s' <Predicate = (!tmp_i_6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 408 [1/1] (1.48ns)   --->   "%modeFreq_1_currentFr = select i1 %tmp_14, i64 %modeFreq_1_load, i64 %result_1_i" [modeComputer/src/toplevel.cpp:105]   --->   Operation 408 'select' 'modeFreq_1_currentFr' <Predicate = (!tmp_i_6)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 409 [1/1] (0.00ns)   --->   "store i32 %modePixel_1_tmp_s, i32* %modePixel_1" [modeComputer/src/toplevel.cpp:105]   --->   Operation 409 'store' <Predicate = (!tmp_i_6)> <Delay = 0.00>
ST_47 : Operation 410 [1/1] (1.76ns)   --->   "store i64 %modeFreq_1_currentFr, i64* %modeFreq_1" [modeComputer/src/toplevel.cpp:105]   --->   Operation 410 'store' <Predicate = (!tmp_i_6)> <Delay = 1.76>
ST_47 : Operation 411 [1/1] (0.00ns)   --->   "br label %._crit_edge" [modeComputer/src/toplevel.cpp:105]   --->   Operation 411 'br' <Predicate = (!tmp_i_6)> <Delay = 0.00>
ST_47 : Operation 412 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_9) nounwind" [modeComputer/src/toplevel.cpp:110]   --->   Operation 412 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 413 [1/1] (2.55ns)   --->   "%y_1 = add i32 %y_mid2, 1" [modeComputer/src/toplevel.cpp:87]   --->   Operation 413 'add' 'y_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 414 [1/1] (0.00ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:87]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 18> <Delay = 0.00>
ST_48 : Operation 415 [1/2] (0.00ns)   --->   "ret i32 %modePixel_1_load" [modeComputer/src/toplevel.cpp:114]   --->   Operation 415 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.5ns, clock uncertainty: 0.938ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'ram' [9]  (1 ns)

 <State 2>: 3.55ns
The critical path consists of the following:
	s_axi read on port 'length_r' (modeComputer/src/toplevel.cpp:75) [26]  (1 ns)
	'sub' operation ('tmp', modeComputer/src/toplevel.cpp:75) [29]  (2.55 ns)

 <State 3>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_4', modeComputer/src/toplevel.cpp:75) [30]  (5.75 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_4', modeComputer/src/toplevel.cpp:75) [30]  (5.75 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_4', modeComputer/src/toplevel.cpp:75) [30]  (5.75 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'add' operation ('p_add', modeComputer/src/toplevel.cpp:75) [31]  (2.55 ns)

 <State 7>: 6.56ns
The critical path consists of the following:
	'getelementptr' operation ('MAXI_addr') [12]  (0 ns)
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [34]  (6.56 ns)

 <State 8>: 6.56ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [34]  (6.56 ns)

 <State 9>: 6.56ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [34]  (6.56 ns)

 <State 10>: 6.56ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [34]  (6.56 ns)

 <State 11>: 6.56ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [34]  (6.56 ns)

 <State 12>: 6.56ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [34]  (6.56 ns)

 <State 13>: 6.56ns
The critical path consists of the following:
	bus request on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [34]  (6.56 ns)

 <State 14>: 2.49ns
The critical path consists of the following:
	'phi' operation ('indvar') with incoming values : ('indvar_next') [37]  (0 ns)
	'add' operation ('indvar_next') [39]  (2.49 ns)

 <State 15>: 6.56ns
The critical path consists of the following:
	bus read on port 'MAXI' (modeComputer/src/toplevel.cpp:75) [46]  (6.56 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sectionData_addr', modeComputer/src/toplevel.cpp:75) [47]  (0 ns)
	'store' operation (modeComputer/src/toplevel.cpp:75) of variable 'MAXI_addr_read', modeComputer/src/toplevel.cpp:75 on array 'sectionData' [48]  (3.25 ns)

 <State 17>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', modeComputer/src/toplevel.cpp:84) [62]  (5.75 ns)

 <State 18>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', modeComputer/src/toplevel.cpp:84) [62]  (5.75 ns)

 <State 19>: 5.75ns
The critical path consists of the following:
	'mul' operation ('bound', modeComputer/src/toplevel.cpp:84) [62]  (5.75 ns)

 <State 20>: 3.77ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten1', modeComputer/src/toplevel.cpp:84) [70]  (2.78 ns)
	blocking operation 0.993 ns on control path)

 <State 21>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_s', modeComputer/src/toplevel.cpp:90) [87]  (5.75 ns)

 <State 22>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_s', modeComputer/src/toplevel.cpp:90) [87]  (5.75 ns)

 <State 23>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_s', modeComputer/src/toplevel.cpp:90) [87]  (5.75 ns)

 <State 24>: 3.52ns
The critical path consists of the following:
	'add' operation ('tmp_1', modeComputer/src/toplevel.cpp:90) [88]  (3.52 ns)

 <State 25>: 5.73ns
The critical path consists of the following:
	'shl' operation ('tmp_8', modeComputer/src/toplevel.cpp:90) [89]  (0 ns)
	'sub' operation ('current', modeComputer/src/toplevel.cpp:90) [90]  (3.52 ns)
	'icmp' operation ('addrCmp1', modeComputer/src/toplevel.cpp:90) [95]  (2.21 ns)

 <State 26>: 6.22ns
The critical path consists of the following:
	'icmp' operation ('addrCmp2', modeComputer/src/toplevel.cpp:90) [96]  (2.21 ns)
	'select' operation ('gepindex4', modeComputer/src/toplevel.cpp:90) [99]  (0.754 ns)
	'getelementptr' operation ('sectionData_addr_1', modeComputer/src/toplevel.cpp:90) [101]  (0 ns)
	'load' operation ('sectionData_load', modeComputer/src/toplevel.cpp:90) on array 'sectionData' [102]  (3.25 ns)

 <State 27>: 6.22ns
The critical path consists of the following:
	'icmp' operation ('addrCmp4', modeComputer/src/toplevel.cpp:91) [128]  (2.21 ns)
	'select' operation ('gepindex7', modeComputer/src/toplevel.cpp:91) [131]  (0.754 ns)
	'getelementptr' operation ('sectionData_addr_2', modeComputer/src/toplevel.cpp:91) [133]  (0 ns)
	'load' operation ('sectionData_load_1', modeComputer/src/toplevel.cpp:91) on array 'sectionData' [134]  (3.25 ns)

 <State 28>: 5.78ns
The critical path consists of the following:
	'icmp' operation ('tmp_11', modeComputer/src/toplevel.cpp:90) [105]  (1.36 ns)
	'select' operation ('tmp_21', modeComputer/src/toplevel.cpp:90) [113]  (0 ns)
	'lshr' operation ('tmp_26', modeComputer/src/toplevel.cpp:90) [118]  (4.42 ns)

 <State 29>: 5.78ns
The critical path consists of the following:
	'icmp' operation ('tmp_31', modeComputer/src/toplevel.cpp:91) [137]  (1.36 ns)
	'select' operation ('tmp_39', modeComputer/src/toplevel.cpp:91) [145]  (0 ns)
	'lshr' operation ('tmp_44', modeComputer/src/toplevel.cpp:91) [150]  (4.42 ns)

 <State 30>: 2.94ns
The critical path consists of the following:
	'lshr' operation ('tmp_45', modeComputer/src/toplevel.cpp:91) [151]  (0 ns)
	'and' operation ('tmp_46', modeComputer/src/toplevel.cpp:91) [152]  (2.94 ns)

 <State 31>: 5.81ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:91) [190]  (0 ns)
	'sub' operation ('tmp_26_i', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) [201]  (2.55 ns)
	'getelementptr' operation ('visited_addr', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) [203]  (0 ns)
	'load' operation ('pixel2B', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) on array 'visited' [204]  (3.25 ns)

 <State 32>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_28_i', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) [205]  (2.55 ns)
	'getelementptr' operation ('visited_addr_1', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) [207]  (0 ns)
	'load' operation ('pixel2G', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) on array 'visited' [208]  (3.25 ns)

 <State 33>: 5.78ns
The critical path consists of the following:
	'load' operation ('pixel2G', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) on array 'visited' [208]  (3.25 ns)
	'icmp' operation ('tmp_i_i_7', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) [214]  (1.55 ns)
	'and' operation ('tmp1', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) [216]  (0 ns)
	'and' operation ('val', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:91) [217]  (0.978 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 5.29ns
The critical path consists of the following:
	'add' operation ('tmp_3_i', modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:95) [242]  (3.52 ns)
	'store' operation (modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:95) of variable 'tmp_3_i', modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:95 on static variable 'numberOfPixelsVisted' [243]  (1.77 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'add' operation ('tmp_1_i', modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:95) [234]  (1.81 ns)
	'getelementptr' operation ('visited_addr_4', modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:95) [236]  (0 ns)
	'store' operation (modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:95) of variable 'pixelG', modeComputer/src/toplevel.cpp:91 on array 'visited' [237]  (3.25 ns)

 <State 37>: 5.72ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99) [249]  (0 ns)
	'icmp' operation ('exitcond2', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99) [260]  (2.47 ns)
	'select' operation ('y_i_mid2', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99) [261]  (0.698 ns)
	'add' operation ('y', modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:99) [346]  (2.55 ns)

 <State 38>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_37_i', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [273]  (5.75 ns)

 <State 39>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_37_i', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [273]  (5.75 ns)

 <State 40>: 5.75ns
The critical path consists of the following:
	'mul' operation ('tmp_37_i', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [273]  (5.75 ns)

 <State 41>: 5.73ns
The critical path consists of the following:
	'select' operation ('tmp_33_i_mid2_v', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [266]  (0 ns)
	'add' operation ('current', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [274]  (3.52 ns)
	'icmp' operation ('addrCmp', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [279]  (2.21 ns)

 <State 42>: 6.22ns
The critical path consists of the following:
	'icmp' operation ('addrCmp7', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [280]  (2.21 ns)
	'select' operation ('gepindex2', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [283]  (0.754 ns)
	'getelementptr' operation ('sectionData_addr_4', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [285]  (0 ns)
	'load' operation ('sectionData_load_3', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) on array 'sectionData' [286]  (3.25 ns)

 <State 43>: 6.22ns
The critical path consists of the following:
	'icmp' operation ('addrCmp9', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [312]  (2.21 ns)
	'select' operation ('gepindex14', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [315]  (0.754 ns)
	'getelementptr' operation ('sectionData_addr_5', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [317]  (0 ns)
	'load' operation ('sectionData_load_4', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) on array 'sectionData' [318]  (3.25 ns)

 <State 44>: 5.78ns
The critical path consists of the following:
	'icmp' operation ('tmp_72', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [289]  (1.36 ns)
	'select' operation ('tmp_80', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [297]  (0 ns)
	'lshr' operation ('tmp_85', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:99) [302]  (4.42 ns)

 <State 45>: 5.78ns
The critical path consists of the following:
	'icmp' operation ('tmp_90', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [321]  (1.36 ns)
	'select' operation ('tmp_98', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [329]  (0 ns)
	'lshr' operation ('tmp_103', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [334]  (4.42 ns)

 <State 46>: 5.97ns
The critical path consists of the following:
	'lshr' operation ('tmp_104', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [335]  (0 ns)
	'and' operation ('tmp_105', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [336]  (2.94 ns)
	'icmp' operation ('tmp_i_i1_8', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [339]  (1.55 ns)
	'and' operation ('tmp2', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [341]  (0 ns)
	'and' operation ('val', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [342]  (0 ns)
	'select' operation ('p_result_1_i', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:99) [344]  (1.48 ns)

 <State 47>: 6.03ns
The critical path consists of the following:
	'load' operation ('modeFreq_1_load', modeComputer/src/toplevel.cpp:105) on local variable 'modeFreq_1' [349]  (0 ns)
	'icmp' operation ('tmp_14', modeComputer/src/toplevel.cpp:105) [351]  (2.78 ns)
	'select' operation ('modeFreq_1_currentFr', modeComputer/src/toplevel.cpp:105) [353]  (1.48 ns)
	'store' operation (modeComputer/src/toplevel.cpp:105) of variable 'modeFreq_1_currentFr', modeComputer/src/toplevel.cpp:105 on local variable 'modeFreq_1' [355]  (1.77 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
