<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2325884-B1" country="EP" doc-number="2325884" kind="B1" date="20140101" family-id="42077125" file-reference-id="315042" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146553154" ucid="EP-2325884-B1"><document-id><country>EP</country><doc-number>2325884</doc-number><kind>B1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-09176772-A" is-representative="YES"><document-id mxw-id="PAPP154827077" load-source="docdb" format="epo"><country>EP</country><doc-number>09176772</doc-number><kind>A</kind><date>20091123</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140451988" ucid="EP-09176772-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>09176772</doc-number><kind>A</kind><date>20091123</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20131009</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988102564" load-source="ipcr">H01L  29/872       20060101ALI20100415BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988113792" load-source="ipcr">H01L  29/78        20060101ALI20100415BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988115287" load-source="ipcr">H01L  27/06        20060101AFI20100415BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988123740" load-source="ipcr">H01L  21/329       20060101ALI20100415BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988129704" load-source="ipcr">H01L  21/331       20060101ALI20100415BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1988101156" load-source="docdb" scheme="CPC">H01L  29/872       20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988108707" load-source="docdb" scheme="CPC">H01L  27/095       20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988110344" load-source="docdb" scheme="CPC">H01L  27/0814      20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988117275" load-source="docdb" scheme="CPC">H01L  29/66143     20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988129242" load-source="docdb" scheme="CPC">H01L  27/0629      20130101 FI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132191946" lang="DE" load-source="patent-office">Herstellungsverfahren für eine Schottky-Diode</invention-title><invention-title mxw-id="PT132191947" lang="EN" load-source="patent-office">Method of manufacturing a Schottky diode</invention-title><invention-title mxw-id="PT132191948" lang="FR" load-source="patent-office">Procédé de fabrication d'une Diode Schottky</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918172695" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>TAIWAN SEMICONDUCTOR MFG</last-name><address><country>TW</country></address></addressbook></applicant><applicant mxw-id="PPAR918161086" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918160094" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>VELLIANITIS GEORGIOS</last-name><address><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR918150450" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>VELLIANITIS, GEORGIOS</last-name></addressbook></inventor><inventor mxw-id="PPAR918996355" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>VELLIANITIS, GEORGIOS</last-name><address><street>c/o NXP B.V. Intellectual Property &amp; Licensing Department High Tech Campus 32</street><city>5656 AE, Eindhoven</city><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR918144270" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>AKIL NADER</last-name><address><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR918137146" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>AKIL, NADER</last-name></addressbook></inventor><inventor mxw-id="PPAR918996352" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>AKIL, NADER</last-name><address><street>NXP B.V. Intellectual Property &amp; Licensing Department High Tech Campus 32</street><city>5656 AE, Eindhoven</city><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR918134488" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>FOTOPOULOU KYRIAKI</last-name><address><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR918170110" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>FOTOPOULOU, KYRIAKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918996356" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>FOTOPOULOU, KYRIAKI</last-name><address><street>c/o NXP B.V. Intellectual Property &amp; Licensing Department High Tech Campus 32</street><city>5656 AE, Eindhoven</city><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR918134441" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>CURATOLA GILBERTO</last-name><address><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR918164878" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>CURATOLA, GILBERTO</last-name></addressbook></inventor><inventor mxw-id="PPAR918996353" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>CURATOLA, GILBERTO</last-name><address><street>NXP B.V. Intellectual Property &amp; Licensing Department High Tech Campus 32</street><city>5656 AE, Eindhoven</city><country>NL</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR918996357" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Taiwan Semiconductor Manufacturing Co., Ltd.</last-name><iid>101186735</iid><address><street>No. 8, Li-Hsin Rd 6 Science-Based Industrial Park</street><city>HSIN-CHU, 300-77</city><country>TW</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR918996354" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Riemann, Jörg</last-name><iid>100959390</iid><address><street>Ter Meer Steinmeister &amp; Partner Mauerkircherstrasse 45</street><city>81679 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548827414" load-source="docdb">AT</country><country mxw-id="DS548968708" load-source="docdb">BE</country><country mxw-id="DS548855665" load-source="docdb">BG</country><country mxw-id="DS548975185" load-source="docdb">CH</country><country mxw-id="DS548966043" load-source="docdb">CY</country><country mxw-id="DS548827415" load-source="docdb">CZ</country><country mxw-id="DS548968709" load-source="docdb">DE</country><country mxw-id="DS548966044" load-source="docdb">DK</country><country mxw-id="DS548966045" load-source="docdb">EE</country><country mxw-id="DS548973365" load-source="docdb">ES</country><country mxw-id="DS548855666" load-source="docdb">FI</country><country mxw-id="DS548975186" load-source="docdb">FR</country><country mxw-id="DS548968978" load-source="docdb">GB</country><country mxw-id="DS548966086" load-source="docdb">GR</country><country mxw-id="DS548968979" load-source="docdb">HR</country><country mxw-id="DS548827416" load-source="docdb">HU</country><country mxw-id="DS548881900" load-source="docdb">IE</country><country mxw-id="DS548966087" load-source="docdb">IS</country><country mxw-id="DS548975187" load-source="docdb">IT</country><country mxw-id="DS548966088" load-source="docdb">LI</country><country mxw-id="DS548855667" load-source="docdb">LT</country><country mxw-id="DS548967678" load-source="docdb">LU</country><country mxw-id="DS548855668" load-source="docdb">LV</country><country mxw-id="DS548855669" load-source="docdb">MC</country><country mxw-id="DS548967679" load-source="docdb">MK</country><country mxw-id="DS548967680" load-source="docdb">MT</country><country mxw-id="DS548855670" load-source="docdb">NL</country><country mxw-id="DS548975188" load-source="docdb">NO</country><country mxw-id="DS548855671" load-source="docdb">PL</country><country mxw-id="DS548881901" load-source="docdb">PT</country><country mxw-id="DS548968980" load-source="docdb">RO</country><country mxw-id="DS548855672" load-source="docdb">SE</country><country mxw-id="DS548973370" load-source="docdb">SI</country><country mxw-id="DS548975189" load-source="docdb">SK</country><country mxw-id="DS548975190" load-source="docdb">SM</country><country mxw-id="DS548966089" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63957100" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">The invention relates to methods of manufacturing Schottky diodes.</p><p id="p0002" num="0002">The semiconductor diode, with two terminals represents one of the most fundamental semiconductor devices which are used widely over the last decades for several applications. The usefulness of a diode comes from its unique property of allowing electrical current to flow when the potential at the anode is higher than the one in the cathode (forward region) but blocking it when the polarity is reversed (reverse region). The current is zero for negative voltage while it is increasing exponentially for positive voltages.</p><p id="p0003" num="0003">Diodes will allow current to pass only when the applied forward voltage is higher than the characteristic forward voltage drop V<sub>f</sub> of the diode. Further, applying a reverse voltage the current is not zero since a small current is still allowed to pass and if the reverse voltage exceeds the breakdown voltage V<sub>BR</sub> (characteristic of the diode) then the current increases dramatically. Due to these non-ideality factors (V<sub>f</sub>, V<sub>BR</sub>), different diodes are used depending on the application.</p><p id="p0004" num="0004">There are a lot of diode types and each one of them has advantages and disadvantages depending on the application. Some diode examples are the p-n, the Schottky and the MOSFET. In such diodes, both V<sub>f</sub> and V<sub>BR</sub> can be adjusted by changing the doping of the semiconductor and the work function of the metal, the latter only in the case of the Schottky diode and MOSFETs. This is very important because different circuits require different diode characteristics. For example, a normal p-n diode has a Vf above 0.7 volt, while a Schottky diode voltage drop is between 0.15-0.45.</p><p id="p0005" num="0005">Certain applications require the use of diodes with low V<sub>f</sub> values and this is where Schottky diodes are attractive. Indeed, the intrinsically low V<sub>f</sub> value of a Schottky diode is its main characteristic which translates into higher system efficiency. For example, if we need to rectify an alternating current (AC) signal with small amplitude, then a small V<sub>f</sub> is necessary in order to have any output signal (V<sub>f</sub> should be smaller than the AC signal amplitude).</p><p id="p0006" num="0006">A more specific example where a low forward voltage drop is desirable is a charge pump circuit which is used for rectification and amplification purposes in an RFID tag. Such a circuit will receive a small AC signal with amplitude V<sub>in</sub> and will<!-- EPO <DP n="2"> --> rectify/amplify it to a value of approximately: <maths id="math0001" num="(1)"><math display="block"><msub><mi>V</mi><mi mathvariant="italic">out</mi></msub><mo>=</mo><mn>2</mn><mo>⋅</mo><mi>n</mi><mo>⋅</mo><mfenced separators=""><msub><mi>V</mi><mi mathvariant="italic">in</mi></msub><mo>-</mo><msub><mi>V</mi><mi>f</mi></msub></mfenced></math><img id="ib0001" file="imgb0001.tif" wi="66" he="12" img-content="math" img-format="tif"/></maths><br/>
where n is the number of charge pump circuits (stages) in series.</p><p id="p0007" num="0007">From equation (1) we see that in order to have an output voltage, V<sub>f</sub> should be lower than V<sub>in</sub>. Taking into account that V<sub>in</sub> depends on the distance between RF signal emitter and receiver (the longer the distance between them, the smaller the V<sub>in</sub>), having a low V<sub>f</sub> implies that the RFID can operate at even greater distances. Furthermore, even at a fixed distance between RFID tag and RF signal emitter, a tow Vf Implies higher power effciency (how much of the input signal will pass through the diode).</p><p id="p0008" num="0008">Unfortunately, the fabrication of a Schottky diode using existing CMOS processing steps used in the manufacture of RFID tags is not straightforward.</p><p id="p0009" num="0009"><patcit id="pcit0001" dnum="US20060246680A"><text>US 2006/0246680</text></patcit> describes a partially depleted silicon-on-insulator structure The structure includes a well region formed above an oxide insulation layer. The well region is a multilayer epitaxy that includes a silicon germanium (Si-Ge) layer. The well region includes a number of recombination centers between the Si-Ge layer and the insulation layer. A source region, a drain region, a gate oxide layer, and a gate are formed. The Si-Ge layer includes a number of recombination centers in the source/drain regions. A metal silicide layer and a lateral metal Schottky layer are formed above the well region to contact the source region and the well region.</p><p id="p0010" num="0010"><patcit id="pcit0002" dnum="JP2006032649A"><text>JP 2006-32649</text></patcit> describes providing a semiconductor device including a Schottky diode and a manufacturing method thereof. In the Schottky diode, the impurity concentration distributed in the surface region of a well region is smaller than that in the well region, the impurity concentration distributed in a region at a predetermined depth deeper than the surface region of the well region is larger than that in the well region, those impurities are of the same type as the well region, and these impurity concentration distributions are set up in the well region.</p><p id="p0011" num="0011"><patcit id="pcit0003" dnum="US20070069306A"><text>US 2007/0069306</text></patcit> describes the integration of Schottky-diodes and MOS transistors for improving drive strength and leakage of deep submicron MOS transistors.</p><p id="p0012" num="0012">The invention is defined in the accompanying claims.<!-- EPO <DP n="3"> --></p><p id="p0013" num="0013">In accordance with an embodiment, the Schottky forming material is TiN. One of the main concerns when a metal comes in contact with Silicon is that under certain condition (e.g. high temperature annealing) an undesirable silicidation process can occur. This is common when most of the metals come in contact with Si and limits the usefulness of the Schottky diode since such an uncontrolled silicidation will change vital parameters of the diode (i.e., forward voltage drop). This is a particular problem in CMOS processes which topically use such high temperature annealing. When a Schottky contact is formed with TiN as a metal, since TIN exhibits better stability versus silicidation compared to pure metals, the performance of the Schottky is greatly improved.</p><p id="p0014" num="0014">Furthermore, most metal-semiconductor contacts have V<sub>f</sub> which is fixed because it depends mainly on intrinsic properties of the contact such as barrier height. The Schottky diode proposed has a tuneable barrier weight, and hence tuneable V<sub>f</sub>, making it useful for a wider range of applications.<!-- EPO <DP n="4"> --></p><p id="p0015" num="0015">Embodiments of the invention will now be described, purely by way of example, with reference to the accompanying drawings, in which:
<ul><li><figref idrefs="f0001 f0002 f0003 f0004">Figures 1 to 7</figref> show stages in a method according to an embodiment of the invention; and</li><li><figref idrefs="f0005">Figure 8</figref> is a flow diagram setting out the steps in the method shown in <figref idrefs="f0001 f0002 f0003 f0004">Figures 1 to 7</figref>.</li></ul></p><p id="p0016" num="0016">The same or similar components are given the same reference numbers in different Figures and the description relating to those components is not in general repeated.</p><p id="p0017" num="0017">Referring to <figref idrefs="f0001 f0002 f0003 f0004">Figures 1 to 7</figref>, the processing steps used in the embodiment to form a Schottky diode are shown schematically. In the Figures, the left half of each Figure relates to the processing in a region 16 of a silicon semiconductor wafer 14 with CMOS devices, and the right half of each Figure shows the processing of a Schottky barrier device in a region 18 of a semiconductor wafer processed to form Schottky diodes. In each case, the processing on both p-wells 2 and n-wells 4 is shown.</p><p id="p0018" num="0018">The processing starts off as a standard CMOS process but with certain active areas of the wafers reserved for Schottky, region 18 of <figref idrefs="f0001">Figure 1</figref>. During these steps of a standard CMOS process, the active areas receive implants (step 80, <figref idrefs="f0005">Figure 8</figref>) for p-type wells 2 and n-type wells 4. Then, doped p+ implants 6 or n+ implants 8 are formed (step 82) at the edges of the active area, respectively, during CMOS standard source drain implants.</p><p id="p0019" num="0019">Although these implants form the source and drain in the CMOS region 16, they are used to form contacts to the Schottky region. Accordingly, in the Schottky region, n+ implants 8 are implanted into the n-type wells 4 and p-type implants 6 are implanted into the p-wells 2. This contrast with the CMOS region where the implants are the opposite condutivity type to the wells.</p><p id="p0020" num="0020">A gate stack 10 and spacers 12 are formed on the MOSFETS (step 84) but are etched away (step 86) from the active reserved for Schottky, leading to the arrangement of <figref idrefs="f0001">Figure 1</figref>.</p><p id="p0021" num="0021">Referring to <figref idrefs="f0001">Figures 2</figref> and <figref idrefs="f0005">8</figref>, the next step 88 uses a special mask before silicidation which is generally available in CMOS technology nodes. The step 88<!-- EPO <DP n="5"> --> deposits a silicon protection layer 20 (usually oxide) to cover certain areas in order to avoid silicidation. This silicon protection layer 20, known by the abbreviation "siprot", sometimes "locsal", is deposited everywhere on the wafer and then etched away from areas that require silicidation using the aforementioned mask. Accordingly, using this step the silicon protection layer 20 is retained only on the n-type and p-type wells 2,4 between the p+ and n+ implants 6,8 in the region of the wafer reserved for the Schottky diode</p><p id="p0022" num="0022">Then, referring to <figref idrefs="f0002">Figure 3</figref>, the wafer is put through a conventional silicidation process. A metal 30 to be silicided is deposited (step 90) over the full surface of the wafer and on top of that a thick TiN layer 32 is deposited (step 92).</p><p id="p0023" num="0023">Referrring to <figref idrefs="f0002">Figure 4</figref>, a first silicidation anneal (step 94) is then performed at relative low temperature to form conductive metal silicides 40 on the p+ and n+ doped implants 6,8 and to form metal oxides on the silicon protection layer 20</p><p id="p0024" num="0024">The TiN layer is removed and then the unsilicided metal is also removed selectively to silicide (step 96). At the same time any metal and/or oxide remaining on top of the silicon protection layer 20 is also removed to arrive at the step shown in <figref idrefs="f0002">Figure 4</figref>, with the conductive metal silicides formed over the implants.</p><p id="p0025" num="0025">At this point an extra lithography step is needed compared with most conventional processes. This step 98 exposes only the Schottky active areas, using mask 50. Then the silicon protection layer 20 layer is removed (step 100) by a wet etch to arrive at the step shown in <figref idrefs="f0003">Figure 5</figref>.</p><p id="p0026" num="0026">As shown in <figref idrefs="f0003">Figure 6</figref>, a Schottky forming layer 60 is deposited (step 102) over the surface of the wafer. In the embodiment, the Schottky forming layer 60 is of TiN. The thickness of this layer can be chosen in such a way as to give the work function we desire since there is a dependence between TiN thickness and work function. In a preferred arrangement the thickness is kept in the range 2 nm to 20 nm which makes it easier to etch.</p><p id="p0027" num="0027">Finally, using another lithography step, the TiN Schottky forming layer 60 is etched away (step 104) from everywhere apart from the area reserved for the Schottky, leaving Schottky contacts 74 using mask 70. This step is carried out using a TiN dry etch to end up with the TiN/Si Schottky diodes 72 as depicted in <figref idrefs="f0004">Figure 7</figref>.</p><p id="p0028" num="0028">Optionally, an oxide hard mask may be deposited on top of the TiN before the lithography step in order to avoid resist poisoning from the TiN. If we follow this approach, the dry etch recipe is adapted in order to etch both hard mask and TiN.<!-- EPO <DP n="6"> --></p><p id="p0029" num="0029">Using these steps, the Schottky diodes are formed between the Schottky contacts 74 and p-type and n-type wells 2,4 in the Schottky region 18 in a way that is fully compatible with conventional CMOS processing, in particular with regard both to thermal budget and the compatibility of materials with such CMOS processing.</p><p id="p0030" num="0030">CMOS transistors of both n-type and p-type are formed on the same wafer 14 in the CMOS region 16.</p><p id="p0031" num="0031">Since the barrier height of TiN based Schottky diodes is tuneable by varying the thickness of the TiN, it is possible to adjust the barrier height of the Schottky diodes 72.</p><p id="p0032" num="0032">The process does not require steps available in a specific CMOS process and it is generally applicable to CMOS processes, including at any technology node.</p><p id="p0033" num="0033">Further, note that the first and second regions 16, 18 do not need to be simply connected - there may be multiple first regions and multiple second regions to arrange for CMOS devices and Schottky devices at the desired locations within the final device.</p><p id="p0034" num="0034">Although the embodiment described uses TiN as the Schottky metal, the process is not limited to this material but to any material which forms a Schottky barrier with the semiconductor. TaN and W are particularly suitable in this regard, since they are thermally stable and have been used in gate technology. They also have a work function comparable with TiN.</p><p id="p0035" num="0035">The semiconductor may be any suitable semiconductor - silicon is as is well known by far the most common but the process is not limited to silicon.</p></description><claims mxw-id="PCLM56978789" lang="DE" load-source="patent-office"><!-- EPO <DP n="10"> --><claim id="c-de-01-0001" num="0001"><claim-text>Verfahren zum Herstellen einer Halbleitervorrichtung, die mehrere Transistoren in einem ersten Bereich und eine Schottky-Vorrichtung in einem zweiten Bereich enthält, wobei das Verfahren umfasst:
<claim-text>Bilden von mehreren n-dotierten Wannen (4) und mehreren p-dotierten Wannen (2) in dem ersten Bereich (16) und von mehreren n-dotierten Wannen und mehreren p-dotierten Wannen in dem zweiten Bereich (18);</claim-text>
<claim-text>Implantieren von Implantationen (6) vom p-Typ (6) in:
<claim-text>die n-dotierten Wannen (4) in dem ersten Bereich (16), um Source-Bereiche und Drain-Bereiche von einigen der Transistoren zu bilden; und</claim-text>
<claim-text>die p-dotierten Wannen (2) in dem zweiten Bereich (18), um Kontaktbereiche der p-dotierten Wannen (2) in dem zweiten Bereich (18) zu bilden;</claim-text>
<claim-text>Implantieren von Implantationen vom n-Typ (8) in:
<claim-text>die p-dotierten Wannen (2) in dem ersten Bereich (16), um Source-Bereiche und Drain-Bereiche von einigen der Transistoren zu bilden; und</claim-text>
<claim-text>die n-dotierten Wannen (4) in dem zweiten Bereich (18), um Kontaktbereiche der n-dotierten Wannen (4) in dem zweiten Bereich (18) zu bilden;</claim-text>
<claim-text>Auftragen einer Schutzschicht (20) auf den freigelegten Halbleiter jeder Wanne (2, 4) in dem zweiten Bereich (18);</claim-text>
<claim-text>Bilden eines Silicids (40) auf den Transistorwannen (2, 4) des ersten Bereichs durch Auftragen eines Silicidierungsmetalls (30) über der Oberfläche, Glühen, um ein Silicid des Silicidierungsmetalls zu bilden, und Entfernen des Silicidierungsmetalls, um das Silicid (40) zurückzulassen;</claim-text>
<claim-text>Entfernen der Schutzschicht (20) von jeder Wanne in dem zweiten Bereich;</claim-text>
<claim-text>Auftragen eines Schottky-Materials (60) über der Oberfläche, die den freigelegten Halbleiter jeder Wanne in dem zweiten Bereich enthält; und</claim-text>
<claim-text>Wegätzen des Schottky-Materials (60) mit Ausnahme eines Kontaktbereichs in der oder den Wannen in dem zweiten Bereich, um einen Schottky-Kontakt (74) zwischen dem Schottky-Material und der oder den Wannen in dem zweiten Bereich auszubilden.</claim-text></claim-text></claim-text><!-- EPO <DP n="11"> --></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Verfahren nach Anspruch 1, wobei das Schottky-Material (60) TiN, TaN oder W ist.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Verfahren nach Anspruch 1 oder 2, wobei das Schottky-Material (60) TiN ist.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Verfahren nach einem vorhergehenden Anspruch, wobei der Schritt des Auftragens des Schottky-Materials (60) ein Auftragens des Schottky-Materials auf eine vorgegebene Dicke, um eine Schottky-Barriere der entsprechenden vorgegebenen Höhe auszubilden, umfasst.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Verfahren nach einem vorhergehenden Anspruch, das ferner Bilden eines Gate-Stapels (10) zwischen den Source-Bereichen und Drain-Bereichen (6, 8) in den Wannen in dem ersten Bereich, um vor dem Schritt des Auftragens einer Schutzschicht (20) Transistoren zu bilden, umfasst.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Verfahren nach Anspruch 5, das ferner vor dem Schritt des Auftragens einer Schutzschicht (20) das Bilden von Abstandshaltern (12) um die Gate-Stapel umfasst.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Verfahren nach Anspruch 5 oder 6, wobei die Transistoren, die in den n-dotierten Wannen (4) und in den p-dotierten Wannen (2) gebildet worden sind, komplementäre Metalloxidhalbleitertransistoren sind.</claim-text></claim></claims><claims mxw-id="PCLM56978790" lang="EN" load-source="patent-office"><!-- EPO <DP n="7"> --><claim id="c-en-01-0001" num="0001"><claim-text>A method of manufacturing a semiconductor device including a plurality of transistors in a first region and a Schottky device in a second region, the method comprising:
<claim-text>- forming a plurality of n-type doped wells (4) and p-type doped wells (2) in the first region (16) and a plurality of n-type doped wells and p-type doped wells in the second region (18);</claim-text>
<claim-text>- implanting p+ type implants (6) in:
<claim-text>the n-type doped wells (4) in the first region (16) to form source and drain regions of some of said transistors; and</claim-text>
<claim-text>the p-type doped wells (2) in the second region (18) to form contact regions of the p-type doped wells (2) in the second region (18);</claim-text></claim-text>
<claim-text>- implanting n+ type implants (8) in:
<claim-text>the p-type doped wells (2) in the first region (16) to form source and drain regions of some of said transistors; and</claim-text>
<claim-text>the n-type doped wells (4) in the second region (18) to form contact regions of the n-type doped wells (4) in the second region (18);</claim-text></claim-text>
<claim-text>- depositing a protection layer (20) on the exposed semiconductor of each well (2,4) in the second region (18);</claim-text>
<claim-text>- forming a silicide (40) on the transistor wells (2,4) of the first region by depositing a silicidation metal (30) over the surface, annealing to form a silicide of the silicidation metal and removing the silicidation metal leaving the silicide (40);</claim-text>
<claim-text>- removing the protection layer (20) of each well in the second region;</claim-text>
<claim-text>- depositing a Schottky material (60) over the surface including exposed semiconductor of each well in the second region; and</claim-text>
<claim-text>- etching away the Schottky material (60) except in a contact region in the well or wells in the second region to form a Schottky contact (74) between the Schottky material and the well or wells in the second region.</claim-text><!-- EPO <DP n="8"> --></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>A method according to claim 1, wherein the Schottky material (60) is TiN, TaN or W.<!-- EPO <DP n="9"> --></claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>A method according to claim 1 or 2, wherein the Schottky material (60) is TiN.</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>A method according to any preceding claim, wherein the step of depositing the Schottky material (60) includes depositing the Schottky material to a predetermined thickness to form a Schottky barrier of corresponding predetermined height.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>A method according to any preceding claim, further comprising forming a gate stack (10) between the source and drain regions (6,8) in wells in the first region to form transistors before the step of depositing a protection layer (20).</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>A method according to claim 5, further comprising forming spacers (12) around the gate stacks before the step of depositing a protection layer (20).</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>A method according to claim 5 or 6, wherein the transistors formed in the n-type doped wells (4) and p-type doped wells (2) are complementary metal oxide semiconductor transistors.</claim-text></claim></claims><claims mxw-id="PCLM56978791" lang="FR" load-source="patent-office"><!-- EPO <DP n="12"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Procédé de fabrication d'un dispositif à semi-conducteurs comprenant une pluralité de transistors dans une première région et un dispositif Schottky dans une deuxième région, le procédé comprenant :
<claim-text>- la formation d'une pluralité de puits dopés de type n (4) et de puits dopés de type p (2) dans la première région (16) et une pluralité de puits dopés de type n et de puits dopés de type p dans la deuxième région (18) ;</claim-text>
<claim-text>- l'implantation d'implants de type p+ (6) dans :
<claim-text>les puits dopés de type n (4) dans la première région (16) pour former des régions de source et de drain de certains desdits transistors ; et</claim-text>
<claim-text>les puits dopés de type p (2) dans la deuxième région (18) pour former des régions de contact dans les puits dopés de type p (2) dans la deuxième région (18) ;</claim-text></claim-text>
<claim-text>- l'implantation d'implants de type n+ (8) dans :
<claim-text>les puits dopés de type p (2) dans la première région (16) pour former des régions de source et de drain de certains desdits transistors ; et</claim-text>
<claim-text>les puits dopés de type n (4) dans la deuxième région (18) pour former des régions de contact dans les puits dopés de type n (4) dans la deuxième région (18) ;</claim-text></claim-text>
<claim-text>- le dépôt d'une couche de protection (20) sur le semi-conducteur exposé de chaque puits (2, 4) dans la deuxième région (18) ;</claim-text>
<claim-text>- la formation d'un siliciure (40) sur les puits de transistor (2, 4) de la première région par dépôt d'un métal de siliciuration (30) sur la surface, recuisson pour former un siliciure du métal de siliciuration et enlèvement du métal de siliciuration en laissant le siliciure (40) ;<!-- EPO <DP n="13"> --></claim-text>
<claim-text>- l'enlèvement de la couche de protection (20) de chaque puits dans la deuxième région ;</claim-text>
<claim-text>- le dépôt d'un matériau Schottky (60) sur la surface comprenant un semi-conducteur exposé de chaque puits dans la deuxième région ; et</claim-text>
<claim-text>- le mordançage du matériau Schottky (60) sauf dans une région de contact dans le puits ou les puits dans la deuxième région pour former un contact Schottky (74) entre le matériau Schottky et le puits ou les puits dans la deuxième région.</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Procédé selon la revendication 1, dans lequel le matériau Schottky (60) est du TiN, TaN ou W.</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Procédé selon la revendication 1 ou 2, dans lequel le matériau Schottky (60) est du TiN.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Procédé selon l'une quelconque des revendications précédentes, dans lequel l'étape de dépôt du matériau Schottky (60) comprend le dépôt du matériau Schottky à une épaisseur prédéterminée pour former une barrière Schottky d'une hauteur prédéterminée correspondante.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Procédé selon l'une quelconque des revendications précédentes, comprenant en outre la formation d'un empilement de grilles (10) entre les régions de source et de drain (6, 8) dans des puits de la première région pour former des transistors avant l'étape du dépôt d'une couche de protection (20).</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Procédé selon la revendication 5, comprenant en outre la formation d'espacements (12) autour des empilements de grilles avant l'étape du dépôt d'une couche de protection (20).</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Procédé selon la revendication 5 ou 6, dans lequel les transistors formés dans les puits dopés de type n (4)<!-- EPO <DP n="14"> --> et dans les puits dopés de type p (2) sont des transistors à semi-conducteurs à oxyde métallique complémentaire.</claim-text></claim></claims><drawings mxw-id="PDW16668678" load-source="patent-office"><!-- EPO <DP n="15"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="150" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="16"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="150" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="17"> --><figure id="f0003" num="5,6"><img id="if0003" file="imgf0003.tif" wi="165" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="18"> --><figure id="f0004" num="7"><img id="if0004" file="imgf0004.tif" wi="162" he="118" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0005" num="8"><img id="if0005" file="imgf0005.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
