// Seed: 2877966114
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  assign id_9 = id_13;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output wire  id_4
    , id_8,
    output uwire id_5,
    output wor   id_6
);
  generate
    wire id_9 = 1;
  endgenerate
  assign id_5 = |1'd0 == (id_0);
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_8
  );
endmodule
