ARM GAS  /tmp/ccO9cdAH.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	Error_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	Error_Handler:
  26              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Application 1 - LED and UART Heartbeat Demo
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   ******************************************************************************
  13:Core/Src/main.c ****   */
  14:Core/Src/main.c **** /* USER CODE END Header */
  15:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  16:Core/Src/main.c **** #include "main.h"
  17:Core/Src/main.c **** #include "gpio.h"
  18:Core/Src/main.c **** #include "usart.h"
  19:Core/Src/main.c **** #include <string.h>
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  22:Core/Src/main.c **** extern UART_HandleTypeDef huart1;
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  25:Core/Src/main.c **** void SystemClock_Config(void);
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /**
  30:Core/Src/main.c ****   * @brief System Clock Configuration
  31:Core/Src/main.c ****   * @retval None
  32:Core/Src/main.c ****   */
ARM GAS  /tmp/ccO9cdAH.s 			page 2


  33:Core/Src/main.c **** void SystemClock_Config(void)
  34:Core/Src/main.c **** {
  35:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  36:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  37:Core/Src/main.c **** 
  38:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  39:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
  40:Core/Src/main.c ****   */
  41:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  42:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  43:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  44:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  45:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  46:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  47:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  48:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  49:Core/Src/main.c ****   {
  50:Core/Src/main.c ****     Error_Handler();
  51:Core/Src/main.c ****   }
  52:Core/Src/main.c **** 
  53:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
  54:Core/Src/main.c ****   */
  55:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  56:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  57:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  58:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  59:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  60:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  63:Core/Src/main.c ****   {
  64:Core/Src/main.c ****     Error_Handler();
  65:Core/Src/main.c ****   }
  66:Core/Src/main.c **** }
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /**
  69:Core/Src/main.c ****   * @brief  Application entry point
  70:Core/Src/main.c ****   * @retval int
  71:Core/Src/main.c ****   */
  72:Core/Src/main.c **** int main(void)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****   volatile uint32_t i;
  75:Core/Src/main.c ****   
  76:Core/Src/main.c ****   /* Initialize HAL and peripherals */
  77:Core/Src/main.c ****   HAL_Init();
  78:Core/Src/main.c ****   SystemClock_Config();
  79:Core/Src/main.c ****   MX_GPIO_Init();
  80:Core/Src/main.c ****   MX_USART1_UART_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Application startup message */
  83:Core/Src/main.c ****   const char *banner = "\r\n=== APP1 @ 0x08002000 ===\r\n";
  84:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, (uint8_t*)banner, strlen(banner), 1000);
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Main loop with LED and UART heartbeat */
  87:Core/Src/main.c ****   while (1)
  88:Core/Src/main.c ****   {
  89:Core/Src/main.c ****     /* Toggle LED (PC13) */
ARM GAS  /tmp/ccO9cdAH.s 			page 3


  90:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
  91:Core/Src/main.c ****     
  92:Core/Src/main.c ****     /* Send heartbeat */
  93:Core/Src/main.c ****     const char *msg = "APP1\r\n";
  94:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
  95:Core/Src/main.c ****     
  96:Core/Src/main.c ****     /* Simple delay loop - 1 second at 72MHz */
  97:Core/Src/main.c ****     for (i = 0; i < 7200000; i++) {
  98:Core/Src/main.c ****         __NOP();
  99:Core/Src/main.c ****     }
 100:Core/Src/main.c ****   }
 101:Core/Src/main.c **** }
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /**
 104:Core/Src/main.c ****   * @brief  Error Handler
 105:Core/Src/main.c ****   * @retval None
 106:Core/Src/main.c ****   */
 107:Core/Src/main.c **** void Error_Handler(void)
 108:Core/Src/main.c **** {
  27              		.loc 1 108 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 109:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 109 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccO9cdAH.s 			page 4


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  /tmp/ccO9cdAH.s 			page 5


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
ARM GAS  /tmp/ccO9cdAH.s 			page 6


  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 110:Core/Src/main.c ****   while (1)
  49              		.loc 1 110 3 view .LVU4
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****   }
  50              		.loc 1 112 3 view .LVU5
 110:Core/Src/main.c ****   while (1)
  51              		.loc 1 110 9 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE67:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB65:
  34:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 34 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 64
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 00B5     		push	{lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 14, -4
  73 0002 91B0     		sub	sp, sp, #68
  74              	.LCFI1:
  75              		.cfi_def_cfa_offset 72
  35:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 35 3 view .LVU8
  35:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 35 22 is_stmt 0 view .LVU9
  78 0004 2822     		movs	r2, #40
  79 0006 0021     		movs	r1, #0
  80 0008 06A8     		add	r0, sp, #24
  81 000a FFF7FEFF 		bl	memset
  82              	.LVL0:
  36:Core/Src/main.c **** 
  83              		.loc 1 36 3 is_stmt 1 view .LVU10
  36:Core/Src/main.c **** 
  84              		.loc 1 36 22 is_stmt 0 view .LVU11
  85 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccO9cdAH.s 			page 7


  86 0010 0193     		str	r3, [sp, #4]
  87 0012 0293     		str	r3, [sp, #8]
  88 0014 0393     		str	r3, [sp, #12]
  89 0016 0493     		str	r3, [sp, #16]
  90 0018 0593     		str	r3, [sp, #20]
  41:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  91              		.loc 1 41 3 is_stmt 1 view .LVU12
  41:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  92              		.loc 1 41 36 is_stmt 0 view .LVU13
  93 001a 0122     		movs	r2, #1
  94 001c 0692     		str	r2, [sp, #24]
  42:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  95              		.loc 1 42 3 is_stmt 1 view .LVU14
  42:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  96              		.loc 1 42 30 is_stmt 0 view .LVU15
  97 001e 4FF48033 		mov	r3, #65536
  98 0022 0793     		str	r3, [sp, #28]
  43:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  99              		.loc 1 43 3 is_stmt 1 view .LVU16
  44:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 100              		.loc 1 44 3 view .LVU17
  44:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 101              		.loc 1 44 30 is_stmt 0 view .LVU18
 102 0024 0A92     		str	r2, [sp, #40]
  45:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 103              		.loc 1 45 3 is_stmt 1 view .LVU19
  45:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 104              		.loc 1 45 34 is_stmt 0 view .LVU20
 105 0026 0222     		movs	r2, #2
 106 0028 0D92     		str	r2, [sp, #52]
  46:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 107              		.loc 1 46 3 is_stmt 1 view .LVU21
  46:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 108              		.loc 1 46 35 is_stmt 0 view .LVU22
 109 002a 0E93     		str	r3, [sp, #56]
  47:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 110              		.loc 1 47 3 is_stmt 1 view .LVU23
  47:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 111              		.loc 1 47 32 is_stmt 0 view .LVU24
 112 002c 4FF4E013 		mov	r3, #1835008
 113 0030 0F93     		str	r3, [sp, #60]
  48:Core/Src/main.c ****   {
 114              		.loc 1 48 3 is_stmt 1 view .LVU25
  48:Core/Src/main.c ****   {
 115              		.loc 1 48 7 is_stmt 0 view .LVU26
 116 0032 06A8     		add	r0, sp, #24
 117 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 118              	.LVL1:
  48:Core/Src/main.c ****   {
 119              		.loc 1 48 6 discriminator 1 view .LVU27
 120 0038 80B9     		cbnz	r0, .L7
  55:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 121              		.loc 1 55 3 is_stmt 1 view .LVU28
  55:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 122              		.loc 1 55 31 is_stmt 0 view .LVU29
 123 003a 0F23     		movs	r3, #15
 124 003c 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccO9cdAH.s 			page 8


  57:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 125              		.loc 1 57 3 is_stmt 1 view .LVU30
  57:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 126              		.loc 1 57 34 is_stmt 0 view .LVU31
 127 003e 0221     		movs	r1, #2
 128 0040 0291     		str	r1, [sp, #8]
  58:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 129              		.loc 1 58 3 is_stmt 1 view .LVU32
  58:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 130              		.loc 1 58 35 is_stmt 0 view .LVU33
 131 0042 0023     		movs	r3, #0
 132 0044 0393     		str	r3, [sp, #12]
  59:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 133              		.loc 1 59 3 is_stmt 1 view .LVU34
  59:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 134              		.loc 1 59 36 is_stmt 0 view .LVU35
 135 0046 4FF48062 		mov	r2, #1024
 136 004a 0492     		str	r2, [sp, #16]
  60:Core/Src/main.c **** 
 137              		.loc 1 60 3 is_stmt 1 view .LVU36
  60:Core/Src/main.c **** 
 138              		.loc 1 60 36 is_stmt 0 view .LVU37
 139 004c 0593     		str	r3, [sp, #20]
  62:Core/Src/main.c ****   {
 140              		.loc 1 62 3 is_stmt 1 view .LVU38
  62:Core/Src/main.c ****   {
 141              		.loc 1 62 7 is_stmt 0 view .LVU39
 142 004e 01A8     		add	r0, sp, #4
 143 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 144              	.LVL2:
  62:Core/Src/main.c ****   {
 145              		.loc 1 62 6 discriminator 1 view .LVU40
 146 0054 20B9     		cbnz	r0, .L8
  66:Core/Src/main.c **** 
 147              		.loc 1 66 1 view .LVU41
 148 0056 11B0     		add	sp, sp, #68
 149              	.LCFI2:
 150              		.cfi_remember_state
 151              		.cfi_def_cfa_offset 4
 152              		@ sp needed
 153 0058 5DF804FB 		ldr	pc, [sp], #4
 154              	.L7:
 155              	.LCFI3:
 156              		.cfi_restore_state
  50:Core/Src/main.c ****   }
 157              		.loc 1 50 5 is_stmt 1 view .LVU42
 158 005c FFF7FEFF 		bl	Error_Handler
 159              	.LVL3:
 160              	.L8:
  64:Core/Src/main.c ****   }
 161              		.loc 1 64 5 view .LVU43
 162 0060 FFF7FEFF 		bl	Error_Handler
 163              	.LVL4:
 164              		.cfi_endproc
 165              	.LFE65:
 167              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 168              		.align	2
ARM GAS  /tmp/ccO9cdAH.s 			page 9


 169              	.LC0:
 170 0000 0D0A3D3D 		.ascii	"\015\012=== APP1 @ 0x08002000 ===\015\012\000"
 170      3D204150 
 170      50312040 
 170      20307830 
 170      38303032 
 171 001e 0000     		.align	2
 172              	.LC1:
 173 0020 41505031 		.ascii	"APP1\015\012\000"
 173      0D0A00
 174              		.section	.text.main,"ax",%progbits
 175              		.align	1
 176              		.global	main
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 181              	main:
 182              	.LFB66:
  73:Core/Src/main.c ****   volatile uint32_t i;
 183              		.loc 1 73 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 8
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187 0000 00B5     		push	{lr}
 188              	.LCFI4:
 189              		.cfi_def_cfa_offset 4
 190              		.cfi_offset 14, -4
 191 0002 83B0     		sub	sp, sp, #12
 192              	.LCFI5:
 193              		.cfi_def_cfa_offset 16
  74:Core/Src/main.c ****   
 194              		.loc 1 74 3 view .LVU45
  77:Core/Src/main.c ****   SystemClock_Config();
 195              		.loc 1 77 3 view .LVU46
 196 0004 FFF7FEFF 		bl	HAL_Init
 197              	.LVL5:
  78:Core/Src/main.c ****   MX_GPIO_Init();
 198              		.loc 1 78 3 view .LVU47
 199 0008 FFF7FEFF 		bl	SystemClock_Config
 200              	.LVL6:
  79:Core/Src/main.c ****   MX_USART1_UART_Init();
 201              		.loc 1 79 3 view .LVU48
 202 000c FFF7FEFF 		bl	MX_GPIO_Init
 203              	.LVL7:
  80:Core/Src/main.c **** 
 204              		.loc 1 80 3 view .LVU49
 205 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 206              	.LVL8:
  83:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, (uint8_t*)banner, strlen(banner), 1000);
 207              		.loc 1 83 3 view .LVU50
  84:Core/Src/main.c **** 
 208              		.loc 1 84 3 view .LVU51
  84:Core/Src/main.c **** 
 209              		.loc 1 84 3 is_stmt 0 discriminator 1 view .LVU52
 210 0014 4FF47A73 		mov	r3, #1000
 211 0018 1D22     		movs	r2, #29
 212 001a 0D49     		ldr	r1, .L14
ARM GAS  /tmp/ccO9cdAH.s 			page 10


 213 001c 0D48     		ldr	r0, .L14+4
 214 001e FFF7FEFF 		bl	HAL_UART_Transmit
 215              	.LVL9:
 216              	.L12:
  87:Core/Src/main.c ****   {
 217              		.loc 1 87 3 is_stmt 1 view .LVU53
 218              	.LBB6:
  90:Core/Src/main.c ****     
 219              		.loc 1 90 5 view .LVU54
 220 0022 4FF40051 		mov	r1, #8192
 221 0026 0C48     		ldr	r0, .L14+8
 222 0028 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 223              	.LVL10:
  93:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 224              		.loc 1 93 5 view .LVU55
  94:Core/Src/main.c ****     
 225              		.loc 1 94 5 view .LVU56
  94:Core/Src/main.c ****     
 226              		.loc 1 94 5 is_stmt 0 discriminator 1 view .LVU57
 227 002c 6423     		movs	r3, #100
 228 002e 0622     		movs	r2, #6
 229 0030 0A49     		ldr	r1, .L14+12
 230 0032 0848     		ldr	r0, .L14+4
 231 0034 FFF7FEFF 		bl	HAL_UART_Transmit
 232              	.LVL11:
  97:Core/Src/main.c ****         __NOP();
 233              		.loc 1 97 5 is_stmt 1 view .LVU58
  97:Core/Src/main.c ****         __NOP();
 234              		.loc 1 97 12 is_stmt 0 view .LVU59
 235 0038 0023     		movs	r3, #0
 236 003a 0193     		str	r3, [sp, #4]
 237              	.L10:
  97:Core/Src/main.c ****         __NOP();
 238              		.loc 1 97 19 is_stmt 1 discriminator 1 view .LVU60
 239 003c 019A     		ldr	r2, [sp, #4]
 240 003e 084B     		ldr	r3, .L14+16
 241 0040 9A42     		cmp	r2, r3
 242 0042 EED2     		bcs	.L12
  98:Core/Src/main.c ****     }
 243              		.loc 1 98 9 view .LVU61
 244              		.syntax unified
 245              	@ 98 "Core/Src/main.c" 1
 246 0044 00BF     		nop
 247              	@ 0 "" 2
  97:Core/Src/main.c ****         __NOP();
 248              		.loc 1 97 31 discriminator 3 view .LVU62
 249              		.thumb
 250              		.syntax unified
 251 0046 019B     		ldr	r3, [sp, #4]
 252 0048 0133     		adds	r3, r3, #1
 253 004a 0193     		str	r3, [sp, #4]
 254 004c F6E7     		b	.L10
 255              	.L15:
 256 004e 00BF     		.align	2
 257              	.L14:
 258 0050 00000000 		.word	.LC0
 259 0054 00000000 		.word	huart1
ARM GAS  /tmp/ccO9cdAH.s 			page 11


 260 0058 00100140 		.word	1073811456
 261 005c 20000000 		.word	.LC1
 262 0060 00DD6D00 		.word	7200000
 263              	.LBE6:
 264              		.cfi_endproc
 265              	.LFE66:
 267              		.text
 268              	.Letext0:
 269              		.file 3 "/opt/st/stm32cubeclt_1.20.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 270              		.file 4 "/opt/st/stm32cubeclt_1.20.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 271              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 272              		.file 6 "/opt/st/stm32cubeclt_1.20.0/GNU-tools-for-STM32/lib/gcc/arm-none-eabi/13.3.1/include/stdd
 273              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 274              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 275              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 276              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 277              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 278              		.file 12 "/opt/st/stm32cubeclt_1.20.0/GNU-tools-for-STM32/arm-none-eabi/include/string.h"
 279              		.file 13 "Core/Inc/usart.h"
 280              		.file 14 "Core/Inc/gpio.h"
 281              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 282              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 283              		.file 17 "<built-in>"
ARM GAS  /tmp/ccO9cdAH.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccO9cdAH.s:19     .text.Error_Handler:00000000 $t
     /tmp/ccO9cdAH.s:25     .text.Error_Handler:00000000 Error_Handler
     /tmp/ccO9cdAH.s:57     .text.SystemClock_Config:00000000 $t
     /tmp/ccO9cdAH.s:63     .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccO9cdAH.s:168    .rodata.main.str1.4:00000000 $d
     /tmp/ccO9cdAH.s:175    .text.main:00000000 $t
     /tmp/ccO9cdAH.s:181    .text.main:00000000 main
     /tmp/ccO9cdAH.s:258    .text.main:00000050 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
HAL_UART_Transmit
HAL_GPIO_TogglePin
huart1
