--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0000
-- 	RAMB:	00
-- 	CONJ:	A
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0000_A0 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0000_A0;

architecture FRAME0000_A0 of FRAME0000_A0 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0000_RAMB00 instantiation
	FRAME0000_RAMB00 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"320D8EECE663DC26994A0323CB42A15DB9637A58BA6961E4747341254E91F6F6",
		INIT_01 => x"825B79069BA350058ED03FC2E5DB72320E0532A10BB64FB2A79B321579C247E3",
		INIT_02 => x"43A90AE800E853508EC03B7BAF12ECD35BEC8F61823DBE55F2FAF1ECE9FF4E55",
		INIT_03 => x"7215C0B5383AE839E321D3F77B24DA9F15566E0794151A7D400EB60F21B6F23D",
		INIT_04 => x"4487D1763499A6258A9E3604BA1E18D13846CF91731BD19E108D93CB0D475B1D",
		INIT_05 => x"FC31AD53BCAA92A21962B1823BB1F38397D910579BE108BA8D1F2E37D89EDBF8",
		INIT_06 => x"5EAE840035567B6B862966BBC326BF6993209036A2E4EE1D9F6300041F51BCF3",
		INIT_07 => x"89832F4B460398F451F0421D7D9AA7D11C5CC22B419450A3CE8D4E1BF0F394E4",
		INIT_08 => x"1F247B6AE581CFD0BFB1583961A6BD0A181C990A2CA8939D0F9E8ACF75D89813",
		INIT_09 => x"3EA9ABC4B04623BA9CD5C1612B4FD05C25EF2EAB0D0E85035B5BD9C289F2EBB9",
		INIT_0A => x"104AB935990A7212AE8ABA73CB20367D336FFBCF504FB768E36EB375750BD5D7",
		INIT_0B => x"DEA0933E313A16D4F3790AD9B85334DD878BB14D2BA243EFE502BFDB3A2BC072",
		INIT_0C => x"D6A6E464FA37DB48AAE1F91D25F55C15B287ADC9DF805469E17C400B4A2C1505",
		INIT_0D => x"A6E997D98B141DCB3669FE403672848AF8FA74DD603574145534F6579B930665",
		INIT_0E => x"B1450378BF02DB119728EBB17CE61F56A1F3E88F3D8A204DD3B54FD0B2313063",
		INIT_0F => x"2E17EDF2C75ED96000FB7CBDD617EDE66E88DA4AF4F92E1E0B04F356B55ED88C",
		INIT_10 => x"D983AE99F0F427AF40C71529B0E73D98C047AC79B809A7A4E3B5503FCD62AB0A",
		INIT_11 => x"B96B921D352CC7F036882FDC035AA13E4FC865D03CA37B9E6245D06F18F12A34",
		INIT_12 => x"BCCD695DF934356040CAE493871A3E6866784D47DF173422EB7A504145B57B7E",
		INIT_13 => x"FB576771F6BDCDE8C8F0EB6BB5316C2AFCF40F4A66C2BFEBEA0DBD0100564D59",
		INIT_14 => x"49A35DDEF53D580E09B4B73A68110791ACE4C58ACD2772A6AE6D589C42AB6ED9",
		INIT_15 => x"DF72F48AB2B4F69DAD0598129C8624624597AB57AC35AB1E018A749F0F2599F0",
		INIT_16 => x"906A9161B3A852589A73ABEEA234CC153CD5A6DD09A180911C430E92133EF929",
		INIT_17 => x"C39E22BF9D7A435ABADD712956CEAC0882F86A72E7744A17493FD2D6F77EDF05",
		INIT_18 => x"3DD210D25A18EEED7F76ECA7F5FC7C038E3B8AB9C9FDAB9591D4E1E5302F0A9C",
		INIT_19 => x"3400D310159BF116BF485037433EDC22B4A529FC4E8B613A6401014F5D557DD2",
		INIT_1A => x"1603B631F078D3472E7D0B2A8B9D866BD46830363AB043B77AC1A42A6714FAC3",
		INIT_1B => x"F1DD653B25E44B7D0C5586F28D674C71EBA4EA1BAB770C86D5DA2AFFF24ACF78",
		INIT_1C => x"857276398DC7C9D91EC4DB32AE86F7502D74C9EBA6F3D012A6B71A32D5699DC7",
		INIT_1D => x"091E20848FF58C2F977A8CE135020F9B82A5924C0AA12B84168A8D485EA764F1",
		INIT_1E => x"8E40F4F16849C74155F375F4661DD2170BE49CEA6149638A7D9E180564A7B0CC",
		INIT_1F => x"E3C3B55762A02B6704AA82672A2871E7BDD3B5E255241C936F03A3A4DB1B6FA2",
		INIT_20 => x"AA67050AB9821DE50ADC90F6DC1B6DE6D386CF3AE8C49E96789F16B7966F2EC5",
		INIT_21 => x"5A0903A41BBD7173ADA7CC498548A332495F3B81D608989987D9AC15CB33B5F0",
		INIT_22 => x"66586931B5D9F7D5C55B1E2565CA1A6D3833C99061E7CA0B4B33F10BE42AAF18",
		INIT_23 => x"550736351FB58C814A2C099411E18588D2B807B7D001299BA14E045F8AAEAD04",
		INIT_24 => x"63661C0FEEA0B9876774D43AE7CB48B6BE188BD8380BE2CB183E8D8D984FC23F",
		INIT_25 => x"C5BC72AE21B1C9C5408802E2DC8ABDF69E196575E1349CAFA251BD725DB75146",
		INIT_26 => x"B4AF6AD502E05C503C318F3AD07F244B62E38C541571CC740CB9158230521770",
		INIT_27 => x"0E602FAF4B526976D659C9C2EAA535A579CC6D9EF3EB179E022C261AEF5A5846",
		INIT_28 => x"BA25C385695D58A672951CB0DB2F137C331388E26D57C90BF699BE3E42C2AA59",
		INIT_29 => x"91B34E1BB3D363B8799004648941BE7C72F9BD2C7A7EBB0F07138C3C08BE675E",
		INIT_2A => x"63B0B09D1D7D7E89935DA06A011A81AF3054C91C4745430632FBD2B94A18933D",
		INIT_2B => x"545A2F3C9497E56FDF56337B4D27B8A5E3CE2D20EC241375CB0422193EF92164",
		INIT_2C => x"BEB589ABE573E239FF429107E948DB328724648C09BF43E3EA665D725192BB9B",
		INIT_2D => x"9739AF2173E1A58E681171A8EBEEAD77A340AEB91C912F7030A136A6B045A138",
		INIT_2E => x"2865B65F45C2B5FD72BCB7A09B65E9E9C66D65FC90D169A1E8BE0B85A8326356",
		INIT_2F => x"FA9C5696268A95ED791A632C71030F25799AD22EC52E1515776E2545E8363E91",
		INIT_30 => x"FD8BF49F86507A933B3D734426BCDB74306D8D4F90EFAD0192360EE96718DE32",
		INIT_31 => x"62B76488F6AF44D262334FC421841BAEC83400F3C048D86456D475BAED0FF3A1",
		INIT_32 => x"AED0F68325F7FC282490E3C3508FEB606CCA6D7592256B4731C073610A36DC01",
		INIT_33 => x"BC40DE593A7BC73CF0412419FFD6A1779E4D8EC1C62EB94065FD7E831E632617",
		INIT_34 => x"42D5B2465F0A33FE0C05F4B8EF0196B94CDE68FDFEBA22AB50F15650C2901CCB",
		INIT_35 => x"E7A55B0394D1FF385FD1306824005724C13B971E988B76B18EBF9ABABB0CDA87",
		INIT_36 => x"7DD1F2467D0F9D5BD5D6C3BBC3441FA07C011B32FB3E7E7D6134F062C78A1915",
		INIT_37 => x"461B40C1A12E279907970B80FC78B0E6D5C03ACA985D8D5706D47FB883FCEB70",
		INIT_38 => x"BA20A6E03E6C2B768EAA519B32EF35724D359357519E7D5C8CCC819A3F896808",
		INIT_39 => x"78B70D3B74154176C9C9359DDD0A4CF195267DCDE0D1281BC0BFAB7CC0633571",
		INIT_3A => x"5686A0951F0D0285EE0C758DDCF96CD8225E5B6B967ED077E9D9BAF65E7555BC",
		INIT_3B => x"8B4639BAFC244BAF0162DDC011D5426470C85F0005722E91793EA0A82B0686A5",
		INIT_3C => x"4189DA3CFBF246797FB817E3839AC79F0B41A19E3B1A81E2A91C55257E565183",
		INIT_3D => x"618CD7C32BEF2CBEFA2CFF21EAABD631A82372533FB3EFB6FBD1CA0184CEC7CA",
		INIT_3E => x"35C52A2529FEBB42ADD4BF014340337248355177531D4E7B56C672CCC4BC84F2",
		INIT_3F => x"535A89A5ADB67142C435E2FADF7A2CFB6B1A4556ECBB92852D345227889C3CE3"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0000_RAMB00 instantiation

end FRAME0000_A0;