|CPU
CF <= Flags:inst4.CF
NF <= Flags:inst4.NF
OF <= Flags:inst4.OF
ZF <= Flags:inst4.ZF
CLKT => IMEM:inst.CLK
CLKT => inst26.IN0
CLKT => Flags:inst4.CLK
CLKT => mainreg:inst7.CLK
CLKT => DMEM:inst33.CLK
RESET_IN => IMEM:inst.RESET
RESET_IN => PC:inst5.RESET
RESET_IN => Flags:inst4.RESET
RESET_IN => mainreg:inst7.RESET
RESET_IN => DMEM:inst33.RESET
IN[0] => busmux_4_to_1:WMR.In4[0]
IN[1] => busmux_4_to_1:WMR.In4[1]
IN[2] => busmux_4_to_1:WMR.In4[2]
IN[3] => busmux_4_to_1:WMR.In4[3]
IN[4] => busmux_4_to_1:WMR.In4[4]
IN[5] => busmux_4_to_1:WMR.In4[5]
IN[6] => busmux_4_to_1:WMR.In4[6]
IN[7] => busmux_4_to_1:WMR.In4[7]
OUT_EN <= Control_Unit:inst2.OUT_EN
IM[0] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
IM[1] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
IM[2] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
IM[3] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
IM[4] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
IM[5] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
IM[6] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
IM[7] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
IM[8] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
IM[9] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
IM[10] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
IM[11] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
IM[12] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
IM[13] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
IM[14] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
IM[15] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
MemA[0] <= DMEM:inst33.OUTA[0]
MemA[1] <= DMEM:inst33.OUTA[1]
MemA[2] <= DMEM:inst33.OUTA[2]
MemA[3] <= DMEM:inst33.OUTA[3]
MemA[4] <= DMEM:inst33.OUTA[4]
MemA[5] <= DMEM:inst33.OUTA[5]
MemA[6] <= DMEM:inst33.OUTA[6]
MemA[7] <= DMEM:inst33.OUTA[7]
MemB[0] <= DMEM:inst33.OUTB[0]
MemB[1] <= DMEM:inst33.OUTB[1]
MemB[2] <= DMEM:inst33.OUTB[2]
MemB[3] <= DMEM:inst33.OUTB[3]
MemB[4] <= DMEM:inst33.OUTB[4]
MemB[5] <= DMEM:inst33.OUTB[5]
MemB[6] <= DMEM:inst33.OUTB[6]
MemB[7] <= DMEM:inst33.OUTB[7]
MemC[0] <= DMEM:inst33.OUTC[0]
MemC[1] <= DMEM:inst33.OUTC[1]
MemC[2] <= DMEM:inst33.OUTC[2]
MemC[3] <= DMEM:inst33.OUTC[3]
MemC[4] <= DMEM:inst33.OUTC[4]
MemC[5] <= DMEM:inst33.OUTC[5]
MemC[6] <= DMEM:inst33.OUTC[6]
MemC[7] <= DMEM:inst33.OUTC[7]
MemD[0] <= DMEM:inst33.OUTD[0]
MemD[1] <= DMEM:inst33.OUTD[1]
MemD[2] <= DMEM:inst33.OUTD[2]
MemD[3] <= DMEM:inst33.OUTD[3]
MemD[4] <= DMEM:inst33.OUTD[4]
MemD[5] <= DMEM:inst33.OUTD[5]
MemD[6] <= DMEM:inst33.OUTD[6]
MemD[7] <= DMEM:inst33.OUTD[7]
MemE[0] <= DMEM:inst33.OUTE[0]
MemE[1] <= DMEM:inst33.OUTE[1]
MemE[2] <= DMEM:inst33.OUTE[2]
MemE[3] <= DMEM:inst33.OUTE[3]
MemE[4] <= DMEM:inst33.OUTE[4]
MemE[5] <= DMEM:inst33.OUTE[5]
MemE[6] <= DMEM:inst33.OUTE[6]
MemE[7] <= DMEM:inst33.OUTE[7]
MemF[0] <= DMEM:inst33.OUTF[0]
MemF[1] <= DMEM:inst33.OUTF[1]
MemF[2] <= DMEM:inst33.OUTF[2]
MemF[3] <= DMEM:inst33.OUTF[3]
MemF[4] <= DMEM:inst33.OUTF[4]
MemF[5] <= DMEM:inst33.OUTF[5]
MemF[6] <= DMEM:inst33.OUTF[6]
MemF[7] <= DMEM:inst33.OUTF[7]
MemG[0] <= DMEM:inst33.OUTG[0]
MemG[1] <= DMEM:inst33.OUTG[1]
MemG[2] <= DMEM:inst33.OUTG[2]
MemG[3] <= DMEM:inst33.OUTG[3]
MemG[4] <= DMEM:inst33.OUTG[4]
MemG[5] <= DMEM:inst33.OUTG[5]
MemG[6] <= DMEM:inst33.OUTG[6]
MemG[7] <= DMEM:inst33.OUTG[7]
MemH[0] <= DMEM:inst33.OUTH[0]
MemH[1] <= DMEM:inst33.OUTH[1]
MemH[2] <= DMEM:inst33.OUTH[2]
MemH[3] <= DMEM:inst33.OUTH[3]
MemH[4] <= DMEM:inst33.OUTH[4]
MemH[5] <= DMEM:inst33.OUTH[5]
MemH[6] <= DMEM:inst33.OUTH[6]
MemH[7] <= DMEM:inst33.OUTH[7]
PC[0] <= PC:inst5.A[0]
PC[1] <= PC:inst5.A[1]
PC[2] <= PC:inst5.A[2]
PC[3] <= PC:inst5.A[3]
RegA[0] <= mainreg:inst7.OA[0]
RegA[1] <= mainreg:inst7.OA[1]
RegA[2] <= mainreg:inst7.OA[2]
RegA[3] <= mainreg:inst7.OA[3]
RegA[4] <= mainreg:inst7.OA[4]
RegA[5] <= mainreg:inst7.OA[5]
RegA[6] <= mainreg:inst7.OA[6]
RegA[7] <= mainreg:inst7.OA[7]
RegB[0] <= mainreg:inst7.OB[0]
RegB[1] <= mainreg:inst7.OB[1]
RegB[2] <= mainreg:inst7.OB[2]
RegB[3] <= mainreg:inst7.OB[3]
RegB[4] <= mainreg:inst7.OB[4]
RegB[5] <= mainreg:inst7.OB[5]
RegB[6] <= mainreg:inst7.OB[6]
RegB[7] <= mainreg:inst7.OB[7]
RegC[0] <= mainreg:inst7.OC[0]
RegC[1] <= mainreg:inst7.OC[1]
RegC[2] <= mainreg:inst7.OC[2]
RegC[3] <= mainreg:inst7.OC[3]
RegC[4] <= mainreg:inst7.OC[4]
RegC[5] <= mainreg:inst7.OC[5]
RegC[6] <= mainreg:inst7.OC[6]
RegC[7] <= mainreg:inst7.OC[7]
RegIX[0] <= mainreg:inst7.OIX[0]
RegIX[1] <= mainreg:inst7.OIX[1]
RegIX[2] <= mainreg:inst7.OIX[2]
RegIX[3] <= mainreg:inst7.OIX[3]
RegIX[4] <= mainreg:inst7.OIX[4]
RegIX[5] <= mainreg:inst7.OIX[5]
RegIX[6] <= mainreg:inst7.OIX[6]
RegIX[7] <= mainreg:inst7.OIX[7]


|CPU|Flags:inst4
Flags[0] => Flags[0].IN1
Flags[1] => Flags[1].IN1
Flags[2] => Flags[2].IN1
Flags[3] => Flags[3].IN1
FWE => FWE.IN4
CLK => CLK.IN4
RESET => RESET.IN4
CF <= register:A.OUT
OF <= register:B.OUT
NF <= register:C.OUT
ZF <= register:D.OUT


|CPU|Flags:inst4|register:A
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|Flags:inst4|register:B
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|Flags:inst4|register:C
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|Flags:inst4|register:D
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|Control_Unit:inst2
INST[0] => REG_W_ADD_0.IN1
INST[0] => REG_ADD_2.IN1
INST[0] => REG_ADD_0.IN1
INST[1] => REG_W_ADD_1.IN1
INST[1] => REG_ADD_3.IN1
INST[1] => REG_ADD_1.IN1
INST[2] => INST[2].IN10
INST[3] => INST[3].IN10
INST[4] => INST[4].IN1
INST[5] => INST[5].IN1
INST[6] => INST[6].IN1
INST[7] => INST[7].IN1
NF => PC_LD_EN.IN0
OF => PC_LD_EN.IN1
ZF => PC_LD_EN.IN1
ZF => PC_LD_EN.IN1
ZF => PC_LD_EN.IN1
REG_WLINE_1 <= REG_WLINE_1.DB_MAX_OUTPUT_PORT_TYPE
REG_WLINE_0 <= REG_WLINE_0.DB_MAX_OUTPUT_PORT_TYPE
REG_W_EN <= REG_W_EN.DB_MAX_OUTPUT_PORT_TYPE
REG_W_ADD_1 <= REG_W_ADD_1.DB_MAX_OUTPUT_PORT_TYPE
REG_W_ADD_0 <= REG_W_ADD_0.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_4 <= REG_ADD_4.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_3 <= REG_ADD_3.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_2 <= REG_ADD_2.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_1 <= REG_ADD_1.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_0 <= REG_ADD_0.DB_MAX_OUTPUT_PORT_TYPE
ADD_SUB <= ADD_SUB.DB_MAX_OUTPUT_PORT_TYPE
ALU_S_0 <= ALU_S_0.DB_MAX_OUTPUT_PORT_TYPE
ALU_S_1 <= ALU_S_1.DB_MAX_OUTPUT_PORT_TYPE
FLAG_W <= FLAG_W.DB_MAX_OUTPUT_PORT_TYPE
ALU_SL_1 <= ALU_SL_1.DB_MAX_OUTPUT_PORT_TYPE
ALU_SL_0 <= ALU_SL_0.DB_MAX_OUTPUT_PORT_TYPE
DMEM_W_EN <= REG_ADD_3.DB_MAX_OUTPUT_PORT_TYPE
DMEM_S_ADD <= DMEM_S_ADD.DB_MAX_OUTPUT_PORT_TYPE
PC_LD_EN <= PC_LD_EN.DB_MAX_OUTPUT_PORT_TYPE
PC_EN <= Decoder2to4:opdec1.Y0
OUT_EN <= Decoder2to4:opdec2.Y3
SWAP_R <= decoder4to16:opdef1.O
ALU_S_2 <= ALU_S_2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|decoder4to16:opdef1
S[0] => Decoder0.IN3
S[1] => Decoder0.IN2
S[2] => Decoder0.IN1
S[3] => Decoder0.IN0
O[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec0
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec1
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec2
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec3
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec6
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec8
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec9
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec10
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec12
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Control_Unit:inst2|Decoder2to4:opdec14
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IMEM:inst
I[0] <= busmux_16_to_1:inst16.F[0]
I[1] <= busmux_16_to_1:inst16.F[1]
I[2] <= busmux_16_to_1:inst16.F[2]
I[3] <= busmux_16_to_1:inst16.F[3]
I[4] <= busmux_16_to_1:inst16.F[4]
I[5] <= busmux_16_to_1:inst16.F[5]
I[6] <= busmux_16_to_1:inst16.F[6]
I[7] <= busmux_16_to_1:inst16.F[7]
I[8] <= busmux_16_to_1:inst16.F[8]
I[9] <= busmux_16_to_1:inst16.F[9]
I[10] <= busmux_16_to_1:inst16.F[10]
I[11] <= busmux_16_to_1:inst16.F[11]
I[12] <= busmux_16_to_1:inst16.F[12]
I[13] <= busmux_16_to_1:inst16.F[13]
I[14] <= busmux_16_to_1:inst16.F[14]
I[15] <= busmux_16_to_1:inst16.F[15]
RESET => inst25.ACLR
RESET => reg_16_bit:inst14.RESET
RESET => reg_16_bit:inst12.RESET
RESET => reg_16_bit:inst9.RESET
RESET => reg_16_bit:inst7.RESET
RESET => reg_16_bit:inst5.RESET
RESET => reg_16_bit:inst.RESET
RESET => reg_16_bit:inst1.RESET
RESET => reg_16_bit:inst2.RESET
RESET => reg_16_bit:inst3.RESET
RESET => reg_16_bit:inst4.RESET
RESET => reg_16_bit:inst6.RESET
RESET => reg_16_bit:inst8.RESET
RESET => reg_16_bit:inst10.RESET
RESET => reg_16_bit:inst11.RESET
RESET => reg_16_bit:inst13.RESET
RESET => reg_16_bit:inst15.RESET
CLK => inst25.CLK
CLK => reg_16_bit:inst14.CLK
CLK => reg_16_bit:inst12.CLK
CLK => reg_16_bit:inst9.CLK
CLK => reg_16_bit:inst7.CLK
CLK => reg_16_bit:inst5.CLK
CLK => reg_16_bit:inst.CLK
CLK => reg_16_bit:inst1.CLK
CLK => reg_16_bit:inst2.CLK
CLK => reg_16_bit:inst3.CLK
CLK => reg_16_bit:inst4.CLK
CLK => reg_16_bit:inst6.CLK
CLK => reg_16_bit:inst8.CLK
CLK => reg_16_bit:inst10.CLK
CLK => reg_16_bit:inst11.CLK
CLK => reg_16_bit:inst13.CLK
CLK => reg_16_bit:inst15.CLK
IA[0] => busmux_16_to_1:inst16.S[0]
IA[1] => busmux_16_to_1:inst16.S[1]
IA[2] => busmux_16_to_1:inst16.S[2]
IA[3] => busmux_16_to_1:inst16.S[3]


|CPU|IMEM:inst|busmux_16_to_1:inst16
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
A[0] => F.DATAA
A[1] => F.DATAA
A[2] => F.DATAA
A[3] => F.DATAA
A[4] => F.DATAA
A[5] => F.DATAA
A[6] => F.DATAA
A[7] => F.DATAA
A[8] => F.DATAA
A[9] => F.DATAA
A[10] => F.DATAA
A[11] => F.DATAA
A[12] => F.DATAA
A[13] => F.DATAA
A[14] => F.DATAA
A[15] => F.DATAA
B[0] => F.DATAB
B[1] => F.DATAB
B[2] => F.DATAB
B[3] => F.DATAB
B[4] => F.DATAB
B[5] => F.DATAB
B[6] => F.DATAB
B[7] => F.DATAB
B[8] => F.DATAB
B[9] => F.DATAB
B[10] => F.DATAB
B[11] => F.DATAB
B[12] => F.DATAB
B[13] => F.DATAB
B[14] => F.DATAB
B[15] => F.DATAB
C[0] => F.DATAA
C[1] => F.DATAA
C[2] => F.DATAA
C[3] => F.DATAA
C[4] => F.DATAA
C[5] => F.DATAA
C[6] => F.DATAA
C[7] => F.DATAA
C[8] => F.DATAA
C[9] => F.DATAA
C[10] => F.DATAA
C[11] => F.DATAA
C[12] => F.DATAA
C[13] => F.DATAA
C[14] => F.DATAA
C[15] => F.DATAA
D[0] => F.DATAB
D[1] => F.DATAB
D[2] => F.DATAB
D[3] => F.DATAB
D[4] => F.DATAB
D[5] => F.DATAB
D[6] => F.DATAB
D[7] => F.DATAB
D[8] => F.DATAB
D[9] => F.DATAB
D[10] => F.DATAB
D[11] => F.DATAB
D[12] => F.DATAB
D[13] => F.DATAB
D[14] => F.DATAB
D[15] => F.DATAB
E[0] => F.DATAA
E[1] => F.DATAA
E[2] => F.DATAA
E[3] => F.DATAA
E[4] => F.DATAA
E[5] => F.DATAA
E[6] => F.DATAA
E[7] => F.DATAA
E[8] => F.DATAA
E[9] => F.DATAA
E[10] => F.DATAA
E[11] => F.DATAA
E[12] => F.DATAA
E[13] => F.DATAA
E[14] => F.DATAA
E[15] => F.DATAA
FI[0] => F.DATAB
FI[1] => F.DATAB
FI[2] => F.DATAB
FI[3] => F.DATAB
FI[4] => F.DATAB
FI[5] => F.DATAB
FI[6] => F.DATAB
FI[7] => F.DATAB
FI[8] => F.DATAB
FI[9] => F.DATAB
FI[10] => F.DATAB
FI[11] => F.DATAB
FI[12] => F.DATAB
FI[13] => F.DATAB
FI[14] => F.DATAB
FI[15] => F.DATAB
G[0] => F.DATAA
G[1] => F.DATAA
G[2] => F.DATAA
G[3] => F.DATAA
G[4] => F.DATAA
G[5] => F.DATAA
G[6] => F.DATAA
G[7] => F.DATAA
G[8] => F.DATAA
G[9] => F.DATAA
G[10] => F.DATAA
G[11] => F.DATAA
G[12] => F.DATAA
G[13] => F.DATAA
G[14] => F.DATAA
G[15] => F.DATAA
H[0] => F.DATAB
H[1] => F.DATAB
H[2] => F.DATAB
H[3] => F.DATAB
H[4] => F.DATAB
H[5] => F.DATAB
H[6] => F.DATAB
H[7] => F.DATAB
H[8] => F.DATAB
H[9] => F.DATAB
H[10] => F.DATAB
H[11] => F.DATAB
H[12] => F.DATAB
H[13] => F.DATAB
H[14] => F.DATAB
H[15] => F.DATAB
I[0] => F.DATAA
I[1] => F.DATAA
I[2] => F.DATAA
I[3] => F.DATAA
I[4] => F.DATAA
I[5] => F.DATAA
I[6] => F.DATAA
I[7] => F.DATAA
I[8] => F.DATAA
I[9] => F.DATAA
I[10] => F.DATAA
I[11] => F.DATAA
I[12] => F.DATAA
I[13] => F.DATAA
I[14] => F.DATAA
I[15] => F.DATAA
J[0] => F.DATAB
J[1] => F.DATAB
J[2] => F.DATAB
J[3] => F.DATAB
J[4] => F.DATAB
J[5] => F.DATAB
J[6] => F.DATAB
J[7] => F.DATAB
J[8] => F.DATAB
J[9] => F.DATAB
J[10] => F.DATAB
J[11] => F.DATAB
J[12] => F.DATAB
J[13] => F.DATAB
J[14] => F.DATAB
J[15] => F.DATAB
K[0] => F.DATAA
K[1] => F.DATAA
K[2] => F.DATAA
K[3] => F.DATAA
K[4] => F.DATAA
K[5] => F.DATAA
K[6] => F.DATAA
K[7] => F.DATAA
K[8] => F.DATAA
K[9] => F.DATAA
K[10] => F.DATAA
K[11] => F.DATAA
K[12] => F.DATAA
K[13] => F.DATAA
K[14] => F.DATAA
K[15] => F.DATAA
L[0] => F.DATAB
L[1] => F.DATAB
L[2] => F.DATAB
L[3] => F.DATAB
L[4] => F.DATAB
L[5] => F.DATAB
L[6] => F.DATAB
L[7] => F.DATAB
L[8] => F.DATAB
L[9] => F.DATAB
L[10] => F.DATAB
L[11] => F.DATAB
L[12] => F.DATAB
L[13] => F.DATAB
L[14] => F.DATAB
L[15] => F.DATAB
M[0] => F.DATAA
M[1] => F.DATAA
M[2] => F.DATAA
M[3] => F.DATAA
M[4] => F.DATAA
M[5] => F.DATAA
M[6] => F.DATAA
M[7] => F.DATAA
M[8] => F.DATAA
M[9] => F.DATAA
M[10] => F.DATAA
M[11] => F.DATAA
M[12] => F.DATAA
M[13] => F.DATAA
M[14] => F.DATAA
M[15] => F.DATAA
N[0] => F.DATAB
N[1] => F.DATAB
N[2] => F.DATAB
N[3] => F.DATAB
N[4] => F.DATAB
N[5] => F.DATAB
N[6] => F.DATAB
N[7] => F.DATAB
N[8] => F.DATAB
N[9] => F.DATAB
N[10] => F.DATAB
N[11] => F.DATAB
N[12] => F.DATAB
N[13] => F.DATAB
N[14] => F.DATAB
N[15] => F.DATAB
O[0] => F.DATAA
O[1] => F.DATAA
O[2] => F.DATAA
O[3] => F.DATAA
O[4] => F.DATAA
O[5] => F.DATAA
O[6] => F.DATAA
O[7] => F.DATAA
O[8] => F.DATAA
O[9] => F.DATAA
O[10] => F.DATAA
O[11] => F.DATAA
O[12] => F.DATAA
O[13] => F.DATAA
O[14] => F.DATAA
O[15] => F.DATAA
P[0] => F.DATAB
P[1] => F.DATAB
P[2] => F.DATAB
P[3] => F.DATAB
P[4] => F.DATAB
P[5] => F.DATAB
P[6] => F.DATAB
P[7] => F.DATAB
P[8] => F.DATAB
P[9] => F.DATAB
P[10] => F.DATAB
P[11] => F.DATAB
P[12] => F.DATAB
P[13] => F.DATAB
P[14] => F.DATAB
P[15] => F.DATAB
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IMEM:inst|reg_16_bit:inst14
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst14|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|busmuxN_2_to_1:inst20
In1[0] => Out.DATAA
In2[0] => Out.DATAB
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|IMEM:inst|IMEM_PRGM:inst17
A[0] <= <GND>
A[1] <= <GND>
A[2] <= <GND>
A[3] <= <GND>
A[4] <= <GND>
A[5] <= <GND>
A[6] <= <GND>
A[7] <= <GND>
A[8] <= <GND>
A[9] <= <GND>
A[10] <= <GND>
A[11] <= <GND>
A[12] <= <GND>
A[13] <= <GND>
A[14] <= <GND>
A[15] <= <GND>
B[0] <= <GND>
B[1] <= <GND>
B[2] <= <GND>
B[3] <= <GND>
B[4] <= <GND>
B[5] <= <GND>
B[6] <= <GND>
B[7] <= <GND>
B[8] <= <GND>
B[9] <= <GND>
B[10] <= <VCC>
B[11] <= <GND>
B[12] <= <VCC>
B[13] <= <GND>
B[14] <= <GND>
B[15] <= <GND>
C[0] <= <GND>
C[1] <= <VCC>
C[2] <= <GND>
C[3] <= <GND>
C[4] <= <GND>
C[5] <= <GND>
C[6] <= <GND>
C[7] <= <GND>
C[8] <= <GND>
C[9] <= <GND>
C[10] <= <GND>
C[11] <= <VCC>
C[12] <= <VCC>
C[13] <= <VCC>
C[14] <= <GND>
C[15] <= <GND>
D[0] <= <GND>
D[1] <= <GND>
D[2] <= <GND>
D[3] <= <GND>
D[4] <= <GND>
D[5] <= <GND>
D[6] <= <GND>
D[7] <= <GND>
D[8] <= <GND>
D[9] <= <GND>
D[10] <= <VCC>
D[11] <= <VCC>
D[12] <= <GND>
D[13] <= <GND>
D[14] <= <GND>
D[15] <= <GND>
E[0] <= <GND>
E[1] <= <GND>
E[2] <= <GND>
E[3] <= <GND>
E[4] <= <GND>
E[5] <= <GND>
E[6] <= <GND>
E[7] <= <GND>
E[8] <= <GND>
E[9] <= <GND>
E[10] <= <GND>
E[11] <= <GND>
E[12] <= <GND>
E[13] <= <GND>
E[14] <= <GND>
E[15] <= <GND>
F[0] <= <GND>
F[1] <= <GND>
F[2] <= <GND>
F[3] <= <GND>
F[4] <= <GND>
F[5] <= <GND>
F[6] <= <GND>
F[7] <= <GND>
F[8] <= <GND>
F[9] <= <GND>
F[10] <= <GND>
F[11] <= <GND>
F[12] <= <GND>
F[13] <= <GND>
F[14] <= <GND>
F[15] <= <GND>
G[0] <= <GND>
G[1] <= <GND>
G[2] <= <GND>
G[3] <= <GND>
G[4] <= <GND>
G[5] <= <GND>
G[6] <= <GND>
G[7] <= <GND>
G[8] <= <GND>
G[9] <= <GND>
G[10] <= <GND>
G[11] <= <GND>
G[12] <= <GND>
G[13] <= <GND>
G[14] <= <GND>
G[15] <= <GND>
H[0] <= <GND>
H[1] <= <GND>
H[2] <= <GND>
H[3] <= <GND>
H[4] <= <GND>
H[5] <= <GND>
H[6] <= <GND>
H[7] <= <GND>
H[8] <= <GND>
H[9] <= <GND>
H[10] <= <GND>
H[11] <= <GND>
H[12] <= <GND>
H[13] <= <GND>
H[14] <= <GND>
H[15] <= <GND>
I[0] <= <GND>
I[1] <= <GND>
I[2] <= <GND>
I[3] <= <GND>
I[4] <= <GND>
I[5] <= <GND>
I[6] <= <GND>
I[7] <= <GND>
I[8] <= <GND>
I[9] <= <GND>
I[10] <= <GND>
I[11] <= <GND>
I[12] <= <GND>
I[13] <= <GND>
I[14] <= <GND>
I[15] <= <GND>
J[0] <= <GND>
J[1] <= <GND>
J[2] <= <GND>
J[3] <= <GND>
J[4] <= <GND>
J[5] <= <GND>
J[6] <= <GND>
J[7] <= <GND>
J[8] <= <GND>
J[9] <= <GND>
J[10] <= <GND>
J[11] <= <GND>
J[12] <= <GND>
J[13] <= <GND>
J[14] <= <GND>
J[15] <= <GND>
K[0] <= <GND>
K[1] <= <GND>
K[2] <= <GND>
K[3] <= <GND>
K[4] <= <GND>
K[5] <= <GND>
K[6] <= <GND>
K[7] <= <GND>
K[8] <= <GND>
K[9] <= <GND>
K[10] <= <GND>
K[11] <= <GND>
K[12] <= <GND>
K[13] <= <GND>
K[14] <= <GND>
K[15] <= <GND>
L[0] <= <GND>
L[1] <= <GND>
L[2] <= <GND>
L[3] <= <GND>
L[4] <= <GND>
L[5] <= <GND>
L[6] <= <GND>
L[7] <= <GND>
L[8] <= <GND>
L[9] <= <GND>
L[10] <= <GND>
L[11] <= <GND>
L[12] <= <GND>
L[13] <= <GND>
L[14] <= <GND>
L[15] <= <GND>
M[0] <= <GND>
M[1] <= <GND>
M[2] <= <GND>
M[3] <= <GND>
M[4] <= <GND>
M[5] <= <GND>
M[6] <= <GND>
M[7] <= <GND>
M[8] <= <GND>
M[9] <= <GND>
M[10] <= <GND>
M[11] <= <GND>
M[12] <= <GND>
M[13] <= <GND>
M[14] <= <GND>
M[15] <= <GND>
N[0] <= <GND>
N[1] <= <GND>
N[2] <= <GND>
N[3] <= <GND>
N[4] <= <GND>
N[5] <= <GND>
N[6] <= <GND>
N[7] <= <GND>
N[8] <= <GND>
N[9] <= <GND>
N[10] <= <GND>
N[11] <= <GND>
N[12] <= <GND>
N[13] <= <GND>
N[14] <= <GND>
N[15] <= <GND>
O[0] <= <GND>
O[1] <= <GND>
O[2] <= <GND>
O[3] <= <GND>
O[4] <= <GND>
O[5] <= <GND>
O[6] <= <GND>
O[7] <= <GND>
O[8] <= <GND>
O[9] <= <GND>
O[10] <= <GND>
O[11] <= <GND>
O[12] <= <GND>
O[13] <= <GND>
O[14] <= <GND>
O[15] <= <GND>
P[0] <= <GND>
P[1] <= <GND>
P[2] <= <GND>
P[3] <= <GND>
P[4] <= <GND>
P[5] <= <GND>
P[6] <= <GND>
P[7] <= <GND>
P[8] <= <GND>
P[9] <= <GND>
P[10] <= <GND>
P[11] <= <GND>
P[12] <= <GND>
P[13] <= <GND>
P[14] <= <GND>
P[15] <= <GND>


|CPU|IMEM:inst|reg_16_bit:inst12
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst12|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst9|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst7|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst5|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst1|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst2|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst3|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst4|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst6|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst8|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst10|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst11|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst13|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|IMEM:inst|reg_16_bit:inst15|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|PC:inst5
A[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
RESET => inst.ACLR
RESET => inst10.ACLR
RESET => inst12.ACLR
RESET => inst19.ACLR
Clock => inst.CLK
Clock => inst10.CLK
Clock => inst12.CLK
Clock => inst19.CLK
LOAD => busmuxN_2_to_1:inst4.S
LOAD => busmuxN_2_to_1:inst15.S
LOAD => busmuxN_2_to_1:inst17.S
LOAD => busmuxN_2_to_1:inst16.S
PCEN => inst5.IN1
PCEN => inst1.IN0
IN[0] => busmuxN_2_to_1:inst4.In2[0]
IN[1] => busmuxN_2_to_1:inst15.In2[0]
IN[2] => busmuxN_2_to_1:inst16.In2[0]
IN[3] => busmuxN_2_to_1:inst17.In2[0]


|CPU|PC:inst5|busmuxN_2_to_1:inst4
In1[0] => Out.DATAA
In2[0] => Out.DATAB
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|PC:inst5|busmuxN_2_to_1:inst15
In1[0] => Out.DATAA
In2[0] => Out.DATAB
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|PC:inst5|busmuxN_2_to_1:inst17
In1[0] => Out.DATAA
In2[0] => Out.DATAB
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|PC:inst5|busmuxN_2_to_1:inst16
In1[0] => Out.DATAA
In2[0] => Out.DATAB
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3
CF <= AddSub8b:inst1.Cout
ADD_SUB => AddSub8b:inst1.Cin
ADD_SUB => Logic_Shifter:inst6.ShiftDir
ADD_SUB => Circular_Shifter:inst8.ShiftDir
Y[0] => AddSub8b:inst1.X[0]
Y[0] => AND_8_bit:inst2.In[0]
Y[0] => OR_8_bit:inst3.In[0]
Y[0] => XOR_8_bit:inst4.In[0]
Y[0] => Logic_Shifter:inst6.ShiftAmt[0]
Y[0] => Arithmetic_Shifter:inst7.ShiftAmt[0]
Y[0] => Circular_Shifter:inst8.ShiftAmt[0]
Y[1] => AddSub8b:inst1.X[1]
Y[1] => AND_8_bit:inst2.In[1]
Y[1] => OR_8_bit:inst3.In[1]
Y[1] => XOR_8_bit:inst4.In[1]
Y[1] => Logic_Shifter:inst6.ShiftAmt[1]
Y[1] => Arithmetic_Shifter:inst7.ShiftAmt[1]
Y[1] => Circular_Shifter:inst8.ShiftAmt[1]
Y[2] => AddSub8b:inst1.X[2]
Y[2] => AND_8_bit:inst2.In[2]
Y[2] => OR_8_bit:inst3.In[2]
Y[2] => XOR_8_bit:inst4.In[2]
Y[2] => Logic_Shifter:inst6.ShiftAmt[2]
Y[2] => Arithmetic_Shifter:inst7.ShiftAmt[2]
Y[2] => Circular_Shifter:inst8.ShiftAmt[2]
Y[3] => AddSub8b:inst1.X[3]
Y[3] => AND_8_bit:inst2.In[3]
Y[3] => OR_8_bit:inst3.In[3]
Y[3] => XOR_8_bit:inst4.In[3]
Y[4] => AddSub8b:inst1.X[4]
Y[4] => AND_8_bit:inst2.In[4]
Y[4] => OR_8_bit:inst3.In[4]
Y[4] => XOR_8_bit:inst4.In[4]
Y[5] => AddSub8b:inst1.X[5]
Y[5] => AND_8_bit:inst2.In[5]
Y[5] => OR_8_bit:inst3.In[5]
Y[5] => XOR_8_bit:inst4.In[5]
Y[6] => AddSub8b:inst1.X[6]
Y[6] => AND_8_bit:inst2.In[6]
Y[6] => OR_8_bit:inst3.In[6]
Y[6] => XOR_8_bit:inst4.In[6]
Y[7] => AddSub8b:inst1.X[7]
Y[7] => AND_8_bit:inst2.In[7]
Y[7] => OR_8_bit:inst3.In[7]
Y[7] => XOR_8_bit:inst4.In[7]
X[0] => AddSub8b:inst1.Y[0]
X[0] => AND_8_bit:inst2.Control[0]
X[0] => OR_8_bit:inst3.Control[0]
X[0] => XOR_8_bit:inst4.Control[0]
X[0] => NOT_8_bit:inst.In[0]
X[0] => Logic_Shifter:inst6.IN[0]
X[0] => Arithmetic_Shifter:inst7.IN[0]
X[0] => Circular_Shifter:inst8.IN[0]
X[1] => AddSub8b:inst1.Y[1]
X[1] => AND_8_bit:inst2.Control[1]
X[1] => OR_8_bit:inst3.Control[1]
X[1] => XOR_8_bit:inst4.Control[1]
X[1] => NOT_8_bit:inst.In[1]
X[1] => Logic_Shifter:inst6.IN[1]
X[1] => Arithmetic_Shifter:inst7.IN[1]
X[1] => Circular_Shifter:inst8.IN[1]
X[2] => AddSub8b:inst1.Y[2]
X[2] => AND_8_bit:inst2.Control[2]
X[2] => OR_8_bit:inst3.Control[2]
X[2] => XOR_8_bit:inst4.Control[2]
X[2] => NOT_8_bit:inst.In[2]
X[2] => Logic_Shifter:inst6.IN[2]
X[2] => Arithmetic_Shifter:inst7.IN[2]
X[2] => Circular_Shifter:inst8.IN[2]
X[3] => AddSub8b:inst1.Y[3]
X[3] => AND_8_bit:inst2.Control[3]
X[3] => OR_8_bit:inst3.Control[3]
X[3] => XOR_8_bit:inst4.Control[3]
X[3] => NOT_8_bit:inst.In[3]
X[3] => Logic_Shifter:inst6.IN[3]
X[3] => Arithmetic_Shifter:inst7.IN[3]
X[3] => Circular_Shifter:inst8.IN[3]
X[4] => AddSub8b:inst1.Y[4]
X[4] => AND_8_bit:inst2.Control[4]
X[4] => OR_8_bit:inst3.Control[4]
X[4] => XOR_8_bit:inst4.Control[4]
X[4] => NOT_8_bit:inst.In[4]
X[4] => Logic_Shifter:inst6.IN[4]
X[4] => Arithmetic_Shifter:inst7.IN[4]
X[4] => Circular_Shifter:inst8.IN[4]
X[5] => AddSub8b:inst1.Y[5]
X[5] => AND_8_bit:inst2.Control[5]
X[5] => OR_8_bit:inst3.Control[5]
X[5] => XOR_8_bit:inst4.Control[5]
X[5] => NOT_8_bit:inst.In[5]
X[5] => Logic_Shifter:inst6.IN[5]
X[5] => Arithmetic_Shifter:inst7.IN[5]
X[5] => Circular_Shifter:inst8.IN[5]
X[6] => AddSub8b:inst1.Y[6]
X[6] => AND_8_bit:inst2.Control[6]
X[6] => OR_8_bit:inst3.Control[6]
X[6] => XOR_8_bit:inst4.Control[6]
X[6] => NOT_8_bit:inst.In[6]
X[6] => Logic_Shifter:inst6.IN[6]
X[6] => Arithmetic_Shifter:inst7.IN[6]
X[6] => Circular_Shifter:inst8.IN[6]
X[7] => AddSub8b:inst1.Y[7]
X[7] => AND_8_bit:inst2.Control[7]
X[7] => OR_8_bit:inst3.Control[7]
X[7] => XOR_8_bit:inst4.Control[7]
X[7] => NOT_8_bit:inst.In[7]
X[7] => Logic_Shifter:inst6.IN[7]
X[7] => Arithmetic_Shifter:inst7.IN[7]
X[7] => Circular_Shifter:inst8.IN[7]
OF <= AddSub8b:inst1.Ov
NF <= N[7].DB_MAX_OUTPUT_PORT_TYPE
ZF <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Result[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
AS2 => busmux_8_to_1:inst9.S[2]
AS1 => busmux_8_to_1:inst9.S[1]
AS0 => busmux_8_to_1:inst9.S[0]


|CPU|ALU:inst3|AddSub8b:inst1
Cin => Yi[7].OUTPUTSELECT
Cin => Yi[6].OUTPUTSELECT
Cin => Yi[5].OUTPUTSELECT
Cin => Yi[4].OUTPUTSELECT
Cin => Yi[3].OUTPUTSELECT
Cin => Yi[2].OUTPUTSELECT
Cin => Yi[1].OUTPUTSELECT
Cin => Yi[0].OUTPUTSELECT
Cin => Add1.IN18
Cin => Ov.OUTPUTSELECT
X[0] => Add0.IN8
X[1] => Add0.IN7
X[2] => Add0.IN6
X[3] => Add0.IN5
X[4] => Add0.IN4
X[5] => Add0.IN3
X[6] => Add0.IN2
X[7] => Add0.IN1
X[7] => Ov.IN0
X[7] => Ov.IN1
X[7] => Ov.IN0
X[7] => Ov.IN0
Y[0] => Yi[0].DATAA
Y[0] => Yi[0].DATAB
Y[1] => Yi[1].DATAA
Y[1] => Yi[1].DATAB
Y[2] => Yi[2].DATAA
Y[2] => Yi[2].DATAB
Y[3] => Yi[3].DATAA
Y[3] => Yi[3].DATAB
Y[4] => Yi[4].DATAA
Y[4] => Yi[4].DATAB
Y[5] => Yi[5].DATAA
Y[5] => Yi[5].DATAB
Y[6] => Yi[6].DATAA
Y[6] => Yi[6].DATAB
Y[7] => Yi[7].DATAA
Y[7] => Ov.IN1
Y[7] => Ov.IN1
Y[7] => Yi[7].DATAB
Y[7] => Ov.IN1
S[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Ov <= Ov.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|busmux_8_to_1:inst9
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
W0[0] => F.DATAA
W0[1] => F.DATAA
W0[2] => F.DATAA
W0[3] => F.DATAA
W0[4] => F.DATAA
W0[5] => F.DATAA
W0[6] => F.DATAA
W0[7] => F.DATAA
W1[0] => F.DATAB
W1[1] => F.DATAB
W1[2] => F.DATAB
W1[3] => F.DATAB
W1[4] => F.DATAB
W1[5] => F.DATAB
W1[6] => F.DATAB
W1[7] => F.DATAB
W2[0] => F.DATAA
W2[1] => F.DATAA
W2[2] => F.DATAA
W2[3] => F.DATAA
W2[4] => F.DATAA
W2[5] => F.DATAA
W2[6] => F.DATAA
W2[7] => F.DATAA
W3[0] => F.DATAB
W3[1] => F.DATAB
W3[2] => F.DATAB
W3[3] => F.DATAB
W3[4] => F.DATAB
W3[5] => F.DATAB
W3[6] => F.DATAB
W3[7] => F.DATAB
W4[0] => F.DATAA
W4[1] => F.DATAA
W4[2] => F.DATAA
W4[3] => F.DATAA
W4[4] => F.DATAA
W4[5] => F.DATAA
W4[6] => F.DATAA
W4[7] => F.DATAA
W5[0] => F.DATAB
W5[1] => F.DATAB
W5[2] => F.DATAB
W5[3] => F.DATAB
W5[4] => F.DATAB
W5[5] => F.DATAB
W5[6] => F.DATAB
W5[7] => F.DATAB
W6[0] => F.DATAA
W6[1] => F.DATAA
W6[2] => F.DATAA
W6[3] => F.DATAA
W6[4] => F.DATAA
W6[5] => F.DATAA
W6[6] => F.DATAA
W6[7] => F.DATAA
W7[0] => F.DATAB
W7[1] => F.DATAB
W7[2] => F.DATAB
W7[3] => F.DATAB
W7[4] => F.DATAB
W7[5] => F.DATAB
W7[6] => F.DATAB
W7[7] => F.DATAB
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|AND_8_bit:inst2
In[0] => Out.IN0
In[1] => Out.IN0
In[2] => Out.IN0
In[3] => Out.IN0
In[4] => Out.IN0
In[5] => Out.IN0
In[6] => Out.IN0
In[7] => Out.IN0
Control[0] => Out.IN1
Control[1] => Out.IN1
Control[2] => Out.IN1
Control[3] => Out.IN1
Control[4] => Out.IN1
Control[5] => Out.IN1
Control[6] => Out.IN1
Control[7] => Out.IN1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|OR_8_bit:inst3
In[0] => Out.IN0
In[1] => Out.IN0
In[2] => Out.IN0
In[3] => Out.IN0
In[4] => Out.IN0
In[5] => Out.IN0
In[6] => Out.IN0
In[7] => Out.IN0
Control[0] => Out.IN1
Control[1] => Out.IN1
Control[2] => Out.IN1
Control[3] => Out.IN1
Control[4] => Out.IN1
Control[5] => Out.IN1
Control[6] => Out.IN1
Control[7] => Out.IN1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|XOR_8_bit:inst4
In[0] => Out.IN0
In[1] => Out.IN0
In[2] => Out.IN0
In[3] => Out.IN0
In[4] => Out.IN0
In[5] => Out.IN0
In[6] => Out.IN0
In[7] => Out.IN0
Control[0] => Out.IN1
Control[1] => Out.IN1
Control[2] => Out.IN1
Control[3] => Out.IN1
Control[4] => Out.IN1
Control[5] => Out.IN1
Control[6] => Out.IN1
Control[7] => Out.IN1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|NOT_8_bit:inst
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|Logic_Shifter:inst6
IN[0] => Mux6.IN7
IN[0] => Mux7.IN7
IN[0] => Mux8.IN7
IN[0] => Mux9.IN7
IN[0] => Mux10.IN7
IN[0] => Mux11.IN7
IN[0] => Mux12.IN7
IN[0] => Mux13.IN7
IN[0] => Out.DATAB
IN[1] => Mux5.IN7
IN[1] => Mux6.IN6
IN[1] => Mux7.IN6
IN[1] => Mux8.IN6
IN[1] => Mux9.IN6
IN[1] => Mux10.IN6
IN[1] => Mux11.IN6
IN[1] => Mux12.IN6
IN[1] => Mux13.IN6
IN[2] => Mux4.IN7
IN[2] => Mux5.IN6
IN[2] => Mux6.IN5
IN[2] => Mux7.IN5
IN[2] => Mux8.IN5
IN[2] => Mux9.IN5
IN[2] => Mux10.IN5
IN[2] => Mux11.IN5
IN[2] => Mux12.IN5
IN[3] => Mux3.IN7
IN[3] => Mux4.IN6
IN[3] => Mux5.IN5
IN[3] => Mux6.IN4
IN[3] => Mux7.IN4
IN[3] => Mux8.IN4
IN[3] => Mux9.IN4
IN[3] => Mux10.IN4
IN[3] => Mux11.IN4
IN[4] => Mux2.IN7
IN[4] => Mux3.IN6
IN[4] => Mux4.IN5
IN[4] => Mux5.IN4
IN[4] => Mux6.IN3
IN[4] => Mux7.IN3
IN[4] => Mux8.IN3
IN[4] => Mux9.IN3
IN[4] => Mux10.IN3
IN[5] => Mux1.IN7
IN[5] => Mux2.IN6
IN[5] => Mux3.IN5
IN[5] => Mux4.IN4
IN[5] => Mux5.IN3
IN[5] => Mux6.IN2
IN[5] => Mux7.IN2
IN[5] => Mux8.IN2
IN[5] => Mux9.IN2
IN[6] => Mux0.IN7
IN[6] => Mux1.IN6
IN[6] => Mux2.IN5
IN[6] => Mux3.IN4
IN[6] => Mux4.IN3
IN[6] => Mux5.IN2
IN[6] => Mux6.IN1
IN[6] => Mux7.IN1
IN[6] => Mux8.IN1
IN[7] => Out.DATAB
IN[7] => Mux0.IN6
IN[7] => Mux1.IN5
IN[7] => Mux2.IN4
IN[7] => Mux3.IN3
IN[7] => Mux4.IN2
IN[7] => Mux5.IN1
IN[7] => Mux6.IN0
IN[7] => Mux7.IN0
ShiftAmt[0] => Decoder0.IN2
ShiftAmt[0] => Mux0.IN10
ShiftAmt[0] => Mux1.IN10
ShiftAmt[0] => Mux2.IN10
ShiftAmt[0] => Mux3.IN10
ShiftAmt[0] => Mux4.IN10
ShiftAmt[0] => Mux5.IN10
ShiftAmt[0] => Mux6.IN10
ShiftAmt[0] => Mux7.IN10
ShiftAmt[0] => Mux8.IN10
ShiftAmt[0] => Mux9.IN10
ShiftAmt[0] => Mux10.IN10
ShiftAmt[0] => Mux11.IN10
ShiftAmt[0] => Mux12.IN10
ShiftAmt[0] => Mux13.IN10
ShiftAmt[1] => Decoder0.IN1
ShiftAmt[1] => Mux0.IN9
ShiftAmt[1] => Mux1.IN9
ShiftAmt[1] => Mux2.IN9
ShiftAmt[1] => Mux3.IN9
ShiftAmt[1] => Mux4.IN9
ShiftAmt[1] => Mux5.IN9
ShiftAmt[1] => Mux6.IN9
ShiftAmt[1] => Mux7.IN9
ShiftAmt[1] => Mux8.IN9
ShiftAmt[1] => Mux9.IN9
ShiftAmt[1] => Mux10.IN9
ShiftAmt[1] => Mux11.IN9
ShiftAmt[1] => Mux12.IN9
ShiftAmt[1] => Mux13.IN9
ShiftAmt[2] => Decoder0.IN0
ShiftAmt[2] => Mux0.IN8
ShiftAmt[2] => Mux1.IN8
ShiftAmt[2] => Mux2.IN8
ShiftAmt[2] => Mux3.IN8
ShiftAmt[2] => Mux4.IN8
ShiftAmt[2] => Mux5.IN8
ShiftAmt[2] => Mux6.IN8
ShiftAmt[2] => Mux7.IN8
ShiftAmt[2] => Mux8.IN8
ShiftAmt[2] => Mux9.IN8
ShiftAmt[2] => Mux10.IN8
ShiftAmt[2] => Mux11.IN8
ShiftAmt[2] => Mux12.IN8
ShiftAmt[2] => Mux13.IN8
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|Arithmetic_Shifter:inst7
IN[0] => Mux5.IN7
IN[1] => Mux4.IN7
IN[1] => Mux5.IN6
IN[2] => Mux3.IN7
IN[2] => Mux4.IN6
IN[2] => Mux5.IN5
IN[3] => Mux2.IN7
IN[3] => Mux3.IN6
IN[3] => Mux4.IN5
IN[3] => Mux5.IN4
IN[4] => Mux1.IN7
IN[4] => Mux2.IN6
IN[4] => Mux3.IN5
IN[4] => Mux4.IN4
IN[4] => Mux5.IN3
IN[5] => Mux0.IN7
IN[5] => Mux1.IN6
IN[5] => Mux2.IN5
IN[5] => Mux3.IN4
IN[5] => Mux4.IN3
IN[5] => Mux5.IN2
IN[6] => Out.DATAB
IN[6] => Mux0.IN6
IN[6] => Mux1.IN5
IN[6] => Mux2.IN4
IN[6] => Mux3.IN3
IN[6] => Mux4.IN2
IN[6] => Mux5.IN1
IN[7] => Out.DATAA
IN[7] => Mux0.IN0
IN[7] => Mux0.IN1
IN[7] => Mux0.IN2
IN[7] => Mux0.IN3
IN[7] => Mux0.IN4
IN[7] => Mux0.IN5
IN[7] => Mux1.IN0
IN[7] => Mux1.IN1
IN[7] => Mux1.IN2
IN[7] => Mux1.IN3
IN[7] => Mux1.IN4
IN[7] => Mux2.IN0
IN[7] => Mux2.IN1
IN[7] => Mux2.IN2
IN[7] => Mux2.IN3
IN[7] => Mux3.IN0
IN[7] => Mux3.IN1
IN[7] => Mux3.IN2
IN[7] => Mux4.IN0
IN[7] => Mux4.IN1
IN[7] => Mux5.IN0
IN[7] => Out[7].DATAIN
ShiftAmt[0] => Decoder0.IN2
ShiftAmt[0] => Mux0.IN10
ShiftAmt[0] => Mux1.IN10
ShiftAmt[0] => Mux2.IN10
ShiftAmt[0] => Mux3.IN10
ShiftAmt[0] => Mux4.IN10
ShiftAmt[0] => Mux5.IN10
ShiftAmt[1] => Decoder0.IN1
ShiftAmt[1] => Mux0.IN9
ShiftAmt[1] => Mux1.IN9
ShiftAmt[1] => Mux2.IN9
ShiftAmt[1] => Mux3.IN9
ShiftAmt[1] => Mux4.IN9
ShiftAmt[1] => Mux5.IN9
ShiftAmt[2] => Decoder0.IN0
ShiftAmt[2] => Mux0.IN8
ShiftAmt[2] => Mux1.IN8
ShiftAmt[2] => Mux2.IN8
ShiftAmt[2] => Mux3.IN8
ShiftAmt[2] => Mux4.IN8
ShiftAmt[2] => Mux5.IN8
Out[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ALU:inst3|Circular_Shifter:inst8
IN[0] => Mux0.IN7
IN[0] => Mux1.IN7
IN[0] => Mux2.IN7
IN[0] => Mux3.IN7
IN[0] => Mux4.IN7
IN[0] => Mux5.IN7
IN[0] => Mux6.IN7
IN[0] => Mux7.IN7
IN[0] => Mux8.IN7
IN[0] => Mux9.IN7
IN[0] => Mux10.IN7
IN[0] => Mux11.IN7
IN[0] => Mux12.IN7
IN[0] => Mux13.IN7
IN[0] => Mux14.IN7
IN[0] => Mux15.IN7
IN[1] => Mux0.IN6
IN[1] => Mux1.IN6
IN[1] => Mux2.IN6
IN[1] => Mux3.IN6
IN[1] => Mux4.IN6
IN[1] => Mux5.IN6
IN[1] => Mux6.IN6
IN[1] => Mux7.IN6
IN[1] => Mux8.IN6
IN[1] => Mux9.IN6
IN[1] => Mux10.IN6
IN[1] => Mux11.IN6
IN[1] => Mux12.IN6
IN[1] => Mux13.IN6
IN[1] => Mux14.IN6
IN[1] => Mux15.IN6
IN[2] => Mux0.IN5
IN[2] => Mux1.IN5
IN[2] => Mux2.IN5
IN[2] => Mux3.IN5
IN[2] => Mux4.IN5
IN[2] => Mux5.IN5
IN[2] => Mux6.IN5
IN[2] => Mux7.IN5
IN[2] => Mux8.IN5
IN[2] => Mux9.IN5
IN[2] => Mux10.IN5
IN[2] => Mux11.IN5
IN[2] => Mux12.IN5
IN[2] => Mux13.IN5
IN[2] => Mux14.IN5
IN[2] => Mux15.IN5
IN[3] => Mux0.IN4
IN[3] => Mux1.IN4
IN[3] => Mux2.IN4
IN[3] => Mux3.IN4
IN[3] => Mux4.IN4
IN[3] => Mux5.IN4
IN[3] => Mux6.IN4
IN[3] => Mux7.IN4
IN[3] => Mux8.IN4
IN[3] => Mux9.IN4
IN[3] => Mux10.IN4
IN[3] => Mux11.IN4
IN[3] => Mux12.IN4
IN[3] => Mux13.IN4
IN[3] => Mux14.IN4
IN[3] => Mux15.IN4
IN[4] => Mux0.IN3
IN[4] => Mux1.IN3
IN[4] => Mux2.IN3
IN[4] => Mux3.IN3
IN[4] => Mux4.IN3
IN[4] => Mux5.IN3
IN[4] => Mux6.IN3
IN[4] => Mux7.IN3
IN[4] => Mux8.IN3
IN[4] => Mux9.IN3
IN[4] => Mux10.IN3
IN[4] => Mux11.IN3
IN[4] => Mux12.IN3
IN[4] => Mux13.IN3
IN[4] => Mux14.IN3
IN[4] => Mux15.IN3
IN[5] => Mux0.IN2
IN[5] => Mux1.IN2
IN[5] => Mux2.IN2
IN[5] => Mux3.IN2
IN[5] => Mux4.IN2
IN[5] => Mux5.IN2
IN[5] => Mux6.IN2
IN[5] => Mux7.IN2
IN[5] => Mux8.IN2
IN[5] => Mux9.IN2
IN[5] => Mux10.IN2
IN[5] => Mux11.IN2
IN[5] => Mux12.IN2
IN[5] => Mux13.IN2
IN[5] => Mux14.IN2
IN[5] => Mux15.IN2
IN[6] => Mux0.IN1
IN[6] => Mux1.IN1
IN[6] => Mux2.IN1
IN[6] => Mux3.IN1
IN[6] => Mux4.IN1
IN[6] => Mux5.IN1
IN[6] => Mux6.IN1
IN[6] => Mux7.IN1
IN[6] => Mux8.IN1
IN[6] => Mux9.IN1
IN[6] => Mux10.IN1
IN[6] => Mux11.IN1
IN[6] => Mux12.IN1
IN[6] => Mux13.IN1
IN[6] => Mux14.IN1
IN[6] => Mux15.IN1
IN[7] => Mux0.IN0
IN[7] => Mux1.IN0
IN[7] => Mux2.IN0
IN[7] => Mux3.IN0
IN[7] => Mux4.IN0
IN[7] => Mux5.IN0
IN[7] => Mux6.IN0
IN[7] => Mux7.IN0
IN[7] => Mux8.IN0
IN[7] => Mux9.IN0
IN[7] => Mux10.IN0
IN[7] => Mux11.IN0
IN[7] => Mux12.IN0
IN[7] => Mux13.IN0
IN[7] => Mux14.IN0
IN[7] => Mux15.IN0
ShiftAmt[0] => Mux0.IN10
ShiftAmt[0] => Mux1.IN10
ShiftAmt[0] => Mux2.IN10
ShiftAmt[0] => Mux3.IN10
ShiftAmt[0] => Mux4.IN10
ShiftAmt[0] => Mux5.IN10
ShiftAmt[0] => Mux6.IN10
ShiftAmt[0] => Mux7.IN10
ShiftAmt[0] => Mux8.IN10
ShiftAmt[0] => Mux9.IN10
ShiftAmt[0] => Mux10.IN10
ShiftAmt[0] => Mux11.IN10
ShiftAmt[0] => Mux12.IN10
ShiftAmt[0] => Mux13.IN10
ShiftAmt[0] => Mux14.IN10
ShiftAmt[0] => Mux15.IN10
ShiftAmt[1] => Mux0.IN9
ShiftAmt[1] => Mux1.IN9
ShiftAmt[1] => Mux2.IN9
ShiftAmt[1] => Mux3.IN9
ShiftAmt[1] => Mux4.IN9
ShiftAmt[1] => Mux5.IN9
ShiftAmt[1] => Mux6.IN9
ShiftAmt[1] => Mux7.IN9
ShiftAmt[1] => Mux8.IN9
ShiftAmt[1] => Mux9.IN9
ShiftAmt[1] => Mux10.IN9
ShiftAmt[1] => Mux11.IN9
ShiftAmt[1] => Mux12.IN9
ShiftAmt[1] => Mux13.IN9
ShiftAmt[1] => Mux14.IN9
ShiftAmt[1] => Mux15.IN9
ShiftAmt[2] => Mux0.IN8
ShiftAmt[2] => Mux1.IN8
ShiftAmt[2] => Mux2.IN8
ShiftAmt[2] => Mux3.IN8
ShiftAmt[2] => Mux4.IN8
ShiftAmt[2] => Mux5.IN8
ShiftAmt[2] => Mux6.IN8
ShiftAmt[2] => Mux7.IN8
ShiftAmt[2] => Mux8.IN8
ShiftAmt[2] => Mux9.IN8
ShiftAmt[2] => Mux10.IN8
ShiftAmt[2] => Mux11.IN8
ShiftAmt[2] => Mux12.IN8
ShiftAmt[2] => Mux13.IN8
ShiftAmt[2] => Mux14.IN8
ShiftAmt[2] => Mux15.IN8
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
ShiftDir => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mainreg:inst7
IN[0] => INA.DATAA
IN[0] => INB.DATAA
IN[0] => INC.DATAA
IN[0] => INIX.DATAA
IN[1] => INA.DATAA
IN[1] => INB.DATAA
IN[1] => INC.DATAA
IN[1] => INIX.DATAA
IN[2] => INA.DATAA
IN[2] => INB.DATAA
IN[2] => INC.DATAA
IN[2] => INIX.DATAA
IN[3] => INA.DATAA
IN[3] => INB.DATAA
IN[3] => INC.DATAA
IN[3] => INIX.DATAA
IN[4] => INA.DATAA
IN[4] => INB.DATAA
IN[4] => INC.DATAA
IN[4] => INIX.DATAA
IN[5] => INA.DATAA
IN[5] => INB.DATAA
IN[5] => INC.DATAA
IN[5] => INIX.DATAA
IN[6] => INA.DATAA
IN[6] => INB.DATAA
IN[6] => INC.DATAA
IN[6] => INIX.DATAA
IN[7] => INA.DATAA
IN[7] => INB.DATAA
IN[7] => INC.DATAA
IN[7] => INIX.DATAA
MRWE => DeEN.IN0
WA0 => RS0.DATAA
WA1 => RS1.DATAA
RA0 => RA0.IN1
RA1 => RA1.IN1
RA2 => RA2.IN2
RA3 => RA3.IN2
RA4 => RA4.IN1
CLK => CLK.IN4
RESET => RESET.IN4
SWAPR => SWAPR.IN1
OUTA[0] <= busmux_4_to_1:opa.Out
OUTA[1] <= busmux_4_to_1:opa.Out
OUTA[2] <= busmux_4_to_1:opa.Out
OUTA[3] <= busmux_4_to_1:opa.Out
OUTA[4] <= busmux_4_to_1:opa.Out
OUTA[5] <= busmux_4_to_1:opa.Out
OUTA[6] <= busmux_4_to_1:opa.Out
OUTA[7] <= busmux_4_to_1:opa.Out
OUTB[0] <= busmux_4_to_1:opb.Out
OUTB[1] <= busmux_4_to_1:opb.Out
OUTB[2] <= busmux_4_to_1:opb.Out
OUTB[3] <= busmux_4_to_1:opb.Out
OUTB[4] <= busmux_4_to_1:opb.Out
OUTB[5] <= busmux_4_to_1:opb.Out
OUTB[6] <= busmux_4_to_1:opb.Out
OUTB[7] <= busmux_4_to_1:opb.Out
OUTC[0] <= busmux_4_to_1:opc.Out
OUTC[1] <= busmux_4_to_1:opc.Out
OUTC[2] <= busmux_4_to_1:opc.Out
OUTC[3] <= busmux_4_to_1:opc.Out
OUTC[4] <= busmux_4_to_1:opc.Out
OUTC[5] <= busmux_4_to_1:opc.Out
OUTC[6] <= busmux_4_to_1:opc.Out
OUTC[7] <= busmux_4_to_1:opc.Out
OA[0] <= OA[0].DB_MAX_OUTPUT_PORT_TYPE
OA[1] <= OA[1].DB_MAX_OUTPUT_PORT_TYPE
OA[2] <= OA[2].DB_MAX_OUTPUT_PORT_TYPE
OA[3] <= OA[3].DB_MAX_OUTPUT_PORT_TYPE
OA[4] <= OA[4].DB_MAX_OUTPUT_PORT_TYPE
OA[5] <= OA[5].DB_MAX_OUTPUT_PORT_TYPE
OA[6] <= OA[6].DB_MAX_OUTPUT_PORT_TYPE
OA[7] <= OA[7].DB_MAX_OUTPUT_PORT_TYPE
OB[0] <= OB[0].DB_MAX_OUTPUT_PORT_TYPE
OB[1] <= OB[1].DB_MAX_OUTPUT_PORT_TYPE
OB[2] <= OB[2].DB_MAX_OUTPUT_PORT_TYPE
OB[3] <= OB[3].DB_MAX_OUTPUT_PORT_TYPE
OB[4] <= OB[4].DB_MAX_OUTPUT_PORT_TYPE
OB[5] <= OB[5].DB_MAX_OUTPUT_PORT_TYPE
OB[6] <= OB[6].DB_MAX_OUTPUT_PORT_TYPE
OB[7] <= OB[7].DB_MAX_OUTPUT_PORT_TYPE
OC[0] <= OC[0].DB_MAX_OUTPUT_PORT_TYPE
OC[1] <= OC[1].DB_MAX_OUTPUT_PORT_TYPE
OC[2] <= OC[2].DB_MAX_OUTPUT_PORT_TYPE
OC[3] <= OC[3].DB_MAX_OUTPUT_PORT_TYPE
OC[4] <= OC[4].DB_MAX_OUTPUT_PORT_TYPE
OC[5] <= OC[5].DB_MAX_OUTPUT_PORT_TYPE
OC[6] <= OC[6].DB_MAX_OUTPUT_PORT_TYPE
OC[7] <= OC[7].DB_MAX_OUTPUT_PORT_TYPE
OIX[0] <= OIX[0].DB_MAX_OUTPUT_PORT_TYPE
OIX[1] <= OIX[1].DB_MAX_OUTPUT_PORT_TYPE
OIX[2] <= OIX[2].DB_MAX_OUTPUT_PORT_TYPE
OIX[3] <= OIX[3].DB_MAX_OUTPUT_PORT_TYPE
OIX[4] <= OIX[4].DB_MAX_OUTPUT_PORT_TYPE
OIX[5] <= OIX[5].DB_MAX_OUTPUT_PORT_TYPE
OIX[6] <= OIX[6].DB_MAX_OUTPUT_PORT_TYPE
OIX[7] <= OIX[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|mainreg:inst7|Decoder2to4:decoder
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mainreg:inst7|Decoder2to4:decoder2
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mainreg:inst7|reg_8_bit:A
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|mainreg:inst7|reg_8_bit:A|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:A|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:A|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:A|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:A|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:A|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:A|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:A|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|mainreg:inst7|reg_8_bit:B|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:B|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|mainreg:inst7|reg_8_bit:C|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:C|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|reg_8_bit:IX|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|mainreg:inst7|Zeros:Z
Z[0] <= <GND>
Z[1] <= <GND>
Z[2] <= <GND>
Z[3] <= <GND>
Z[4] <= <GND>
Z[5] <= <GND>
Z[6] <= <GND>
Z[7] <= <GND>


|CPU|mainreg:inst7|Ones:O
O[0] <= <VCC>
O[1] <= <VCC>
O[2] <= <VCC>
O[3] <= <VCC>
O[4] <= <VCC>
O[5] <= <VCC>
O[6] <= <VCC>
O[7] <= <VCC>


|CPU|mainreg:inst7|busmux_4_to_1:opa
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
In3[0] => Out.DATAA
In3[1] => Out.DATAA
In3[2] => Out.DATAA
In3[3] => Out.DATAA
In3[4] => Out.DATAA
In3[5] => Out.DATAA
In3[6] => Out.DATAA
In3[7] => Out.DATAA
In4[0] => Out.DATAB
In4[1] => Out.DATAB
In4[2] => Out.DATAB
In4[3] => Out.DATAB
In4[4] => Out.DATAB
In4[5] => Out.DATAB
In4[6] => Out.DATAB
In4[7] => Out.DATAB
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mainreg:inst7|busmux_4_to_1:opb
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
In3[0] => Out.DATAA
In3[1] => Out.DATAA
In3[2] => Out.DATAA
In3[3] => Out.DATAA
In3[4] => Out.DATAA
In3[5] => Out.DATAA
In3[6] => Out.DATAA
In3[7] => Out.DATAA
In4[0] => Out.DATAB
In4[1] => Out.DATAB
In4[2] => Out.DATAB
In4[3] => Out.DATAB
In4[4] => Out.DATAB
In4[5] => Out.DATAB
In4[6] => Out.DATAB
In4[7] => Out.DATAB
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mainreg:inst7|busmux_4_to_1:opc
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
In3[0] => Out.DATAA
In3[1] => Out.DATAA
In3[2] => Out.DATAA
In3[3] => Out.DATAA
In3[4] => Out.DATAA
In3[5] => Out.DATAA
In3[6] => Out.DATAA
In3[7] => Out.DATAA
In4[0] => Out.DATAB
In4[1] => Out.DATAB
In4[2] => Out.DATAB
In4[3] => Out.DATAB
In4[4] => Out.DATAB
In4[5] => Out.DATAB
In4[6] => Out.DATAB
In4[7] => Out.DATAB
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|busmux_4_to_1:WMR
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
In3[0] => Out.DATAA
In3[1] => Out.DATAA
In3[2] => Out.DATAA
In3[3] => Out.DATAA
In3[4] => Out.DATAA
In3[5] => Out.DATAA
In3[6] => Out.DATAA
In3[7] => Out.DATAA
In4[0] => Out.DATAB
In4[1] => Out.DATAB
In4[2] => Out.DATAB
In4[3] => Out.DATAB
In4[4] => Out.DATAB
In4[5] => Out.DATAB
In4[6] => Out.DATAB
In4[7] => Out.DATAB
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33
OUTA[0] <= DMEMI:inst.OUTA[0]
OUTA[1] <= DMEMI:inst.OUTA[1]
OUTA[2] <= DMEMI:inst.OUTA[2]
OUTA[3] <= DMEMI:inst.OUTA[3]
OUTA[4] <= DMEMI:inst.OUTA[4]
OUTA[5] <= DMEMI:inst.OUTA[5]
OUTA[6] <= DMEMI:inst.OUTA[6]
OUTA[7] <= DMEMI:inst.OUTA[7]
CLK => DMEMI:inst.CLK
RESET => DMEMI:inst.RESET
DMEMWE => DMEMI:inst.DMEMWE
IN[0] => DMEMI:inst.IN[0]
IN[1] => DMEMI:inst.IN[1]
IN[2] => DMEMI:inst.IN[2]
IN[3] => DMEMI:inst.IN[3]
IN[4] => DMEMI:inst.IN[4]
IN[5] => DMEMI:inst.IN[5]
IN[6] => DMEMI:inst.IN[6]
IN[7] => DMEMI:inst.IN[7]
WRA[0] => DMEMI:inst.WRA[0]
WRA[1] => DMEMI:inst.WRA[1]
WRA[2] => DMEMI:inst.WRA[2]
OUTB[0] <= DMEMI:inst.OUTB[0]
OUTB[1] <= DMEMI:inst.OUTB[1]
OUTB[2] <= DMEMI:inst.OUTB[2]
OUTB[3] <= DMEMI:inst.OUTB[3]
OUTB[4] <= DMEMI:inst.OUTB[4]
OUTB[5] <= DMEMI:inst.OUTB[5]
OUTB[6] <= DMEMI:inst.OUTB[6]
OUTB[7] <= DMEMI:inst.OUTB[7]
OUTC[0] <= DMEMI:inst.OUTC[0]
OUTC[1] <= DMEMI:inst.OUTC[1]
OUTC[2] <= DMEMI:inst.OUTC[2]
OUTC[3] <= DMEMI:inst.OUTC[3]
OUTC[4] <= DMEMI:inst.OUTC[4]
OUTC[5] <= DMEMI:inst.OUTC[5]
OUTC[6] <= DMEMI:inst.OUTC[6]
OUTC[7] <= DMEMI:inst.OUTC[7]
OUTD[0] <= DMEMI:inst.OUTD[0]
OUTD[1] <= DMEMI:inst.OUTD[1]
OUTD[2] <= DMEMI:inst.OUTD[2]
OUTD[3] <= DMEMI:inst.OUTD[3]
OUTD[4] <= DMEMI:inst.OUTD[4]
OUTD[5] <= DMEMI:inst.OUTD[5]
OUTD[6] <= DMEMI:inst.OUTD[6]
OUTD[7] <= DMEMI:inst.OUTD[7]
OUTE[0] <= DMEMI:inst.OUTE[0]
OUTE[1] <= DMEMI:inst.OUTE[1]
OUTE[2] <= DMEMI:inst.OUTE[2]
OUTE[3] <= DMEMI:inst.OUTE[3]
OUTE[4] <= DMEMI:inst.OUTE[4]
OUTE[5] <= DMEMI:inst.OUTE[5]
OUTE[6] <= DMEMI:inst.OUTE[6]
OUTE[7] <= DMEMI:inst.OUTE[7]
OUTF[0] <= DMEMI:inst.OUTF[0]
OUTF[1] <= DMEMI:inst.OUTF[1]
OUTF[2] <= DMEMI:inst.OUTF[2]
OUTF[3] <= DMEMI:inst.OUTF[3]
OUTF[4] <= DMEMI:inst.OUTF[4]
OUTF[5] <= DMEMI:inst.OUTF[5]
OUTF[6] <= DMEMI:inst.OUTF[6]
OUTF[7] <= DMEMI:inst.OUTF[7]
OUTG[0] <= DMEMI:inst.OUTG[0]
OUTG[1] <= DMEMI:inst.OUTG[1]
OUTG[2] <= DMEMI:inst.OUTG[2]
OUTG[3] <= DMEMI:inst.OUTG[3]
OUTG[4] <= DMEMI:inst.OUTG[4]
OUTG[5] <= DMEMI:inst.OUTG[5]
OUTG[6] <= DMEMI:inst.OUTG[6]
OUTG[7] <= DMEMI:inst.OUTG[7]
OUTH[0] <= DMEMI:inst.OUTH[0]
OUTH[1] <= DMEMI:inst.OUTH[1]
OUTH[2] <= DMEMI:inst.OUTH[2]
OUTH[3] <= DMEMI:inst.OUTH[3]
OUTH[4] <= DMEMI:inst.OUTH[4]
OUTH[5] <= DMEMI:inst.OUTH[5]
OUTH[6] <= DMEMI:inst.OUTH[6]
OUTH[7] <= DMEMI:inst.OUTH[7]
OUTM[0] <= DMEMI:inst.OUTM[0]
OUTM[1] <= DMEMI:inst.OUTM[1]
OUTM[2] <= DMEMI:inst.OUTM[2]
OUTM[3] <= DMEMI:inst.OUTM[3]
OUTM[4] <= DMEMI:inst.OUTM[4]
OUTM[5] <= DMEMI:inst.OUTM[5]
OUTM[6] <= DMEMI:inst.OUTM[6]
OUTM[7] <= DMEMI:inst.OUTM[7]


|CPU|DMEM:inst33|DMEMI:inst
OUTA[0] <= reg_8_bit:inst14.OUT[0]
OUTA[1] <= reg_8_bit:inst14.OUT[1]
OUTA[2] <= reg_8_bit:inst14.OUT[2]
OUTA[3] <= reg_8_bit:inst14.OUT[3]
OUTA[4] <= reg_8_bit:inst14.OUT[4]
OUTA[5] <= reg_8_bit:inst14.OUT[5]
OUTA[6] <= reg_8_bit:inst14.OUT[6]
OUTA[7] <= reg_8_bit:inst14.OUT[7]
RESET => inst.ACLR
RESET => reg_8_bit:inst14.CLEAR_N
RESET => reg_8_bit:inst15.CLEAR_N
RESET => reg_8_bit:inst16.CLEAR_N
RESET => reg_8_bit:inst17.CLEAR_N
RESET => reg_8_bit:inst18.CLEAR_N
RESET => reg_8_bit:inst19.CLEAR_N
RESET => reg_8_bit:inst20.CLEAR_N
RESET => reg_8_bit:inst21.CLEAR_N
CLK => inst.CLK
CLK => reg_8_bit:inst14.CLK
CLK => reg_8_bit:inst15.CLK
CLK => reg_8_bit:inst16.CLK
CLK => reg_8_bit:inst17.CLK
CLK => reg_8_bit:inst18.CLK
CLK => reg_8_bit:inst19.CLK
CLK => reg_8_bit:inst20.CLK
CLK => reg_8_bit:inst21.CLK
DMEMWE => Decoder3to8:inst4.EN
WRA[0] => Decoder3to8:inst4.S[0]
WRA[0] => busmux_8_to_1:inst25.S[0]
WRA[1] => Decoder3to8:inst4.S[1]
WRA[1] => busmux_8_to_1:inst25.S[1]
WRA[2] => Decoder3to8:inst4.S[2]
WRA[2] => busmux_8_to_1:inst25.S[2]
IN[0] => busmuxN_2_to_1:inst6.In2[0]
IN[0] => busmuxN_2_to_1:inst7.In2[0]
IN[0] => busmuxN_2_to_1:inst8.In2[0]
IN[0] => busmuxN_2_to_1:inst9.In2[0]
IN[0] => busmuxN_2_to_1:inst10.In2[0]
IN[0] => busmuxN_2_to_1:inst11.In2[0]
IN[0] => busmuxN_2_to_1:inst12.In2[0]
IN[0] => busmuxN_2_to_1:inst13.In2[0]
IN[1] => busmuxN_2_to_1:inst6.In2[1]
IN[1] => busmuxN_2_to_1:inst7.In2[1]
IN[1] => busmuxN_2_to_1:inst8.In2[1]
IN[1] => busmuxN_2_to_1:inst9.In2[1]
IN[1] => busmuxN_2_to_1:inst10.In2[1]
IN[1] => busmuxN_2_to_1:inst11.In2[1]
IN[1] => busmuxN_2_to_1:inst12.In2[1]
IN[1] => busmuxN_2_to_1:inst13.In2[1]
IN[2] => busmuxN_2_to_1:inst6.In2[2]
IN[2] => busmuxN_2_to_1:inst7.In2[2]
IN[2] => busmuxN_2_to_1:inst8.In2[2]
IN[2] => busmuxN_2_to_1:inst9.In2[2]
IN[2] => busmuxN_2_to_1:inst10.In2[2]
IN[2] => busmuxN_2_to_1:inst11.In2[2]
IN[2] => busmuxN_2_to_1:inst12.In2[2]
IN[2] => busmuxN_2_to_1:inst13.In2[2]
IN[3] => busmuxN_2_to_1:inst6.In2[3]
IN[3] => busmuxN_2_to_1:inst7.In2[3]
IN[3] => busmuxN_2_to_1:inst8.In2[3]
IN[3] => busmuxN_2_to_1:inst9.In2[3]
IN[3] => busmuxN_2_to_1:inst10.In2[3]
IN[3] => busmuxN_2_to_1:inst11.In2[3]
IN[3] => busmuxN_2_to_1:inst12.In2[3]
IN[3] => busmuxN_2_to_1:inst13.In2[3]
IN[4] => busmuxN_2_to_1:inst6.In2[4]
IN[4] => busmuxN_2_to_1:inst7.In2[4]
IN[4] => busmuxN_2_to_1:inst8.In2[4]
IN[4] => busmuxN_2_to_1:inst9.In2[4]
IN[4] => busmuxN_2_to_1:inst10.In2[4]
IN[4] => busmuxN_2_to_1:inst11.In2[4]
IN[4] => busmuxN_2_to_1:inst12.In2[4]
IN[4] => busmuxN_2_to_1:inst13.In2[4]
IN[5] => busmuxN_2_to_1:inst6.In2[5]
IN[5] => busmuxN_2_to_1:inst7.In2[5]
IN[5] => busmuxN_2_to_1:inst8.In2[5]
IN[5] => busmuxN_2_to_1:inst9.In2[5]
IN[5] => busmuxN_2_to_1:inst10.In2[5]
IN[5] => busmuxN_2_to_1:inst11.In2[5]
IN[5] => busmuxN_2_to_1:inst12.In2[5]
IN[5] => busmuxN_2_to_1:inst13.In2[5]
IN[6] => busmuxN_2_to_1:inst6.In2[6]
IN[6] => busmuxN_2_to_1:inst7.In2[6]
IN[6] => busmuxN_2_to_1:inst8.In2[6]
IN[6] => busmuxN_2_to_1:inst9.In2[6]
IN[6] => busmuxN_2_to_1:inst10.In2[6]
IN[6] => busmuxN_2_to_1:inst11.In2[6]
IN[6] => busmuxN_2_to_1:inst12.In2[6]
IN[6] => busmuxN_2_to_1:inst13.In2[6]
IN[7] => busmuxN_2_to_1:inst6.In2[7]
IN[7] => busmuxN_2_to_1:inst7.In2[7]
IN[7] => busmuxN_2_to_1:inst8.In2[7]
IN[7] => busmuxN_2_to_1:inst9.In2[7]
IN[7] => busmuxN_2_to_1:inst10.In2[7]
IN[7] => busmuxN_2_to_1:inst11.In2[7]
IN[7] => busmuxN_2_to_1:inst12.In2[7]
IN[7] => busmuxN_2_to_1:inst13.In2[7]
OUTB[0] <= reg_8_bit:inst15.OUT[0]
OUTB[1] <= reg_8_bit:inst15.OUT[1]
OUTB[2] <= reg_8_bit:inst15.OUT[2]
OUTB[3] <= reg_8_bit:inst15.OUT[3]
OUTB[4] <= reg_8_bit:inst15.OUT[4]
OUTB[5] <= reg_8_bit:inst15.OUT[5]
OUTB[6] <= reg_8_bit:inst15.OUT[6]
OUTB[7] <= reg_8_bit:inst15.OUT[7]
OUTC[0] <= reg_8_bit:inst16.OUT[0]
OUTC[1] <= reg_8_bit:inst16.OUT[1]
OUTC[2] <= reg_8_bit:inst16.OUT[2]
OUTC[3] <= reg_8_bit:inst16.OUT[3]
OUTC[4] <= reg_8_bit:inst16.OUT[4]
OUTC[5] <= reg_8_bit:inst16.OUT[5]
OUTC[6] <= reg_8_bit:inst16.OUT[6]
OUTC[7] <= reg_8_bit:inst16.OUT[7]
OUTD[0] <= reg_8_bit:inst17.OUT[0]
OUTD[1] <= reg_8_bit:inst17.OUT[1]
OUTD[2] <= reg_8_bit:inst17.OUT[2]
OUTD[3] <= reg_8_bit:inst17.OUT[3]
OUTD[4] <= reg_8_bit:inst17.OUT[4]
OUTD[5] <= reg_8_bit:inst17.OUT[5]
OUTD[6] <= reg_8_bit:inst17.OUT[6]
OUTD[7] <= reg_8_bit:inst17.OUT[7]
OUTE[0] <= reg_8_bit:inst18.OUT[0]
OUTE[1] <= reg_8_bit:inst18.OUT[1]
OUTE[2] <= reg_8_bit:inst18.OUT[2]
OUTE[3] <= reg_8_bit:inst18.OUT[3]
OUTE[4] <= reg_8_bit:inst18.OUT[4]
OUTE[5] <= reg_8_bit:inst18.OUT[5]
OUTE[6] <= reg_8_bit:inst18.OUT[6]
OUTE[7] <= reg_8_bit:inst18.OUT[7]
OUTF[0] <= reg_8_bit:inst19.OUT[0]
OUTF[1] <= reg_8_bit:inst19.OUT[1]
OUTF[2] <= reg_8_bit:inst19.OUT[2]
OUTF[3] <= reg_8_bit:inst19.OUT[3]
OUTF[4] <= reg_8_bit:inst19.OUT[4]
OUTF[5] <= reg_8_bit:inst19.OUT[5]
OUTF[6] <= reg_8_bit:inst19.OUT[6]
OUTF[7] <= reg_8_bit:inst19.OUT[7]
OUTG[0] <= reg_8_bit:inst20.OUT[0]
OUTG[1] <= reg_8_bit:inst20.OUT[1]
OUTG[2] <= reg_8_bit:inst20.OUT[2]
OUTG[3] <= reg_8_bit:inst20.OUT[3]
OUTG[4] <= reg_8_bit:inst20.OUT[4]
OUTG[5] <= reg_8_bit:inst20.OUT[5]
OUTG[6] <= reg_8_bit:inst20.OUT[6]
OUTG[7] <= reg_8_bit:inst20.OUT[7]
OUTH[0] <= reg_8_bit:inst21.OUT[0]
OUTH[1] <= reg_8_bit:inst21.OUT[1]
OUTH[2] <= reg_8_bit:inst21.OUT[2]
OUTH[3] <= reg_8_bit:inst21.OUT[3]
OUTH[4] <= reg_8_bit:inst21.OUT[4]
OUTH[5] <= reg_8_bit:inst21.OUT[5]
OUTH[6] <= reg_8_bit:inst21.OUT[6]
OUTH[7] <= reg_8_bit:inst21.OUT[7]
OUTM[0] <= busmux_8_to_1:inst25.F[0]
OUTM[1] <= busmux_8_to_1:inst25.F[1]
OUTM[2] <= busmux_8_to_1:inst25.F[2]
OUTM[3] <= busmux_8_to_1:inst25.F[3]
OUTM[4] <= busmux_8_to_1:inst25.F[4]
OUTM[5] <= busmux_8_to_1:inst25.F[5]
OUTM[6] <= busmux_8_to_1:inst25.F[6]
OUTM[7] <= busmux_8_to_1:inst25.F[7]


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst14|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst23
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|Ones:inst22
O[0] <= <VCC>
O[1] <= <VCC>
O[2] <= <VCC>
O[3] <= <VCC>
O[4] <= <VCC>
O[5] <= <VCC>
O[6] <= <VCC>
O[7] <= <VCC>


|CPU|DMEM:inst33|DMEMI:inst|Decoder3to8:inst4
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
S[0] => Decoder0.IN2
S[1] => Decoder0.IN1
S[2] => Decoder0.IN0
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst6
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|DMEM_PRGM:inst24
D0[0] <= <GND>
D0[1] <= <VCC>
D0[2] <= <GND>
D0[3] <= <GND>
D0[4] <= <GND>
D0[5] <= <VCC>
D0[6] <= <GND>
D0[7] <= <GND>
D1[0] <= <GND>
D1[1] <= <GND>
D1[2] <= <GND>
D1[3] <= <VCC>
D1[4] <= <GND>
D1[5] <= <VCC>
D1[6] <= <GND>
D1[7] <= <VCC>
D2[0] <= <GND>
D2[1] <= <GND>
D2[2] <= <VCC>
D2[3] <= <GND>
D2[4] <= <GND>
D2[5] <= <GND>
D2[6] <= <GND>
D2[7] <= <GND>
D3[0] <= <VCC>
D3[1] <= <VCC>
D3[2] <= <GND>
D3[3] <= <GND>
D3[4] <= <GND>
D3[5] <= <GND>
D3[6] <= <GND>
D3[7] <= <GND>
D4[0] <= <GND>
D4[1] <= <VCC>
D4[2] <= <GND>
D4[3] <= <GND>
D4[4] <= <GND>
D4[5] <= <VCC>
D4[6] <= <GND>
D4[7] <= <GND>
D5[0] <= <GND>
D5[1] <= <GND>
D5[2] <= <GND>
D5[3] <= <GND>
D5[4] <= <GND>
D5[5] <= <GND>
D5[6] <= <GND>
D5[7] <= <GND>
D6[0] <= <GND>
D6[1] <= <GND>
D6[2] <= <GND>
D6[3] <= <VCC>
D6[4] <= <VCC>
D6[5] <= <GND>
D6[6] <= <GND>
D6[7] <= <GND>
D7[0] <= <GND>
D7[1] <= <GND>
D7[2] <= <GND>
D7[3] <= <GND>
D7[4] <= <GND>
D7[5] <= <GND>
D7[6] <= <GND>
D7[7] <= <GND>


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst15|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst7
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst16|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst8
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst17|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst9
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst18|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst10
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst19|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst11
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst12
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|reg_8_bit:inst21|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|CPU|DMEM:inst33|DMEMI:inst|busmuxN_2_to_1:inst13
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|DMEM:inst33|DMEMI:inst|busmux_8_to_1:inst25
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
W0[0] => F.DATAA
W0[1] => F.DATAA
W0[2] => F.DATAA
W0[3] => F.DATAA
W0[4] => F.DATAA
W0[5] => F.DATAA
W0[6] => F.DATAA
W0[7] => F.DATAA
W1[0] => F.DATAB
W1[1] => F.DATAB
W1[2] => F.DATAB
W1[3] => F.DATAB
W1[4] => F.DATAB
W1[5] => F.DATAB
W1[6] => F.DATAB
W1[7] => F.DATAB
W2[0] => F.DATAA
W2[1] => F.DATAA
W2[2] => F.DATAA
W2[3] => F.DATAA
W2[4] => F.DATAA
W2[5] => F.DATAA
W2[6] => F.DATAA
W2[7] => F.DATAA
W3[0] => F.DATAB
W3[1] => F.DATAB
W3[2] => F.DATAB
W3[3] => F.DATAB
W3[4] => F.DATAB
W3[5] => F.DATAB
W3[6] => F.DATAB
W3[7] => F.DATAB
W4[0] => F.DATAA
W4[1] => F.DATAA
W4[2] => F.DATAA
W4[3] => F.DATAA
W4[4] => F.DATAA
W4[5] => F.DATAA
W4[6] => F.DATAA
W4[7] => F.DATAA
W5[0] => F.DATAB
W5[1] => F.DATAB
W5[2] => F.DATAB
W5[3] => F.DATAB
W5[4] => F.DATAB
W5[5] => F.DATAB
W5[6] => F.DATAB
W5[7] => F.DATAB
W6[0] => F.DATAA
W6[1] => F.DATAA
W6[2] => F.DATAA
W6[3] => F.DATAA
W6[4] => F.DATAA
W6[5] => F.DATAA
W6[6] => F.DATAA
W6[7] => F.DATAA
W7[0] => F.DATAB
W7[1] => F.DATAB
W7[2] => F.DATAB
W7[3] => F.DATAB
W7[4] => F.DATAB
W7[5] => F.DATAB
W7[6] => F.DATAB
W7[7] => F.DATAB
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|CPU|busmuxN_2_to_1:inst1
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
S => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|AddSub8b:inst6
Cin => Yi[7].OUTPUTSELECT
Cin => Yi[6].OUTPUTSELECT
Cin => Yi[5].OUTPUTSELECT
Cin => Yi[4].OUTPUTSELECT
Cin => Yi[3].OUTPUTSELECT
Cin => Yi[2].OUTPUTSELECT
Cin => Yi[1].OUTPUTSELECT
Cin => Yi[0].OUTPUTSELECT
Cin => Add1.IN18
Cin => Ov.OUTPUTSELECT
X[0] => Add0.IN8
X[1] => Add0.IN7
X[2] => Add0.IN6
X[3] => Add0.IN5
X[4] => Add0.IN4
X[5] => Add0.IN3
X[6] => Add0.IN2
X[7] => Add0.IN1
X[7] => Ov.IN0
X[7] => Ov.IN1
X[7] => Ov.IN0
X[7] => Ov.IN0
Y[0] => Yi[0].DATAA
Y[0] => Yi[0].DATAB
Y[1] => Yi[1].DATAA
Y[1] => Yi[1].DATAB
Y[2] => Yi[2].DATAA
Y[2] => Yi[2].DATAB
Y[3] => Yi[3].DATAA
Y[3] => Yi[3].DATAB
Y[4] => Yi[4].DATAA
Y[4] => Yi[4].DATAB
Y[5] => Yi[5].DATAA
Y[5] => Yi[5].DATAB
Y[6] => Yi[6].DATAA
Y[6] => Yi[6].DATAB
Y[7] => Yi[7].DATAA
Y[7] => Ov.IN1
Y[7] => Ov.IN1
Y[7] => Yi[7].DATAB
Y[7] => Ov.IN1
S[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Ov <= Ov.DB_MAX_OUTPUT_PORT_TYPE


|CPU|busmux_4_to_1:SALU
In1[0] => Out.DATAA
In1[1] => Out.DATAA
In1[2] => Out.DATAA
In1[3] => Out.DATAA
In1[4] => Out.DATAA
In1[5] => Out.DATAA
In1[6] => Out.DATAA
In1[7] => Out.DATAA
In2[0] => Out.DATAB
In2[1] => Out.DATAB
In2[2] => Out.DATAB
In2[3] => Out.DATAB
In2[4] => Out.DATAB
In2[5] => Out.DATAB
In2[6] => Out.DATAB
In2[7] => Out.DATAB
In3[0] => Out.DATAA
In3[1] => Out.DATAA
In3[2] => Out.DATAA
In3[3] => Out.DATAA
In3[4] => Out.DATAA
In3[5] => Out.DATAA
In3[6] => Out.DATAA
In3[7] => Out.DATAA
In4[0] => Out.DATAB
In4[1] => Out.DATAB
In4[2] => Out.DATAB
In4[3] => Out.DATAB
In4[4] => Out.DATAB
In4[5] => Out.DATAB
In4[6] => Out.DATAB
In4[7] => Out.DATAB
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s1 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
s0 => Out.OUTPUTSELECT
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


