#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 17 05:59:32 2021
# Process ID: 22376
# Current directory: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4964 C:\Users\Raymond_Meng\Documents\xlinx_FPGA\vivado_projects\shift_LED\shift_LED.xpr
# Log file: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/vivado.log
# Journal file: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Raymond_Meng/Documents/xlinx FPGA/vivado_projects/shift_LED' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Data_Disk/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 17 05:59:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.srcs/constrs_1/new/top_pin.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value 'rst_n//选择管脚电平' specified for 'objects'. [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.srcs/constrs_1/new/top_pin.xdc:7]
CRITICAL WARNING: [Common 17-161] Invalid option value 'rst_n//选择管脚电平' specified for 'objects'. [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.srcs/constrs_1/new/top_pin.xdc:15]
CRITICAL WARNING: [Common 17-161] Invalid option value 'led[3] led[2] led[1] led[0]//选择管脚电平' specified for 'objects'. [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.srcs/constrs_1/new/top_pin.xdc:16]
CRITICAL WARNING: [Common 17-161] Invalid option value 'sys_clk//选择管脚电平' specified for 'objects'. [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.srcs/constrs_1/new/top_pin.xdc:17]
Finished Parsing XDC File [C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.srcs/constrs_1/new/top_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1068.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.555 ; gain = 440.832
launch_runs impl_1 -to_step write_bitstream -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1681.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.656 ; gain = 0.000
[Wed Mar 17 06:04:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.152 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1691.152 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.914 ; gain = 0.000
[Wed Mar 17 06:05:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 17 06:07:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 17 06:08:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2877.438 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2877.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2877.438 ; gain = 0.000
set_property IOSTANDARD SSTL15 [get_ports [list {led[3]}]]
set_property IOSTANDARD SSTL15 [get_ports [list {led[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property target_constrs_file C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/shift_LED/shift_LED.srcs/constrs_1/new/top_pin.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.141 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 17 15:06:29 2021...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
