// Seed: 1395978448
module module_0;
  always @(id_1 or posedge 1) begin
    $display(id_1);
  end
  always_comb @(posedge id_1 or posedge 1) if (1) deassign id_1;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri1 id_6,
    output wire id_7,
    output wor id_8,
    output wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    output supply1 id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    output supply0 id_18,
    output uwire id_19,
    input supply0 id_20,
    output uwire id_21,
    output uwire module_1,
    output wor id_23,
    input uwire id_24,
    input supply0 id_25,
    output uwire id_26,
    input supply0 id_27,
    input wand id_28
);
  wire id_30;
  assign id_22 = 1'b0;
  module_0();
endmodule
