{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732661393333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732661393334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 16:49:53 2024 " "Processing started: Tue Nov 26 16:49:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732661393334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661393334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off complex_conv -c complex_conv " "Command: quartus_map --read_settings_files=on --write_settings_files=off complex_conv -c complex_conv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661393334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732661393514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732661393514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_fixed_complex.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_fixed_complex.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fixed_complex " "Found entity 1: mult_fixed_complex" {  } { { "mult_fixed_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/mult_fixed_complex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732661399620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "conv CONV conv_complex.v(6) " "Verilog HDL Declaration information at conv_complex.v(6): object \"conv\" differs only in case from object \"CONV\" in the same scope" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732661399620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE conv_complex.v(9) " "Verilog HDL Declaration information at conv_complex.v(9): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732661399620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_complex.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_complex.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_complex " "Found entity 1: conv_complex" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732661399621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3_complex.v 1 1 " "Found 1 design units, including 1 entities, in source file adder3_complex.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder3_complex " "Found entity 1: adder3_complex" {  } { { "adder3_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/adder3_complex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732661399621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "adder3_complex adder3_complex.v(8) " "Verilog HDL Parameter Declaration warning at adder3_complex.v(8): Parameter Declaration in module \"adder3_complex\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "adder3_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/adder3_complex.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1732661399621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "conv_complex conv_complex.v(125) " "Verilog HDL Parameter Declaration warning at conv_complex.v(125): Parameter Declaration in module \"conv_complex\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1732661399622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conv_complex " "Elaborating entity \"conv_complex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732661399654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 conv_complex.v(245) " "Verilog HDL assignment warning at conv_complex.v(245): truncated value with size 32 to match size of target (7)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732661399660 "|conv_complex"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "conv_complex.v(260) " "Verilog HDL warning at conv_complex.v(260): ignoring unsupported system task" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 260 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1732661399664 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "padded_signal conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"padded_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399667 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernel_sec1_real conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"kernel_sec1_real\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernel_sec1_imag conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"kernel_sec1_imag\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernel_sec2_real conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"kernel_sec2_real\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernel_sec2_imag conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"kernel_sec2_imag\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernel_sec3_real conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"kernel_sec3_real\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kernel_sec3_imag conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"kernel_sec3_imag\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv_counter conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"conv_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "conv conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"conv\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399670 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig1_Im conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"sig1_Im\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399673 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig1_Re conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"sig1_Re\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399673 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig2_Im conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"sig2_Im\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399673 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig2_Re conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"sig2_Re\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399673 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig3_Im conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"sig3_Im\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399673 "|conv_complex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig3_Re conv_complex.v(152) " "Verilog HDL Always Construct warning at conv_complex.v(152): inferring latch(es) for variable \"sig3_Re\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732661399673 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Re\[0\] conv_complex.v(152) " "Inferred latch for \"sig3_Re\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Re\[1\] conv_complex.v(152) " "Inferred latch for \"sig3_Re\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Re\[2\] conv_complex.v(152) " "Inferred latch for \"sig3_Re\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Re\[3\] conv_complex.v(152) " "Inferred latch for \"sig3_Re\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Re\[4\] conv_complex.v(152) " "Inferred latch for \"sig3_Re\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Re\[5\] conv_complex.v(152) " "Inferred latch for \"sig3_Re\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Im\[0\] conv_complex.v(152) " "Inferred latch for \"sig3_Im\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Im\[1\] conv_complex.v(152) " "Inferred latch for \"sig3_Im\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Im\[2\] conv_complex.v(152) " "Inferred latch for \"sig3_Im\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Im\[3\] conv_complex.v(152) " "Inferred latch for \"sig3_Im\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Im\[4\] conv_complex.v(152) " "Inferred latch for \"sig3_Im\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig3_Im\[5\] conv_complex.v(152) " "Inferred latch for \"sig3_Im\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Re\[0\] conv_complex.v(152) " "Inferred latch for \"sig2_Re\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Re\[1\] conv_complex.v(152) " "Inferred latch for \"sig2_Re\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399698 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Re\[2\] conv_complex.v(152) " "Inferred latch for \"sig2_Re\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Re\[3\] conv_complex.v(152) " "Inferred latch for \"sig2_Re\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Re\[4\] conv_complex.v(152) " "Inferred latch for \"sig2_Re\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Re\[5\] conv_complex.v(152) " "Inferred latch for \"sig2_Re\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Im\[0\] conv_complex.v(152) " "Inferred latch for \"sig2_Im\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Im\[1\] conv_complex.v(152) " "Inferred latch for \"sig2_Im\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Im\[2\] conv_complex.v(152) " "Inferred latch for \"sig2_Im\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Im\[3\] conv_complex.v(152) " "Inferred latch for \"sig2_Im\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Im\[4\] conv_complex.v(152) " "Inferred latch for \"sig2_Im\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig2_Im\[5\] conv_complex.v(152) " "Inferred latch for \"sig2_Im\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Re\[0\] conv_complex.v(152) " "Inferred latch for \"sig1_Re\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Re\[1\] conv_complex.v(152) " "Inferred latch for \"sig1_Re\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Re\[2\] conv_complex.v(152) " "Inferred latch for \"sig1_Re\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Re\[3\] conv_complex.v(152) " "Inferred latch for \"sig1_Re\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Re\[4\] conv_complex.v(152) " "Inferred latch for \"sig1_Re\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Re\[5\] conv_complex.v(152) " "Inferred latch for \"sig1_Re\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Im\[0\] conv_complex.v(152) " "Inferred latch for \"sig1_Im\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Im\[1\] conv_complex.v(152) " "Inferred latch for \"sig1_Im\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Im\[2\] conv_complex.v(152) " "Inferred latch for \"sig1_Im\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Im\[3\] conv_complex.v(152) " "Inferred latch for \"sig1_Im\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Im\[4\] conv_complex.v(152) " "Inferred latch for \"sig1_Im\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig1_Im\[5\] conv_complex.v(152) " "Inferred latch for \"sig1_Im\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[0\] conv_complex.v(152) " "Inferred latch for \"conv\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1\] conv_complex.v(152) " "Inferred latch for \"conv\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[2\] conv_complex.v(152) " "Inferred latch for \"conv\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[3\] conv_complex.v(152) " "Inferred latch for \"conv\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[4\] conv_complex.v(152) " "Inferred latch for \"conv\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[5\] conv_complex.v(152) " "Inferred latch for \"conv\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399699 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[6\] conv_complex.v(152) " "Inferred latch for \"conv\[6\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[7\] conv_complex.v(152) " "Inferred latch for \"conv\[7\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[8\] conv_complex.v(152) " "Inferred latch for \"conv\[8\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[9\] conv_complex.v(152) " "Inferred latch for \"conv\[9\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[10\] conv_complex.v(152) " "Inferred latch for \"conv\[10\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[11\] conv_complex.v(152) " "Inferred latch for \"conv\[11\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[12\] conv_complex.v(152) " "Inferred latch for \"conv\[12\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[13\] conv_complex.v(152) " "Inferred latch for \"conv\[13\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[14\] conv_complex.v(152) " "Inferred latch for \"conv\[14\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[15\] conv_complex.v(152) " "Inferred latch for \"conv\[15\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[16\] conv_complex.v(152) " "Inferred latch for \"conv\[16\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[17\] conv_complex.v(152) " "Inferred latch for \"conv\[17\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[18\] conv_complex.v(152) " "Inferred latch for \"conv\[18\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[19\] conv_complex.v(152) " "Inferred latch for \"conv\[19\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[20\] conv_complex.v(152) " "Inferred latch for \"conv\[20\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[21\] conv_complex.v(152) " "Inferred latch for \"conv\[21\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[22\] conv_complex.v(152) " "Inferred latch for \"conv\[22\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[23\] conv_complex.v(152) " "Inferred latch for \"conv\[23\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[24\] conv_complex.v(152) " "Inferred latch for \"conv\[24\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[25\] conv_complex.v(152) " "Inferred latch for \"conv\[25\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[26\] conv_complex.v(152) " "Inferred latch for \"conv\[26\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[27\] conv_complex.v(152) " "Inferred latch for \"conv\[27\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[28\] conv_complex.v(152) " "Inferred latch for \"conv\[28\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399700 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[29\] conv_complex.v(152) " "Inferred latch for \"conv\[29\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[30\] conv_complex.v(152) " "Inferred latch for \"conv\[30\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[31\] conv_complex.v(152) " "Inferred latch for \"conv\[31\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[32\] conv_complex.v(152) " "Inferred latch for \"conv\[32\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[33\] conv_complex.v(152) " "Inferred latch for \"conv\[33\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[34\] conv_complex.v(152) " "Inferred latch for \"conv\[34\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[35\] conv_complex.v(152) " "Inferred latch for \"conv\[35\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[36\] conv_complex.v(152) " "Inferred latch for \"conv\[36\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[37\] conv_complex.v(152) " "Inferred latch for \"conv\[37\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[38\] conv_complex.v(152) " "Inferred latch for \"conv\[38\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[39\] conv_complex.v(152) " "Inferred latch for \"conv\[39\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[40\] conv_complex.v(152) " "Inferred latch for \"conv\[40\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[41\] conv_complex.v(152) " "Inferred latch for \"conv\[41\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[42\] conv_complex.v(152) " "Inferred latch for \"conv\[42\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[43\] conv_complex.v(152) " "Inferred latch for \"conv\[43\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[44\] conv_complex.v(152) " "Inferred latch for \"conv\[44\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[45\] conv_complex.v(152) " "Inferred latch for \"conv\[45\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[46\] conv_complex.v(152) " "Inferred latch for \"conv\[46\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[47\] conv_complex.v(152) " "Inferred latch for \"conv\[47\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[48\] conv_complex.v(152) " "Inferred latch for \"conv\[48\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[49\] conv_complex.v(152) " "Inferred latch for \"conv\[49\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[50\] conv_complex.v(152) " "Inferred latch for \"conv\[50\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[51\] conv_complex.v(152) " "Inferred latch for \"conv\[51\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[52\] conv_complex.v(152) " "Inferred latch for \"conv\[52\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[53\] conv_complex.v(152) " "Inferred latch for \"conv\[53\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[54\] conv_complex.v(152) " "Inferred latch for \"conv\[54\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[55\] conv_complex.v(152) " "Inferred latch for \"conv\[55\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399701 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[56\] conv_complex.v(152) " "Inferred latch for \"conv\[56\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[57\] conv_complex.v(152) " "Inferred latch for \"conv\[57\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[58\] conv_complex.v(152) " "Inferred latch for \"conv\[58\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[59\] conv_complex.v(152) " "Inferred latch for \"conv\[59\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[60\] conv_complex.v(152) " "Inferred latch for \"conv\[60\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[61\] conv_complex.v(152) " "Inferred latch for \"conv\[61\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[62\] conv_complex.v(152) " "Inferred latch for \"conv\[62\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[63\] conv_complex.v(152) " "Inferred latch for \"conv\[63\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[64\] conv_complex.v(152) " "Inferred latch for \"conv\[64\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[65\] conv_complex.v(152) " "Inferred latch for \"conv\[65\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[66\] conv_complex.v(152) " "Inferred latch for \"conv\[66\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[67\] conv_complex.v(152) " "Inferred latch for \"conv\[67\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[68\] conv_complex.v(152) " "Inferred latch for \"conv\[68\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[69\] conv_complex.v(152) " "Inferred latch for \"conv\[69\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[70\] conv_complex.v(152) " "Inferred latch for \"conv\[70\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[71\] conv_complex.v(152) " "Inferred latch for \"conv\[71\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[72\] conv_complex.v(152) " "Inferred latch for \"conv\[72\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[73\] conv_complex.v(152) " "Inferred latch for \"conv\[73\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[74\] conv_complex.v(152) " "Inferred latch for \"conv\[74\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[75\] conv_complex.v(152) " "Inferred latch for \"conv\[75\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[76\] conv_complex.v(152) " "Inferred latch for \"conv\[76\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[77\] conv_complex.v(152) " "Inferred latch for \"conv\[77\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[78\] conv_complex.v(152) " "Inferred latch for \"conv\[78\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[79\] conv_complex.v(152) " "Inferred latch for \"conv\[79\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399702 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[80\] conv_complex.v(152) " "Inferred latch for \"conv\[80\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[81\] conv_complex.v(152) " "Inferred latch for \"conv\[81\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[82\] conv_complex.v(152) " "Inferred latch for \"conv\[82\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[83\] conv_complex.v(152) " "Inferred latch for \"conv\[83\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[84\] conv_complex.v(152) " "Inferred latch for \"conv\[84\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[85\] conv_complex.v(152) " "Inferred latch for \"conv\[85\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[86\] conv_complex.v(152) " "Inferred latch for \"conv\[86\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[87\] conv_complex.v(152) " "Inferred latch for \"conv\[87\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[88\] conv_complex.v(152) " "Inferred latch for \"conv\[88\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[89\] conv_complex.v(152) " "Inferred latch for \"conv\[89\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[90\] conv_complex.v(152) " "Inferred latch for \"conv\[90\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[91\] conv_complex.v(152) " "Inferred latch for \"conv\[91\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[92\] conv_complex.v(152) " "Inferred latch for \"conv\[92\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[93\] conv_complex.v(152) " "Inferred latch for \"conv\[93\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[94\] conv_complex.v(152) " "Inferred latch for \"conv\[94\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[95\] conv_complex.v(152) " "Inferred latch for \"conv\[95\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[96\] conv_complex.v(152) " "Inferred latch for \"conv\[96\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[97\] conv_complex.v(152) " "Inferred latch for \"conv\[97\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[98\] conv_complex.v(152) " "Inferred latch for \"conv\[98\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[99\] conv_complex.v(152) " "Inferred latch for \"conv\[99\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[100\] conv_complex.v(152) " "Inferred latch for \"conv\[100\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[101\] conv_complex.v(152) " "Inferred latch for \"conv\[101\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[102\] conv_complex.v(152) " "Inferred latch for \"conv\[102\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[103\] conv_complex.v(152) " "Inferred latch for \"conv\[103\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399703 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[104\] conv_complex.v(152) " "Inferred latch for \"conv\[104\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[105\] conv_complex.v(152) " "Inferred latch for \"conv\[105\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[106\] conv_complex.v(152) " "Inferred latch for \"conv\[106\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[107\] conv_complex.v(152) " "Inferred latch for \"conv\[107\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[108\] conv_complex.v(152) " "Inferred latch for \"conv\[108\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[109\] conv_complex.v(152) " "Inferred latch for \"conv\[109\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[110\] conv_complex.v(152) " "Inferred latch for \"conv\[110\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[111\] conv_complex.v(152) " "Inferred latch for \"conv\[111\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[112\] conv_complex.v(152) " "Inferred latch for \"conv\[112\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[113\] conv_complex.v(152) " "Inferred latch for \"conv\[113\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[114\] conv_complex.v(152) " "Inferred latch for \"conv\[114\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[115\] conv_complex.v(152) " "Inferred latch for \"conv\[115\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[116\] conv_complex.v(152) " "Inferred latch for \"conv\[116\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[117\] conv_complex.v(152) " "Inferred latch for \"conv\[117\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[118\] conv_complex.v(152) " "Inferred latch for \"conv\[118\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[119\] conv_complex.v(152) " "Inferred latch for \"conv\[119\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[120\] conv_complex.v(152) " "Inferred latch for \"conv\[120\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[121\] conv_complex.v(152) " "Inferred latch for \"conv\[121\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399704 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[122\] conv_complex.v(152) " "Inferred latch for \"conv\[122\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[123\] conv_complex.v(152) " "Inferred latch for \"conv\[123\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[124\] conv_complex.v(152) " "Inferred latch for \"conv\[124\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[125\] conv_complex.v(152) " "Inferred latch for \"conv\[125\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[126\] conv_complex.v(152) " "Inferred latch for \"conv\[126\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[127\] conv_complex.v(152) " "Inferred latch for \"conv\[127\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[128\] conv_complex.v(152) " "Inferred latch for \"conv\[128\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[129\] conv_complex.v(152) " "Inferred latch for \"conv\[129\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[130\] conv_complex.v(152) " "Inferred latch for \"conv\[130\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[131\] conv_complex.v(152) " "Inferred latch for \"conv\[131\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[132\] conv_complex.v(152) " "Inferred latch for \"conv\[132\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[133\] conv_complex.v(152) " "Inferred latch for \"conv\[133\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[134\] conv_complex.v(152) " "Inferred latch for \"conv\[134\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[135\] conv_complex.v(152) " "Inferred latch for \"conv\[135\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[136\] conv_complex.v(152) " "Inferred latch for \"conv\[136\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[137\] conv_complex.v(152) " "Inferred latch for \"conv\[137\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[138\] conv_complex.v(152) " "Inferred latch for \"conv\[138\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[139\] conv_complex.v(152) " "Inferred latch for \"conv\[139\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[140\] conv_complex.v(152) " "Inferred latch for \"conv\[140\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[141\] conv_complex.v(152) " "Inferred latch for \"conv\[141\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[142\] conv_complex.v(152) " "Inferred latch for \"conv\[142\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399705 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[143\] conv_complex.v(152) " "Inferred latch for \"conv\[143\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[144\] conv_complex.v(152) " "Inferred latch for \"conv\[144\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[145\] conv_complex.v(152) " "Inferred latch for \"conv\[145\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[146\] conv_complex.v(152) " "Inferred latch for \"conv\[146\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[147\] conv_complex.v(152) " "Inferred latch for \"conv\[147\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[148\] conv_complex.v(152) " "Inferred latch for \"conv\[148\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[149\] conv_complex.v(152) " "Inferred latch for \"conv\[149\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[150\] conv_complex.v(152) " "Inferred latch for \"conv\[150\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[151\] conv_complex.v(152) " "Inferred latch for \"conv\[151\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[152\] conv_complex.v(152) " "Inferred latch for \"conv\[152\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[153\] conv_complex.v(152) " "Inferred latch for \"conv\[153\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[154\] conv_complex.v(152) " "Inferred latch for \"conv\[154\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[155\] conv_complex.v(152) " "Inferred latch for \"conv\[155\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[156\] conv_complex.v(152) " "Inferred latch for \"conv\[156\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[157\] conv_complex.v(152) " "Inferred latch for \"conv\[157\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[158\] conv_complex.v(152) " "Inferred latch for \"conv\[158\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[159\] conv_complex.v(152) " "Inferred latch for \"conv\[159\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[160\] conv_complex.v(152) " "Inferred latch for \"conv\[160\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[161\] conv_complex.v(152) " "Inferred latch for \"conv\[161\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[162\] conv_complex.v(152) " "Inferred latch for \"conv\[162\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[163\] conv_complex.v(152) " "Inferred latch for \"conv\[163\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[164\] conv_complex.v(152) " "Inferred latch for \"conv\[164\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[165\] conv_complex.v(152) " "Inferred latch for \"conv\[165\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[166\] conv_complex.v(152) " "Inferred latch for \"conv\[166\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399706 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[167\] conv_complex.v(152) " "Inferred latch for \"conv\[167\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[168\] conv_complex.v(152) " "Inferred latch for \"conv\[168\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[169\] conv_complex.v(152) " "Inferred latch for \"conv\[169\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[170\] conv_complex.v(152) " "Inferred latch for \"conv\[170\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[171\] conv_complex.v(152) " "Inferred latch for \"conv\[171\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[172\] conv_complex.v(152) " "Inferred latch for \"conv\[172\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[173\] conv_complex.v(152) " "Inferred latch for \"conv\[173\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[174\] conv_complex.v(152) " "Inferred latch for \"conv\[174\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[175\] conv_complex.v(152) " "Inferred latch for \"conv\[175\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[176\] conv_complex.v(152) " "Inferred latch for \"conv\[176\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[177\] conv_complex.v(152) " "Inferred latch for \"conv\[177\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[178\] conv_complex.v(152) " "Inferred latch for \"conv\[178\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[179\] conv_complex.v(152) " "Inferred latch for \"conv\[179\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[180\] conv_complex.v(152) " "Inferred latch for \"conv\[180\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[181\] conv_complex.v(152) " "Inferred latch for \"conv\[181\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[182\] conv_complex.v(152) " "Inferred latch for \"conv\[182\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[183\] conv_complex.v(152) " "Inferred latch for \"conv\[183\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[184\] conv_complex.v(152) " "Inferred latch for \"conv\[184\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[185\] conv_complex.v(152) " "Inferred latch for \"conv\[185\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[186\] conv_complex.v(152) " "Inferred latch for \"conv\[186\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[187\] conv_complex.v(152) " "Inferred latch for \"conv\[187\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[188\] conv_complex.v(152) " "Inferred latch for \"conv\[188\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[189\] conv_complex.v(152) " "Inferred latch for \"conv\[189\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399707 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[190\] conv_complex.v(152) " "Inferred latch for \"conv\[190\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[191\] conv_complex.v(152) " "Inferred latch for \"conv\[191\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[192\] conv_complex.v(152) " "Inferred latch for \"conv\[192\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[193\] conv_complex.v(152) " "Inferred latch for \"conv\[193\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[194\] conv_complex.v(152) " "Inferred latch for \"conv\[194\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[195\] conv_complex.v(152) " "Inferred latch for \"conv\[195\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[196\] conv_complex.v(152) " "Inferred latch for \"conv\[196\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[197\] conv_complex.v(152) " "Inferred latch for \"conv\[197\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[198\] conv_complex.v(152) " "Inferred latch for \"conv\[198\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[199\] conv_complex.v(152) " "Inferred latch for \"conv\[199\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[200\] conv_complex.v(152) " "Inferred latch for \"conv\[200\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[201\] conv_complex.v(152) " "Inferred latch for \"conv\[201\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[202\] conv_complex.v(152) " "Inferred latch for \"conv\[202\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[203\] conv_complex.v(152) " "Inferred latch for \"conv\[203\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[204\] conv_complex.v(152) " "Inferred latch for \"conv\[204\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[205\] conv_complex.v(152) " "Inferred latch for \"conv\[205\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[206\] conv_complex.v(152) " "Inferred latch for \"conv\[206\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[207\] conv_complex.v(152) " "Inferred latch for \"conv\[207\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[208\] conv_complex.v(152) " "Inferred latch for \"conv\[208\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[209\] conv_complex.v(152) " "Inferred latch for \"conv\[209\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[210\] conv_complex.v(152) " "Inferred latch for \"conv\[210\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[211\] conv_complex.v(152) " "Inferred latch for \"conv\[211\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[212\] conv_complex.v(152) " "Inferred latch for \"conv\[212\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[213\] conv_complex.v(152) " "Inferred latch for \"conv\[213\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[214\] conv_complex.v(152) " "Inferred latch for \"conv\[214\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399708 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[215\] conv_complex.v(152) " "Inferred latch for \"conv\[215\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[216\] conv_complex.v(152) " "Inferred latch for \"conv\[216\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[217\] conv_complex.v(152) " "Inferred latch for \"conv\[217\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[218\] conv_complex.v(152) " "Inferred latch for \"conv\[218\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[219\] conv_complex.v(152) " "Inferred latch for \"conv\[219\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[220\] conv_complex.v(152) " "Inferred latch for \"conv\[220\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[221\] conv_complex.v(152) " "Inferred latch for \"conv\[221\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[222\] conv_complex.v(152) " "Inferred latch for \"conv\[222\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[223\] conv_complex.v(152) " "Inferred latch for \"conv\[223\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[224\] conv_complex.v(152) " "Inferred latch for \"conv\[224\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[225\] conv_complex.v(152) " "Inferred latch for \"conv\[225\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[226\] conv_complex.v(152) " "Inferred latch for \"conv\[226\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[227\] conv_complex.v(152) " "Inferred latch for \"conv\[227\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[228\] conv_complex.v(152) " "Inferred latch for \"conv\[228\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[229\] conv_complex.v(152) " "Inferred latch for \"conv\[229\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[230\] conv_complex.v(152) " "Inferred latch for \"conv\[230\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[231\] conv_complex.v(152) " "Inferred latch for \"conv\[231\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[232\] conv_complex.v(152) " "Inferred latch for \"conv\[232\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[233\] conv_complex.v(152) " "Inferred latch for \"conv\[233\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[234\] conv_complex.v(152) " "Inferred latch for \"conv\[234\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[235\] conv_complex.v(152) " "Inferred latch for \"conv\[235\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[236\] conv_complex.v(152) " "Inferred latch for \"conv\[236\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[237\] conv_complex.v(152) " "Inferred latch for \"conv\[237\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[238\] conv_complex.v(152) " "Inferred latch for \"conv\[238\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[239\] conv_complex.v(152) " "Inferred latch for \"conv\[239\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399709 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[240\] conv_complex.v(152) " "Inferred latch for \"conv\[240\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[241\] conv_complex.v(152) " "Inferred latch for \"conv\[241\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[242\] conv_complex.v(152) " "Inferred latch for \"conv\[242\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[243\] conv_complex.v(152) " "Inferred latch for \"conv\[243\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[244\] conv_complex.v(152) " "Inferred latch for \"conv\[244\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[245\] conv_complex.v(152) " "Inferred latch for \"conv\[245\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[246\] conv_complex.v(152) " "Inferred latch for \"conv\[246\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[247\] conv_complex.v(152) " "Inferred latch for \"conv\[247\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[248\] conv_complex.v(152) " "Inferred latch for \"conv\[248\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[249\] conv_complex.v(152) " "Inferred latch for \"conv\[249\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[250\] conv_complex.v(152) " "Inferred latch for \"conv\[250\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[251\] conv_complex.v(152) " "Inferred latch for \"conv\[251\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[252\] conv_complex.v(152) " "Inferred latch for \"conv\[252\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[253\] conv_complex.v(152) " "Inferred latch for \"conv\[253\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[254\] conv_complex.v(152) " "Inferred latch for \"conv\[254\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[255\] conv_complex.v(152) " "Inferred latch for \"conv\[255\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[256\] conv_complex.v(152) " "Inferred latch for \"conv\[256\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[257\] conv_complex.v(152) " "Inferred latch for \"conv\[257\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[258\] conv_complex.v(152) " "Inferred latch for \"conv\[258\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[259\] conv_complex.v(152) " "Inferred latch for \"conv\[259\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[260\] conv_complex.v(152) " "Inferred latch for \"conv\[260\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[261\] conv_complex.v(152) " "Inferred latch for \"conv\[261\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[262\] conv_complex.v(152) " "Inferred latch for \"conv\[262\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399710 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[263\] conv_complex.v(152) " "Inferred latch for \"conv\[263\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[264\] conv_complex.v(152) " "Inferred latch for \"conv\[264\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[265\] conv_complex.v(152) " "Inferred latch for \"conv\[265\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[266\] conv_complex.v(152) " "Inferred latch for \"conv\[266\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[267\] conv_complex.v(152) " "Inferred latch for \"conv\[267\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[268\] conv_complex.v(152) " "Inferred latch for \"conv\[268\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[269\] conv_complex.v(152) " "Inferred latch for \"conv\[269\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[270\] conv_complex.v(152) " "Inferred latch for \"conv\[270\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[271\] conv_complex.v(152) " "Inferred latch for \"conv\[271\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[272\] conv_complex.v(152) " "Inferred latch for \"conv\[272\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[273\] conv_complex.v(152) " "Inferred latch for \"conv\[273\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[274\] conv_complex.v(152) " "Inferred latch for \"conv\[274\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[275\] conv_complex.v(152) " "Inferred latch for \"conv\[275\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[276\] conv_complex.v(152) " "Inferred latch for \"conv\[276\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[277\] conv_complex.v(152) " "Inferred latch for \"conv\[277\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[278\] conv_complex.v(152) " "Inferred latch for \"conv\[278\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[279\] conv_complex.v(152) " "Inferred latch for \"conv\[279\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[280\] conv_complex.v(152) " "Inferred latch for \"conv\[280\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[281\] conv_complex.v(152) " "Inferred latch for \"conv\[281\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[282\] conv_complex.v(152) " "Inferred latch for \"conv\[282\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[283\] conv_complex.v(152) " "Inferred latch for \"conv\[283\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[284\] conv_complex.v(152) " "Inferred latch for \"conv\[284\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[285\] conv_complex.v(152) " "Inferred latch for \"conv\[285\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399711 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[286\] conv_complex.v(152) " "Inferred latch for \"conv\[286\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[287\] conv_complex.v(152) " "Inferred latch for \"conv\[287\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[288\] conv_complex.v(152) " "Inferred latch for \"conv\[288\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[289\] conv_complex.v(152) " "Inferred latch for \"conv\[289\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[290\] conv_complex.v(152) " "Inferred latch for \"conv\[290\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[291\] conv_complex.v(152) " "Inferred latch for \"conv\[291\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[292\] conv_complex.v(152) " "Inferred latch for \"conv\[292\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[293\] conv_complex.v(152) " "Inferred latch for \"conv\[293\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[294\] conv_complex.v(152) " "Inferred latch for \"conv\[294\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[295\] conv_complex.v(152) " "Inferred latch for \"conv\[295\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[296\] conv_complex.v(152) " "Inferred latch for \"conv\[296\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[297\] conv_complex.v(152) " "Inferred latch for \"conv\[297\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[298\] conv_complex.v(152) " "Inferred latch for \"conv\[298\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[299\] conv_complex.v(152) " "Inferred latch for \"conv\[299\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[300\] conv_complex.v(152) " "Inferred latch for \"conv\[300\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[301\] conv_complex.v(152) " "Inferred latch for \"conv\[301\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[302\] conv_complex.v(152) " "Inferred latch for \"conv\[302\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[303\] conv_complex.v(152) " "Inferred latch for \"conv\[303\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[304\] conv_complex.v(152) " "Inferred latch for \"conv\[304\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[305\] conv_complex.v(152) " "Inferred latch for \"conv\[305\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[306\] conv_complex.v(152) " "Inferred latch for \"conv\[306\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399712 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[307\] conv_complex.v(152) " "Inferred latch for \"conv\[307\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[308\] conv_complex.v(152) " "Inferred latch for \"conv\[308\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[309\] conv_complex.v(152) " "Inferred latch for \"conv\[309\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[310\] conv_complex.v(152) " "Inferred latch for \"conv\[310\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[311\] conv_complex.v(152) " "Inferred latch for \"conv\[311\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[312\] conv_complex.v(152) " "Inferred latch for \"conv\[312\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[313\] conv_complex.v(152) " "Inferred latch for \"conv\[313\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[314\] conv_complex.v(152) " "Inferred latch for \"conv\[314\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[315\] conv_complex.v(152) " "Inferred latch for \"conv\[315\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[316\] conv_complex.v(152) " "Inferred latch for \"conv\[316\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[317\] conv_complex.v(152) " "Inferred latch for \"conv\[317\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[318\] conv_complex.v(152) " "Inferred latch for \"conv\[318\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[319\] conv_complex.v(152) " "Inferred latch for \"conv\[319\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[320\] conv_complex.v(152) " "Inferred latch for \"conv\[320\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[321\] conv_complex.v(152) " "Inferred latch for \"conv\[321\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[322\] conv_complex.v(152) " "Inferred latch for \"conv\[322\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[323\] conv_complex.v(152) " "Inferred latch for \"conv\[323\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[324\] conv_complex.v(152) " "Inferred latch for \"conv\[324\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[325\] conv_complex.v(152) " "Inferred latch for \"conv\[325\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399713 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[326\] conv_complex.v(152) " "Inferred latch for \"conv\[326\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[327\] conv_complex.v(152) " "Inferred latch for \"conv\[327\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[328\] conv_complex.v(152) " "Inferred latch for \"conv\[328\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[329\] conv_complex.v(152) " "Inferred latch for \"conv\[329\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[330\] conv_complex.v(152) " "Inferred latch for \"conv\[330\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[331\] conv_complex.v(152) " "Inferred latch for \"conv\[331\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[332\] conv_complex.v(152) " "Inferred latch for \"conv\[332\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[333\] conv_complex.v(152) " "Inferred latch for \"conv\[333\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[334\] conv_complex.v(152) " "Inferred latch for \"conv\[334\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[335\] conv_complex.v(152) " "Inferred latch for \"conv\[335\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[336\] conv_complex.v(152) " "Inferred latch for \"conv\[336\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[337\] conv_complex.v(152) " "Inferred latch for \"conv\[337\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[338\] conv_complex.v(152) " "Inferred latch for \"conv\[338\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[339\] conv_complex.v(152) " "Inferred latch for \"conv\[339\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[340\] conv_complex.v(152) " "Inferred latch for \"conv\[340\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[341\] conv_complex.v(152) " "Inferred latch for \"conv\[341\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[342\] conv_complex.v(152) " "Inferred latch for \"conv\[342\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[343\] conv_complex.v(152) " "Inferred latch for \"conv\[343\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[344\] conv_complex.v(152) " "Inferred latch for \"conv\[344\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[345\] conv_complex.v(152) " "Inferred latch for \"conv\[345\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[346\] conv_complex.v(152) " "Inferred latch for \"conv\[346\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399714 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[347\] conv_complex.v(152) " "Inferred latch for \"conv\[347\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[348\] conv_complex.v(152) " "Inferred latch for \"conv\[348\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[349\] conv_complex.v(152) " "Inferred latch for \"conv\[349\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[350\] conv_complex.v(152) " "Inferred latch for \"conv\[350\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[351\] conv_complex.v(152) " "Inferred latch for \"conv\[351\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[352\] conv_complex.v(152) " "Inferred latch for \"conv\[352\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[353\] conv_complex.v(152) " "Inferred latch for \"conv\[353\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[354\] conv_complex.v(152) " "Inferred latch for \"conv\[354\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[355\] conv_complex.v(152) " "Inferred latch for \"conv\[355\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[356\] conv_complex.v(152) " "Inferred latch for \"conv\[356\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[357\] conv_complex.v(152) " "Inferred latch for \"conv\[357\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[358\] conv_complex.v(152) " "Inferred latch for \"conv\[358\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[359\] conv_complex.v(152) " "Inferred latch for \"conv\[359\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[360\] conv_complex.v(152) " "Inferred latch for \"conv\[360\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[361\] conv_complex.v(152) " "Inferred latch for \"conv\[361\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[362\] conv_complex.v(152) " "Inferred latch for \"conv\[362\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[363\] conv_complex.v(152) " "Inferred latch for \"conv\[363\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[364\] conv_complex.v(152) " "Inferred latch for \"conv\[364\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[365\] conv_complex.v(152) " "Inferred latch for \"conv\[365\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[366\] conv_complex.v(152) " "Inferred latch for \"conv\[366\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[367\] conv_complex.v(152) " "Inferred latch for \"conv\[367\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[368\] conv_complex.v(152) " "Inferred latch for \"conv\[368\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399715 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[369\] conv_complex.v(152) " "Inferred latch for \"conv\[369\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[370\] conv_complex.v(152) " "Inferred latch for \"conv\[370\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[371\] conv_complex.v(152) " "Inferred latch for \"conv\[371\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[372\] conv_complex.v(152) " "Inferred latch for \"conv\[372\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[373\] conv_complex.v(152) " "Inferred latch for \"conv\[373\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[374\] conv_complex.v(152) " "Inferred latch for \"conv\[374\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[375\] conv_complex.v(152) " "Inferred latch for \"conv\[375\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[376\] conv_complex.v(152) " "Inferred latch for \"conv\[376\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[377\] conv_complex.v(152) " "Inferred latch for \"conv\[377\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[378\] conv_complex.v(152) " "Inferred latch for \"conv\[378\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[379\] conv_complex.v(152) " "Inferred latch for \"conv\[379\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[380\] conv_complex.v(152) " "Inferred latch for \"conv\[380\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[381\] conv_complex.v(152) " "Inferred latch for \"conv\[381\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[382\] conv_complex.v(152) " "Inferred latch for \"conv\[382\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[383\] conv_complex.v(152) " "Inferred latch for \"conv\[383\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[384\] conv_complex.v(152) " "Inferred latch for \"conv\[384\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[385\] conv_complex.v(152) " "Inferred latch for \"conv\[385\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[386\] conv_complex.v(152) " "Inferred latch for \"conv\[386\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[387\] conv_complex.v(152) " "Inferred latch for \"conv\[387\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[388\] conv_complex.v(152) " "Inferred latch for \"conv\[388\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[389\] conv_complex.v(152) " "Inferred latch for \"conv\[389\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[390\] conv_complex.v(152) " "Inferred latch for \"conv\[390\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[391\] conv_complex.v(152) " "Inferred latch for \"conv\[391\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399716 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[392\] conv_complex.v(152) " "Inferred latch for \"conv\[392\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[393\] conv_complex.v(152) " "Inferred latch for \"conv\[393\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[394\] conv_complex.v(152) " "Inferred latch for \"conv\[394\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[395\] conv_complex.v(152) " "Inferred latch for \"conv\[395\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[396\] conv_complex.v(152) " "Inferred latch for \"conv\[396\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[397\] conv_complex.v(152) " "Inferred latch for \"conv\[397\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[398\] conv_complex.v(152) " "Inferred latch for \"conv\[398\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[399\] conv_complex.v(152) " "Inferred latch for \"conv\[399\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[400\] conv_complex.v(152) " "Inferred latch for \"conv\[400\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[401\] conv_complex.v(152) " "Inferred latch for \"conv\[401\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[402\] conv_complex.v(152) " "Inferred latch for \"conv\[402\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[403\] conv_complex.v(152) " "Inferred latch for \"conv\[403\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[404\] conv_complex.v(152) " "Inferred latch for \"conv\[404\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[405\] conv_complex.v(152) " "Inferred latch for \"conv\[405\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[406\] conv_complex.v(152) " "Inferred latch for \"conv\[406\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[407\] conv_complex.v(152) " "Inferred latch for \"conv\[407\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[408\] conv_complex.v(152) " "Inferred latch for \"conv\[408\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[409\] conv_complex.v(152) " "Inferred latch for \"conv\[409\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[410\] conv_complex.v(152) " "Inferred latch for \"conv\[410\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[411\] conv_complex.v(152) " "Inferred latch for \"conv\[411\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[412\] conv_complex.v(152) " "Inferred latch for \"conv\[412\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399717 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[413\] conv_complex.v(152) " "Inferred latch for \"conv\[413\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[414\] conv_complex.v(152) " "Inferred latch for \"conv\[414\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[415\] conv_complex.v(152) " "Inferred latch for \"conv\[415\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[416\] conv_complex.v(152) " "Inferred latch for \"conv\[416\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[417\] conv_complex.v(152) " "Inferred latch for \"conv\[417\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[418\] conv_complex.v(152) " "Inferred latch for \"conv\[418\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[419\] conv_complex.v(152) " "Inferred latch for \"conv\[419\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[420\] conv_complex.v(152) " "Inferred latch for \"conv\[420\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[421\] conv_complex.v(152) " "Inferred latch for \"conv\[421\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[422\] conv_complex.v(152) " "Inferred latch for \"conv\[422\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[423\] conv_complex.v(152) " "Inferred latch for \"conv\[423\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[424\] conv_complex.v(152) " "Inferred latch for \"conv\[424\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[425\] conv_complex.v(152) " "Inferred latch for \"conv\[425\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[426\] conv_complex.v(152) " "Inferred latch for \"conv\[426\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[427\] conv_complex.v(152) " "Inferred latch for \"conv\[427\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[428\] conv_complex.v(152) " "Inferred latch for \"conv\[428\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[429\] conv_complex.v(152) " "Inferred latch for \"conv\[429\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[430\] conv_complex.v(152) " "Inferred latch for \"conv\[430\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[431\] conv_complex.v(152) " "Inferred latch for \"conv\[431\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[432\] conv_complex.v(152) " "Inferred latch for \"conv\[432\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[433\] conv_complex.v(152) " "Inferred latch for \"conv\[433\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[434\] conv_complex.v(152) " "Inferred latch for \"conv\[434\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[435\] conv_complex.v(152) " "Inferred latch for \"conv\[435\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399718 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[436\] conv_complex.v(152) " "Inferred latch for \"conv\[436\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[437\] conv_complex.v(152) " "Inferred latch for \"conv\[437\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[438\] conv_complex.v(152) " "Inferred latch for \"conv\[438\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[439\] conv_complex.v(152) " "Inferred latch for \"conv\[439\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[440\] conv_complex.v(152) " "Inferred latch for \"conv\[440\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[441\] conv_complex.v(152) " "Inferred latch for \"conv\[441\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[442\] conv_complex.v(152) " "Inferred latch for \"conv\[442\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[443\] conv_complex.v(152) " "Inferred latch for \"conv\[443\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[444\] conv_complex.v(152) " "Inferred latch for \"conv\[444\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[445\] conv_complex.v(152) " "Inferred latch for \"conv\[445\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[446\] conv_complex.v(152) " "Inferred latch for \"conv\[446\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[447\] conv_complex.v(152) " "Inferred latch for \"conv\[447\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[448\] conv_complex.v(152) " "Inferred latch for \"conv\[448\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[449\] conv_complex.v(152) " "Inferred latch for \"conv\[449\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[450\] conv_complex.v(152) " "Inferred latch for \"conv\[450\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[451\] conv_complex.v(152) " "Inferred latch for \"conv\[451\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[452\] conv_complex.v(152) " "Inferred latch for \"conv\[452\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[453\] conv_complex.v(152) " "Inferred latch for \"conv\[453\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[454\] conv_complex.v(152) " "Inferred latch for \"conv\[454\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[455\] conv_complex.v(152) " "Inferred latch for \"conv\[455\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[456\] conv_complex.v(152) " "Inferred latch for \"conv\[456\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[457\] conv_complex.v(152) " "Inferred latch for \"conv\[457\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399719 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[458\] conv_complex.v(152) " "Inferred latch for \"conv\[458\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[459\] conv_complex.v(152) " "Inferred latch for \"conv\[459\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[460\] conv_complex.v(152) " "Inferred latch for \"conv\[460\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[461\] conv_complex.v(152) " "Inferred latch for \"conv\[461\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[462\] conv_complex.v(152) " "Inferred latch for \"conv\[462\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[463\] conv_complex.v(152) " "Inferred latch for \"conv\[463\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[464\] conv_complex.v(152) " "Inferred latch for \"conv\[464\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[465\] conv_complex.v(152) " "Inferred latch for \"conv\[465\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[466\] conv_complex.v(152) " "Inferred latch for \"conv\[466\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[467\] conv_complex.v(152) " "Inferred latch for \"conv\[467\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[468\] conv_complex.v(152) " "Inferred latch for \"conv\[468\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[469\] conv_complex.v(152) " "Inferred latch for \"conv\[469\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[470\] conv_complex.v(152) " "Inferred latch for \"conv\[470\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[471\] conv_complex.v(152) " "Inferred latch for \"conv\[471\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[472\] conv_complex.v(152) " "Inferred latch for \"conv\[472\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[473\] conv_complex.v(152) " "Inferred latch for \"conv\[473\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[474\] conv_complex.v(152) " "Inferred latch for \"conv\[474\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[475\] conv_complex.v(152) " "Inferred latch for \"conv\[475\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[476\] conv_complex.v(152) " "Inferred latch for \"conv\[476\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[477\] conv_complex.v(152) " "Inferred latch for \"conv\[477\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[478\] conv_complex.v(152) " "Inferred latch for \"conv\[478\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[479\] conv_complex.v(152) " "Inferred latch for \"conv\[479\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399720 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[480\] conv_complex.v(152) " "Inferred latch for \"conv\[480\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[481\] conv_complex.v(152) " "Inferred latch for \"conv\[481\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[482\] conv_complex.v(152) " "Inferred latch for \"conv\[482\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[483\] conv_complex.v(152) " "Inferred latch for \"conv\[483\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[484\] conv_complex.v(152) " "Inferred latch for \"conv\[484\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[485\] conv_complex.v(152) " "Inferred latch for \"conv\[485\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[486\] conv_complex.v(152) " "Inferred latch for \"conv\[486\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[487\] conv_complex.v(152) " "Inferred latch for \"conv\[487\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[488\] conv_complex.v(152) " "Inferred latch for \"conv\[488\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[489\] conv_complex.v(152) " "Inferred latch for \"conv\[489\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[490\] conv_complex.v(152) " "Inferred latch for \"conv\[490\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[491\] conv_complex.v(152) " "Inferred latch for \"conv\[491\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[492\] conv_complex.v(152) " "Inferred latch for \"conv\[492\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[493\] conv_complex.v(152) " "Inferred latch for \"conv\[493\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[494\] conv_complex.v(152) " "Inferred latch for \"conv\[494\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[495\] conv_complex.v(152) " "Inferred latch for \"conv\[495\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[496\] conv_complex.v(152) " "Inferred latch for \"conv\[496\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[497\] conv_complex.v(152) " "Inferred latch for \"conv\[497\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[498\] conv_complex.v(152) " "Inferred latch for \"conv\[498\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[499\] conv_complex.v(152) " "Inferred latch for \"conv\[499\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[500\] conv_complex.v(152) " "Inferred latch for \"conv\[500\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[501\] conv_complex.v(152) " "Inferred latch for \"conv\[501\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[502\] conv_complex.v(152) " "Inferred latch for \"conv\[502\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399721 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[503\] conv_complex.v(152) " "Inferred latch for \"conv\[503\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[504\] conv_complex.v(152) " "Inferred latch for \"conv\[504\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[505\] conv_complex.v(152) " "Inferred latch for \"conv\[505\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[506\] conv_complex.v(152) " "Inferred latch for \"conv\[506\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[507\] conv_complex.v(152) " "Inferred latch for \"conv\[507\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[508\] conv_complex.v(152) " "Inferred latch for \"conv\[508\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[509\] conv_complex.v(152) " "Inferred latch for \"conv\[509\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[510\] conv_complex.v(152) " "Inferred latch for \"conv\[510\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[511\] conv_complex.v(152) " "Inferred latch for \"conv\[511\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[512\] conv_complex.v(152) " "Inferred latch for \"conv\[512\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[513\] conv_complex.v(152) " "Inferred latch for \"conv\[513\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[514\] conv_complex.v(152) " "Inferred latch for \"conv\[514\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[515\] conv_complex.v(152) " "Inferred latch for \"conv\[515\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[516\] conv_complex.v(152) " "Inferred latch for \"conv\[516\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[517\] conv_complex.v(152) " "Inferred latch for \"conv\[517\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[518\] conv_complex.v(152) " "Inferred latch for \"conv\[518\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[519\] conv_complex.v(152) " "Inferred latch for \"conv\[519\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[520\] conv_complex.v(152) " "Inferred latch for \"conv\[520\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[521\] conv_complex.v(152) " "Inferred latch for \"conv\[521\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[522\] conv_complex.v(152) " "Inferred latch for \"conv\[522\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[523\] conv_complex.v(152) " "Inferred latch for \"conv\[523\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[524\] conv_complex.v(152) " "Inferred latch for \"conv\[524\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[525\] conv_complex.v(152) " "Inferred latch for \"conv\[525\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399722 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[526\] conv_complex.v(152) " "Inferred latch for \"conv\[526\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[527\] conv_complex.v(152) " "Inferred latch for \"conv\[527\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[528\] conv_complex.v(152) " "Inferred latch for \"conv\[528\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[529\] conv_complex.v(152) " "Inferred latch for \"conv\[529\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[530\] conv_complex.v(152) " "Inferred latch for \"conv\[530\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[531\] conv_complex.v(152) " "Inferred latch for \"conv\[531\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[532\] conv_complex.v(152) " "Inferred latch for \"conv\[532\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[533\] conv_complex.v(152) " "Inferred latch for \"conv\[533\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[534\] conv_complex.v(152) " "Inferred latch for \"conv\[534\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[535\] conv_complex.v(152) " "Inferred latch for \"conv\[535\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[536\] conv_complex.v(152) " "Inferred latch for \"conv\[536\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[537\] conv_complex.v(152) " "Inferred latch for \"conv\[537\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[538\] conv_complex.v(152) " "Inferred latch for \"conv\[538\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[539\] conv_complex.v(152) " "Inferred latch for \"conv\[539\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[540\] conv_complex.v(152) " "Inferred latch for \"conv\[540\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[541\] conv_complex.v(152) " "Inferred latch for \"conv\[541\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[542\] conv_complex.v(152) " "Inferred latch for \"conv\[542\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[543\] conv_complex.v(152) " "Inferred latch for \"conv\[543\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[544\] conv_complex.v(152) " "Inferred latch for \"conv\[544\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399723 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[545\] conv_complex.v(152) " "Inferred latch for \"conv\[545\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[546\] conv_complex.v(152) " "Inferred latch for \"conv\[546\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[547\] conv_complex.v(152) " "Inferred latch for \"conv\[547\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[548\] conv_complex.v(152) " "Inferred latch for \"conv\[548\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[549\] conv_complex.v(152) " "Inferred latch for \"conv\[549\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[550\] conv_complex.v(152) " "Inferred latch for \"conv\[550\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[551\] conv_complex.v(152) " "Inferred latch for \"conv\[551\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[552\] conv_complex.v(152) " "Inferred latch for \"conv\[552\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[553\] conv_complex.v(152) " "Inferred latch for \"conv\[553\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[554\] conv_complex.v(152) " "Inferred latch for \"conv\[554\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[555\] conv_complex.v(152) " "Inferred latch for \"conv\[555\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[556\] conv_complex.v(152) " "Inferred latch for \"conv\[556\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[557\] conv_complex.v(152) " "Inferred latch for \"conv\[557\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[558\] conv_complex.v(152) " "Inferred latch for \"conv\[558\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[559\] conv_complex.v(152) " "Inferred latch for \"conv\[559\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[560\] conv_complex.v(152) " "Inferred latch for \"conv\[560\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[561\] conv_complex.v(152) " "Inferred latch for \"conv\[561\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[562\] conv_complex.v(152) " "Inferred latch for \"conv\[562\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[563\] conv_complex.v(152) " "Inferred latch for \"conv\[563\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[564\] conv_complex.v(152) " "Inferred latch for \"conv\[564\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[565\] conv_complex.v(152) " "Inferred latch for \"conv\[565\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399724 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[566\] conv_complex.v(152) " "Inferred latch for \"conv\[566\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[567\] conv_complex.v(152) " "Inferred latch for \"conv\[567\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[568\] conv_complex.v(152) " "Inferred latch for \"conv\[568\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[569\] conv_complex.v(152) " "Inferred latch for \"conv\[569\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[570\] conv_complex.v(152) " "Inferred latch for \"conv\[570\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[571\] conv_complex.v(152) " "Inferred latch for \"conv\[571\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[572\] conv_complex.v(152) " "Inferred latch for \"conv\[572\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[573\] conv_complex.v(152) " "Inferred latch for \"conv\[573\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[574\] conv_complex.v(152) " "Inferred latch for \"conv\[574\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[575\] conv_complex.v(152) " "Inferred latch for \"conv\[575\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[576\] conv_complex.v(152) " "Inferred latch for \"conv\[576\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[577\] conv_complex.v(152) " "Inferred latch for \"conv\[577\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[578\] conv_complex.v(152) " "Inferred latch for \"conv\[578\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[579\] conv_complex.v(152) " "Inferred latch for \"conv\[579\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[580\] conv_complex.v(152) " "Inferred latch for \"conv\[580\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[581\] conv_complex.v(152) " "Inferred latch for \"conv\[581\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[582\] conv_complex.v(152) " "Inferred latch for \"conv\[582\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[583\] conv_complex.v(152) " "Inferred latch for \"conv\[583\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[584\] conv_complex.v(152) " "Inferred latch for \"conv\[584\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[585\] conv_complex.v(152) " "Inferred latch for \"conv\[585\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[586\] conv_complex.v(152) " "Inferred latch for \"conv\[586\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[587\] conv_complex.v(152) " "Inferred latch for \"conv\[587\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399725 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[588\] conv_complex.v(152) " "Inferred latch for \"conv\[588\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[589\] conv_complex.v(152) " "Inferred latch for \"conv\[589\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[590\] conv_complex.v(152) " "Inferred latch for \"conv\[590\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[591\] conv_complex.v(152) " "Inferred latch for \"conv\[591\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[592\] conv_complex.v(152) " "Inferred latch for \"conv\[592\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[593\] conv_complex.v(152) " "Inferred latch for \"conv\[593\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[594\] conv_complex.v(152) " "Inferred latch for \"conv\[594\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[595\] conv_complex.v(152) " "Inferred latch for \"conv\[595\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[596\] conv_complex.v(152) " "Inferred latch for \"conv\[596\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[597\] conv_complex.v(152) " "Inferred latch for \"conv\[597\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[598\] conv_complex.v(152) " "Inferred latch for \"conv\[598\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[599\] conv_complex.v(152) " "Inferred latch for \"conv\[599\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[600\] conv_complex.v(152) " "Inferred latch for \"conv\[600\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[601\] conv_complex.v(152) " "Inferred latch for \"conv\[601\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[602\] conv_complex.v(152) " "Inferred latch for \"conv\[602\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[603\] conv_complex.v(152) " "Inferred latch for \"conv\[603\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[604\] conv_complex.v(152) " "Inferred latch for \"conv\[604\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[605\] conv_complex.v(152) " "Inferred latch for \"conv\[605\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[606\] conv_complex.v(152) " "Inferred latch for \"conv\[606\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399726 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[607\] conv_complex.v(152) " "Inferred latch for \"conv\[607\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[608\] conv_complex.v(152) " "Inferred latch for \"conv\[608\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[609\] conv_complex.v(152) " "Inferred latch for \"conv\[609\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[610\] conv_complex.v(152) " "Inferred latch for \"conv\[610\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[611\] conv_complex.v(152) " "Inferred latch for \"conv\[611\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[612\] conv_complex.v(152) " "Inferred latch for \"conv\[612\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[613\] conv_complex.v(152) " "Inferred latch for \"conv\[613\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[614\] conv_complex.v(152) " "Inferred latch for \"conv\[614\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[615\] conv_complex.v(152) " "Inferred latch for \"conv\[615\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[616\] conv_complex.v(152) " "Inferred latch for \"conv\[616\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[617\] conv_complex.v(152) " "Inferred latch for \"conv\[617\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[618\] conv_complex.v(152) " "Inferred latch for \"conv\[618\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[619\] conv_complex.v(152) " "Inferred latch for \"conv\[619\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[620\] conv_complex.v(152) " "Inferred latch for \"conv\[620\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[621\] conv_complex.v(152) " "Inferred latch for \"conv\[621\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[622\] conv_complex.v(152) " "Inferred latch for \"conv\[622\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[623\] conv_complex.v(152) " "Inferred latch for \"conv\[623\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[624\] conv_complex.v(152) " "Inferred latch for \"conv\[624\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[625\] conv_complex.v(152) " "Inferred latch for \"conv\[625\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[626\] conv_complex.v(152) " "Inferred latch for \"conv\[626\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399727 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[627\] conv_complex.v(152) " "Inferred latch for \"conv\[627\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[628\] conv_complex.v(152) " "Inferred latch for \"conv\[628\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[629\] conv_complex.v(152) " "Inferred latch for \"conv\[629\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[630\] conv_complex.v(152) " "Inferred latch for \"conv\[630\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[631\] conv_complex.v(152) " "Inferred latch for \"conv\[631\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[632\] conv_complex.v(152) " "Inferred latch for \"conv\[632\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[633\] conv_complex.v(152) " "Inferred latch for \"conv\[633\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[634\] conv_complex.v(152) " "Inferred latch for \"conv\[634\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[635\] conv_complex.v(152) " "Inferred latch for \"conv\[635\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[636\] conv_complex.v(152) " "Inferred latch for \"conv\[636\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[637\] conv_complex.v(152) " "Inferred latch for \"conv\[637\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[638\] conv_complex.v(152) " "Inferred latch for \"conv\[638\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[639\] conv_complex.v(152) " "Inferred latch for \"conv\[639\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[640\] conv_complex.v(152) " "Inferred latch for \"conv\[640\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[641\] conv_complex.v(152) " "Inferred latch for \"conv\[641\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[642\] conv_complex.v(152) " "Inferred latch for \"conv\[642\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[643\] conv_complex.v(152) " "Inferred latch for \"conv\[643\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[644\] conv_complex.v(152) " "Inferred latch for \"conv\[644\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[645\] conv_complex.v(152) " "Inferred latch for \"conv\[645\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[646\] conv_complex.v(152) " "Inferred latch for \"conv\[646\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399728 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[647\] conv_complex.v(152) " "Inferred latch for \"conv\[647\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[648\] conv_complex.v(152) " "Inferred latch for \"conv\[648\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[649\] conv_complex.v(152) " "Inferred latch for \"conv\[649\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[650\] conv_complex.v(152) " "Inferred latch for \"conv\[650\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[651\] conv_complex.v(152) " "Inferred latch for \"conv\[651\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[652\] conv_complex.v(152) " "Inferred latch for \"conv\[652\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[653\] conv_complex.v(152) " "Inferred latch for \"conv\[653\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[654\] conv_complex.v(152) " "Inferred latch for \"conv\[654\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[655\] conv_complex.v(152) " "Inferred latch for \"conv\[655\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[656\] conv_complex.v(152) " "Inferred latch for \"conv\[656\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[657\] conv_complex.v(152) " "Inferred latch for \"conv\[657\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[658\] conv_complex.v(152) " "Inferred latch for \"conv\[658\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[659\] conv_complex.v(152) " "Inferred latch for \"conv\[659\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[660\] conv_complex.v(152) " "Inferred latch for \"conv\[660\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[661\] conv_complex.v(152) " "Inferred latch for \"conv\[661\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[662\] conv_complex.v(152) " "Inferred latch for \"conv\[662\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[663\] conv_complex.v(152) " "Inferred latch for \"conv\[663\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[664\] conv_complex.v(152) " "Inferred latch for \"conv\[664\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[665\] conv_complex.v(152) " "Inferred latch for \"conv\[665\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[666\] conv_complex.v(152) " "Inferred latch for \"conv\[666\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[667\] conv_complex.v(152) " "Inferred latch for \"conv\[667\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[668\] conv_complex.v(152) " "Inferred latch for \"conv\[668\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399729 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[669\] conv_complex.v(152) " "Inferred latch for \"conv\[669\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[670\] conv_complex.v(152) " "Inferred latch for \"conv\[670\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[671\] conv_complex.v(152) " "Inferred latch for \"conv\[671\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[672\] conv_complex.v(152) " "Inferred latch for \"conv\[672\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[673\] conv_complex.v(152) " "Inferred latch for \"conv\[673\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[674\] conv_complex.v(152) " "Inferred latch for \"conv\[674\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[675\] conv_complex.v(152) " "Inferred latch for \"conv\[675\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[676\] conv_complex.v(152) " "Inferred latch for \"conv\[676\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[677\] conv_complex.v(152) " "Inferred latch for \"conv\[677\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[678\] conv_complex.v(152) " "Inferred latch for \"conv\[678\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[679\] conv_complex.v(152) " "Inferred latch for \"conv\[679\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[680\] conv_complex.v(152) " "Inferred latch for \"conv\[680\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[681\] conv_complex.v(152) " "Inferred latch for \"conv\[681\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[682\] conv_complex.v(152) " "Inferred latch for \"conv\[682\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[683\] conv_complex.v(152) " "Inferred latch for \"conv\[683\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[684\] conv_complex.v(152) " "Inferred latch for \"conv\[684\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[685\] conv_complex.v(152) " "Inferred latch for \"conv\[685\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[686\] conv_complex.v(152) " "Inferred latch for \"conv\[686\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[687\] conv_complex.v(152) " "Inferred latch for \"conv\[687\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[688\] conv_complex.v(152) " "Inferred latch for \"conv\[688\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[689\] conv_complex.v(152) " "Inferred latch for \"conv\[689\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399730 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[690\] conv_complex.v(152) " "Inferred latch for \"conv\[690\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[691\] conv_complex.v(152) " "Inferred latch for \"conv\[691\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[692\] conv_complex.v(152) " "Inferred latch for \"conv\[692\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[693\] conv_complex.v(152) " "Inferred latch for \"conv\[693\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[694\] conv_complex.v(152) " "Inferred latch for \"conv\[694\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[695\] conv_complex.v(152) " "Inferred latch for \"conv\[695\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[696\] conv_complex.v(152) " "Inferred latch for \"conv\[696\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[697\] conv_complex.v(152) " "Inferred latch for \"conv\[697\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[698\] conv_complex.v(152) " "Inferred latch for \"conv\[698\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[699\] conv_complex.v(152) " "Inferred latch for \"conv\[699\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[700\] conv_complex.v(152) " "Inferred latch for \"conv\[700\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[701\] conv_complex.v(152) " "Inferred latch for \"conv\[701\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[702\] conv_complex.v(152) " "Inferred latch for \"conv\[702\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[703\] conv_complex.v(152) " "Inferred latch for \"conv\[703\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[704\] conv_complex.v(152) " "Inferred latch for \"conv\[704\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[705\] conv_complex.v(152) " "Inferred latch for \"conv\[705\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[706\] conv_complex.v(152) " "Inferred latch for \"conv\[706\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[707\] conv_complex.v(152) " "Inferred latch for \"conv\[707\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[708\] conv_complex.v(152) " "Inferred latch for \"conv\[708\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[709\] conv_complex.v(152) " "Inferred latch for \"conv\[709\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[710\] conv_complex.v(152) " "Inferred latch for \"conv\[710\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[711\] conv_complex.v(152) " "Inferred latch for \"conv\[711\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399731 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[712\] conv_complex.v(152) " "Inferred latch for \"conv\[712\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[713\] conv_complex.v(152) " "Inferred latch for \"conv\[713\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[714\] conv_complex.v(152) " "Inferred latch for \"conv\[714\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[715\] conv_complex.v(152) " "Inferred latch for \"conv\[715\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[716\] conv_complex.v(152) " "Inferred latch for \"conv\[716\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[717\] conv_complex.v(152) " "Inferred latch for \"conv\[717\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[718\] conv_complex.v(152) " "Inferred latch for \"conv\[718\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[719\] conv_complex.v(152) " "Inferred latch for \"conv\[719\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[720\] conv_complex.v(152) " "Inferred latch for \"conv\[720\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[721\] conv_complex.v(152) " "Inferred latch for \"conv\[721\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[722\] conv_complex.v(152) " "Inferred latch for \"conv\[722\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[723\] conv_complex.v(152) " "Inferred latch for \"conv\[723\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[724\] conv_complex.v(152) " "Inferred latch for \"conv\[724\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[725\] conv_complex.v(152) " "Inferred latch for \"conv\[725\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[726\] conv_complex.v(152) " "Inferred latch for \"conv\[726\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[727\] conv_complex.v(152) " "Inferred latch for \"conv\[727\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[728\] conv_complex.v(152) " "Inferred latch for \"conv\[728\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[729\] conv_complex.v(152) " "Inferred latch for \"conv\[729\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399732 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[730\] conv_complex.v(152) " "Inferred latch for \"conv\[730\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[731\] conv_complex.v(152) " "Inferred latch for \"conv\[731\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[732\] conv_complex.v(152) " "Inferred latch for \"conv\[732\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[733\] conv_complex.v(152) " "Inferred latch for \"conv\[733\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[734\] conv_complex.v(152) " "Inferred latch for \"conv\[734\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[735\] conv_complex.v(152) " "Inferred latch for \"conv\[735\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[736\] conv_complex.v(152) " "Inferred latch for \"conv\[736\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[737\] conv_complex.v(152) " "Inferred latch for \"conv\[737\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[738\] conv_complex.v(152) " "Inferred latch for \"conv\[738\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[739\] conv_complex.v(152) " "Inferred latch for \"conv\[739\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[740\] conv_complex.v(152) " "Inferred latch for \"conv\[740\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[741\] conv_complex.v(152) " "Inferred latch for \"conv\[741\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[742\] conv_complex.v(152) " "Inferred latch for \"conv\[742\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[743\] conv_complex.v(152) " "Inferred latch for \"conv\[743\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[744\] conv_complex.v(152) " "Inferred latch for \"conv\[744\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[745\] conv_complex.v(152) " "Inferred latch for \"conv\[745\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[746\] conv_complex.v(152) " "Inferred latch for \"conv\[746\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[747\] conv_complex.v(152) " "Inferred latch for \"conv\[747\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[748\] conv_complex.v(152) " "Inferred latch for \"conv\[748\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399733 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[749\] conv_complex.v(152) " "Inferred latch for \"conv\[749\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[750\] conv_complex.v(152) " "Inferred latch for \"conv\[750\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[751\] conv_complex.v(152) " "Inferred latch for \"conv\[751\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[752\] conv_complex.v(152) " "Inferred latch for \"conv\[752\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[753\] conv_complex.v(152) " "Inferred latch for \"conv\[753\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[754\] conv_complex.v(152) " "Inferred latch for \"conv\[754\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[755\] conv_complex.v(152) " "Inferred latch for \"conv\[755\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[756\] conv_complex.v(152) " "Inferred latch for \"conv\[756\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[757\] conv_complex.v(152) " "Inferred latch for \"conv\[757\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[758\] conv_complex.v(152) " "Inferred latch for \"conv\[758\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[759\] conv_complex.v(152) " "Inferred latch for \"conv\[759\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[760\] conv_complex.v(152) " "Inferred latch for \"conv\[760\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[761\] conv_complex.v(152) " "Inferred latch for \"conv\[761\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[762\] conv_complex.v(152) " "Inferred latch for \"conv\[762\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[763\] conv_complex.v(152) " "Inferred latch for \"conv\[763\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[764\] conv_complex.v(152) " "Inferred latch for \"conv\[764\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[765\] conv_complex.v(152) " "Inferred latch for \"conv\[765\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[766\] conv_complex.v(152) " "Inferred latch for \"conv\[766\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[767\] conv_complex.v(152) " "Inferred latch for \"conv\[767\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[768\] conv_complex.v(152) " "Inferred latch for \"conv\[768\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[769\] conv_complex.v(152) " "Inferred latch for \"conv\[769\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399734 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[770\] conv_complex.v(152) " "Inferred latch for \"conv\[770\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[771\] conv_complex.v(152) " "Inferred latch for \"conv\[771\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[772\] conv_complex.v(152) " "Inferred latch for \"conv\[772\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[773\] conv_complex.v(152) " "Inferred latch for \"conv\[773\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[774\] conv_complex.v(152) " "Inferred latch for \"conv\[774\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[775\] conv_complex.v(152) " "Inferred latch for \"conv\[775\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[776\] conv_complex.v(152) " "Inferred latch for \"conv\[776\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[777\] conv_complex.v(152) " "Inferred latch for \"conv\[777\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[778\] conv_complex.v(152) " "Inferred latch for \"conv\[778\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[779\] conv_complex.v(152) " "Inferred latch for \"conv\[779\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[780\] conv_complex.v(152) " "Inferred latch for \"conv\[780\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[781\] conv_complex.v(152) " "Inferred latch for \"conv\[781\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[782\] conv_complex.v(152) " "Inferred latch for \"conv\[782\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[783\] conv_complex.v(152) " "Inferred latch for \"conv\[783\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[784\] conv_complex.v(152) " "Inferred latch for \"conv\[784\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[785\] conv_complex.v(152) " "Inferred latch for \"conv\[785\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[786\] conv_complex.v(152) " "Inferred latch for \"conv\[786\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[787\] conv_complex.v(152) " "Inferred latch for \"conv\[787\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[788\] conv_complex.v(152) " "Inferred latch for \"conv\[788\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[789\] conv_complex.v(152) " "Inferred latch for \"conv\[789\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[790\] conv_complex.v(152) " "Inferred latch for \"conv\[790\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399735 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[791\] conv_complex.v(152) " "Inferred latch for \"conv\[791\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[792\] conv_complex.v(152) " "Inferred latch for \"conv\[792\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[793\] conv_complex.v(152) " "Inferred latch for \"conv\[793\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[794\] conv_complex.v(152) " "Inferred latch for \"conv\[794\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[795\] conv_complex.v(152) " "Inferred latch for \"conv\[795\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[796\] conv_complex.v(152) " "Inferred latch for \"conv\[796\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[797\] conv_complex.v(152) " "Inferred latch for \"conv\[797\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[798\] conv_complex.v(152) " "Inferred latch for \"conv\[798\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[799\] conv_complex.v(152) " "Inferred latch for \"conv\[799\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[800\] conv_complex.v(152) " "Inferred latch for \"conv\[800\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[801\] conv_complex.v(152) " "Inferred latch for \"conv\[801\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[802\] conv_complex.v(152) " "Inferred latch for \"conv\[802\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[803\] conv_complex.v(152) " "Inferred latch for \"conv\[803\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[804\] conv_complex.v(152) " "Inferred latch for \"conv\[804\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[805\] conv_complex.v(152) " "Inferred latch for \"conv\[805\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[806\] conv_complex.v(152) " "Inferred latch for \"conv\[806\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[807\] conv_complex.v(152) " "Inferred latch for \"conv\[807\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[808\] conv_complex.v(152) " "Inferred latch for \"conv\[808\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[809\] conv_complex.v(152) " "Inferred latch for \"conv\[809\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[810\] conv_complex.v(152) " "Inferred latch for \"conv\[810\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[811\] conv_complex.v(152) " "Inferred latch for \"conv\[811\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399736 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[812\] conv_complex.v(152) " "Inferred latch for \"conv\[812\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[813\] conv_complex.v(152) " "Inferred latch for \"conv\[813\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[814\] conv_complex.v(152) " "Inferred latch for \"conv\[814\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[815\] conv_complex.v(152) " "Inferred latch for \"conv\[815\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[816\] conv_complex.v(152) " "Inferred latch for \"conv\[816\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[817\] conv_complex.v(152) " "Inferred latch for \"conv\[817\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[818\] conv_complex.v(152) " "Inferred latch for \"conv\[818\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[819\] conv_complex.v(152) " "Inferred latch for \"conv\[819\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[820\] conv_complex.v(152) " "Inferred latch for \"conv\[820\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[821\] conv_complex.v(152) " "Inferred latch for \"conv\[821\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[822\] conv_complex.v(152) " "Inferred latch for \"conv\[822\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[823\] conv_complex.v(152) " "Inferred latch for \"conv\[823\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[824\] conv_complex.v(152) " "Inferred latch for \"conv\[824\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[825\] conv_complex.v(152) " "Inferred latch for \"conv\[825\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[826\] conv_complex.v(152) " "Inferred latch for \"conv\[826\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[827\] conv_complex.v(152) " "Inferred latch for \"conv\[827\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[828\] conv_complex.v(152) " "Inferred latch for \"conv\[828\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[829\] conv_complex.v(152) " "Inferred latch for \"conv\[829\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[830\] conv_complex.v(152) " "Inferred latch for \"conv\[830\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[831\] conv_complex.v(152) " "Inferred latch for \"conv\[831\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399737 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[832\] conv_complex.v(152) " "Inferred latch for \"conv\[832\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[833\] conv_complex.v(152) " "Inferred latch for \"conv\[833\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[834\] conv_complex.v(152) " "Inferred latch for \"conv\[834\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[835\] conv_complex.v(152) " "Inferred latch for \"conv\[835\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[836\] conv_complex.v(152) " "Inferred latch for \"conv\[836\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[837\] conv_complex.v(152) " "Inferred latch for \"conv\[837\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[838\] conv_complex.v(152) " "Inferred latch for \"conv\[838\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[839\] conv_complex.v(152) " "Inferred latch for \"conv\[839\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[840\] conv_complex.v(152) " "Inferred latch for \"conv\[840\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[841\] conv_complex.v(152) " "Inferred latch for \"conv\[841\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[842\] conv_complex.v(152) " "Inferred latch for \"conv\[842\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[843\] conv_complex.v(152) " "Inferred latch for \"conv\[843\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[844\] conv_complex.v(152) " "Inferred latch for \"conv\[844\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[845\] conv_complex.v(152) " "Inferred latch for \"conv\[845\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[846\] conv_complex.v(152) " "Inferred latch for \"conv\[846\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[847\] conv_complex.v(152) " "Inferred latch for \"conv\[847\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[848\] conv_complex.v(152) " "Inferred latch for \"conv\[848\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[849\] conv_complex.v(152) " "Inferred latch for \"conv\[849\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[850\] conv_complex.v(152) " "Inferred latch for \"conv\[850\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[851\] conv_complex.v(152) " "Inferred latch for \"conv\[851\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[852\] conv_complex.v(152) " "Inferred latch for \"conv\[852\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[853\] conv_complex.v(152) " "Inferred latch for \"conv\[853\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399738 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[854\] conv_complex.v(152) " "Inferred latch for \"conv\[854\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[855\] conv_complex.v(152) " "Inferred latch for \"conv\[855\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[856\] conv_complex.v(152) " "Inferred latch for \"conv\[856\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[857\] conv_complex.v(152) " "Inferred latch for \"conv\[857\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[858\] conv_complex.v(152) " "Inferred latch for \"conv\[858\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[859\] conv_complex.v(152) " "Inferred latch for \"conv\[859\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[860\] conv_complex.v(152) " "Inferred latch for \"conv\[860\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[861\] conv_complex.v(152) " "Inferred latch for \"conv\[861\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[862\] conv_complex.v(152) " "Inferred latch for \"conv\[862\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[863\] conv_complex.v(152) " "Inferred latch for \"conv\[863\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[864\] conv_complex.v(152) " "Inferred latch for \"conv\[864\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[865\] conv_complex.v(152) " "Inferred latch for \"conv\[865\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[866\] conv_complex.v(152) " "Inferred latch for \"conv\[866\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[867\] conv_complex.v(152) " "Inferred latch for \"conv\[867\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[868\] conv_complex.v(152) " "Inferred latch for \"conv\[868\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[869\] conv_complex.v(152) " "Inferred latch for \"conv\[869\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[870\] conv_complex.v(152) " "Inferred latch for \"conv\[870\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[871\] conv_complex.v(152) " "Inferred latch for \"conv\[871\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[872\] conv_complex.v(152) " "Inferred latch for \"conv\[872\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[873\] conv_complex.v(152) " "Inferred latch for \"conv\[873\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[874\] conv_complex.v(152) " "Inferred latch for \"conv\[874\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399739 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[875\] conv_complex.v(152) " "Inferred latch for \"conv\[875\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[876\] conv_complex.v(152) " "Inferred latch for \"conv\[876\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[877\] conv_complex.v(152) " "Inferred latch for \"conv\[877\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[878\] conv_complex.v(152) " "Inferred latch for \"conv\[878\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[879\] conv_complex.v(152) " "Inferred latch for \"conv\[879\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[880\] conv_complex.v(152) " "Inferred latch for \"conv\[880\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[881\] conv_complex.v(152) " "Inferred latch for \"conv\[881\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[882\] conv_complex.v(152) " "Inferred latch for \"conv\[882\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[883\] conv_complex.v(152) " "Inferred latch for \"conv\[883\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[884\] conv_complex.v(152) " "Inferred latch for \"conv\[884\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[885\] conv_complex.v(152) " "Inferred latch for \"conv\[885\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[886\] conv_complex.v(152) " "Inferred latch for \"conv\[886\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[887\] conv_complex.v(152) " "Inferred latch for \"conv\[887\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[888\] conv_complex.v(152) " "Inferred latch for \"conv\[888\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[889\] conv_complex.v(152) " "Inferred latch for \"conv\[889\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[890\] conv_complex.v(152) " "Inferred latch for \"conv\[890\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[891\] conv_complex.v(152) " "Inferred latch for \"conv\[891\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[892\] conv_complex.v(152) " "Inferred latch for \"conv\[892\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[893\] conv_complex.v(152) " "Inferred latch for \"conv\[893\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[894\] conv_complex.v(152) " "Inferred latch for \"conv\[894\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399740 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[895\] conv_complex.v(152) " "Inferred latch for \"conv\[895\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[896\] conv_complex.v(152) " "Inferred latch for \"conv\[896\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[897\] conv_complex.v(152) " "Inferred latch for \"conv\[897\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[898\] conv_complex.v(152) " "Inferred latch for \"conv\[898\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[899\] conv_complex.v(152) " "Inferred latch for \"conv\[899\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[900\] conv_complex.v(152) " "Inferred latch for \"conv\[900\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[901\] conv_complex.v(152) " "Inferred latch for \"conv\[901\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[902\] conv_complex.v(152) " "Inferred latch for \"conv\[902\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[903\] conv_complex.v(152) " "Inferred latch for \"conv\[903\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[904\] conv_complex.v(152) " "Inferred latch for \"conv\[904\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[905\] conv_complex.v(152) " "Inferred latch for \"conv\[905\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[906\] conv_complex.v(152) " "Inferred latch for \"conv\[906\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[907\] conv_complex.v(152) " "Inferred latch for \"conv\[907\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[908\] conv_complex.v(152) " "Inferred latch for \"conv\[908\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[909\] conv_complex.v(152) " "Inferred latch for \"conv\[909\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[910\] conv_complex.v(152) " "Inferred latch for \"conv\[910\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[911\] conv_complex.v(152) " "Inferred latch for \"conv\[911\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[912\] conv_complex.v(152) " "Inferred latch for \"conv\[912\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[913\] conv_complex.v(152) " "Inferred latch for \"conv\[913\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399741 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[914\] conv_complex.v(152) " "Inferred latch for \"conv\[914\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[915\] conv_complex.v(152) " "Inferred latch for \"conv\[915\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[916\] conv_complex.v(152) " "Inferred latch for \"conv\[916\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[917\] conv_complex.v(152) " "Inferred latch for \"conv\[917\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[918\] conv_complex.v(152) " "Inferred latch for \"conv\[918\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[919\] conv_complex.v(152) " "Inferred latch for \"conv\[919\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[920\] conv_complex.v(152) " "Inferred latch for \"conv\[920\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[921\] conv_complex.v(152) " "Inferred latch for \"conv\[921\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[922\] conv_complex.v(152) " "Inferred latch for \"conv\[922\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[923\] conv_complex.v(152) " "Inferred latch for \"conv\[923\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[924\] conv_complex.v(152) " "Inferred latch for \"conv\[924\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[925\] conv_complex.v(152) " "Inferred latch for \"conv\[925\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[926\] conv_complex.v(152) " "Inferred latch for \"conv\[926\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[927\] conv_complex.v(152) " "Inferred latch for \"conv\[927\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[928\] conv_complex.v(152) " "Inferred latch for \"conv\[928\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[929\] conv_complex.v(152) " "Inferred latch for \"conv\[929\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[930\] conv_complex.v(152) " "Inferred latch for \"conv\[930\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399742 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[931\] conv_complex.v(152) " "Inferred latch for \"conv\[931\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[932\] conv_complex.v(152) " "Inferred latch for \"conv\[932\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[933\] conv_complex.v(152) " "Inferred latch for \"conv\[933\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[934\] conv_complex.v(152) " "Inferred latch for \"conv\[934\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[935\] conv_complex.v(152) " "Inferred latch for \"conv\[935\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[936\] conv_complex.v(152) " "Inferred latch for \"conv\[936\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[937\] conv_complex.v(152) " "Inferred latch for \"conv\[937\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[938\] conv_complex.v(152) " "Inferred latch for \"conv\[938\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[939\] conv_complex.v(152) " "Inferred latch for \"conv\[939\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[940\] conv_complex.v(152) " "Inferred latch for \"conv\[940\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[941\] conv_complex.v(152) " "Inferred latch for \"conv\[941\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[942\] conv_complex.v(152) " "Inferred latch for \"conv\[942\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[943\] conv_complex.v(152) " "Inferred latch for \"conv\[943\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[944\] conv_complex.v(152) " "Inferred latch for \"conv\[944\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[945\] conv_complex.v(152) " "Inferred latch for \"conv\[945\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[946\] conv_complex.v(152) " "Inferred latch for \"conv\[946\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[947\] conv_complex.v(152) " "Inferred latch for \"conv\[947\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[948\] conv_complex.v(152) " "Inferred latch for \"conv\[948\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[949\] conv_complex.v(152) " "Inferred latch for \"conv\[949\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[950\] conv_complex.v(152) " "Inferred latch for \"conv\[950\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399743 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[951\] conv_complex.v(152) " "Inferred latch for \"conv\[951\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[952\] conv_complex.v(152) " "Inferred latch for \"conv\[952\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[953\] conv_complex.v(152) " "Inferred latch for \"conv\[953\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[954\] conv_complex.v(152) " "Inferred latch for \"conv\[954\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[955\] conv_complex.v(152) " "Inferred latch for \"conv\[955\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[956\] conv_complex.v(152) " "Inferred latch for \"conv\[956\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[957\] conv_complex.v(152) " "Inferred latch for \"conv\[957\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[958\] conv_complex.v(152) " "Inferred latch for \"conv\[958\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[959\] conv_complex.v(152) " "Inferred latch for \"conv\[959\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[960\] conv_complex.v(152) " "Inferred latch for \"conv\[960\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[961\] conv_complex.v(152) " "Inferred latch for \"conv\[961\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[962\] conv_complex.v(152) " "Inferred latch for \"conv\[962\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[963\] conv_complex.v(152) " "Inferred latch for \"conv\[963\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[964\] conv_complex.v(152) " "Inferred latch for \"conv\[964\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[965\] conv_complex.v(152) " "Inferred latch for \"conv\[965\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[966\] conv_complex.v(152) " "Inferred latch for \"conv\[966\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[967\] conv_complex.v(152) " "Inferred latch for \"conv\[967\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[968\] conv_complex.v(152) " "Inferred latch for \"conv\[968\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[969\] conv_complex.v(152) " "Inferred latch for \"conv\[969\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399744 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[970\] conv_complex.v(152) " "Inferred latch for \"conv\[970\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[971\] conv_complex.v(152) " "Inferred latch for \"conv\[971\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[972\] conv_complex.v(152) " "Inferred latch for \"conv\[972\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[973\] conv_complex.v(152) " "Inferred latch for \"conv\[973\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[974\] conv_complex.v(152) " "Inferred latch for \"conv\[974\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[975\] conv_complex.v(152) " "Inferred latch for \"conv\[975\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[976\] conv_complex.v(152) " "Inferred latch for \"conv\[976\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[977\] conv_complex.v(152) " "Inferred latch for \"conv\[977\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[978\] conv_complex.v(152) " "Inferred latch for \"conv\[978\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[979\] conv_complex.v(152) " "Inferred latch for \"conv\[979\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[980\] conv_complex.v(152) " "Inferred latch for \"conv\[980\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[981\] conv_complex.v(152) " "Inferred latch for \"conv\[981\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[982\] conv_complex.v(152) " "Inferred latch for \"conv\[982\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[983\] conv_complex.v(152) " "Inferred latch for \"conv\[983\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[984\] conv_complex.v(152) " "Inferred latch for \"conv\[984\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[985\] conv_complex.v(152) " "Inferred latch for \"conv\[985\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[986\] conv_complex.v(152) " "Inferred latch for \"conv\[986\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[987\] conv_complex.v(152) " "Inferred latch for \"conv\[987\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[988\] conv_complex.v(152) " "Inferred latch for \"conv\[988\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[989\] conv_complex.v(152) " "Inferred latch for \"conv\[989\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[990\] conv_complex.v(152) " "Inferred latch for \"conv\[990\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399745 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[991\] conv_complex.v(152) " "Inferred latch for \"conv\[991\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[992\] conv_complex.v(152) " "Inferred latch for \"conv\[992\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[993\] conv_complex.v(152) " "Inferred latch for \"conv\[993\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[994\] conv_complex.v(152) " "Inferred latch for \"conv\[994\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[995\] conv_complex.v(152) " "Inferred latch for \"conv\[995\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[996\] conv_complex.v(152) " "Inferred latch for \"conv\[996\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[997\] conv_complex.v(152) " "Inferred latch for \"conv\[997\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[998\] conv_complex.v(152) " "Inferred latch for \"conv\[998\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[999\] conv_complex.v(152) " "Inferred latch for \"conv\[999\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1000\] conv_complex.v(152) " "Inferred latch for \"conv\[1000\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1001\] conv_complex.v(152) " "Inferred latch for \"conv\[1001\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1002\] conv_complex.v(152) " "Inferred latch for \"conv\[1002\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1003\] conv_complex.v(152) " "Inferred latch for \"conv\[1003\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1004\] conv_complex.v(152) " "Inferred latch for \"conv\[1004\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1005\] conv_complex.v(152) " "Inferred latch for \"conv\[1005\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1006\] conv_complex.v(152) " "Inferred latch for \"conv\[1006\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1007\] conv_complex.v(152) " "Inferred latch for \"conv\[1007\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1008\] conv_complex.v(152) " "Inferred latch for \"conv\[1008\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1009\] conv_complex.v(152) " "Inferred latch for \"conv\[1009\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399746 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1010\] conv_complex.v(152) " "Inferred latch for \"conv\[1010\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1011\] conv_complex.v(152) " "Inferred latch for \"conv\[1011\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1012\] conv_complex.v(152) " "Inferred latch for \"conv\[1012\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1013\] conv_complex.v(152) " "Inferred latch for \"conv\[1013\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1014\] conv_complex.v(152) " "Inferred latch for \"conv\[1014\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1015\] conv_complex.v(152) " "Inferred latch for \"conv\[1015\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1016\] conv_complex.v(152) " "Inferred latch for \"conv\[1016\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1017\] conv_complex.v(152) " "Inferred latch for \"conv\[1017\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1018\] conv_complex.v(152) " "Inferred latch for \"conv\[1018\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1019\] conv_complex.v(152) " "Inferred latch for \"conv\[1019\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1020\] conv_complex.v(152) " "Inferred latch for \"conv\[1020\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1021\] conv_complex.v(152) " "Inferred latch for \"conv\[1021\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1022\] conv_complex.v(152) " "Inferred latch for \"conv\[1022\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1023\] conv_complex.v(152) " "Inferred latch for \"conv\[1023\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1024\] conv_complex.v(152) " "Inferred latch for \"conv\[1024\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1025\] conv_complex.v(152) " "Inferred latch for \"conv\[1025\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1026\] conv_complex.v(152) " "Inferred latch for \"conv\[1026\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1027\] conv_complex.v(152) " "Inferred latch for \"conv\[1027\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1028\] conv_complex.v(152) " "Inferred latch for \"conv\[1028\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1029\] conv_complex.v(152) " "Inferred latch for \"conv\[1029\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1030\] conv_complex.v(152) " "Inferred latch for \"conv\[1030\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399747 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1031\] conv_complex.v(152) " "Inferred latch for \"conv\[1031\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1032\] conv_complex.v(152) " "Inferred latch for \"conv\[1032\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1033\] conv_complex.v(152) " "Inferred latch for \"conv\[1033\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1034\] conv_complex.v(152) " "Inferred latch for \"conv\[1034\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1035\] conv_complex.v(152) " "Inferred latch for \"conv\[1035\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1036\] conv_complex.v(152) " "Inferred latch for \"conv\[1036\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1037\] conv_complex.v(152) " "Inferred latch for \"conv\[1037\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1038\] conv_complex.v(152) " "Inferred latch for \"conv\[1038\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1039\] conv_complex.v(152) " "Inferred latch for \"conv\[1039\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1040\] conv_complex.v(152) " "Inferred latch for \"conv\[1040\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1041\] conv_complex.v(152) " "Inferred latch for \"conv\[1041\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1042\] conv_complex.v(152) " "Inferred latch for \"conv\[1042\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1043\] conv_complex.v(152) " "Inferred latch for \"conv\[1043\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1044\] conv_complex.v(152) " "Inferred latch for \"conv\[1044\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1045\] conv_complex.v(152) " "Inferred latch for \"conv\[1045\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1046\] conv_complex.v(152) " "Inferred latch for \"conv\[1046\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1047\] conv_complex.v(152) " "Inferred latch for \"conv\[1047\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1048\] conv_complex.v(152) " "Inferred latch for \"conv\[1048\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1049\] conv_complex.v(152) " "Inferred latch for \"conv\[1049\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399748 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1050\] conv_complex.v(152) " "Inferred latch for \"conv\[1050\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1051\] conv_complex.v(152) " "Inferred latch for \"conv\[1051\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1052\] conv_complex.v(152) " "Inferred latch for \"conv\[1052\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1053\] conv_complex.v(152) " "Inferred latch for \"conv\[1053\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1054\] conv_complex.v(152) " "Inferred latch for \"conv\[1054\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1055\] conv_complex.v(152) " "Inferred latch for \"conv\[1055\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1056\] conv_complex.v(152) " "Inferred latch for \"conv\[1056\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1057\] conv_complex.v(152) " "Inferred latch for \"conv\[1057\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1058\] conv_complex.v(152) " "Inferred latch for \"conv\[1058\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1059\] conv_complex.v(152) " "Inferred latch for \"conv\[1059\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1060\] conv_complex.v(152) " "Inferred latch for \"conv\[1060\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1061\] conv_complex.v(152) " "Inferred latch for \"conv\[1061\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1062\] conv_complex.v(152) " "Inferred latch for \"conv\[1062\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1063\] conv_complex.v(152) " "Inferred latch for \"conv\[1063\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1064\] conv_complex.v(152) " "Inferred latch for \"conv\[1064\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1065\] conv_complex.v(152) " "Inferred latch for \"conv\[1065\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1066\] conv_complex.v(152) " "Inferred latch for \"conv\[1066\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1067\] conv_complex.v(152) " "Inferred latch for \"conv\[1067\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1068\] conv_complex.v(152) " "Inferred latch for \"conv\[1068\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1069\] conv_complex.v(152) " "Inferred latch for \"conv\[1069\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399749 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1070\] conv_complex.v(152) " "Inferred latch for \"conv\[1070\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1071\] conv_complex.v(152) " "Inferred latch for \"conv\[1071\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1072\] conv_complex.v(152) " "Inferred latch for \"conv\[1072\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1073\] conv_complex.v(152) " "Inferred latch for \"conv\[1073\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1074\] conv_complex.v(152) " "Inferred latch for \"conv\[1074\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1075\] conv_complex.v(152) " "Inferred latch for \"conv\[1075\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1076\] conv_complex.v(152) " "Inferred latch for \"conv\[1076\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1077\] conv_complex.v(152) " "Inferred latch for \"conv\[1077\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1078\] conv_complex.v(152) " "Inferred latch for \"conv\[1078\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1079\] conv_complex.v(152) " "Inferred latch for \"conv\[1079\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1080\] conv_complex.v(152) " "Inferred latch for \"conv\[1080\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1081\] conv_complex.v(152) " "Inferred latch for \"conv\[1081\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1082\] conv_complex.v(152) " "Inferred latch for \"conv\[1082\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1083\] conv_complex.v(152) " "Inferred latch for \"conv\[1083\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1084\] conv_complex.v(152) " "Inferred latch for \"conv\[1084\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1085\] conv_complex.v(152) " "Inferred latch for \"conv\[1085\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1086\] conv_complex.v(152) " "Inferred latch for \"conv\[1086\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1087\] conv_complex.v(152) " "Inferred latch for \"conv\[1087\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1088\] conv_complex.v(152) " "Inferred latch for \"conv\[1088\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399750 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1089\] conv_complex.v(152) " "Inferred latch for \"conv\[1089\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1090\] conv_complex.v(152) " "Inferred latch for \"conv\[1090\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1091\] conv_complex.v(152) " "Inferred latch for \"conv\[1091\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1092\] conv_complex.v(152) " "Inferred latch for \"conv\[1092\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1093\] conv_complex.v(152) " "Inferred latch for \"conv\[1093\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1094\] conv_complex.v(152) " "Inferred latch for \"conv\[1094\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1095\] conv_complex.v(152) " "Inferred latch for \"conv\[1095\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1096\] conv_complex.v(152) " "Inferred latch for \"conv\[1096\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1097\] conv_complex.v(152) " "Inferred latch for \"conv\[1097\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1098\] conv_complex.v(152) " "Inferred latch for \"conv\[1098\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1099\] conv_complex.v(152) " "Inferred latch for \"conv\[1099\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1100\] conv_complex.v(152) " "Inferred latch for \"conv\[1100\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1101\] conv_complex.v(152) " "Inferred latch for \"conv\[1101\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1102\] conv_complex.v(152) " "Inferred latch for \"conv\[1102\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1103\] conv_complex.v(152) " "Inferred latch for \"conv\[1103\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1104\] conv_complex.v(152) " "Inferred latch for \"conv\[1104\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1105\] conv_complex.v(152) " "Inferred latch for \"conv\[1105\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399751 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1106\] conv_complex.v(152) " "Inferred latch for \"conv\[1106\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1107\] conv_complex.v(152) " "Inferred latch for \"conv\[1107\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1108\] conv_complex.v(152) " "Inferred latch for \"conv\[1108\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1109\] conv_complex.v(152) " "Inferred latch for \"conv\[1109\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1110\] conv_complex.v(152) " "Inferred latch for \"conv\[1110\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1111\] conv_complex.v(152) " "Inferred latch for \"conv\[1111\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1112\] conv_complex.v(152) " "Inferred latch for \"conv\[1112\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1113\] conv_complex.v(152) " "Inferred latch for \"conv\[1113\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1114\] conv_complex.v(152) " "Inferred latch for \"conv\[1114\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1115\] conv_complex.v(152) " "Inferred latch for \"conv\[1115\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1116\] conv_complex.v(152) " "Inferred latch for \"conv\[1116\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1117\] conv_complex.v(152) " "Inferred latch for \"conv\[1117\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1118\] conv_complex.v(152) " "Inferred latch for \"conv\[1118\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1119\] conv_complex.v(152) " "Inferred latch for \"conv\[1119\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1120\] conv_complex.v(152) " "Inferred latch for \"conv\[1120\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1121\] conv_complex.v(152) " "Inferred latch for \"conv\[1121\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1122\] conv_complex.v(152) " "Inferred latch for \"conv\[1122\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399752 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1123\] conv_complex.v(152) " "Inferred latch for \"conv\[1123\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1124\] conv_complex.v(152) " "Inferred latch for \"conv\[1124\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1125\] conv_complex.v(152) " "Inferred latch for \"conv\[1125\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1126\] conv_complex.v(152) " "Inferred latch for \"conv\[1126\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1127\] conv_complex.v(152) " "Inferred latch for \"conv\[1127\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1128\] conv_complex.v(152) " "Inferred latch for \"conv\[1128\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1129\] conv_complex.v(152) " "Inferred latch for \"conv\[1129\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1130\] conv_complex.v(152) " "Inferred latch for \"conv\[1130\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1131\] conv_complex.v(152) " "Inferred latch for \"conv\[1131\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1132\] conv_complex.v(152) " "Inferred latch for \"conv\[1132\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1133\] conv_complex.v(152) " "Inferred latch for \"conv\[1133\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1134\] conv_complex.v(152) " "Inferred latch for \"conv\[1134\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1135\] conv_complex.v(152) " "Inferred latch for \"conv\[1135\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1136\] conv_complex.v(152) " "Inferred latch for \"conv\[1136\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1137\] conv_complex.v(152) " "Inferred latch for \"conv\[1137\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1138\] conv_complex.v(152) " "Inferred latch for \"conv\[1138\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1139\] conv_complex.v(152) " "Inferred latch for \"conv\[1139\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1140\] conv_complex.v(152) " "Inferred latch for \"conv\[1140\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1141\] conv_complex.v(152) " "Inferred latch for \"conv\[1141\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1142\] conv_complex.v(152) " "Inferred latch for \"conv\[1142\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399753 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1143\] conv_complex.v(152) " "Inferred latch for \"conv\[1143\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1144\] conv_complex.v(152) " "Inferred latch for \"conv\[1144\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1145\] conv_complex.v(152) " "Inferred latch for \"conv\[1145\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1146\] conv_complex.v(152) " "Inferred latch for \"conv\[1146\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1147\] conv_complex.v(152) " "Inferred latch for \"conv\[1147\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1148\] conv_complex.v(152) " "Inferred latch for \"conv\[1148\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1149\] conv_complex.v(152) " "Inferred latch for \"conv\[1149\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1150\] conv_complex.v(152) " "Inferred latch for \"conv\[1150\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1151\] conv_complex.v(152) " "Inferred latch for \"conv\[1151\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1152\] conv_complex.v(152) " "Inferred latch for \"conv\[1152\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1153\] conv_complex.v(152) " "Inferred latch for \"conv\[1153\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1154\] conv_complex.v(152) " "Inferred latch for \"conv\[1154\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1155\] conv_complex.v(152) " "Inferred latch for \"conv\[1155\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1156\] conv_complex.v(152) " "Inferred latch for \"conv\[1156\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1157\] conv_complex.v(152) " "Inferred latch for \"conv\[1157\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1158\] conv_complex.v(152) " "Inferred latch for \"conv\[1158\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1159\] conv_complex.v(152) " "Inferred latch for \"conv\[1159\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1160\] conv_complex.v(152) " "Inferred latch for \"conv\[1160\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1161\] conv_complex.v(152) " "Inferred latch for \"conv\[1161\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399754 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1162\] conv_complex.v(152) " "Inferred latch for \"conv\[1162\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1163\] conv_complex.v(152) " "Inferred latch for \"conv\[1163\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1164\] conv_complex.v(152) " "Inferred latch for \"conv\[1164\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1165\] conv_complex.v(152) " "Inferred latch for \"conv\[1165\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1166\] conv_complex.v(152) " "Inferred latch for \"conv\[1166\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1167\] conv_complex.v(152) " "Inferred latch for \"conv\[1167\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1168\] conv_complex.v(152) " "Inferred latch for \"conv\[1168\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1169\] conv_complex.v(152) " "Inferred latch for \"conv\[1169\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1170\] conv_complex.v(152) " "Inferred latch for \"conv\[1170\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1171\] conv_complex.v(152) " "Inferred latch for \"conv\[1171\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1172\] conv_complex.v(152) " "Inferred latch for \"conv\[1172\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1173\] conv_complex.v(152) " "Inferred latch for \"conv\[1173\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1174\] conv_complex.v(152) " "Inferred latch for \"conv\[1174\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1175\] conv_complex.v(152) " "Inferred latch for \"conv\[1175\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1176\] conv_complex.v(152) " "Inferred latch for \"conv\[1176\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399755 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1177\] conv_complex.v(152) " "Inferred latch for \"conv\[1177\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399761 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1178\] conv_complex.v(152) " "Inferred latch for \"conv\[1178\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399762 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1179\] conv_complex.v(152) " "Inferred latch for \"conv\[1179\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399762 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1180\] conv_complex.v(152) " "Inferred latch for \"conv\[1180\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399762 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1181\] conv_complex.v(152) " "Inferred latch for \"conv\[1181\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399762 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1182\] conv_complex.v(152) " "Inferred latch for \"conv\[1182\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1183\] conv_complex.v(152) " "Inferred latch for \"conv\[1183\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1184\] conv_complex.v(152) " "Inferred latch for \"conv\[1184\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1185\] conv_complex.v(152) " "Inferred latch for \"conv\[1185\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1186\] conv_complex.v(152) " "Inferred latch for \"conv\[1186\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1187\] conv_complex.v(152) " "Inferred latch for \"conv\[1187\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1188\] conv_complex.v(152) " "Inferred latch for \"conv\[1188\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1189\] conv_complex.v(152) " "Inferred latch for \"conv\[1189\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1190\] conv_complex.v(152) " "Inferred latch for \"conv\[1190\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1191\] conv_complex.v(152) " "Inferred latch for \"conv\[1191\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1192\] conv_complex.v(152) " "Inferred latch for \"conv\[1192\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1193\] conv_complex.v(152) " "Inferred latch for \"conv\[1193\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1194\] conv_complex.v(152) " "Inferred latch for \"conv\[1194\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1195\] conv_complex.v(152) " "Inferred latch for \"conv\[1195\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1196\] conv_complex.v(152) " "Inferred latch for \"conv\[1196\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1197\] conv_complex.v(152) " "Inferred latch for \"conv\[1197\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1198\] conv_complex.v(152) " "Inferred latch for \"conv\[1198\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399763 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1199\] conv_complex.v(152) " "Inferred latch for \"conv\[1199\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1200\] conv_complex.v(152) " "Inferred latch for \"conv\[1200\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1201\] conv_complex.v(152) " "Inferred latch for \"conv\[1201\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1202\] conv_complex.v(152) " "Inferred latch for \"conv\[1202\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1203\] conv_complex.v(152) " "Inferred latch for \"conv\[1203\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1204\] conv_complex.v(152) " "Inferred latch for \"conv\[1204\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1205\] conv_complex.v(152) " "Inferred latch for \"conv\[1205\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1206\] conv_complex.v(152) " "Inferred latch for \"conv\[1206\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1207\] conv_complex.v(152) " "Inferred latch for \"conv\[1207\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1208\] conv_complex.v(152) " "Inferred latch for \"conv\[1208\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1209\] conv_complex.v(152) " "Inferred latch for \"conv\[1209\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1210\] conv_complex.v(152) " "Inferred latch for \"conv\[1210\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1211\] conv_complex.v(152) " "Inferred latch for \"conv\[1211\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1212\] conv_complex.v(152) " "Inferred latch for \"conv\[1212\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1213\] conv_complex.v(152) " "Inferred latch for \"conv\[1213\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399764 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1214\] conv_complex.v(152) " "Inferred latch for \"conv\[1214\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1215\] conv_complex.v(152) " "Inferred latch for \"conv\[1215\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1216\] conv_complex.v(152) " "Inferred latch for \"conv\[1216\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1217\] conv_complex.v(152) " "Inferred latch for \"conv\[1217\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1218\] conv_complex.v(152) " "Inferred latch for \"conv\[1218\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1219\] conv_complex.v(152) " "Inferred latch for \"conv\[1219\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1220\] conv_complex.v(152) " "Inferred latch for \"conv\[1220\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1221\] conv_complex.v(152) " "Inferred latch for \"conv\[1221\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1222\] conv_complex.v(152) " "Inferred latch for \"conv\[1222\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv\[1223\] conv_complex.v(152) " "Inferred latch for \"conv\[1223\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_counter\[0\] conv_complex.v(152) " "Inferred latch for \"conv_counter\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_counter\[1\] conv_complex.v(152) " "Inferred latch for \"conv_counter\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_counter\[2\] conv_complex.v(152) " "Inferred latch for \"conv_counter\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_counter\[3\] conv_complex.v(152) " "Inferred latch for \"conv_counter\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_counter\[4\] conv_complex.v(152) " "Inferred latch for \"conv_counter\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_counter\[5\] conv_complex.v(152) " "Inferred latch for \"conv_counter\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conv_counter\[6\] conv_complex.v(152) " "Inferred latch for \"conv_counter\[6\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done conv_complex.v(152) " "Inferred latch for \"done\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_imag\[0\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_imag\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_imag\[1\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_imag\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_imag\[2\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_imag\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_imag\[3\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_imag\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399765 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_imag\[4\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_imag\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_imag\[5\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_imag\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_real\[0\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_real\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_real\[1\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_real\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_real\[2\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_real\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_real\[3\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_real\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_real\[4\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_real\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec3_real\[5\] conv_complex.v(152) " "Inferred latch for \"kernel_sec3_real\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_imag\[0\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_imag\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_imag\[1\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_imag\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_imag\[2\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_imag\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_imag\[3\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_imag\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_imag\[4\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_imag\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_imag\[5\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_imag\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_real\[0\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_real\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_real\[1\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_real\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_real\[2\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_real\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_real\[3\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_real\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_real\[4\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_real\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec2_real\[5\] conv_complex.v(152) " "Inferred latch for \"kernel_sec2_real\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_imag\[0\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_imag\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_imag\[1\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_imag\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_imag\[2\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_imag\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399766 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_imag\[3\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_imag\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_imag\[4\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_imag\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_imag\[5\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_imag\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_real\[0\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_real\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_real\[1\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_real\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_real\[2\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_real\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_real\[3\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_real\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_real\[4\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_real\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kernel_sec1_real\[5\] conv_complex.v(152) " "Inferred latch for \"kernel_sec1_real\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[0\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[0\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[2\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[2\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[3\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[3\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[4\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[4\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[5\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[5\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[6\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[6\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[7\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[7\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[8\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[8\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[9\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[9\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[10\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[10\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399767 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[11\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[11\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[12\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[12\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[13\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[13\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[14\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[14\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[15\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[15\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[16\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[16\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[17\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[17\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[18\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[18\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[19\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[19\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[20\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[20\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[21\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[21\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[22\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[22\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[23\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[23\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[24\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[24\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[25\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[25\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[26\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[26\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[27\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[27\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[28\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[28\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[29\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[29\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[30\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[30\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[31\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[31\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399768 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[32\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[32\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[33\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[33\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[34\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[34\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[35\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[35\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[36\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[36\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[37\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[37\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[38\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[38\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[39\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[39\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[40\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[40\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[41\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[41\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[42\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[42\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[43\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[43\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[44\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[44\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[45\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[45\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[46\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[46\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[47\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[47\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[48\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[48\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[49\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[49\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[50\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[50\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399769 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[51\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[51\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[52\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[52\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[53\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[53\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[54\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[54\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[55\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[55\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[56\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[56\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[57\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[57\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[58\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[58\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[59\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[59\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[60\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[60\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[61\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[61\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[62\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[62\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[63\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[63\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[64\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[64\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[65\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[65\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[66\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[66\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[67\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[67\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[68\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[68\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[69\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[69\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399770 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[70\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[70\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[71\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[71\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[72\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[72\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[73\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[73\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[74\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[74\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[75\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[75\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[76\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[76\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[77\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[77\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[78\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[78\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[79\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[79\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[80\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[80\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[81\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[81\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[82\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[82\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[83\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[83\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[84\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[84\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[85\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[85\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[86\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[86\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399771 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[87\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[87\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[88\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[88\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[89\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[89\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[90\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[90\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[91\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[91\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[92\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[92\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[93\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[93\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[94\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[94\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[95\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[95\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[96\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[96\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[97\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[97\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[98\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[98\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[99\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[99\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[100\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[100\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[101\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[101\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[102\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[102\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[103\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[103\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[104\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[104\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[105\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[105\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[106\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[106\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399772 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[107\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[107\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[108\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[108\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[109\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[109\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[110\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[110\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[111\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[111\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[112\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[112\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[113\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[113\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[114\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[114\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[115\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[115\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[116\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[116\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[117\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[117\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[118\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[118\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[119\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[119\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[120\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[120\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[121\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[121\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[122\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[122\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[123\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[123\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[124\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[124\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399773 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[125\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[125\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[126\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[126\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[127\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[127\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[128\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[128\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[129\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[129\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[130\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[130\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[131\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[131\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[132\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[132\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[133\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[133\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[134\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[134\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[135\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[135\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[136\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[136\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[137\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[137\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[138\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[138\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[139\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[139\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[140\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[140\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[141\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[141\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[142\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[142\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[143\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[143\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399774 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[144\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[144\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[145\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[145\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[146\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[146\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[147\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[147\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[148\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[148\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[149\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[149\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[150\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[150\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[151\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[151\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[152\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[152\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[153\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[153\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[154\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[154\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[155\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[155\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[156\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[156\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[157\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[157\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[158\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[158\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[159\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[159\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[160\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[160\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[161\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[161\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[162\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[162\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[163\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[163\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399775 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[164\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[164\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[165\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[165\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[166\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[166\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[167\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[167\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[168\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[168\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[169\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[169\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[170\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[170\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[171\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[171\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[172\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[172\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[173\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[173\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[174\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[174\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[175\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[175\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[176\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[176\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[177\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[177\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[178\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[178\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[179\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[179\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[180\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[180\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[181\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[181\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[182\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[182\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399776 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[183\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[183\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[184\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[184\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[185\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[185\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[186\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[186\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[187\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[187\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[188\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[188\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[189\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[189\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[190\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[190\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[191\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[191\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[192\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[192\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[193\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[193\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[194\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[194\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[195\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[195\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[196\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[196\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[197\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[197\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[198\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[198\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[199\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[199\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[200\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[200\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399777 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[201\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[201\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[202\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[202\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[203\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[203\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[204\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[204\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[205\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[205\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[206\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[206\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[207\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[207\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[208\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[208\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[209\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[209\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[210\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[210\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[211\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[211\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[212\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[212\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[213\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[213\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[214\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[214\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[215\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[215\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[216\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[216\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[217\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[217\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[218\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[218\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[219\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[219\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399778 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[220\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[220\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[221\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[221\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[222\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[222\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[223\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[223\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[224\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[224\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[225\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[225\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[226\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[226\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[227\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[227\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[228\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[228\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[229\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[229\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[230\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[230\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[231\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[231\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[232\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[232\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[233\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[233\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[234\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[234\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[235\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[235\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[236\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[236\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399779 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[237\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[237\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[238\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[238\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[239\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[239\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[240\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[240\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[241\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[241\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[242\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[242\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[243\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[243\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[244\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[244\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[245\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[245\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[246\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[246\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[247\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[247\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[248\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[248\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[249\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[249\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[250\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[250\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[251\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[251\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399780 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[252\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[252\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[253\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[253\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[254\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[254\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[255\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[255\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[256\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[256\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[257\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[257\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[258\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[258\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[259\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[259\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[260\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[260\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[261\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[261\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[262\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[262\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[263\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[263\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[264\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[264\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[265\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[265\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[266\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[266\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[267\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[267\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[268\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[268\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[269\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[269\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399781 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[270\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[270\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[271\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[271\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[272\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[272\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[273\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[273\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[274\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[274\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[275\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[275\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[276\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[276\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[277\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[277\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[278\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[278\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[279\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[279\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[280\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[280\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[281\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[281\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[282\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[282\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[283\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[283\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[284\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[284\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[285\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[285\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[286\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[286\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[287\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[287\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[288\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[288\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399782 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[289\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[289\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[290\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[290\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[291\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[291\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[292\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[292\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[293\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[293\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[294\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[294\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[295\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[295\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[296\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[296\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[297\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[297\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[298\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[298\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[299\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[299\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[300\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[300\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[301\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[301\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[302\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[302\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[303\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[303\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[304\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[304\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[305\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[305\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[306\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[306\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399783 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[307\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[307\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[308\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[308\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[309\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[309\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[310\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[310\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[311\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[311\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[312\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[312\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[313\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[313\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[314\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[314\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[315\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[315\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[316\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[316\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[317\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[317\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[318\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[318\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[319\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[319\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[320\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[320\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[321\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[321\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[322\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[322\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[323\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[323\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[324\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[324\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[325\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[325\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399784 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[326\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[326\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[327\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[327\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[328\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[328\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[329\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[329\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[330\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[330\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[331\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[331\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[332\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[332\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[333\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[333\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[334\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[334\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[335\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[335\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[336\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[336\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[337\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[337\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[338\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[338\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[339\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[339\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[340\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[340\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[341\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[341\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[342\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[342\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[343\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[343\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399785 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[344\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[344\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[345\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[345\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[346\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[346\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[347\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[347\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[348\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[348\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[349\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[349\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[350\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[350\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[351\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[351\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[352\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[352\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[353\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[353\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[354\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[354\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[355\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[355\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[356\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[356\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[357\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[357\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[358\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[358\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[359\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[359\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[360\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[360\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[361\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[361\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399786 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[362\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[362\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[363\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[363\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[364\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[364\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[365\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[365\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[366\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[366\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[367\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[367\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[368\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[368\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[369\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[369\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[370\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[370\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[371\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[371\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[372\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[372\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[373\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[373\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[374\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[374\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[375\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[375\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[376\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[376\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[377\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[377\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[378\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[378\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[379\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[379\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[380\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[380\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399787 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[381\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[381\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[382\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[382\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[383\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[383\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[384\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[384\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[385\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[385\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[386\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[386\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[387\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[387\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[388\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[388\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[389\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[389\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[390\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[390\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[391\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[391\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[392\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[392\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[393\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[393\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[394\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[394\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[395\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[395\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[396\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[396\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[397\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[397\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[398\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[398\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399788 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[399\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[399\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[400\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[400\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[401\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[401\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[402\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[402\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[403\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[403\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[404\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[404\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[405\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[405\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[406\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[406\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[407\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[407\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[408\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[408\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[409\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[409\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[410\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[410\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[411\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[411\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[412\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[412\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[413\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[413\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[414\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[414\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[415\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[415\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399789 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[416\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[416\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[417\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[417\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[418\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[418\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[419\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[419\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[420\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[420\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[421\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[421\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[422\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[422\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[423\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[423\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[424\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[424\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[425\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[425\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[426\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[426\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[427\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[427\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[428\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[428\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[429\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[429\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[430\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[430\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[431\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[431\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399790 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[432\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[432\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[433\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[433\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[434\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[434\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[435\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[435\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[436\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[436\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[437\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[437\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[438\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[438\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[439\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[439\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[440\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[440\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[441\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[441\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[442\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[442\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[443\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[443\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[444\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[444\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[445\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[445\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[446\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[446\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[447\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[447\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[448\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[448\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[449\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[449\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399791 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[450\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[450\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[451\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[451\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[452\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[452\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[453\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[453\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[454\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[454\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[455\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[455\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[456\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[456\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[457\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[457\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[458\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[458\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[459\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[459\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[460\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[460\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[461\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[461\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[462\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[462\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[463\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[463\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[464\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[464\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[465\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[465\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[466\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[466\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[467\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[467\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399792 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[468\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[468\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[469\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[469\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[470\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[470\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[471\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[471\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[472\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[472\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[473\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[473\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[474\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[474\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[475\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[475\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[476\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[476\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[477\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[477\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[478\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[478\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[479\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[479\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[480\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[480\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[481\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[481\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[482\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[482\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[483\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[483\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[484\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[484\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[485\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[485\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399793 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[486\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[486\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[487\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[487\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[488\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[488\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[489\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[489\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[490\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[490\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[491\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[491\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[492\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[492\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[493\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[493\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[494\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[494\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[495\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[495\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[496\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[496\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[497\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[497\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[498\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[498\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[499\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[499\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[500\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[500\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[501\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[501\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[502\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[502\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[503\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[503\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399794 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[504\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[504\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[505\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[505\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[506\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[506\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[507\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[507\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[508\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[508\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[509\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[509\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[510\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[510\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[511\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[511\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[512\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[512\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[513\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[513\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[514\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[514\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[515\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[515\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[516\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[516\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[517\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[517\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[518\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[518\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[519\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[519\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[520\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[520\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399795 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[521\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[521\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[522\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[522\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[523\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[523\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[524\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[524\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[525\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[525\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[526\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[526\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[527\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[527\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[528\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[528\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[529\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[529\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[530\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[530\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[531\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[531\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[532\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[532\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[533\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[533\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[534\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[534\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[535\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[535\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[536\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[536\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[537\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[537\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399796 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[538\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[538\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[539\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[539\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[540\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[540\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[541\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[541\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[542\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[542\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[543\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[543\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[544\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[544\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[545\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[545\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[546\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[546\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[547\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[547\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[548\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[548\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[549\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[549\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[550\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[550\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[551\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[551\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[552\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[552\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[553\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[553\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[554\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[554\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[555\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[555\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399797 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[556\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[556\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[557\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[557\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[558\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[558\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[559\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[559\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[560\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[560\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[561\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[561\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[562\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[562\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[563\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[563\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[564\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[564\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[565\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[565\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[566\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[566\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[567\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[567\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[568\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[568\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[569\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[569\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[570\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[570\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[571\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[571\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[572\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[572\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[573\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[573\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399798 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[574\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[574\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[575\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[575\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[576\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[576\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[577\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[577\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[578\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[578\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[579\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[579\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[580\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[580\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[581\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[581\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[582\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[582\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[583\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[583\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[584\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[584\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[585\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[585\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[586\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[586\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[587\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[587\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399799 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[588\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[588\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[589\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[589\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[590\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[590\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[591\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[591\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[592\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[592\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[593\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[593\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[594\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[594\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[595\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[595\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[596\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[596\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[597\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[597\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[598\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[598\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[599\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[599\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[600\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[600\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[601\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[601\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[602\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[602\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[603\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[603\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399800 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[604\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[604\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[605\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[605\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[606\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[606\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[607\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[607\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[608\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[608\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[609\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[609\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[610\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[610\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[611\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[611\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[612\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[612\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[613\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[613\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[614\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[614\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[615\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[615\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[616\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[616\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[617\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[617\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[618\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[618\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[619\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[619\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[620\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[620\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[621\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[621\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399801 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[622\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[622\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[623\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[623\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[624\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[624\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[625\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[625\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[626\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[626\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[627\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[627\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[628\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[628\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[629\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[629\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[630\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[630\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[631\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[631\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[632\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[632\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[633\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[633\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[634\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[634\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[635\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[635\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[636\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[636\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[637\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[637\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[638\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[638\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399802 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[639\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[639\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[640\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[640\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[641\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[641\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[642\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[642\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[643\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[643\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[644\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[644\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[645\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[645\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[646\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[646\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[647\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[647\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[648\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[648\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[649\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[649\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[650\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[650\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[651\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[651\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[652\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[652\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[653\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[653\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[654\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[654\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[655\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[655\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399803 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[656\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[656\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[657\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[657\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[658\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[658\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[659\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[659\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[660\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[660\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[661\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[661\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[662\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[662\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[663\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[663\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[664\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[664\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[665\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[665\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[666\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[666\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[667\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[667\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[668\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[668\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[669\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[669\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[670\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[670\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[671\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[671\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[672\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[672\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[673\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[673\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399804 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[674\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[674\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[675\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[675\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[676\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[676\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[677\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[677\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[678\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[678\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[679\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[679\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[680\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[680\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[681\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[681\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[682\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[682\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[683\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[683\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[684\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[684\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[685\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[685\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[686\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[686\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[687\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[687\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[688\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[688\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[689\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[689\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399805 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[690\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[690\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[691\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[691\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[692\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[692\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[693\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[693\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[694\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[694\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[695\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[695\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[696\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[696\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[697\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[697\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[698\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[698\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[699\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[699\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[700\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[700\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[701\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[701\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[702\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[702\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[703\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[703\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399806 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[704\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[704\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[705\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[705\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[706\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[706\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[707\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[707\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[708\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[708\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[709\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[709\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[710\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[710\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[711\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[711\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[712\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[712\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[713\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[713\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[714\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[714\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[715\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[715\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[716\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[716\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[717\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[717\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[718\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[718\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[719\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[719\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[720\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[720\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399807 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[721\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[721\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[722\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[722\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[723\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[723\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[724\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[724\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[725\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[725\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[726\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[726\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[727\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[727\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[728\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[728\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[729\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[729\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[730\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[730\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[731\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[731\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[732\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[732\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[733\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[733\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399808 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[734\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[734\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[735\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[735\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[736\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[736\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[737\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[737\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[738\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[738\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[739\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[739\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[740\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[740\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[741\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[741\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[742\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[742\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[743\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[743\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[744\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[744\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[745\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[745\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[746\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[746\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[747\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[747\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[748\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[748\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[749\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[749\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[750\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[750\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399809 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[751\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[751\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[752\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[752\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[753\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[753\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[754\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[754\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[755\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[755\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[756\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[756\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[757\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[757\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[758\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[758\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[759\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[759\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[760\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[760\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[761\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[761\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[762\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[762\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[763\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[763\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[764\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[764\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[765\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[765\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[766\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[766\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[767\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[767\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399810 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[768\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[768\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[769\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[769\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[770\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[770\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[771\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[771\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[772\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[772\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[773\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[773\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[774\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[774\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[775\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[775\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[776\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[776\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[777\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[777\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[778\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[778\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[779\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[779\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[780\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[780\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[781\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[781\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[782\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[782\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399811 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[783\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[783\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[784\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[784\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[785\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[785\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[786\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[786\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[787\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[787\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[788\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[788\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[789\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[789\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[790\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[790\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[791\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[791\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[792\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[792\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[793\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[793\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[794\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[794\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[795\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[795\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[796\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[796\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[797\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[797\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[798\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[798\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399812 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[799\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[799\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[800\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[800\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[801\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[801\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[802\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[802\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[803\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[803\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[804\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[804\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[805\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[805\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[806\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[806\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[807\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[807\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[808\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[808\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[809\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[809\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[810\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[810\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[811\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[811\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[812\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[812\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[813\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[813\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[814\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[814\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399813 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[815\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[815\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[816\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[816\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[817\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[817\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[818\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[818\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[819\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[819\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[820\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[820\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[821\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[821\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[822\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[822\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[823\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[823\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[824\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[824\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[825\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[825\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[826\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[826\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[827\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[827\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[828\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[828\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[829\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[829\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[830\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[830\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[831\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[831\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399814 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[832\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[832\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[833\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[833\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[834\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[834\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[835\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[835\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[836\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[836\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[837\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[837\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[838\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[838\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[839\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[839\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[840\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[840\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[841\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[841\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[842\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[842\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[843\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[843\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[844\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[844\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[845\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[845\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[846\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[846\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[847\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[847\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399815 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[848\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[848\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399816 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[849\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[849\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399816 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[850\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[850\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399816 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[851\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[851\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399816 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[852\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[852\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399816 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[853\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[853\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[854\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[854\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[855\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[855\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[856\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[856\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[857\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[857\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[858\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[858\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[859\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[859\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[860\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[860\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[861\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[861\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399817 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[862\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[862\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[863\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[863\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[864\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[864\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[865\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[865\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[866\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[866\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[867\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[867\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[868\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[868\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[869\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[869\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[870\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[870\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[871\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[871\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[872\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[872\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[873\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[873\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[874\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[874\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[875\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[875\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399818 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[876\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[876\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[877\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[877\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[878\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[878\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[879\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[879\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[880\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[880\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[881\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[881\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[882\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[882\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[883\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[883\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[884\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[884\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[885\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[885\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[886\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[886\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[887\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[887\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[888\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[888\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[889\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[889\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[890\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[890\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[891\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[891\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399819 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[892\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[892\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[893\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[893\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[894\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[894\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[895\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[895\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[896\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[896\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[897\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[897\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[898\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[898\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[899\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[899\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[900\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[900\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[901\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[901\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[902\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[902\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[903\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[903\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[904\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[904\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[905\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[905\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[906\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[906\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[907\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[907\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[908\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[908\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399820 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[909\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[909\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[910\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[910\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[911\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[911\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[912\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[912\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[913\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[913\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[914\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[914\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[915\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[915\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[916\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[916\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[917\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[917\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[918\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[918\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[919\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[919\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[920\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[920\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[921\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[921\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[922\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[922\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[923\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[923\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[924\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[924\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399821 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[925\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[925\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[926\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[926\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[927\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[927\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[928\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[928\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[929\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[929\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[930\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[930\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[931\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[931\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[932\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[932\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[933\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[933\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[934\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[934\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[935\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[935\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[936\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[936\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[937\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[937\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[938\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[938\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[939\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[939\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[940\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[940\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399822 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[941\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[941\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[942\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[942\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[943\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[943\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[944\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[944\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[945\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[945\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[946\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[946\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[947\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[947\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[948\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[948\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[949\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[949\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[950\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[950\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[951\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[951\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[952\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[952\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[953\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[953\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[954\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[954\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[955\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[955\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399823 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[956\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[956\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[957\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[957\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[958\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[958\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[959\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[959\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[960\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[960\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[961\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[961\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[962\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[962\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[963\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[963\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[964\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[964\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[965\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[965\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[966\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[966\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[967\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[967\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[968\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[968\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[969\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[969\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[970\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[970\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[971\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[971\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399824 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[972\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[972\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[973\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[973\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[974\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[974\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[975\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[975\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[976\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[976\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[977\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[977\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[978\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[978\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[979\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[979\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[980\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[980\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[981\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[981\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[982\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[982\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[983\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[983\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[984\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[984\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[985\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[985\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[986\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[986\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[987\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[987\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399825 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[988\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[988\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[989\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[989\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[990\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[990\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[991\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[991\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[992\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[992\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[993\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[993\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[994\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[994\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[995\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[995\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[996\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[996\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[997\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[997\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[998\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[998\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[999\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[999\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1000\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1000\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1001\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1001\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1002\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1002\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1003\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1003\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399826 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1004\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1004\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1005\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1005\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1006\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1006\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1007\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1007\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1008\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1008\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1009\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1009\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1010\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1010\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1011\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1011\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1012\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1012\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1013\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1013\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1014\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1014\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1015\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1015\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399827 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1016\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1016\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1017\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1017\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1018\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1018\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1019\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1019\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1020\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1020\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1021\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1021\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1022\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1022\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1023\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1023\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1024\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1024\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1025\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1025\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1026\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1026\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1027\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1027\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1028\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1028\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1029\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1029\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399828 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1030\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1030\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1031\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1031\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1032\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1032\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1033\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1033\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1034\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1034\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1035\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1035\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1036\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1036\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1037\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1037\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1038\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1038\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1039\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1039\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1040\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1040\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1041\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1041\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1042\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1042\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1043\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1043\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399829 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1044\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1044\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1045\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1045\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1046\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1046\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1047\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1047\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1048\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1048\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1049\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1049\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1050\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1050\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1051\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1051\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1052\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1052\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1053\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1053\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1054\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1054\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1055\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1055\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1056\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1056\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1057\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1057\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1058\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1058\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399830 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1059\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1059\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1060\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1060\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1061\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1061\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1062\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1062\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1063\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1063\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1064\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1064\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1065\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1065\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1066\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1066\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1067\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1067\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1068\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1068\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1069\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1069\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1070\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1070\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1071\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1071\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1072\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1072\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1073\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1073\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399831 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1074\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1074\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1075\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1075\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1076\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1076\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1077\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1077\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1078\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1078\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1079\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1079\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1080\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1080\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1081\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1081\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1082\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1082\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1083\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1083\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1084\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1084\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1085\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1085\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1086\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1086\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1087\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1087\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1088\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1088\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1089\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1089\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399832 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1090\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1090\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1091\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1091\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1092\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1092\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1093\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1093\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1094\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1094\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1095\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1095\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1096\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1096\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1097\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1097\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1098\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1098\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1099\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1099\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1100\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1100\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1101\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1101\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1102\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1102\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1103\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1103\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1104\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1104\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399833 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1105\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1105\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1106\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1106\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1107\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1107\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1108\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1108\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1109\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1109\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1110\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1110\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1111\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1111\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1112\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1112\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1113\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1113\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1114\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1114\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1115\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1115\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1116\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1116\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1117\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1117\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1118\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1118\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1119\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1119\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1120\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1120\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399834 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1121\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1121\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1122\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1122\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1123\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1123\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1124\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1124\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1125\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1125\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1126\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1126\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1127\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1127\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1128\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1128\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1129\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1129\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1130\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1130\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1131\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1131\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1132\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1132\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1133\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1133\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1134\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1134\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1135\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1135\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1136\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1136\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399835 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1137\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1137\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1138\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1138\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1139\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1139\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1140\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1140\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1141\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1141\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1142\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1142\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1143\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1143\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1144\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1144\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1145\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1145\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1146\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1146\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1147\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1147\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1148\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1148\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1149\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1149\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1150\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1150\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1151\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1151\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399836 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1152\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1152\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1153\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1153\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1154\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1154\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1155\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1155\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1156\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1156\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1157\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1157\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1158\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1158\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1159\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1159\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1160\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1160\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1161\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1161\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1162\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1162\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1163\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1163\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1164\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1164\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1165\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1165\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399837 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1166\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1166\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1167\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1167\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1168\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1168\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1169\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1169\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1170\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1170\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1171\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1171\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1172\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1172\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1173\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1173\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1174\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1174\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1175\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1175\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1176\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1176\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1177\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1177\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1178\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1178\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1179\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1179\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1180\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1180\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1181\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1181\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399838 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1182\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1182\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1183\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1183\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1184\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1184\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1185\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1185\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1186\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1186\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1187\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1187\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1188\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1188\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1189\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1189\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1190\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1190\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1191\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1191\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1192\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1192\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1193\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1193\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1194\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1194\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1195\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1195\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1196\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1196\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399839 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1197\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1197\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1198\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1198\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1199\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1199\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1200\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1200\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1201\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1201\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1202\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1202\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1203\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1203\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1204\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1204\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1205\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1205\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1206\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1206\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1207\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1207\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1208\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1208\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1209\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1209\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1210\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1210\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1211\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1211\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399840 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1212\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1212\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1213\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1213\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1214\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1214\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1215\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1215\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1216\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1216\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1217\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1217\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1218\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1218\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1219\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1219\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1220\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1220\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1221\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1221\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1222\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1222\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1223\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1223\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1224\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1224\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1225\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1225\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1226\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1226\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399841 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1227\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1227\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1228\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1228\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1229\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1229\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1230\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1230\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1231\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1231\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1232\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1232\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1233\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1233\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1234\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1234\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1235\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1235\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1236\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1236\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1237\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1237\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1238\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1238\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1239\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1239\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1240\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1240\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1241\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1241\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1242\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1242\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399842 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1243\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1243\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399843 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1244\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1244\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399843 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1245\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1245\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399843 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1246\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1246\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399843 "|conv_complex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "padded_signal\[1247\] conv_complex.v(152) " "Inferred latch for \"padded_signal\[1247\]\" at conv_complex.v(152)" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661399843 "|conv_complex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fixed_complex mult_fixed_complex:MULT_KERNEL1 " "Elaborating entity \"mult_fixed_complex\" for hierarchy \"mult_fixed_complex:MULT_KERNEL1\"" {  } { { "conv_complex.v" "MULT_KERNEL1" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732661400167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mult_fixed_complex.v(28) " "Verilog HDL assignment warning at mult_fixed_complex.v(28): truncated value with size 32 to match size of target (12)" {  } { { "mult_fixed_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/mult_fixed_complex.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732661400167 "|conv_complex|mult_fixed_complex:MULT_KERNEL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3_complex adder3_complex:ADDER " "Elaborating entity \"adder3_complex\" for hierarchy \"adder3_complex:ADDER\"" {  } { { "conv_complex.v" "ADDER" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732661400168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[0\]\$latch " "Latch conv\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1\]\$latch " "Latch conv\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[2\]\$latch " "Latch conv\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[3\]\$latch " "Latch conv\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[4\]\$latch " "Latch conv\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[5\]\$latch " "Latch conv\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[6\]\$latch " "Latch conv\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[7\]\$latch " "Latch conv\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[8\]\$latch " "Latch conv\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[9\]\$latch " "Latch conv\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[10\]\$latch " "Latch conv\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[11\]\$latch " "Latch conv\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[12\]\$latch " "Latch conv\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[13\]\$latch " "Latch conv\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[14\]\$latch " "Latch conv\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[15\]\$latch " "Latch conv\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[16\]\$latch " "Latch conv\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[17\]\$latch " "Latch conv\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[18\]\$latch " "Latch conv\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[19\]\$latch " "Latch conv\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[20\]\$latch " "Latch conv\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[21\]\$latch " "Latch conv\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[22\]\$latch " "Latch conv\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[23\]\$latch " "Latch conv\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[24\]\$latch " "Latch conv\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[25\]\$latch " "Latch conv\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[26\]\$latch " "Latch conv\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[27\]\$latch " "Latch conv\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[28\]\$latch " "Latch conv\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[29\]\$latch " "Latch conv\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[30\]\$latch " "Latch conv\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[31\]\$latch " "Latch conv\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[32\]\$latch " "Latch conv\[32\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401298 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[33\]\$latch " "Latch conv\[33\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[34\]\$latch " "Latch conv\[34\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[35\]\$latch " "Latch conv\[35\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[36\]\$latch " "Latch conv\[36\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[37\]\$latch " "Latch conv\[37\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[38\]\$latch " "Latch conv\[38\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[39\]\$latch " "Latch conv\[39\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[40\]\$latch " "Latch conv\[40\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[41\]\$latch " "Latch conv\[41\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[42\]\$latch " "Latch conv\[42\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[43\]\$latch " "Latch conv\[43\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[44\]\$latch " "Latch conv\[44\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[45\]\$latch " "Latch conv\[45\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[46\]\$latch " "Latch conv\[46\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[47\]\$latch " "Latch conv\[47\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[48\]\$latch " "Latch conv\[48\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[49\]\$latch " "Latch conv\[49\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[50\]\$latch " "Latch conv\[50\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[51\]\$latch " "Latch conv\[51\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[52\]\$latch " "Latch conv\[52\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[53\]\$latch " "Latch conv\[53\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[54\]\$latch " "Latch conv\[54\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[55\]\$latch " "Latch conv\[55\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[56\]\$latch " "Latch conv\[56\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[57\]\$latch " "Latch conv\[57\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[58\]\$latch " "Latch conv\[58\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[59\]\$latch " "Latch conv\[59\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[60\]\$latch " "Latch conv\[60\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[61\]\$latch " "Latch conv\[61\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[62\]\$latch " "Latch conv\[62\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[63\]\$latch " "Latch conv\[63\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[64\]\$latch " "Latch conv\[64\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[65\]\$latch " "Latch conv\[65\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[66\]\$latch " "Latch conv\[66\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[67\]\$latch " "Latch conv\[67\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[68\]\$latch " "Latch conv\[68\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401299 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[69\]\$latch " "Latch conv\[69\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[70\]\$latch " "Latch conv\[70\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[71\]\$latch " "Latch conv\[71\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[72\]\$latch " "Latch conv\[72\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[73\]\$latch " "Latch conv\[73\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[74\]\$latch " "Latch conv\[74\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[75\]\$latch " "Latch conv\[75\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[76\]\$latch " "Latch conv\[76\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[77\]\$latch " "Latch conv\[77\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[78\]\$latch " "Latch conv\[78\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[79\]\$latch " "Latch conv\[79\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[80\]\$latch " "Latch conv\[80\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[81\]\$latch " "Latch conv\[81\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[82\]\$latch " "Latch conv\[82\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[83\]\$latch " "Latch conv\[83\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[84\]\$latch " "Latch conv\[84\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[85\]\$latch " "Latch conv\[85\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[86\]\$latch " "Latch conv\[86\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[87\]\$latch " "Latch conv\[87\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[88\]\$latch " "Latch conv\[88\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[89\]\$latch " "Latch conv\[89\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[90\]\$latch " "Latch conv\[90\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[91\]\$latch " "Latch conv\[91\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[92\]\$latch " "Latch conv\[92\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[93\]\$latch " "Latch conv\[93\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[94\]\$latch " "Latch conv\[94\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[95\]\$latch " "Latch conv\[95\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[96\]\$latch " "Latch conv\[96\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[97\]\$latch " "Latch conv\[97\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[98\]\$latch " "Latch conv\[98\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[99\]\$latch " "Latch conv\[99\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[100\]\$latch " "Latch conv\[100\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[101\]\$latch " "Latch conv\[101\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[102\]\$latch " "Latch conv\[102\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[103\]\$latch " "Latch conv\[103\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[104\]\$latch " "Latch conv\[104\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[105\]\$latch " "Latch conv\[105\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[106\]\$latch " "Latch conv\[106\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401300 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[107\]\$latch " "Latch conv\[107\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[108\]\$latch " "Latch conv\[108\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[109\]\$latch " "Latch conv\[109\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[110\]\$latch " "Latch conv\[110\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[111\]\$latch " "Latch conv\[111\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[112\]\$latch " "Latch conv\[112\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[113\]\$latch " "Latch conv\[113\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[114\]\$latch " "Latch conv\[114\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[115\]\$latch " "Latch conv\[115\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[116\]\$latch " "Latch conv\[116\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[117\]\$latch " "Latch conv\[117\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[118\]\$latch " "Latch conv\[118\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[119\]\$latch " "Latch conv\[119\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[120\]\$latch " "Latch conv\[120\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[121\]\$latch " "Latch conv\[121\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[122\]\$latch " "Latch conv\[122\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[123\]\$latch " "Latch conv\[123\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[124\]\$latch " "Latch conv\[124\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[125\]\$latch " "Latch conv\[125\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[126\]\$latch " "Latch conv\[126\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[127\]\$latch " "Latch conv\[127\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[128\]\$latch " "Latch conv\[128\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[129\]\$latch " "Latch conv\[129\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[130\]\$latch " "Latch conv\[130\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[131\]\$latch " "Latch conv\[131\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[132\]\$latch " "Latch conv\[132\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[133\]\$latch " "Latch conv\[133\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[134\]\$latch " "Latch conv\[134\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[135\]\$latch " "Latch conv\[135\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[136\]\$latch " "Latch conv\[136\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[137\]\$latch " "Latch conv\[137\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[138\]\$latch " "Latch conv\[138\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[139\]\$latch " "Latch conv\[139\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[140\]\$latch " "Latch conv\[140\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[141\]\$latch " "Latch conv\[141\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401301 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[142\]\$latch " "Latch conv\[142\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[143\]\$latch " "Latch conv\[143\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[144\]\$latch " "Latch conv\[144\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[145\]\$latch " "Latch conv\[145\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[146\]\$latch " "Latch conv\[146\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[147\]\$latch " "Latch conv\[147\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[148\]\$latch " "Latch conv\[148\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[149\]\$latch " "Latch conv\[149\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[150\]\$latch " "Latch conv\[150\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[151\]\$latch " "Latch conv\[151\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[152\]\$latch " "Latch conv\[152\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[153\]\$latch " "Latch conv\[153\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[154\]\$latch " "Latch conv\[154\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[155\]\$latch " "Latch conv\[155\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[156\]\$latch " "Latch conv\[156\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[157\]\$latch " "Latch conv\[157\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[158\]\$latch " "Latch conv\[158\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[159\]\$latch " "Latch conv\[159\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[160\]\$latch " "Latch conv\[160\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[161\]\$latch " "Latch conv\[161\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[162\]\$latch " "Latch conv\[162\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[163\]\$latch " "Latch conv\[163\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[164\]\$latch " "Latch conv\[164\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[165\]\$latch " "Latch conv\[165\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[166\]\$latch " "Latch conv\[166\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[167\]\$latch " "Latch conv\[167\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[168\]\$latch " "Latch conv\[168\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[169\]\$latch " "Latch conv\[169\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[170\]\$latch " "Latch conv\[170\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[171\]\$latch " "Latch conv\[171\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[172\]\$latch " "Latch conv\[172\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[173\]\$latch " "Latch conv\[173\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[174\]\$latch " "Latch conv\[174\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[175\]\$latch " "Latch conv\[175\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[176\]\$latch " "Latch conv\[176\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[177\]\$latch " "Latch conv\[177\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401302 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[178\]\$latch " "Latch conv\[178\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[179\]\$latch " "Latch conv\[179\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[180\]\$latch " "Latch conv\[180\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[181\]\$latch " "Latch conv\[181\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[182\]\$latch " "Latch conv\[182\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[183\]\$latch " "Latch conv\[183\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[184\]\$latch " "Latch conv\[184\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[185\]\$latch " "Latch conv\[185\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[186\]\$latch " "Latch conv\[186\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[187\]\$latch " "Latch conv\[187\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[188\]\$latch " "Latch conv\[188\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[189\]\$latch " "Latch conv\[189\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[190\]\$latch " "Latch conv\[190\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[191\]\$latch " "Latch conv\[191\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[192\]\$latch " "Latch conv\[192\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[193\]\$latch " "Latch conv\[193\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[194\]\$latch " "Latch conv\[194\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[195\]\$latch " "Latch conv\[195\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[196\]\$latch " "Latch conv\[196\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[197\]\$latch " "Latch conv\[197\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[198\]\$latch " "Latch conv\[198\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[199\]\$latch " "Latch conv\[199\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[200\]\$latch " "Latch conv\[200\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[201\]\$latch " "Latch conv\[201\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[202\]\$latch " "Latch conv\[202\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[203\]\$latch " "Latch conv\[203\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[204\]\$latch " "Latch conv\[204\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[205\]\$latch " "Latch conv\[205\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[206\]\$latch " "Latch conv\[206\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[207\]\$latch " "Latch conv\[207\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[208\]\$latch " "Latch conv\[208\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[209\]\$latch " "Latch conv\[209\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[210\]\$latch " "Latch conv\[210\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[211\]\$latch " "Latch conv\[211\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[212\]\$latch " "Latch conv\[212\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[213\]\$latch " "Latch conv\[213\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401303 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[214\]\$latch " "Latch conv\[214\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[215\]\$latch " "Latch conv\[215\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[216\]\$latch " "Latch conv\[216\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[217\]\$latch " "Latch conv\[217\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[218\]\$latch " "Latch conv\[218\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[219\]\$latch " "Latch conv\[219\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[220\]\$latch " "Latch conv\[220\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[221\]\$latch " "Latch conv\[221\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[222\]\$latch " "Latch conv\[222\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[223\]\$latch " "Latch conv\[223\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[224\]\$latch " "Latch conv\[224\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[225\]\$latch " "Latch conv\[225\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[226\]\$latch " "Latch conv\[226\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[227\]\$latch " "Latch conv\[227\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[228\]\$latch " "Latch conv\[228\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[229\]\$latch " "Latch conv\[229\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[230\]\$latch " "Latch conv\[230\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[231\]\$latch " "Latch conv\[231\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[232\]\$latch " "Latch conv\[232\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[233\]\$latch " "Latch conv\[233\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[234\]\$latch " "Latch conv\[234\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[235\]\$latch " "Latch conv\[235\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[236\]\$latch " "Latch conv\[236\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[237\]\$latch " "Latch conv\[237\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[238\]\$latch " "Latch conv\[238\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[239\]\$latch " "Latch conv\[239\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[240\]\$latch " "Latch conv\[240\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[241\]\$latch " "Latch conv\[241\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[242\]\$latch " "Latch conv\[242\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[243\]\$latch " "Latch conv\[243\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[244\]\$latch " "Latch conv\[244\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[245\]\$latch " "Latch conv\[245\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[246\]\$latch " "Latch conv\[246\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[247\]\$latch " "Latch conv\[247\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[248\]\$latch " "Latch conv\[248\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[249\]\$latch " "Latch conv\[249\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[250\]\$latch " "Latch conv\[250\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401304 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[251\]\$latch " "Latch conv\[251\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[252\]\$latch " "Latch conv\[252\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[253\]\$latch " "Latch conv\[253\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[254\]\$latch " "Latch conv\[254\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[255\]\$latch " "Latch conv\[255\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[256\]\$latch " "Latch conv\[256\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[257\]\$latch " "Latch conv\[257\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[258\]\$latch " "Latch conv\[258\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[259\]\$latch " "Latch conv\[259\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[260\]\$latch " "Latch conv\[260\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[261\]\$latch " "Latch conv\[261\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[262\]\$latch " "Latch conv\[262\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[263\]\$latch " "Latch conv\[263\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[264\]\$latch " "Latch conv\[264\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[265\]\$latch " "Latch conv\[265\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[266\]\$latch " "Latch conv\[266\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[267\]\$latch " "Latch conv\[267\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[268\]\$latch " "Latch conv\[268\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[269\]\$latch " "Latch conv\[269\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[270\]\$latch " "Latch conv\[270\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[271\]\$latch " "Latch conv\[271\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[272\]\$latch " "Latch conv\[272\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[273\]\$latch " "Latch conv\[273\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[274\]\$latch " "Latch conv\[274\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[275\]\$latch " "Latch conv\[275\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[276\]\$latch " "Latch conv\[276\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[277\]\$latch " "Latch conv\[277\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[278\]\$latch " "Latch conv\[278\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[279\]\$latch " "Latch conv\[279\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[280\]\$latch " "Latch conv\[280\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[281\]\$latch " "Latch conv\[281\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[282\]\$latch " "Latch conv\[282\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[283\]\$latch " "Latch conv\[283\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[284\]\$latch " "Latch conv\[284\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[285\]\$latch " "Latch conv\[285\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401305 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[286\]\$latch " "Latch conv\[286\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[287\]\$latch " "Latch conv\[287\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[288\]\$latch " "Latch conv\[288\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[289\]\$latch " "Latch conv\[289\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[290\]\$latch " "Latch conv\[290\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[291\]\$latch " "Latch conv\[291\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[292\]\$latch " "Latch conv\[292\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[293\]\$latch " "Latch conv\[293\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[294\]\$latch " "Latch conv\[294\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[295\]\$latch " "Latch conv\[295\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[296\]\$latch " "Latch conv\[296\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[297\]\$latch " "Latch conv\[297\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[298\]\$latch " "Latch conv\[298\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[299\]\$latch " "Latch conv\[299\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[300\]\$latch " "Latch conv\[300\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[301\]\$latch " "Latch conv\[301\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[302\]\$latch " "Latch conv\[302\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[303\]\$latch " "Latch conv\[303\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[304\]\$latch " "Latch conv\[304\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[305\]\$latch " "Latch conv\[305\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[306\]\$latch " "Latch conv\[306\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[307\]\$latch " "Latch conv\[307\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[308\]\$latch " "Latch conv\[308\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[309\]\$latch " "Latch conv\[309\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[310\]\$latch " "Latch conv\[310\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[311\]\$latch " "Latch conv\[311\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[312\]\$latch " "Latch conv\[312\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[313\]\$latch " "Latch conv\[313\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[314\]\$latch " "Latch conv\[314\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[315\]\$latch " "Latch conv\[315\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[316\]\$latch " "Latch conv\[316\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[317\]\$latch " "Latch conv\[317\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[318\]\$latch " "Latch conv\[318\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[319\]\$latch " "Latch conv\[319\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[320\]\$latch " "Latch conv\[320\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[321\]\$latch " "Latch conv\[321\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[322\]\$latch " "Latch conv\[322\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401306 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[323\]\$latch " "Latch conv\[323\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[324\]\$latch " "Latch conv\[324\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[325\]\$latch " "Latch conv\[325\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[326\]\$latch " "Latch conv\[326\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[327\]\$latch " "Latch conv\[327\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[328\]\$latch " "Latch conv\[328\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[329\]\$latch " "Latch conv\[329\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[330\]\$latch " "Latch conv\[330\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[331\]\$latch " "Latch conv\[331\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[332\]\$latch " "Latch conv\[332\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[333\]\$latch " "Latch conv\[333\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[334\]\$latch " "Latch conv\[334\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[335\]\$latch " "Latch conv\[335\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[336\]\$latch " "Latch conv\[336\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[337\]\$latch " "Latch conv\[337\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[338\]\$latch " "Latch conv\[338\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[339\]\$latch " "Latch conv\[339\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[340\]\$latch " "Latch conv\[340\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[341\]\$latch " "Latch conv\[341\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[342\]\$latch " "Latch conv\[342\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[343\]\$latch " "Latch conv\[343\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[344\]\$latch " "Latch conv\[344\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[345\]\$latch " "Latch conv\[345\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[346\]\$latch " "Latch conv\[346\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[347\]\$latch " "Latch conv\[347\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[348\]\$latch " "Latch conv\[348\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[349\]\$latch " "Latch conv\[349\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[350\]\$latch " "Latch conv\[350\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[351\]\$latch " "Latch conv\[351\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[352\]\$latch " "Latch conv\[352\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[353\]\$latch " "Latch conv\[353\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[354\]\$latch " "Latch conv\[354\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[355\]\$latch " "Latch conv\[355\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[356\]\$latch " "Latch conv\[356\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[357\]\$latch " "Latch conv\[357\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[358\]\$latch " "Latch conv\[358\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401307 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[359\]\$latch " "Latch conv\[359\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[360\]\$latch " "Latch conv\[360\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[361\]\$latch " "Latch conv\[361\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[362\]\$latch " "Latch conv\[362\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[363\]\$latch " "Latch conv\[363\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[364\]\$latch " "Latch conv\[364\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[365\]\$latch " "Latch conv\[365\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[366\]\$latch " "Latch conv\[366\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[367\]\$latch " "Latch conv\[367\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[368\]\$latch " "Latch conv\[368\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[369\]\$latch " "Latch conv\[369\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[370\]\$latch " "Latch conv\[370\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[371\]\$latch " "Latch conv\[371\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[372\]\$latch " "Latch conv\[372\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[373\]\$latch " "Latch conv\[373\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[374\]\$latch " "Latch conv\[374\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[375\]\$latch " "Latch conv\[375\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[376\]\$latch " "Latch conv\[376\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[377\]\$latch " "Latch conv\[377\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[378\]\$latch " "Latch conv\[378\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[379\]\$latch " "Latch conv\[379\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[380\]\$latch " "Latch conv\[380\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[381\]\$latch " "Latch conv\[381\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[382\]\$latch " "Latch conv\[382\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[383\]\$latch " "Latch conv\[383\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[384\]\$latch " "Latch conv\[384\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[385\]\$latch " "Latch conv\[385\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[386\]\$latch " "Latch conv\[386\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[387\]\$latch " "Latch conv\[387\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[388\]\$latch " "Latch conv\[388\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[389\]\$latch " "Latch conv\[389\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[390\]\$latch " "Latch conv\[390\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[391\]\$latch " "Latch conv\[391\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[392\]\$latch " "Latch conv\[392\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[393\]\$latch " "Latch conv\[393\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[394\]\$latch " "Latch conv\[394\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[395\]\$latch " "Latch conv\[395\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401308 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[396\]\$latch " "Latch conv\[396\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[397\]\$latch " "Latch conv\[397\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[398\]\$latch " "Latch conv\[398\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[399\]\$latch " "Latch conv\[399\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[400\]\$latch " "Latch conv\[400\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[401\]\$latch " "Latch conv\[401\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[402\]\$latch " "Latch conv\[402\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[403\]\$latch " "Latch conv\[403\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[404\]\$latch " "Latch conv\[404\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[405\]\$latch " "Latch conv\[405\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[406\]\$latch " "Latch conv\[406\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[407\]\$latch " "Latch conv\[407\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[408\]\$latch " "Latch conv\[408\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[409\]\$latch " "Latch conv\[409\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[410\]\$latch " "Latch conv\[410\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[411\]\$latch " "Latch conv\[411\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[412\]\$latch " "Latch conv\[412\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[413\]\$latch " "Latch conv\[413\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[414\]\$latch " "Latch conv\[414\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[415\]\$latch " "Latch conv\[415\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[416\]\$latch " "Latch conv\[416\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[417\]\$latch " "Latch conv\[417\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[418\]\$latch " "Latch conv\[418\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[419\]\$latch " "Latch conv\[419\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[420\]\$latch " "Latch conv\[420\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[421\]\$latch " "Latch conv\[421\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[422\]\$latch " "Latch conv\[422\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[423\]\$latch " "Latch conv\[423\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[424\]\$latch " "Latch conv\[424\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[425\]\$latch " "Latch conv\[425\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[426\]\$latch " "Latch conv\[426\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[427\]\$latch " "Latch conv\[427\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[428\]\$latch " "Latch conv\[428\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[429\]\$latch " "Latch conv\[429\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[430\]\$latch " "Latch conv\[430\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[431\]\$latch " "Latch conv\[431\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[432\]\$latch " "Latch conv\[432\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401309 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[433\]\$latch " "Latch conv\[433\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[434\]\$latch " "Latch conv\[434\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[435\]\$latch " "Latch conv\[435\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[436\]\$latch " "Latch conv\[436\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[437\]\$latch " "Latch conv\[437\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[438\]\$latch " "Latch conv\[438\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[439\]\$latch " "Latch conv\[439\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[440\]\$latch " "Latch conv\[440\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[441\]\$latch " "Latch conv\[441\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[442\]\$latch " "Latch conv\[442\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[443\]\$latch " "Latch conv\[443\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[444\]\$latch " "Latch conv\[444\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[445\]\$latch " "Latch conv\[445\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[446\]\$latch " "Latch conv\[446\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[447\]\$latch " "Latch conv\[447\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[448\]\$latch " "Latch conv\[448\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[449\]\$latch " "Latch conv\[449\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[450\]\$latch " "Latch conv\[450\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[451\]\$latch " "Latch conv\[451\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[452\]\$latch " "Latch conv\[452\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[453\]\$latch " "Latch conv\[453\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[454\]\$latch " "Latch conv\[454\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[455\]\$latch " "Latch conv\[455\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[456\]\$latch " "Latch conv\[456\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[457\]\$latch " "Latch conv\[457\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[458\]\$latch " "Latch conv\[458\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[459\]\$latch " "Latch conv\[459\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[460\]\$latch " "Latch conv\[460\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[461\]\$latch " "Latch conv\[461\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[462\]\$latch " "Latch conv\[462\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[463\]\$latch " "Latch conv\[463\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[464\]\$latch " "Latch conv\[464\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[465\]\$latch " "Latch conv\[465\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[466\]\$latch " "Latch conv\[466\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[467\]\$latch " "Latch conv\[467\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401310 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[468\]\$latch " "Latch conv\[468\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[469\]\$latch " "Latch conv\[469\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[470\]\$latch " "Latch conv\[470\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[471\]\$latch " "Latch conv\[471\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[472\]\$latch " "Latch conv\[472\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[473\]\$latch " "Latch conv\[473\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[474\]\$latch " "Latch conv\[474\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[475\]\$latch " "Latch conv\[475\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[476\]\$latch " "Latch conv\[476\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[477\]\$latch " "Latch conv\[477\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[478\]\$latch " "Latch conv\[478\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[479\]\$latch " "Latch conv\[479\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[480\]\$latch " "Latch conv\[480\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[481\]\$latch " "Latch conv\[481\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[482\]\$latch " "Latch conv\[482\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[483\]\$latch " "Latch conv\[483\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[484\]\$latch " "Latch conv\[484\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[485\]\$latch " "Latch conv\[485\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[486\]\$latch " "Latch conv\[486\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[487\]\$latch " "Latch conv\[487\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[488\]\$latch " "Latch conv\[488\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[489\]\$latch " "Latch conv\[489\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[490\]\$latch " "Latch conv\[490\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[491\]\$latch " "Latch conv\[491\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[492\]\$latch " "Latch conv\[492\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[493\]\$latch " "Latch conv\[493\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[494\]\$latch " "Latch conv\[494\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[495\]\$latch " "Latch conv\[495\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[496\]\$latch " "Latch conv\[496\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[497\]\$latch " "Latch conv\[497\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[498\]\$latch " "Latch conv\[498\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[499\]\$latch " "Latch conv\[499\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[500\]\$latch " "Latch conv\[500\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[501\]\$latch " "Latch conv\[501\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[502\]\$latch " "Latch conv\[502\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[503\]\$latch " "Latch conv\[503\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[504\]\$latch " "Latch conv\[504\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401311 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[505\]\$latch " "Latch conv\[505\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[506\]\$latch " "Latch conv\[506\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[507\]\$latch " "Latch conv\[507\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[508\]\$latch " "Latch conv\[508\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[509\]\$latch " "Latch conv\[509\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[510\]\$latch " "Latch conv\[510\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[511\]\$latch " "Latch conv\[511\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[512\]\$latch " "Latch conv\[512\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[513\]\$latch " "Latch conv\[513\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[514\]\$latch " "Latch conv\[514\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[515\]\$latch " "Latch conv\[515\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[516\]\$latch " "Latch conv\[516\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[517\]\$latch " "Latch conv\[517\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[518\]\$latch " "Latch conv\[518\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[519\]\$latch " "Latch conv\[519\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[520\]\$latch " "Latch conv\[520\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[521\]\$latch " "Latch conv\[521\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[522\]\$latch " "Latch conv\[522\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[523\]\$latch " "Latch conv\[523\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[524\]\$latch " "Latch conv\[524\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[525\]\$latch " "Latch conv\[525\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[526\]\$latch " "Latch conv\[526\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[527\]\$latch " "Latch conv\[527\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[528\]\$latch " "Latch conv\[528\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[529\]\$latch " "Latch conv\[529\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[530\]\$latch " "Latch conv\[530\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[531\]\$latch " "Latch conv\[531\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[532\]\$latch " "Latch conv\[532\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[533\]\$latch " "Latch conv\[533\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[534\]\$latch " "Latch conv\[534\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[535\]\$latch " "Latch conv\[535\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[536\]\$latch " "Latch conv\[536\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[537\]\$latch " "Latch conv\[537\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[538\]\$latch " "Latch conv\[538\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[539\]\$latch " "Latch conv\[539\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[540\]\$latch " "Latch conv\[540\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[541\]\$latch " "Latch conv\[541\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401312 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[542\]\$latch " "Latch conv\[542\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[543\]\$latch " "Latch conv\[543\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[544\]\$latch " "Latch conv\[544\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[545\]\$latch " "Latch conv\[545\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[546\]\$latch " "Latch conv\[546\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[547\]\$latch " "Latch conv\[547\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[548\]\$latch " "Latch conv\[548\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[549\]\$latch " "Latch conv\[549\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[550\]\$latch " "Latch conv\[550\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[551\]\$latch " "Latch conv\[551\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[552\]\$latch " "Latch conv\[552\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[553\]\$latch " "Latch conv\[553\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[554\]\$latch " "Latch conv\[554\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[555\]\$latch " "Latch conv\[555\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[556\]\$latch " "Latch conv\[556\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[557\]\$latch " "Latch conv\[557\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[558\]\$latch " "Latch conv\[558\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[559\]\$latch " "Latch conv\[559\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[560\]\$latch " "Latch conv\[560\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[561\]\$latch " "Latch conv\[561\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[562\]\$latch " "Latch conv\[562\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[563\]\$latch " "Latch conv\[563\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[564\]\$latch " "Latch conv\[564\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[565\]\$latch " "Latch conv\[565\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[566\]\$latch " "Latch conv\[566\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[567\]\$latch " "Latch conv\[567\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[568\]\$latch " "Latch conv\[568\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[569\]\$latch " "Latch conv\[569\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[570\]\$latch " "Latch conv\[570\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[571\]\$latch " "Latch conv\[571\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[572\]\$latch " "Latch conv\[572\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[573\]\$latch " "Latch conv\[573\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[574\]\$latch " "Latch conv\[574\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[575\]\$latch " "Latch conv\[575\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[576\]\$latch " "Latch conv\[576\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[577\]\$latch " "Latch conv\[577\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[578\]\$latch " "Latch conv\[578\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[579\]\$latch " "Latch conv\[579\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401313 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[580\]\$latch " "Latch conv\[580\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[581\]\$latch " "Latch conv\[581\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[582\]\$latch " "Latch conv\[582\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[583\]\$latch " "Latch conv\[583\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[584\]\$latch " "Latch conv\[584\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[585\]\$latch " "Latch conv\[585\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[586\]\$latch " "Latch conv\[586\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[587\]\$latch " "Latch conv\[587\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[588\]\$latch " "Latch conv\[588\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[589\]\$latch " "Latch conv\[589\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[590\]\$latch " "Latch conv\[590\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[591\]\$latch " "Latch conv\[591\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[592\]\$latch " "Latch conv\[592\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[593\]\$latch " "Latch conv\[593\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[594\]\$latch " "Latch conv\[594\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[595\]\$latch " "Latch conv\[595\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[596\]\$latch " "Latch conv\[596\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[597\]\$latch " "Latch conv\[597\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[598\]\$latch " "Latch conv\[598\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[599\]\$latch " "Latch conv\[599\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[600\]\$latch " "Latch conv\[600\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[601\]\$latch " "Latch conv\[601\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[602\]\$latch " "Latch conv\[602\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[603\]\$latch " "Latch conv\[603\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[604\]\$latch " "Latch conv\[604\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[605\]\$latch " "Latch conv\[605\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[606\]\$latch " "Latch conv\[606\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[607\]\$latch " "Latch conv\[607\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[608\]\$latch " "Latch conv\[608\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[609\]\$latch " "Latch conv\[609\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[610\]\$latch " "Latch conv\[610\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[611\]\$latch " "Latch conv\[611\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[612\]\$latch " "Latch conv\[612\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[613\]\$latch " "Latch conv\[613\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[614\]\$latch " "Latch conv\[614\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[615\]\$latch " "Latch conv\[615\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[616\]\$latch " "Latch conv\[616\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401314 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[617\]\$latch " "Latch conv\[617\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[618\]\$latch " "Latch conv\[618\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[619\]\$latch " "Latch conv\[619\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[620\]\$latch " "Latch conv\[620\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[621\]\$latch " "Latch conv\[621\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[622\]\$latch " "Latch conv\[622\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[623\]\$latch " "Latch conv\[623\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[624\]\$latch " "Latch conv\[624\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[625\]\$latch " "Latch conv\[625\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[626\]\$latch " "Latch conv\[626\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[627\]\$latch " "Latch conv\[627\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[628\]\$latch " "Latch conv\[628\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[629\]\$latch " "Latch conv\[629\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[630\]\$latch " "Latch conv\[630\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[631\]\$latch " "Latch conv\[631\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[632\]\$latch " "Latch conv\[632\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[633\]\$latch " "Latch conv\[633\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[634\]\$latch " "Latch conv\[634\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[635\]\$latch " "Latch conv\[635\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[636\]\$latch " "Latch conv\[636\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[637\]\$latch " "Latch conv\[637\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[638\]\$latch " "Latch conv\[638\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[639\]\$latch " "Latch conv\[639\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[640\]\$latch " "Latch conv\[640\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[641\]\$latch " "Latch conv\[641\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[642\]\$latch " "Latch conv\[642\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[643\]\$latch " "Latch conv\[643\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[644\]\$latch " "Latch conv\[644\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[645\]\$latch " "Latch conv\[645\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[646\]\$latch " "Latch conv\[646\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[647\]\$latch " "Latch conv\[647\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[648\]\$latch " "Latch conv\[648\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[649\]\$latch " "Latch conv\[649\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[650\]\$latch " "Latch conv\[650\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[651\]\$latch " "Latch conv\[651\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[652\]\$latch " "Latch conv\[652\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[653\]\$latch " "Latch conv\[653\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401315 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[654\]\$latch " "Latch conv\[654\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[655\]\$latch " "Latch conv\[655\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[656\]\$latch " "Latch conv\[656\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[657\]\$latch " "Latch conv\[657\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[658\]\$latch " "Latch conv\[658\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[659\]\$latch " "Latch conv\[659\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[660\]\$latch " "Latch conv\[660\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[661\]\$latch " "Latch conv\[661\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[662\]\$latch " "Latch conv\[662\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[663\]\$latch " "Latch conv\[663\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[664\]\$latch " "Latch conv\[664\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[665\]\$latch " "Latch conv\[665\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[666\]\$latch " "Latch conv\[666\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[667\]\$latch " "Latch conv\[667\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[668\]\$latch " "Latch conv\[668\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[669\]\$latch " "Latch conv\[669\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[670\]\$latch " "Latch conv\[670\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[671\]\$latch " "Latch conv\[671\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[672\]\$latch " "Latch conv\[672\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[673\]\$latch " "Latch conv\[673\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[674\]\$latch " "Latch conv\[674\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[675\]\$latch " "Latch conv\[675\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[676\]\$latch " "Latch conv\[676\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[677\]\$latch " "Latch conv\[677\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[678\]\$latch " "Latch conv\[678\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[679\]\$latch " "Latch conv\[679\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[680\]\$latch " "Latch conv\[680\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[681\]\$latch " "Latch conv\[681\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[682\]\$latch " "Latch conv\[682\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[683\]\$latch " "Latch conv\[683\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[684\]\$latch " "Latch conv\[684\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[685\]\$latch " "Latch conv\[685\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[686\]\$latch " "Latch conv\[686\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[687\]\$latch " "Latch conv\[687\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[688\]\$latch " "Latch conv\[688\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[689\]\$latch " "Latch conv\[689\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401316 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[690\]\$latch " "Latch conv\[690\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[691\]\$latch " "Latch conv\[691\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[692\]\$latch " "Latch conv\[692\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[693\]\$latch " "Latch conv\[693\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[694\]\$latch " "Latch conv\[694\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[695\]\$latch " "Latch conv\[695\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[696\]\$latch " "Latch conv\[696\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[697\]\$latch " "Latch conv\[697\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[698\]\$latch " "Latch conv\[698\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[699\]\$latch " "Latch conv\[699\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[700\]\$latch " "Latch conv\[700\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[701\]\$latch " "Latch conv\[701\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[702\]\$latch " "Latch conv\[702\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[703\]\$latch " "Latch conv\[703\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[704\]\$latch " "Latch conv\[704\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[705\]\$latch " "Latch conv\[705\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[706\]\$latch " "Latch conv\[706\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[707\]\$latch " "Latch conv\[707\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[708\]\$latch " "Latch conv\[708\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[709\]\$latch " "Latch conv\[709\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[710\]\$latch " "Latch conv\[710\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[711\]\$latch " "Latch conv\[711\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[712\]\$latch " "Latch conv\[712\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[713\]\$latch " "Latch conv\[713\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[714\]\$latch " "Latch conv\[714\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[715\]\$latch " "Latch conv\[715\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[716\]\$latch " "Latch conv\[716\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[717\]\$latch " "Latch conv\[717\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[718\]\$latch " "Latch conv\[718\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[719\]\$latch " "Latch conv\[719\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[720\]\$latch " "Latch conv\[720\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[721\]\$latch " "Latch conv\[721\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[722\]\$latch " "Latch conv\[722\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[723\]\$latch " "Latch conv\[723\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[724\]\$latch " "Latch conv\[724\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[725\]\$latch " "Latch conv\[725\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401317 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[726\]\$latch " "Latch conv\[726\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[727\]\$latch " "Latch conv\[727\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[728\]\$latch " "Latch conv\[728\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[729\]\$latch " "Latch conv\[729\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[730\]\$latch " "Latch conv\[730\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[731\]\$latch " "Latch conv\[731\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[732\]\$latch " "Latch conv\[732\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[733\]\$latch " "Latch conv\[733\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[734\]\$latch " "Latch conv\[734\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[735\]\$latch " "Latch conv\[735\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[736\]\$latch " "Latch conv\[736\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[737\]\$latch " "Latch conv\[737\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[738\]\$latch " "Latch conv\[738\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[739\]\$latch " "Latch conv\[739\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[740\]\$latch " "Latch conv\[740\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[741\]\$latch " "Latch conv\[741\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[742\]\$latch " "Latch conv\[742\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[743\]\$latch " "Latch conv\[743\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[744\]\$latch " "Latch conv\[744\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[745\]\$latch " "Latch conv\[745\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[746\]\$latch " "Latch conv\[746\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[747\]\$latch " "Latch conv\[747\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[748\]\$latch " "Latch conv\[748\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[749\]\$latch " "Latch conv\[749\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[750\]\$latch " "Latch conv\[750\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[751\]\$latch " "Latch conv\[751\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[752\]\$latch " "Latch conv\[752\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[753\]\$latch " "Latch conv\[753\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[754\]\$latch " "Latch conv\[754\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[755\]\$latch " "Latch conv\[755\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[756\]\$latch " "Latch conv\[756\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[757\]\$latch " "Latch conv\[757\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[758\]\$latch " "Latch conv\[758\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[759\]\$latch " "Latch conv\[759\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[760\]\$latch " "Latch conv\[760\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[761\]\$latch " "Latch conv\[761\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401318 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[762\]\$latch " "Latch conv\[762\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[763\]\$latch " "Latch conv\[763\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[764\]\$latch " "Latch conv\[764\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[765\]\$latch " "Latch conv\[765\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[766\]\$latch " "Latch conv\[766\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[767\]\$latch " "Latch conv\[767\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[768\]\$latch " "Latch conv\[768\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[769\]\$latch " "Latch conv\[769\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[770\]\$latch " "Latch conv\[770\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[771\]\$latch " "Latch conv\[771\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[772\]\$latch " "Latch conv\[772\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[773\]\$latch " "Latch conv\[773\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[774\]\$latch " "Latch conv\[774\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[775\]\$latch " "Latch conv\[775\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[776\]\$latch " "Latch conv\[776\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[777\]\$latch " "Latch conv\[777\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[778\]\$latch " "Latch conv\[778\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[779\]\$latch " "Latch conv\[779\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[780\]\$latch " "Latch conv\[780\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[781\]\$latch " "Latch conv\[781\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[782\]\$latch " "Latch conv\[782\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[783\]\$latch " "Latch conv\[783\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[784\]\$latch " "Latch conv\[784\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[785\]\$latch " "Latch conv\[785\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[786\]\$latch " "Latch conv\[786\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[787\]\$latch " "Latch conv\[787\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[788\]\$latch " "Latch conv\[788\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[789\]\$latch " "Latch conv\[789\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[790\]\$latch " "Latch conv\[790\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[791\]\$latch " "Latch conv\[791\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[792\]\$latch " "Latch conv\[792\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[793\]\$latch " "Latch conv\[793\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[794\]\$latch " "Latch conv\[794\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[795\]\$latch " "Latch conv\[795\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[796\]\$latch " "Latch conv\[796\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401319 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[797\]\$latch " "Latch conv\[797\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[798\]\$latch " "Latch conv\[798\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[799\]\$latch " "Latch conv\[799\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[800\]\$latch " "Latch conv\[800\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[801\]\$latch " "Latch conv\[801\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[802\]\$latch " "Latch conv\[802\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[803\]\$latch " "Latch conv\[803\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[804\]\$latch " "Latch conv\[804\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[805\]\$latch " "Latch conv\[805\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[806\]\$latch " "Latch conv\[806\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[807\]\$latch " "Latch conv\[807\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[808\]\$latch " "Latch conv\[808\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[809\]\$latch " "Latch conv\[809\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[810\]\$latch " "Latch conv\[810\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[811\]\$latch " "Latch conv\[811\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[812\]\$latch " "Latch conv\[812\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[813\]\$latch " "Latch conv\[813\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[814\]\$latch " "Latch conv\[814\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[815\]\$latch " "Latch conv\[815\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[816\]\$latch " "Latch conv\[816\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[817\]\$latch " "Latch conv\[817\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[818\]\$latch " "Latch conv\[818\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[819\]\$latch " "Latch conv\[819\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[820\]\$latch " "Latch conv\[820\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[821\]\$latch " "Latch conv\[821\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[822\]\$latch " "Latch conv\[822\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[823\]\$latch " "Latch conv\[823\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[824\]\$latch " "Latch conv\[824\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[825\]\$latch " "Latch conv\[825\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[826\]\$latch " "Latch conv\[826\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[827\]\$latch " "Latch conv\[827\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[828\]\$latch " "Latch conv\[828\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[829\]\$latch " "Latch conv\[829\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[830\]\$latch " "Latch conv\[830\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[831\]\$latch " "Latch conv\[831\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[832\]\$latch " "Latch conv\[832\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[833\]\$latch " "Latch conv\[833\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401320 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[834\]\$latch " "Latch conv\[834\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[835\]\$latch " "Latch conv\[835\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[836\]\$latch " "Latch conv\[836\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[837\]\$latch " "Latch conv\[837\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[838\]\$latch " "Latch conv\[838\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[839\]\$latch " "Latch conv\[839\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[840\]\$latch " "Latch conv\[840\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[841\]\$latch " "Latch conv\[841\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[842\]\$latch " "Latch conv\[842\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[843\]\$latch " "Latch conv\[843\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[844\]\$latch " "Latch conv\[844\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[845\]\$latch " "Latch conv\[845\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[846\]\$latch " "Latch conv\[846\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[847\]\$latch " "Latch conv\[847\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[848\]\$latch " "Latch conv\[848\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[849\]\$latch " "Latch conv\[849\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[850\]\$latch " "Latch conv\[850\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[851\]\$latch " "Latch conv\[851\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[852\]\$latch " "Latch conv\[852\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[853\]\$latch " "Latch conv\[853\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[854\]\$latch " "Latch conv\[854\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[855\]\$latch " "Latch conv\[855\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[856\]\$latch " "Latch conv\[856\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[857\]\$latch " "Latch conv\[857\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[858\]\$latch " "Latch conv\[858\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[859\]\$latch " "Latch conv\[859\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[860\]\$latch " "Latch conv\[860\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[861\]\$latch " "Latch conv\[861\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[862\]\$latch " "Latch conv\[862\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[863\]\$latch " "Latch conv\[863\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[864\]\$latch " "Latch conv\[864\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[865\]\$latch " "Latch conv\[865\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[866\]\$latch " "Latch conv\[866\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[867\]\$latch " "Latch conv\[867\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[868\]\$latch " "Latch conv\[868\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[869\]\$latch " "Latch conv\[869\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401321 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[870\]\$latch " "Latch conv\[870\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[871\]\$latch " "Latch conv\[871\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[872\]\$latch " "Latch conv\[872\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[873\]\$latch " "Latch conv\[873\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[874\]\$latch " "Latch conv\[874\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[875\]\$latch " "Latch conv\[875\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[876\]\$latch " "Latch conv\[876\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[877\]\$latch " "Latch conv\[877\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[878\]\$latch " "Latch conv\[878\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[879\]\$latch " "Latch conv\[879\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[880\]\$latch " "Latch conv\[880\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[881\]\$latch " "Latch conv\[881\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[882\]\$latch " "Latch conv\[882\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[883\]\$latch " "Latch conv\[883\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[884\]\$latch " "Latch conv\[884\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[885\]\$latch " "Latch conv\[885\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[886\]\$latch " "Latch conv\[886\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[887\]\$latch " "Latch conv\[887\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[888\]\$latch " "Latch conv\[888\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[889\]\$latch " "Latch conv\[889\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[890\]\$latch " "Latch conv\[890\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[891\]\$latch " "Latch conv\[891\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[892\]\$latch " "Latch conv\[892\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[893\]\$latch " "Latch conv\[893\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[894\]\$latch " "Latch conv\[894\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[895\]\$latch " "Latch conv\[895\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[896\]\$latch " "Latch conv\[896\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[897\]\$latch " "Latch conv\[897\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[898\]\$latch " "Latch conv\[898\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[899\]\$latch " "Latch conv\[899\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[900\]\$latch " "Latch conv\[900\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[901\]\$latch " "Latch conv\[901\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[902\]\$latch " "Latch conv\[902\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[903\]\$latch " "Latch conv\[903\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[904\]\$latch " "Latch conv\[904\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[905\]\$latch " "Latch conv\[905\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[906\]\$latch " "Latch conv\[906\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[907\]\$latch " "Latch conv\[907\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401322 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[908\]\$latch " "Latch conv\[908\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[909\]\$latch " "Latch conv\[909\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[910\]\$latch " "Latch conv\[910\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[911\]\$latch " "Latch conv\[911\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[912\]\$latch " "Latch conv\[912\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[913\]\$latch " "Latch conv\[913\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[914\]\$latch " "Latch conv\[914\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[915\]\$latch " "Latch conv\[915\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[916\]\$latch " "Latch conv\[916\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[917\]\$latch " "Latch conv\[917\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[918\]\$latch " "Latch conv\[918\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[919\]\$latch " "Latch conv\[919\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[920\]\$latch " "Latch conv\[920\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[921\]\$latch " "Latch conv\[921\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[922\]\$latch " "Latch conv\[922\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[923\]\$latch " "Latch conv\[923\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[924\]\$latch " "Latch conv\[924\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[925\]\$latch " "Latch conv\[925\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[926\]\$latch " "Latch conv\[926\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[927\]\$latch " "Latch conv\[927\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[928\]\$latch " "Latch conv\[928\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[929\]\$latch " "Latch conv\[929\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[930\]\$latch " "Latch conv\[930\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[931\]\$latch " "Latch conv\[931\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[932\]\$latch " "Latch conv\[932\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[933\]\$latch " "Latch conv\[933\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[934\]\$latch " "Latch conv\[934\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[935\]\$latch " "Latch conv\[935\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[936\]\$latch " "Latch conv\[936\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[937\]\$latch " "Latch conv\[937\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[938\]\$latch " "Latch conv\[938\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[939\]\$latch " "Latch conv\[939\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[940\]\$latch " "Latch conv\[940\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[941\]\$latch " "Latch conv\[941\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[942\]\$latch " "Latch conv\[942\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[943\]\$latch " "Latch conv\[943\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401323 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[944\]\$latch " "Latch conv\[944\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[945\]\$latch " "Latch conv\[945\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[946\]\$latch " "Latch conv\[946\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[947\]\$latch " "Latch conv\[947\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[948\]\$latch " "Latch conv\[948\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[949\]\$latch " "Latch conv\[949\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[950\]\$latch " "Latch conv\[950\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[951\]\$latch " "Latch conv\[951\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[952\]\$latch " "Latch conv\[952\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[953\]\$latch " "Latch conv\[953\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[954\]\$latch " "Latch conv\[954\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[955\]\$latch " "Latch conv\[955\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[956\]\$latch " "Latch conv\[956\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[957\]\$latch " "Latch conv\[957\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[958\]\$latch " "Latch conv\[958\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[959\]\$latch " "Latch conv\[959\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[960\]\$latch " "Latch conv\[960\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[961\]\$latch " "Latch conv\[961\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[962\]\$latch " "Latch conv\[962\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[963\]\$latch " "Latch conv\[963\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[964\]\$latch " "Latch conv\[964\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[965\]\$latch " "Latch conv\[965\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[966\]\$latch " "Latch conv\[966\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[967\]\$latch " "Latch conv\[967\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[968\]\$latch " "Latch conv\[968\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[969\]\$latch " "Latch conv\[969\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[970\]\$latch " "Latch conv\[970\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[971\]\$latch " "Latch conv\[971\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[972\]\$latch " "Latch conv\[972\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[973\]\$latch " "Latch conv\[973\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[974\]\$latch " "Latch conv\[974\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[975\]\$latch " "Latch conv\[975\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[976\]\$latch " "Latch conv\[976\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[977\]\$latch " "Latch conv\[977\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[978\]\$latch " "Latch conv\[978\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[979\]\$latch " "Latch conv\[979\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[980\]\$latch " "Latch conv\[980\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401324 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[981\]\$latch " "Latch conv\[981\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[982\]\$latch " "Latch conv\[982\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[983\]\$latch " "Latch conv\[983\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[984\]\$latch " "Latch conv\[984\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[985\]\$latch " "Latch conv\[985\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[986\]\$latch " "Latch conv\[986\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[987\]\$latch " "Latch conv\[987\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[988\]\$latch " "Latch conv\[988\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[989\]\$latch " "Latch conv\[989\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[990\]\$latch " "Latch conv\[990\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[991\]\$latch " "Latch conv\[991\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[992\]\$latch " "Latch conv\[992\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[993\]\$latch " "Latch conv\[993\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[994\]\$latch " "Latch conv\[994\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[995\]\$latch " "Latch conv\[995\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[996\]\$latch " "Latch conv\[996\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[997\]\$latch " "Latch conv\[997\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[998\]\$latch " "Latch conv\[998\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[999\]\$latch " "Latch conv\[999\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1000\]\$latch " "Latch conv\[1000\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1001\]\$latch " "Latch conv\[1001\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1002\]\$latch " "Latch conv\[1002\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1003\]\$latch " "Latch conv\[1003\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1004\]\$latch " "Latch conv\[1004\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1005\]\$latch " "Latch conv\[1005\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1006\]\$latch " "Latch conv\[1006\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1007\]\$latch " "Latch conv\[1007\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1008\]\$latch " "Latch conv\[1008\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1009\]\$latch " "Latch conv\[1009\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1010\]\$latch " "Latch conv\[1010\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1011\]\$latch " "Latch conv\[1011\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1012\]\$latch " "Latch conv\[1012\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1013\]\$latch " "Latch conv\[1013\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1014\]\$latch " "Latch conv\[1014\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1015\]\$latch " "Latch conv\[1015\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1016\]\$latch " "Latch conv\[1016\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1017\]\$latch " "Latch conv\[1017\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401325 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1018\]\$latch " "Latch conv\[1018\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1019\]\$latch " "Latch conv\[1019\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1020\]\$latch " "Latch conv\[1020\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1021\]\$latch " "Latch conv\[1021\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1022\]\$latch " "Latch conv\[1022\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1023\]\$latch " "Latch conv\[1023\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1024\]\$latch " "Latch conv\[1024\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1025\]\$latch " "Latch conv\[1025\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1026\]\$latch " "Latch conv\[1026\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1027\]\$latch " "Latch conv\[1027\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1028\]\$latch " "Latch conv\[1028\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1029\]\$latch " "Latch conv\[1029\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1030\]\$latch " "Latch conv\[1030\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1031\]\$latch " "Latch conv\[1031\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1032\]\$latch " "Latch conv\[1032\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1033\]\$latch " "Latch conv\[1033\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1034\]\$latch " "Latch conv\[1034\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1035\]\$latch " "Latch conv\[1035\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1036\]\$latch " "Latch conv\[1036\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1037\]\$latch " "Latch conv\[1037\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1038\]\$latch " "Latch conv\[1038\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1039\]\$latch " "Latch conv\[1039\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1040\]\$latch " "Latch conv\[1040\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1041\]\$latch " "Latch conv\[1041\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1042\]\$latch " "Latch conv\[1042\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1043\]\$latch " "Latch conv\[1043\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1044\]\$latch " "Latch conv\[1044\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1045\]\$latch " "Latch conv\[1045\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1046\]\$latch " "Latch conv\[1046\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1047\]\$latch " "Latch conv\[1047\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1048\]\$latch " "Latch conv\[1048\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1049\]\$latch " "Latch conv\[1049\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1050\]\$latch " "Latch conv\[1050\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1051\]\$latch " "Latch conv\[1051\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1052\]\$latch " "Latch conv\[1052\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1053\]\$latch " "Latch conv\[1053\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1054\]\$latch " "Latch conv\[1054\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401326 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1055\]\$latch " "Latch conv\[1055\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1056\]\$latch " "Latch conv\[1056\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1057\]\$latch " "Latch conv\[1057\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1058\]\$latch " "Latch conv\[1058\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1059\]\$latch " "Latch conv\[1059\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1060\]\$latch " "Latch conv\[1060\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1061\]\$latch " "Latch conv\[1061\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1062\]\$latch " "Latch conv\[1062\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1063\]\$latch " "Latch conv\[1063\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1064\]\$latch " "Latch conv\[1064\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1065\]\$latch " "Latch conv\[1065\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1066\]\$latch " "Latch conv\[1066\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1067\]\$latch " "Latch conv\[1067\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1068\]\$latch " "Latch conv\[1068\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1069\]\$latch " "Latch conv\[1069\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1070\]\$latch " "Latch conv\[1070\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1071\]\$latch " "Latch conv\[1071\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1072\]\$latch " "Latch conv\[1072\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1073\]\$latch " "Latch conv\[1073\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1074\]\$latch " "Latch conv\[1074\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1075\]\$latch " "Latch conv\[1075\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1076\]\$latch " "Latch conv\[1076\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1077\]\$latch " "Latch conv\[1077\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1078\]\$latch " "Latch conv\[1078\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1079\]\$latch " "Latch conv\[1079\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1080\]\$latch " "Latch conv\[1080\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1081\]\$latch " "Latch conv\[1081\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1082\]\$latch " "Latch conv\[1082\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1083\]\$latch " "Latch conv\[1083\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1084\]\$latch " "Latch conv\[1084\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1085\]\$latch " "Latch conv\[1085\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1086\]\$latch " "Latch conv\[1086\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1087\]\$latch " "Latch conv\[1087\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1088\]\$latch " "Latch conv\[1088\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401327 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1089\]\$latch " "Latch conv\[1089\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1090\]\$latch " "Latch conv\[1090\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1091\]\$latch " "Latch conv\[1091\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1092\]\$latch " "Latch conv\[1092\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1093\]\$latch " "Latch conv\[1093\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1094\]\$latch " "Latch conv\[1094\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1095\]\$latch " "Latch conv\[1095\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1096\]\$latch " "Latch conv\[1096\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1097\]\$latch " "Latch conv\[1097\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1098\]\$latch " "Latch conv\[1098\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1099\]\$latch " "Latch conv\[1099\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1100\]\$latch " "Latch conv\[1100\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1101\]\$latch " "Latch conv\[1101\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1102\]\$latch " "Latch conv\[1102\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1103\]\$latch " "Latch conv\[1103\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1104\]\$latch " "Latch conv\[1104\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1105\]\$latch " "Latch conv\[1105\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1106\]\$latch " "Latch conv\[1106\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1107\]\$latch " "Latch conv\[1107\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1108\]\$latch " "Latch conv\[1108\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1109\]\$latch " "Latch conv\[1109\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1110\]\$latch " "Latch conv\[1110\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1111\]\$latch " "Latch conv\[1111\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1112\]\$latch " "Latch conv\[1112\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1113\]\$latch " "Latch conv\[1113\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1114\]\$latch " "Latch conv\[1114\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1115\]\$latch " "Latch conv\[1115\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1116\]\$latch " "Latch conv\[1116\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1117\]\$latch " "Latch conv\[1117\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1118\]\$latch " "Latch conv\[1118\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1119\]\$latch " "Latch conv\[1119\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1120\]\$latch " "Latch conv\[1120\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1121\]\$latch " "Latch conv\[1121\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1122\]\$latch " "Latch conv\[1122\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1123\]\$latch " "Latch conv\[1123\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1124\]\$latch " "Latch conv\[1124\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401328 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1125\]\$latch " "Latch conv\[1125\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1126\]\$latch " "Latch conv\[1126\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1127\]\$latch " "Latch conv\[1127\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1128\]\$latch " "Latch conv\[1128\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1129\]\$latch " "Latch conv\[1129\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1130\]\$latch " "Latch conv\[1130\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1131\]\$latch " "Latch conv\[1131\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1132\]\$latch " "Latch conv\[1132\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1133\]\$latch " "Latch conv\[1133\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1134\]\$latch " "Latch conv\[1134\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1135\]\$latch " "Latch conv\[1135\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1136\]\$latch " "Latch conv\[1136\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1137\]\$latch " "Latch conv\[1137\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1138\]\$latch " "Latch conv\[1138\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1139\]\$latch " "Latch conv\[1139\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1140\]\$latch " "Latch conv\[1140\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1141\]\$latch " "Latch conv\[1141\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1142\]\$latch " "Latch conv\[1142\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1143\]\$latch " "Latch conv\[1143\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1144\]\$latch " "Latch conv\[1144\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1145\]\$latch " "Latch conv\[1145\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1146\]\$latch " "Latch conv\[1146\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1147\]\$latch " "Latch conv\[1147\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1148\]\$latch " "Latch conv\[1148\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1149\]\$latch " "Latch conv\[1149\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1150\]\$latch " "Latch conv\[1150\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1151\]\$latch " "Latch conv\[1151\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1152\]\$latch " "Latch conv\[1152\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1153\]\$latch " "Latch conv\[1153\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1154\]\$latch " "Latch conv\[1154\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1155\]\$latch " "Latch conv\[1155\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1156\]\$latch " "Latch conv\[1156\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1157\]\$latch " "Latch conv\[1157\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1158\]\$latch " "Latch conv\[1158\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1159\]\$latch " "Latch conv\[1159\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1160\]\$latch " "Latch conv\[1160\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401329 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1161\]\$latch " "Latch conv\[1161\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1162\]\$latch " "Latch conv\[1162\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1163\]\$latch " "Latch conv\[1163\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1164\]\$latch " "Latch conv\[1164\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1165\]\$latch " "Latch conv\[1165\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1166\]\$latch " "Latch conv\[1166\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1167\]\$latch " "Latch conv\[1167\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1168\]\$latch " "Latch conv\[1168\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1169\]\$latch " "Latch conv\[1169\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1170\]\$latch " "Latch conv\[1170\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1171\]\$latch " "Latch conv\[1171\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1172\]\$latch " "Latch conv\[1172\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1173\]\$latch " "Latch conv\[1173\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1174\]\$latch " "Latch conv\[1174\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1175\]\$latch " "Latch conv\[1175\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1176\]\$latch " "Latch conv\[1176\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1177\]\$latch " "Latch conv\[1177\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1178\]\$latch " "Latch conv\[1178\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1179\]\$latch " "Latch conv\[1179\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1180\]\$latch " "Latch conv\[1180\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1181\]\$latch " "Latch conv\[1181\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1182\]\$latch " "Latch conv\[1182\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1183\]\$latch " "Latch conv\[1183\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1184\]\$latch " "Latch conv\[1184\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1185\]\$latch " "Latch conv\[1185\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1186\]\$latch " "Latch conv\[1186\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1187\]\$latch " "Latch conv\[1187\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1188\]\$latch " "Latch conv\[1188\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1189\]\$latch " "Latch conv\[1189\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1190\]\$latch " "Latch conv\[1190\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1191\]\$latch " "Latch conv\[1191\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1192\]\$latch " "Latch conv\[1192\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1193\]\$latch " "Latch conv\[1193\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1194\]\$latch " "Latch conv\[1194\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1195\]\$latch " "Latch conv\[1195\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1196\]\$latch " "Latch conv\[1196\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401330 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1197\]\$latch " "Latch conv\[1197\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1198\]\$latch " "Latch conv\[1198\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1199\]\$latch " "Latch conv\[1199\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1200\]\$latch " "Latch conv\[1200\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1201\]\$latch " "Latch conv\[1201\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1202\]\$latch " "Latch conv\[1202\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1203\]\$latch " "Latch conv\[1203\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1204\]\$latch " "Latch conv\[1204\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1205\]\$latch " "Latch conv\[1205\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1206\]\$latch " "Latch conv\[1206\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1207\]\$latch " "Latch conv\[1207\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1208\]\$latch " "Latch conv\[1208\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1209\]\$latch " "Latch conv\[1209\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1210\]\$latch " "Latch conv\[1210\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1211\]\$latch " "Latch conv\[1211\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1212\]\$latch " "Latch conv\[1212\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1213\]\$latch " "Latch conv\[1213\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1214\]\$latch " "Latch conv\[1214\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1215\]\$latch " "Latch conv\[1215\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1216\]\$latch " "Latch conv\[1216\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1217\]\$latch " "Latch conv\[1217\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1218\]\$latch " "Latch conv\[1218\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1219\]\$latch " "Latch conv\[1219\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1220\]\$latch " "Latch conv\[1220\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1221\]\$latch " "Latch conv\[1221\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1222\]\$latch " "Latch conv\[1222\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv\[1223\]\$latch " "Latch conv\[1223\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv_counter\[5\] " "Latch conv_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv_counter\[6\] " "Latch conv_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv_counter\[3\] " "Latch conv_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv_counter\[4\] " "Latch conv_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv_counter\[1\] " "Latch conv_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv_counter\[2\] " "Latch conv_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401331 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conv_counter\[0\] " "Latch conv_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[6\] " "Latch padded_signal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[7\] " "Latch padded_signal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[8\] " "Latch padded_signal\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[9\] " "Latch padded_signal\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[10\] " "Latch padded_signal\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[11\] " "Latch padded_signal\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[0\] " "Latch padded_signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1\] " "Latch padded_signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[2\] " "Latch padded_signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[3\] " "Latch padded_signal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[4\] " "Latch padded_signal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[5\] " "Latch padded_signal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[18\] " "Latch padded_signal\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[19\] " "Latch padded_signal\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[20\] " "Latch padded_signal\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[21\] " "Latch padded_signal\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[22\] " "Latch padded_signal\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[23\] " "Latch padded_signal\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[12\] " "Latch padded_signal\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[13\] " "Latch padded_signal\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[14\] " "Latch padded_signal\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[15\] " "Latch padded_signal\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[16\] " "Latch padded_signal\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[17\] " "Latch padded_signal\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[30\] " "Latch padded_signal\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[31\] " "Latch padded_signal\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[32\] " "Latch padded_signal\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[33\] " "Latch padded_signal\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[34\] " "Latch padded_signal\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401332 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[35\] " "Latch padded_signal\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[24\] " "Latch padded_signal\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[25\] " "Latch padded_signal\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[26\] " "Latch padded_signal\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[27\] " "Latch padded_signal\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[28\] " "Latch padded_signal\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[29\] " "Latch padded_signal\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[42\] " "Latch padded_signal\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[43\] " "Latch padded_signal\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[44\] " "Latch padded_signal\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[45\] " "Latch padded_signal\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[46\] " "Latch padded_signal\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[47\] " "Latch padded_signal\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[36\] " "Latch padded_signal\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[37\] " "Latch padded_signal\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[38\] " "Latch padded_signal\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[39\] " "Latch padded_signal\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[40\] " "Latch padded_signal\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[41\] " "Latch padded_signal\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[54\] " "Latch padded_signal\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[55\] " "Latch padded_signal\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[56\] " "Latch padded_signal\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[57\] " "Latch padded_signal\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[58\] " "Latch padded_signal\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[59\] " "Latch padded_signal\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[48\] " "Latch padded_signal\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[49\] " "Latch padded_signal\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[50\] " "Latch padded_signal\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[51\] " "Latch padded_signal\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[52\] " "Latch padded_signal\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[53\] " "Latch padded_signal\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[66\] " "Latch padded_signal\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[67\] " "Latch padded_signal\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[68\] " "Latch padded_signal\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[69\] " "Latch padded_signal\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401333 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[70\] " "Latch padded_signal\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[71\] " "Latch padded_signal\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[60\] " "Latch padded_signal\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[61\] " "Latch padded_signal\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[62\] " "Latch padded_signal\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[63\] " "Latch padded_signal\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[64\] " "Latch padded_signal\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[65\] " "Latch padded_signal\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[78\] " "Latch padded_signal\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[79\] " "Latch padded_signal\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[80\] " "Latch padded_signal\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[81\] " "Latch padded_signal\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[82\] " "Latch padded_signal\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[83\] " "Latch padded_signal\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[72\] " "Latch padded_signal\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[73\] " "Latch padded_signal\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[74\] " "Latch padded_signal\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[75\] " "Latch padded_signal\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[76\] " "Latch padded_signal\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[77\] " "Latch padded_signal\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[90\] " "Latch padded_signal\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[91\] " "Latch padded_signal\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[92\] " "Latch padded_signal\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[93\] " "Latch padded_signal\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[94\] " "Latch padded_signal\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[95\] " "Latch padded_signal\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[84\] " "Latch padded_signal\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[85\] " "Latch padded_signal\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[86\] " "Latch padded_signal\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[87\] " "Latch padded_signal\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[88\] " "Latch padded_signal\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[89\] " "Latch padded_signal\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[102\] " "Latch padded_signal\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[103\] " "Latch padded_signal\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[104\] " "Latch padded_signal\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[105\] " "Latch padded_signal\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[106\] " "Latch padded_signal\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401334 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[107\] " "Latch padded_signal\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[96\] " "Latch padded_signal\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[97\] " "Latch padded_signal\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[98\] " "Latch padded_signal\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[99\] " "Latch padded_signal\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[100\] " "Latch padded_signal\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[101\] " "Latch padded_signal\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[114\] " "Latch padded_signal\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[115\] " "Latch padded_signal\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[116\] " "Latch padded_signal\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[117\] " "Latch padded_signal\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[118\] " "Latch padded_signal\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[119\] " "Latch padded_signal\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[108\] " "Latch padded_signal\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[109\] " "Latch padded_signal\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[110\] " "Latch padded_signal\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[111\] " "Latch padded_signal\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[112\] " "Latch padded_signal\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[113\] " "Latch padded_signal\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[126\] " "Latch padded_signal\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[127\] " "Latch padded_signal\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[128\] " "Latch padded_signal\[128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[129\] " "Latch padded_signal\[129\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[130\] " "Latch padded_signal\[130\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[131\] " "Latch padded_signal\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[120\] " "Latch padded_signal\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[121\] " "Latch padded_signal\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[122\] " "Latch padded_signal\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[123\] " "Latch padded_signal\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[124\] " "Latch padded_signal\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[125\] " "Latch padded_signal\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[138\] " "Latch padded_signal\[138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[139\] " "Latch padded_signal\[139\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[140\] " "Latch padded_signal\[140\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[141\] " "Latch padded_signal\[141\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[142\] " "Latch padded_signal\[142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401335 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[143\] " "Latch padded_signal\[143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[132\] " "Latch padded_signal\[132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[133\] " "Latch padded_signal\[133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[134\] " "Latch padded_signal\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[135\] " "Latch padded_signal\[135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[136\] " "Latch padded_signal\[136\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[137\] " "Latch padded_signal\[137\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[150\] " "Latch padded_signal\[150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[151\] " "Latch padded_signal\[151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[152\] " "Latch padded_signal\[152\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[153\] " "Latch padded_signal\[153\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[154\] " "Latch padded_signal\[154\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[155\] " "Latch padded_signal\[155\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[144\] " "Latch padded_signal\[144\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[145\] " "Latch padded_signal\[145\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[146\] " "Latch padded_signal\[146\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[147\] " "Latch padded_signal\[147\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[148\] " "Latch padded_signal\[148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[149\] " "Latch padded_signal\[149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[162\] " "Latch padded_signal\[162\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[163\] " "Latch padded_signal\[163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[164\] " "Latch padded_signal\[164\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[165\] " "Latch padded_signal\[165\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[166\] " "Latch padded_signal\[166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[167\] " "Latch padded_signal\[167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[156\] " "Latch padded_signal\[156\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[157\] " "Latch padded_signal\[157\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[158\] " "Latch padded_signal\[158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[159\] " "Latch padded_signal\[159\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[160\] " "Latch padded_signal\[160\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[161\] " "Latch padded_signal\[161\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[174\] " "Latch padded_signal\[174\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[175\] " "Latch padded_signal\[175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401336 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[176\] " "Latch padded_signal\[176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[177\] " "Latch padded_signal\[177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[178\] " "Latch padded_signal\[178\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[179\] " "Latch padded_signal\[179\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[168\] " "Latch padded_signal\[168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[169\] " "Latch padded_signal\[169\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[170\] " "Latch padded_signal\[170\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[171\] " "Latch padded_signal\[171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[172\] " "Latch padded_signal\[172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[173\] " "Latch padded_signal\[173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[186\] " "Latch padded_signal\[186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[187\] " "Latch padded_signal\[187\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[188\] " "Latch padded_signal\[188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[189\] " "Latch padded_signal\[189\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[190\] " "Latch padded_signal\[190\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[191\] " "Latch padded_signal\[191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[180\] " "Latch padded_signal\[180\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[181\] " "Latch padded_signal\[181\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[182\] " "Latch padded_signal\[182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[183\] " "Latch padded_signal\[183\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[184\] " "Latch padded_signal\[184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[185\] " "Latch padded_signal\[185\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[198\] " "Latch padded_signal\[198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[199\] " "Latch padded_signal\[199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[200\] " "Latch padded_signal\[200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[201\] " "Latch padded_signal\[201\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[202\] " "Latch padded_signal\[202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[203\] " "Latch padded_signal\[203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[192\] " "Latch padded_signal\[192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[193\] " "Latch padded_signal\[193\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[194\] " "Latch padded_signal\[194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[195\] " "Latch padded_signal\[195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[196\] " "Latch padded_signal\[196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401337 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[197\] " "Latch padded_signal\[197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[210\] " "Latch padded_signal\[210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[211\] " "Latch padded_signal\[211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[212\] " "Latch padded_signal\[212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[213\] " "Latch padded_signal\[213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[214\] " "Latch padded_signal\[214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[215\] " "Latch padded_signal\[215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[204\] " "Latch padded_signal\[204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[205\] " "Latch padded_signal\[205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[206\] " "Latch padded_signal\[206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[207\] " "Latch padded_signal\[207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[208\] " "Latch padded_signal\[208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[209\] " "Latch padded_signal\[209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[222\] " "Latch padded_signal\[222\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[223\] " "Latch padded_signal\[223\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[224\] " "Latch padded_signal\[224\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[225\] " "Latch padded_signal\[225\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[226\] " "Latch padded_signal\[226\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[227\] " "Latch padded_signal\[227\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[216\] " "Latch padded_signal\[216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[217\] " "Latch padded_signal\[217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[218\] " "Latch padded_signal\[218\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[219\] " "Latch padded_signal\[219\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[220\] " "Latch padded_signal\[220\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[221\] " "Latch padded_signal\[221\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[234\] " "Latch padded_signal\[234\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[235\] " "Latch padded_signal\[235\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[236\] " "Latch padded_signal\[236\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[237\] " "Latch padded_signal\[237\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[238\] " "Latch padded_signal\[238\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[239\] " "Latch padded_signal\[239\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[228\] " "Latch padded_signal\[228\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[229\] " "Latch padded_signal\[229\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[230\] " "Latch padded_signal\[230\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[231\] " "Latch padded_signal\[231\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401338 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[232\] " "Latch padded_signal\[232\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[233\] " "Latch padded_signal\[233\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[246\] " "Latch padded_signal\[246\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[247\] " "Latch padded_signal\[247\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[248\] " "Latch padded_signal\[248\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[249\] " "Latch padded_signal\[249\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[250\] " "Latch padded_signal\[250\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[251\] " "Latch padded_signal\[251\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[240\] " "Latch padded_signal\[240\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[241\] " "Latch padded_signal\[241\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[242\] " "Latch padded_signal\[242\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[243\] " "Latch padded_signal\[243\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[244\] " "Latch padded_signal\[244\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[245\] " "Latch padded_signal\[245\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[258\] " "Latch padded_signal\[258\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[259\] " "Latch padded_signal\[259\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[260\] " "Latch padded_signal\[260\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[261\] " "Latch padded_signal\[261\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[262\] " "Latch padded_signal\[262\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[263\] " "Latch padded_signal\[263\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[252\] " "Latch padded_signal\[252\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[253\] " "Latch padded_signal\[253\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[254\] " "Latch padded_signal\[254\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[255\] " "Latch padded_signal\[255\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[256\] " "Latch padded_signal\[256\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[257\] " "Latch padded_signal\[257\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[270\] " "Latch padded_signal\[270\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[271\] " "Latch padded_signal\[271\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[272\] " "Latch padded_signal\[272\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[273\] " "Latch padded_signal\[273\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[274\] " "Latch padded_signal\[274\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[275\] " "Latch padded_signal\[275\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[264\] " "Latch padded_signal\[264\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[265\] " "Latch padded_signal\[265\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[266\] " "Latch padded_signal\[266\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401339 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[267\] " "Latch padded_signal\[267\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[268\] " "Latch padded_signal\[268\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[269\] " "Latch padded_signal\[269\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[282\] " "Latch padded_signal\[282\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[283\] " "Latch padded_signal\[283\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[284\] " "Latch padded_signal\[284\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[285\] " "Latch padded_signal\[285\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[286\] " "Latch padded_signal\[286\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[287\] " "Latch padded_signal\[287\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[276\] " "Latch padded_signal\[276\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[277\] " "Latch padded_signal\[277\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[278\] " "Latch padded_signal\[278\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[279\] " "Latch padded_signal\[279\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[280\] " "Latch padded_signal\[280\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[281\] " "Latch padded_signal\[281\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[294\] " "Latch padded_signal\[294\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[295\] " "Latch padded_signal\[295\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[296\] " "Latch padded_signal\[296\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[297\] " "Latch padded_signal\[297\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[298\] " "Latch padded_signal\[298\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[299\] " "Latch padded_signal\[299\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[288\] " "Latch padded_signal\[288\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[289\] " "Latch padded_signal\[289\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[290\] " "Latch padded_signal\[290\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[291\] " "Latch padded_signal\[291\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[292\] " "Latch padded_signal\[292\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[293\] " "Latch padded_signal\[293\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[306\] " "Latch padded_signal\[306\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[307\] " "Latch padded_signal\[307\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[308\] " "Latch padded_signal\[308\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[309\] " "Latch padded_signal\[309\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[310\] " "Latch padded_signal\[310\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[311\] " "Latch padded_signal\[311\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[300\] " "Latch padded_signal\[300\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[301\] " "Latch padded_signal\[301\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401340 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[302\] " "Latch padded_signal\[302\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[303\] " "Latch padded_signal\[303\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[304\] " "Latch padded_signal\[304\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[305\] " "Latch padded_signal\[305\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[318\] " "Latch padded_signal\[318\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[319\] " "Latch padded_signal\[319\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[320\] " "Latch padded_signal\[320\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[321\] " "Latch padded_signal\[321\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[322\] " "Latch padded_signal\[322\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[323\] " "Latch padded_signal\[323\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[312\] " "Latch padded_signal\[312\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[313\] " "Latch padded_signal\[313\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[314\] " "Latch padded_signal\[314\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[315\] " "Latch padded_signal\[315\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[316\] " "Latch padded_signal\[316\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[317\] " "Latch padded_signal\[317\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[330\] " "Latch padded_signal\[330\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[331\] " "Latch padded_signal\[331\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[332\] " "Latch padded_signal\[332\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[333\] " "Latch padded_signal\[333\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[334\] " "Latch padded_signal\[334\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[335\] " "Latch padded_signal\[335\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[324\] " "Latch padded_signal\[324\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[325\] " "Latch padded_signal\[325\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[326\] " "Latch padded_signal\[326\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[327\] " "Latch padded_signal\[327\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[328\] " "Latch padded_signal\[328\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[329\] " "Latch padded_signal\[329\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[342\] " "Latch padded_signal\[342\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[343\] " "Latch padded_signal\[343\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[344\] " "Latch padded_signal\[344\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[345\] " "Latch padded_signal\[345\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[346\] " "Latch padded_signal\[346\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[347\] " "Latch padded_signal\[347\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[336\] " "Latch padded_signal\[336\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[337\] " "Latch padded_signal\[337\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401341 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[338\] " "Latch padded_signal\[338\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[339\] " "Latch padded_signal\[339\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[340\] " "Latch padded_signal\[340\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[341\] " "Latch padded_signal\[341\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[354\] " "Latch padded_signal\[354\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[355\] " "Latch padded_signal\[355\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[356\] " "Latch padded_signal\[356\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[357\] " "Latch padded_signal\[357\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[358\] " "Latch padded_signal\[358\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[359\] " "Latch padded_signal\[359\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[348\] " "Latch padded_signal\[348\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[349\] " "Latch padded_signal\[349\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[350\] " "Latch padded_signal\[350\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[351\] " "Latch padded_signal\[351\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[352\] " "Latch padded_signal\[352\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[353\] " "Latch padded_signal\[353\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[366\] " "Latch padded_signal\[366\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[367\] " "Latch padded_signal\[367\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[368\] " "Latch padded_signal\[368\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[369\] " "Latch padded_signal\[369\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[370\] " "Latch padded_signal\[370\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[371\] " "Latch padded_signal\[371\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[360\] " "Latch padded_signal\[360\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[361\] " "Latch padded_signal\[361\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[362\] " "Latch padded_signal\[362\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[363\] " "Latch padded_signal\[363\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[364\] " "Latch padded_signal\[364\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[365\] " "Latch padded_signal\[365\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[378\] " "Latch padded_signal\[378\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[379\] " "Latch padded_signal\[379\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[380\] " "Latch padded_signal\[380\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[381\] " "Latch padded_signal\[381\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401342 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[382\] " "Latch padded_signal\[382\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[383\] " "Latch padded_signal\[383\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[372\] " "Latch padded_signal\[372\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[373\] " "Latch padded_signal\[373\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[374\] " "Latch padded_signal\[374\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[375\] " "Latch padded_signal\[375\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[376\] " "Latch padded_signal\[376\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[377\] " "Latch padded_signal\[377\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[390\] " "Latch padded_signal\[390\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[391\] " "Latch padded_signal\[391\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[392\] " "Latch padded_signal\[392\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[393\] " "Latch padded_signal\[393\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[394\] " "Latch padded_signal\[394\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[395\] " "Latch padded_signal\[395\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[384\] " "Latch padded_signal\[384\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[385\] " "Latch padded_signal\[385\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[386\] " "Latch padded_signal\[386\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[387\] " "Latch padded_signal\[387\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[388\] " "Latch padded_signal\[388\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[389\] " "Latch padded_signal\[389\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[402\] " "Latch padded_signal\[402\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[403\] " "Latch padded_signal\[403\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[404\] " "Latch padded_signal\[404\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[405\] " "Latch padded_signal\[405\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[406\] " "Latch padded_signal\[406\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[407\] " "Latch padded_signal\[407\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[396\] " "Latch padded_signal\[396\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[397\] " "Latch padded_signal\[397\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[398\] " "Latch padded_signal\[398\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[399\] " "Latch padded_signal\[399\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[400\] " "Latch padded_signal\[400\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[401\] " "Latch padded_signal\[401\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[414\] " "Latch padded_signal\[414\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[415\] " "Latch padded_signal\[415\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[416\] " "Latch padded_signal\[416\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401343 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[417\] " "Latch padded_signal\[417\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[418\] " "Latch padded_signal\[418\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[419\] " "Latch padded_signal\[419\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[408\] " "Latch padded_signal\[408\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[409\] " "Latch padded_signal\[409\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[410\] " "Latch padded_signal\[410\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[411\] " "Latch padded_signal\[411\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[412\] " "Latch padded_signal\[412\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[413\] " "Latch padded_signal\[413\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[426\] " "Latch padded_signal\[426\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[427\] " "Latch padded_signal\[427\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[428\] " "Latch padded_signal\[428\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[429\] " "Latch padded_signal\[429\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[430\] " "Latch padded_signal\[430\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[431\] " "Latch padded_signal\[431\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[420\] " "Latch padded_signal\[420\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[421\] " "Latch padded_signal\[421\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[422\] " "Latch padded_signal\[422\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[423\] " "Latch padded_signal\[423\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[424\] " "Latch padded_signal\[424\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[425\] " "Latch padded_signal\[425\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[438\] " "Latch padded_signal\[438\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[439\] " "Latch padded_signal\[439\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[440\] " "Latch padded_signal\[440\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[441\] " "Latch padded_signal\[441\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[442\] " "Latch padded_signal\[442\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[443\] " "Latch padded_signal\[443\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[432\] " "Latch padded_signal\[432\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[433\] " "Latch padded_signal\[433\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[434\] " "Latch padded_signal\[434\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[435\] " "Latch padded_signal\[435\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[436\] " "Latch padded_signal\[436\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[437\] " "Latch padded_signal\[437\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[450\] " "Latch padded_signal\[450\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401344 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[451\] " "Latch padded_signal\[451\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[452\] " "Latch padded_signal\[452\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[453\] " "Latch padded_signal\[453\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[454\] " "Latch padded_signal\[454\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[455\] " "Latch padded_signal\[455\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[444\] " "Latch padded_signal\[444\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[445\] " "Latch padded_signal\[445\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[446\] " "Latch padded_signal\[446\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[447\] " "Latch padded_signal\[447\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[448\] " "Latch padded_signal\[448\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[449\] " "Latch padded_signal\[449\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[462\] " "Latch padded_signal\[462\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[463\] " "Latch padded_signal\[463\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[464\] " "Latch padded_signal\[464\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[465\] " "Latch padded_signal\[465\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[466\] " "Latch padded_signal\[466\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[467\] " "Latch padded_signal\[467\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[456\] " "Latch padded_signal\[456\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[457\] " "Latch padded_signal\[457\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[458\] " "Latch padded_signal\[458\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[459\] " "Latch padded_signal\[459\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[460\] " "Latch padded_signal\[460\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[461\] " "Latch padded_signal\[461\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[474\] " "Latch padded_signal\[474\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[475\] " "Latch padded_signal\[475\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[476\] " "Latch padded_signal\[476\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[477\] " "Latch padded_signal\[477\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[478\] " "Latch padded_signal\[478\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[479\] " "Latch padded_signal\[479\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[468\] " "Latch padded_signal\[468\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[469\] " "Latch padded_signal\[469\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[470\] " "Latch padded_signal\[470\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[471\] " "Latch padded_signal\[471\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[472\] " "Latch padded_signal\[472\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[473\] " "Latch padded_signal\[473\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[486\] " "Latch padded_signal\[486\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401345 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[487\] " "Latch padded_signal\[487\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[488\] " "Latch padded_signal\[488\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[489\] " "Latch padded_signal\[489\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[490\] " "Latch padded_signal\[490\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[491\] " "Latch padded_signal\[491\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[480\] " "Latch padded_signal\[480\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[481\] " "Latch padded_signal\[481\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[482\] " "Latch padded_signal\[482\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[483\] " "Latch padded_signal\[483\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[484\] " "Latch padded_signal\[484\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[485\] " "Latch padded_signal\[485\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[498\] " "Latch padded_signal\[498\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[499\] " "Latch padded_signal\[499\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[500\] " "Latch padded_signal\[500\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[501\] " "Latch padded_signal\[501\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[502\] " "Latch padded_signal\[502\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[503\] " "Latch padded_signal\[503\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[492\] " "Latch padded_signal\[492\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[493\] " "Latch padded_signal\[493\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[494\] " "Latch padded_signal\[494\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[495\] " "Latch padded_signal\[495\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[496\] " "Latch padded_signal\[496\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[497\] " "Latch padded_signal\[497\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[510\] " "Latch padded_signal\[510\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[511\] " "Latch padded_signal\[511\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[512\] " "Latch padded_signal\[512\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[513\] " "Latch padded_signal\[513\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[514\] " "Latch padded_signal\[514\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[515\] " "Latch padded_signal\[515\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[504\] " "Latch padded_signal\[504\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[505\] " "Latch padded_signal\[505\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[506\] " "Latch padded_signal\[506\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[507\] " "Latch padded_signal\[507\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[508\] " "Latch padded_signal\[508\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[509\] " "Latch padded_signal\[509\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401346 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[522\] " "Latch padded_signal\[522\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[523\] " "Latch padded_signal\[523\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[524\] " "Latch padded_signal\[524\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[525\] " "Latch padded_signal\[525\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[526\] " "Latch padded_signal\[526\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[527\] " "Latch padded_signal\[527\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[516\] " "Latch padded_signal\[516\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[517\] " "Latch padded_signal\[517\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[518\] " "Latch padded_signal\[518\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[519\] " "Latch padded_signal\[519\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[520\] " "Latch padded_signal\[520\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[521\] " "Latch padded_signal\[521\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[534\] " "Latch padded_signal\[534\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[535\] " "Latch padded_signal\[535\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[536\] " "Latch padded_signal\[536\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[537\] " "Latch padded_signal\[537\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[538\] " "Latch padded_signal\[538\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[539\] " "Latch padded_signal\[539\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[528\] " "Latch padded_signal\[528\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[529\] " "Latch padded_signal\[529\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[530\] " "Latch padded_signal\[530\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[531\] " "Latch padded_signal\[531\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[532\] " "Latch padded_signal\[532\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[533\] " "Latch padded_signal\[533\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[546\] " "Latch padded_signal\[546\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[547\] " "Latch padded_signal\[547\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[548\] " "Latch padded_signal\[548\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[549\] " "Latch padded_signal\[549\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[550\] " "Latch padded_signal\[550\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[551\] " "Latch padded_signal\[551\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[540\] " "Latch padded_signal\[540\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[541\] " "Latch padded_signal\[541\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[542\] " "Latch padded_signal\[542\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[543\] " "Latch padded_signal\[543\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[544\] " "Latch padded_signal\[544\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401347 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[545\] " "Latch padded_signal\[545\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[558\] " "Latch padded_signal\[558\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[559\] " "Latch padded_signal\[559\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[560\] " "Latch padded_signal\[560\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[561\] " "Latch padded_signal\[561\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[562\] " "Latch padded_signal\[562\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[563\] " "Latch padded_signal\[563\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[552\] " "Latch padded_signal\[552\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[553\] " "Latch padded_signal\[553\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[554\] " "Latch padded_signal\[554\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[555\] " "Latch padded_signal\[555\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[556\] " "Latch padded_signal\[556\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[557\] " "Latch padded_signal\[557\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[570\] " "Latch padded_signal\[570\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[571\] " "Latch padded_signal\[571\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[572\] " "Latch padded_signal\[572\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[573\] " "Latch padded_signal\[573\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[574\] " "Latch padded_signal\[574\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[575\] " "Latch padded_signal\[575\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[564\] " "Latch padded_signal\[564\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[565\] " "Latch padded_signal\[565\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[566\] " "Latch padded_signal\[566\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[567\] " "Latch padded_signal\[567\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[568\] " "Latch padded_signal\[568\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[569\] " "Latch padded_signal\[569\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[582\] " "Latch padded_signal\[582\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[583\] " "Latch padded_signal\[583\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[584\] " "Latch padded_signal\[584\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[585\] " "Latch padded_signal\[585\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[586\] " "Latch padded_signal\[586\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[587\] " "Latch padded_signal\[587\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[576\] " "Latch padded_signal\[576\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[577\] " "Latch padded_signal\[577\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[578\] " "Latch padded_signal\[578\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401348 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[579\] " "Latch padded_signal\[579\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[580\] " "Latch padded_signal\[580\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[581\] " "Latch padded_signal\[581\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[594\] " "Latch padded_signal\[594\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[595\] " "Latch padded_signal\[595\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[596\] " "Latch padded_signal\[596\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[597\] " "Latch padded_signal\[597\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[598\] " "Latch padded_signal\[598\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[599\] " "Latch padded_signal\[599\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[588\] " "Latch padded_signal\[588\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[589\] " "Latch padded_signal\[589\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[590\] " "Latch padded_signal\[590\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[591\] " "Latch padded_signal\[591\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[592\] " "Latch padded_signal\[592\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[593\] " "Latch padded_signal\[593\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[606\] " "Latch padded_signal\[606\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[607\] " "Latch padded_signal\[607\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[608\] " "Latch padded_signal\[608\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[609\] " "Latch padded_signal\[609\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[610\] " "Latch padded_signal\[610\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[611\] " "Latch padded_signal\[611\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[600\] " "Latch padded_signal\[600\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[601\] " "Latch padded_signal\[601\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[602\] " "Latch padded_signal\[602\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[603\] " "Latch padded_signal\[603\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[604\] " "Latch padded_signal\[604\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[605\] " "Latch padded_signal\[605\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[618\] " "Latch padded_signal\[618\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[619\] " "Latch padded_signal\[619\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[620\] " "Latch padded_signal\[620\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[621\] " "Latch padded_signal\[621\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[622\] " "Latch padded_signal\[622\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[623\] " "Latch padded_signal\[623\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[612\] " "Latch padded_signal\[612\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[613\] " "Latch padded_signal\[613\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[614\] " "Latch padded_signal\[614\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[615\] " "Latch padded_signal\[615\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401349 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[616\] " "Latch padded_signal\[616\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[617\] " "Latch padded_signal\[617\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[630\] " "Latch padded_signal\[630\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[631\] " "Latch padded_signal\[631\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[632\] " "Latch padded_signal\[632\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[633\] " "Latch padded_signal\[633\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[634\] " "Latch padded_signal\[634\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[635\] " "Latch padded_signal\[635\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[624\] " "Latch padded_signal\[624\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[625\] " "Latch padded_signal\[625\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[626\] " "Latch padded_signal\[626\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[627\] " "Latch padded_signal\[627\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[628\] " "Latch padded_signal\[628\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[629\] " "Latch padded_signal\[629\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[642\] " "Latch padded_signal\[642\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[643\] " "Latch padded_signal\[643\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[644\] " "Latch padded_signal\[644\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[645\] " "Latch padded_signal\[645\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[646\] " "Latch padded_signal\[646\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[647\] " "Latch padded_signal\[647\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[636\] " "Latch padded_signal\[636\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[637\] " "Latch padded_signal\[637\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[638\] " "Latch padded_signal\[638\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[639\] " "Latch padded_signal\[639\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[640\] " "Latch padded_signal\[640\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[641\] " "Latch padded_signal\[641\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[654\] " "Latch padded_signal\[654\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[655\] " "Latch padded_signal\[655\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[656\] " "Latch padded_signal\[656\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[657\] " "Latch padded_signal\[657\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[658\] " "Latch padded_signal\[658\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[659\] " "Latch padded_signal\[659\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[648\] " "Latch padded_signal\[648\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[649\] " "Latch padded_signal\[649\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[650\] " "Latch padded_signal\[650\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401350 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[651\] " "Latch padded_signal\[651\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[652\] " "Latch padded_signal\[652\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[653\] " "Latch padded_signal\[653\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[666\] " "Latch padded_signal\[666\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[667\] " "Latch padded_signal\[667\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[668\] " "Latch padded_signal\[668\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[669\] " "Latch padded_signal\[669\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[670\] " "Latch padded_signal\[670\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[671\] " "Latch padded_signal\[671\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[660\] " "Latch padded_signal\[660\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[661\] " "Latch padded_signal\[661\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[662\] " "Latch padded_signal\[662\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[663\] " "Latch padded_signal\[663\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[664\] " "Latch padded_signal\[664\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[665\] " "Latch padded_signal\[665\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[678\] " "Latch padded_signal\[678\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[679\] " "Latch padded_signal\[679\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[680\] " "Latch padded_signal\[680\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[681\] " "Latch padded_signal\[681\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[682\] " "Latch padded_signal\[682\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[683\] " "Latch padded_signal\[683\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[672\] " "Latch padded_signal\[672\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[673\] " "Latch padded_signal\[673\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[674\] " "Latch padded_signal\[674\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[675\] " "Latch padded_signal\[675\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[676\] " "Latch padded_signal\[676\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[677\] " "Latch padded_signal\[677\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[690\] " "Latch padded_signal\[690\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[691\] " "Latch padded_signal\[691\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[692\] " "Latch padded_signal\[692\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[693\] " "Latch padded_signal\[693\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[694\] " "Latch padded_signal\[694\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[695\] " "Latch padded_signal\[695\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[684\] " "Latch padded_signal\[684\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401351 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[685\] " "Latch padded_signal\[685\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[686\] " "Latch padded_signal\[686\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[687\] " "Latch padded_signal\[687\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[688\] " "Latch padded_signal\[688\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[689\] " "Latch padded_signal\[689\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[702\] " "Latch padded_signal\[702\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[703\] " "Latch padded_signal\[703\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[704\] " "Latch padded_signal\[704\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[705\] " "Latch padded_signal\[705\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[706\] " "Latch padded_signal\[706\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[707\] " "Latch padded_signal\[707\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[696\] " "Latch padded_signal\[696\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[697\] " "Latch padded_signal\[697\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[698\] " "Latch padded_signal\[698\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[699\] " "Latch padded_signal\[699\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[700\] " "Latch padded_signal\[700\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[701\] " "Latch padded_signal\[701\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[714\] " "Latch padded_signal\[714\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[715\] " "Latch padded_signal\[715\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[716\] " "Latch padded_signal\[716\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[717\] " "Latch padded_signal\[717\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[718\] " "Latch padded_signal\[718\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[719\] " "Latch padded_signal\[719\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[708\] " "Latch padded_signal\[708\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[709\] " "Latch padded_signal\[709\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[710\] " "Latch padded_signal\[710\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[711\] " "Latch padded_signal\[711\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[712\] " "Latch padded_signal\[712\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[713\] " "Latch padded_signal\[713\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[726\] " "Latch padded_signal\[726\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[727\] " "Latch padded_signal\[727\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[728\] " "Latch padded_signal\[728\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[729\] " "Latch padded_signal\[729\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[730\] " "Latch padded_signal\[730\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[731\] " "Latch padded_signal\[731\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401352 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[720\] " "Latch padded_signal\[720\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[721\] " "Latch padded_signal\[721\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[722\] " "Latch padded_signal\[722\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[723\] " "Latch padded_signal\[723\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[724\] " "Latch padded_signal\[724\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[725\] " "Latch padded_signal\[725\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[738\] " "Latch padded_signal\[738\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[739\] " "Latch padded_signal\[739\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[740\] " "Latch padded_signal\[740\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[741\] " "Latch padded_signal\[741\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[742\] " "Latch padded_signal\[742\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[743\] " "Latch padded_signal\[743\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[732\] " "Latch padded_signal\[732\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[733\] " "Latch padded_signal\[733\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[734\] " "Latch padded_signal\[734\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[735\] " "Latch padded_signal\[735\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[736\] " "Latch padded_signal\[736\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[737\] " "Latch padded_signal\[737\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[750\] " "Latch padded_signal\[750\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[751\] " "Latch padded_signal\[751\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[752\] " "Latch padded_signal\[752\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[753\] " "Latch padded_signal\[753\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[754\] " "Latch padded_signal\[754\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[755\] " "Latch padded_signal\[755\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[744\] " "Latch padded_signal\[744\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[745\] " "Latch padded_signal\[745\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[746\] " "Latch padded_signal\[746\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[747\] " "Latch padded_signal\[747\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[748\] " "Latch padded_signal\[748\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[749\] " "Latch padded_signal\[749\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[762\] " "Latch padded_signal\[762\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[763\] " "Latch padded_signal\[763\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[764\] " "Latch padded_signal\[764\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[765\] " "Latch padded_signal\[765\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[766\] " "Latch padded_signal\[766\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401353 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[767\] " "Latch padded_signal\[767\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[756\] " "Latch padded_signal\[756\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[757\] " "Latch padded_signal\[757\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[758\] " "Latch padded_signal\[758\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[759\] " "Latch padded_signal\[759\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[760\] " "Latch padded_signal\[760\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[761\] " "Latch padded_signal\[761\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[774\] " "Latch padded_signal\[774\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[775\] " "Latch padded_signal\[775\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[776\] " "Latch padded_signal\[776\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[777\] " "Latch padded_signal\[777\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[778\] " "Latch padded_signal\[778\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[779\] " "Latch padded_signal\[779\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[768\] " "Latch padded_signal\[768\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[769\] " "Latch padded_signal\[769\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[770\] " "Latch padded_signal\[770\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[771\] " "Latch padded_signal\[771\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[772\] " "Latch padded_signal\[772\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[773\] " "Latch padded_signal\[773\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[786\] " "Latch padded_signal\[786\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[787\] " "Latch padded_signal\[787\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[788\] " "Latch padded_signal\[788\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[789\] " "Latch padded_signal\[789\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[790\] " "Latch padded_signal\[790\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[791\] " "Latch padded_signal\[791\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[780\] " "Latch padded_signal\[780\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[781\] " "Latch padded_signal\[781\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[782\] " "Latch padded_signal\[782\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[783\] " "Latch padded_signal\[783\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[784\] " "Latch padded_signal\[784\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[785\] " "Latch padded_signal\[785\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[798\] " "Latch padded_signal\[798\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[799\] " "Latch padded_signal\[799\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401354 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[800\] " "Latch padded_signal\[800\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[801\] " "Latch padded_signal\[801\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[802\] " "Latch padded_signal\[802\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[803\] " "Latch padded_signal\[803\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[792\] " "Latch padded_signal\[792\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[793\] " "Latch padded_signal\[793\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[794\] " "Latch padded_signal\[794\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[795\] " "Latch padded_signal\[795\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[796\] " "Latch padded_signal\[796\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[797\] " "Latch padded_signal\[797\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[810\] " "Latch padded_signal\[810\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[811\] " "Latch padded_signal\[811\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[812\] " "Latch padded_signal\[812\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[813\] " "Latch padded_signal\[813\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[814\] " "Latch padded_signal\[814\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[815\] " "Latch padded_signal\[815\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[804\] " "Latch padded_signal\[804\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[805\] " "Latch padded_signal\[805\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[806\] " "Latch padded_signal\[806\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[807\] " "Latch padded_signal\[807\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[808\] " "Latch padded_signal\[808\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[809\] " "Latch padded_signal\[809\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[822\] " "Latch padded_signal\[822\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[823\] " "Latch padded_signal\[823\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[824\] " "Latch padded_signal\[824\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[825\] " "Latch padded_signal\[825\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[826\] " "Latch padded_signal\[826\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[827\] " "Latch padded_signal\[827\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[816\] " "Latch padded_signal\[816\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[817\] " "Latch padded_signal\[817\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[818\] " "Latch padded_signal\[818\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[819\] " "Latch padded_signal\[819\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[820\] " "Latch padded_signal\[820\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[821\] " "Latch padded_signal\[821\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[834\] " "Latch padded_signal\[834\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401355 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[835\] " "Latch padded_signal\[835\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[836\] " "Latch padded_signal\[836\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[837\] " "Latch padded_signal\[837\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[838\] " "Latch padded_signal\[838\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[839\] " "Latch padded_signal\[839\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[828\] " "Latch padded_signal\[828\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[829\] " "Latch padded_signal\[829\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[830\] " "Latch padded_signal\[830\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[831\] " "Latch padded_signal\[831\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[832\] " "Latch padded_signal\[832\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[833\] " "Latch padded_signal\[833\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[846\] " "Latch padded_signal\[846\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[847\] " "Latch padded_signal\[847\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[848\] " "Latch padded_signal\[848\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[849\] " "Latch padded_signal\[849\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[850\] " "Latch padded_signal\[850\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[851\] " "Latch padded_signal\[851\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[840\] " "Latch padded_signal\[840\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[841\] " "Latch padded_signal\[841\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[842\] " "Latch padded_signal\[842\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[843\] " "Latch padded_signal\[843\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[844\] " "Latch padded_signal\[844\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[845\] " "Latch padded_signal\[845\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[858\] " "Latch padded_signal\[858\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[859\] " "Latch padded_signal\[859\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[860\] " "Latch padded_signal\[860\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[861\] " "Latch padded_signal\[861\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[862\] " "Latch padded_signal\[862\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[863\] " "Latch padded_signal\[863\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[852\] " "Latch padded_signal\[852\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[853\] " "Latch padded_signal\[853\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[854\] " "Latch padded_signal\[854\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[855\] " "Latch padded_signal\[855\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[856\] " "Latch padded_signal\[856\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401356 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[857\] " "Latch padded_signal\[857\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[870\] " "Latch padded_signal\[870\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[871\] " "Latch padded_signal\[871\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[872\] " "Latch padded_signal\[872\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[873\] " "Latch padded_signal\[873\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[874\] " "Latch padded_signal\[874\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[875\] " "Latch padded_signal\[875\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[864\] " "Latch padded_signal\[864\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[865\] " "Latch padded_signal\[865\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[866\] " "Latch padded_signal\[866\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[867\] " "Latch padded_signal\[867\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[868\] " "Latch padded_signal\[868\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[869\] " "Latch padded_signal\[869\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[882\] " "Latch padded_signal\[882\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[883\] " "Latch padded_signal\[883\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[884\] " "Latch padded_signal\[884\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[885\] " "Latch padded_signal\[885\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[886\] " "Latch padded_signal\[886\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[887\] " "Latch padded_signal\[887\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[876\] " "Latch padded_signal\[876\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[877\] " "Latch padded_signal\[877\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[878\] " "Latch padded_signal\[878\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[879\] " "Latch padded_signal\[879\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[880\] " "Latch padded_signal\[880\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[881\] " "Latch padded_signal\[881\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[894\] " "Latch padded_signal\[894\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[895\] " "Latch padded_signal\[895\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[896\] " "Latch padded_signal\[896\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[897\] " "Latch padded_signal\[897\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[898\] " "Latch padded_signal\[898\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[899\] " "Latch padded_signal\[899\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[888\] " "Latch padded_signal\[888\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[889\] " "Latch padded_signal\[889\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[890\] " "Latch padded_signal\[890\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[891\] " "Latch padded_signal\[891\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[892\] " "Latch padded_signal\[892\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401357 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[893\] " "Latch padded_signal\[893\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[906\] " "Latch padded_signal\[906\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[907\] " "Latch padded_signal\[907\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[908\] " "Latch padded_signal\[908\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[909\] " "Latch padded_signal\[909\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[910\] " "Latch padded_signal\[910\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[911\] " "Latch padded_signal\[911\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[900\] " "Latch padded_signal\[900\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[901\] " "Latch padded_signal\[901\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[902\] " "Latch padded_signal\[902\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[903\] " "Latch padded_signal\[903\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[904\] " "Latch padded_signal\[904\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[905\] " "Latch padded_signal\[905\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[918\] " "Latch padded_signal\[918\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[919\] " "Latch padded_signal\[919\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[920\] " "Latch padded_signal\[920\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[921\] " "Latch padded_signal\[921\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[922\] " "Latch padded_signal\[922\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[923\] " "Latch padded_signal\[923\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[912\] " "Latch padded_signal\[912\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[913\] " "Latch padded_signal\[913\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[914\] " "Latch padded_signal\[914\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[915\] " "Latch padded_signal\[915\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[916\] " "Latch padded_signal\[916\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[917\] " "Latch padded_signal\[917\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[930\] " "Latch padded_signal\[930\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[931\] " "Latch padded_signal\[931\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[932\] " "Latch padded_signal\[932\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[933\] " "Latch padded_signal\[933\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[934\] " "Latch padded_signal\[934\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[935\] " "Latch padded_signal\[935\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[924\] " "Latch padded_signal\[924\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[925\] " "Latch padded_signal\[925\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[926\] " "Latch padded_signal\[926\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[927\] " "Latch padded_signal\[927\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[928\] " "Latch padded_signal\[928\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401358 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[929\] " "Latch padded_signal\[929\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[942\] " "Latch padded_signal\[942\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[943\] " "Latch padded_signal\[943\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[944\] " "Latch padded_signal\[944\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[945\] " "Latch padded_signal\[945\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[946\] " "Latch padded_signal\[946\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[947\] " "Latch padded_signal\[947\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[936\] " "Latch padded_signal\[936\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[937\] " "Latch padded_signal\[937\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[938\] " "Latch padded_signal\[938\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[939\] " "Latch padded_signal\[939\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[940\] " "Latch padded_signal\[940\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[941\] " "Latch padded_signal\[941\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[954\] " "Latch padded_signal\[954\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[955\] " "Latch padded_signal\[955\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[956\] " "Latch padded_signal\[956\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[957\] " "Latch padded_signal\[957\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[958\] " "Latch padded_signal\[958\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[959\] " "Latch padded_signal\[959\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[948\] " "Latch padded_signal\[948\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[949\] " "Latch padded_signal\[949\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[950\] " "Latch padded_signal\[950\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[951\] " "Latch padded_signal\[951\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[952\] " "Latch padded_signal\[952\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[953\] " "Latch padded_signal\[953\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[966\] " "Latch padded_signal\[966\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[967\] " "Latch padded_signal\[967\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[968\] " "Latch padded_signal\[968\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[969\] " "Latch padded_signal\[969\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[970\] " "Latch padded_signal\[970\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[971\] " "Latch padded_signal\[971\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[960\] " "Latch padded_signal\[960\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[961\] " "Latch padded_signal\[961\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[962\] " "Latch padded_signal\[962\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[963\] " "Latch padded_signal\[963\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401359 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[964\] " "Latch padded_signal\[964\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[965\] " "Latch padded_signal\[965\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[978\] " "Latch padded_signal\[978\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[979\] " "Latch padded_signal\[979\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[980\] " "Latch padded_signal\[980\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[981\] " "Latch padded_signal\[981\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[982\] " "Latch padded_signal\[982\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[983\] " "Latch padded_signal\[983\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[972\] " "Latch padded_signal\[972\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[973\] " "Latch padded_signal\[973\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[974\] " "Latch padded_signal\[974\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[975\] " "Latch padded_signal\[975\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[976\] " "Latch padded_signal\[976\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[977\] " "Latch padded_signal\[977\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[990\] " "Latch padded_signal\[990\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[991\] " "Latch padded_signal\[991\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[992\] " "Latch padded_signal\[992\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[993\] " "Latch padded_signal\[993\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[994\] " "Latch padded_signal\[994\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[995\] " "Latch padded_signal\[995\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[984\] " "Latch padded_signal\[984\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[985\] " "Latch padded_signal\[985\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[986\] " "Latch padded_signal\[986\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[987\] " "Latch padded_signal\[987\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[988\] " "Latch padded_signal\[988\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[989\] " "Latch padded_signal\[989\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1002\] " "Latch padded_signal\[1002\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1003\] " "Latch padded_signal\[1003\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1004\] " "Latch padded_signal\[1004\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1005\] " "Latch padded_signal\[1005\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1006\] " "Latch padded_signal\[1006\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1007\] " "Latch padded_signal\[1007\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[996\] " "Latch padded_signal\[996\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[997\] " "Latch padded_signal\[997\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[998\] " "Latch padded_signal\[998\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401360 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[999\] " "Latch padded_signal\[999\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1000\] " "Latch padded_signal\[1000\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1001\] " "Latch padded_signal\[1001\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1014\] " "Latch padded_signal\[1014\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1015\] " "Latch padded_signal\[1015\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1016\] " "Latch padded_signal\[1016\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1017\] " "Latch padded_signal\[1017\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1018\] " "Latch padded_signal\[1018\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1019\] " "Latch padded_signal\[1019\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1008\] " "Latch padded_signal\[1008\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1009\] " "Latch padded_signal\[1009\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1010\] " "Latch padded_signal\[1010\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1011\] " "Latch padded_signal\[1011\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1012\] " "Latch padded_signal\[1012\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1013\] " "Latch padded_signal\[1013\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1026\] " "Latch padded_signal\[1026\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1027\] " "Latch padded_signal\[1027\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1028\] " "Latch padded_signal\[1028\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1029\] " "Latch padded_signal\[1029\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1030\] " "Latch padded_signal\[1030\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1031\] " "Latch padded_signal\[1031\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1020\] " "Latch padded_signal\[1020\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1021\] " "Latch padded_signal\[1021\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1022\] " "Latch padded_signal\[1022\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1023\] " "Latch padded_signal\[1023\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1024\] " "Latch padded_signal\[1024\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1025\] " "Latch padded_signal\[1025\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1038\] " "Latch padded_signal\[1038\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1039\] " "Latch padded_signal\[1039\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1040\] " "Latch padded_signal\[1040\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1041\] " "Latch padded_signal\[1041\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1042\] " "Latch padded_signal\[1042\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1043\] " "Latch padded_signal\[1043\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1032\] " "Latch padded_signal\[1032\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1033\] " "Latch padded_signal\[1033\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1034\] " "Latch padded_signal\[1034\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401361 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1035\] " "Latch padded_signal\[1035\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1036\] " "Latch padded_signal\[1036\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1037\] " "Latch padded_signal\[1037\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1050\] " "Latch padded_signal\[1050\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1051\] " "Latch padded_signal\[1051\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1052\] " "Latch padded_signal\[1052\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1053\] " "Latch padded_signal\[1053\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1054\] " "Latch padded_signal\[1054\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1055\] " "Latch padded_signal\[1055\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1044\] " "Latch padded_signal\[1044\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1045\] " "Latch padded_signal\[1045\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1046\] " "Latch padded_signal\[1046\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1047\] " "Latch padded_signal\[1047\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1048\] " "Latch padded_signal\[1048\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1049\] " "Latch padded_signal\[1049\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1062\] " "Latch padded_signal\[1062\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1063\] " "Latch padded_signal\[1063\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1064\] " "Latch padded_signal\[1064\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1065\] " "Latch padded_signal\[1065\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1066\] " "Latch padded_signal\[1066\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1067\] " "Latch padded_signal\[1067\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1056\] " "Latch padded_signal\[1056\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1057\] " "Latch padded_signal\[1057\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1058\] " "Latch padded_signal\[1058\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1059\] " "Latch padded_signal\[1059\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1060\] " "Latch padded_signal\[1060\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1061\] " "Latch padded_signal\[1061\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1074\] " "Latch padded_signal\[1074\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1075\] " "Latch padded_signal\[1075\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1076\] " "Latch padded_signal\[1076\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1077\] " "Latch padded_signal\[1077\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1078\] " "Latch padded_signal\[1078\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1079\] " "Latch padded_signal\[1079\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1068\] " "Latch padded_signal\[1068\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401362 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1069\] " "Latch padded_signal\[1069\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1070\] " "Latch padded_signal\[1070\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1071\] " "Latch padded_signal\[1071\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1072\] " "Latch padded_signal\[1072\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1073\] " "Latch padded_signal\[1073\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1086\] " "Latch padded_signal\[1086\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1087\] " "Latch padded_signal\[1087\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1088\] " "Latch padded_signal\[1088\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1089\] " "Latch padded_signal\[1089\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1090\] " "Latch padded_signal\[1090\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1091\] " "Latch padded_signal\[1091\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1080\] " "Latch padded_signal\[1080\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1081\] " "Latch padded_signal\[1081\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1082\] " "Latch padded_signal\[1082\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1083\] " "Latch padded_signal\[1083\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1084\] " "Latch padded_signal\[1084\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1085\] " "Latch padded_signal\[1085\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1098\] " "Latch padded_signal\[1098\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1099\] " "Latch padded_signal\[1099\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1100\] " "Latch padded_signal\[1100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1101\] " "Latch padded_signal\[1101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1102\] " "Latch padded_signal\[1102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1103\] " "Latch padded_signal\[1103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1092\] " "Latch padded_signal\[1092\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1093\] " "Latch padded_signal\[1093\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1094\] " "Latch padded_signal\[1094\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1095\] " "Latch padded_signal\[1095\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1096\] " "Latch padded_signal\[1096\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1097\] " "Latch padded_signal\[1097\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1110\] " "Latch padded_signal\[1110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1111\] " "Latch padded_signal\[1111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1112\] " "Latch padded_signal\[1112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1113\] " "Latch padded_signal\[1113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1114\] " "Latch padded_signal\[1114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401363 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1115\] " "Latch padded_signal\[1115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1104\] " "Latch padded_signal\[1104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1105\] " "Latch padded_signal\[1105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1106\] " "Latch padded_signal\[1106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1107\] " "Latch padded_signal\[1107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1108\] " "Latch padded_signal\[1108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1109\] " "Latch padded_signal\[1109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1122\] " "Latch padded_signal\[1122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1123\] " "Latch padded_signal\[1123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1124\] " "Latch padded_signal\[1124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1125\] " "Latch padded_signal\[1125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1126\] " "Latch padded_signal\[1126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1127\] " "Latch padded_signal\[1127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1116\] " "Latch padded_signal\[1116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1117\] " "Latch padded_signal\[1117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1118\] " "Latch padded_signal\[1118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1119\] " "Latch padded_signal\[1119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1120\] " "Latch padded_signal\[1120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1121\] " "Latch padded_signal\[1121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1134\] " "Latch padded_signal\[1134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1135\] " "Latch padded_signal\[1135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1136\] " "Latch padded_signal\[1136\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1137\] " "Latch padded_signal\[1137\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1138\] " "Latch padded_signal\[1138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1139\] " "Latch padded_signal\[1139\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1128\] " "Latch padded_signal\[1128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1129\] " "Latch padded_signal\[1129\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1130\] " "Latch padded_signal\[1130\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1131\] " "Latch padded_signal\[1131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1132\] " "Latch padded_signal\[1132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1133\] " "Latch padded_signal\[1133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1146\] " "Latch padded_signal\[1146\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1147\] " "Latch padded_signal\[1147\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1148\] " "Latch padded_signal\[1148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1149\] " "Latch padded_signal\[1149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401364 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1150\] " "Latch padded_signal\[1150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1151\] " "Latch padded_signal\[1151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1140\] " "Latch padded_signal\[1140\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1141\] " "Latch padded_signal\[1141\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1142\] " "Latch padded_signal\[1142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1143\] " "Latch padded_signal\[1143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1144\] " "Latch padded_signal\[1144\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1145\] " "Latch padded_signal\[1145\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1158\] " "Latch padded_signal\[1158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1159\] " "Latch padded_signal\[1159\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1160\] " "Latch padded_signal\[1160\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1161\] " "Latch padded_signal\[1161\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1162\] " "Latch padded_signal\[1162\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1163\] " "Latch padded_signal\[1163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1152\] " "Latch padded_signal\[1152\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1153\] " "Latch padded_signal\[1153\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1154\] " "Latch padded_signal\[1154\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1155\] " "Latch padded_signal\[1155\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1156\] " "Latch padded_signal\[1156\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1157\] " "Latch padded_signal\[1157\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1170\] " "Latch padded_signal\[1170\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1171\] " "Latch padded_signal\[1171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1172\] " "Latch padded_signal\[1172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1173\] " "Latch padded_signal\[1173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1174\] " "Latch padded_signal\[1174\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1175\] " "Latch padded_signal\[1175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1164\] " "Latch padded_signal\[1164\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1165\] " "Latch padded_signal\[1165\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1166\] " "Latch padded_signal\[1166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1167\] " "Latch padded_signal\[1167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1168\] " "Latch padded_signal\[1168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1169\] " "Latch padded_signal\[1169\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1182\] " "Latch padded_signal\[1182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1183\] " "Latch padded_signal\[1183\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1184\] " "Latch padded_signal\[1184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401365 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1185\] " "Latch padded_signal\[1185\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1186\] " "Latch padded_signal\[1186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1187\] " "Latch padded_signal\[1187\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1176\] " "Latch padded_signal\[1176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1177\] " "Latch padded_signal\[1177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1178\] " "Latch padded_signal\[1178\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1179\] " "Latch padded_signal\[1179\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1180\] " "Latch padded_signal\[1180\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1181\] " "Latch padded_signal\[1181\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1194\] " "Latch padded_signal\[1194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1195\] " "Latch padded_signal\[1195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1196\] " "Latch padded_signal\[1196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1197\] " "Latch padded_signal\[1197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1198\] " "Latch padded_signal\[1198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1199\] " "Latch padded_signal\[1199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1188\] " "Latch padded_signal\[1188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1189\] " "Latch padded_signal\[1189\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1190\] " "Latch padded_signal\[1190\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1191\] " "Latch padded_signal\[1191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1192\] " "Latch padded_signal\[1192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1193\] " "Latch padded_signal\[1193\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1206\] " "Latch padded_signal\[1206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1207\] " "Latch padded_signal\[1207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1208\] " "Latch padded_signal\[1208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1209\] " "Latch padded_signal\[1209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1210\] " "Latch padded_signal\[1210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1211\] " "Latch padded_signal\[1211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1200\] " "Latch padded_signal\[1200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1201\] " "Latch padded_signal\[1201\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1202\] " "Latch padded_signal\[1202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1203\] " "Latch padded_signal\[1203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1204\] " "Latch padded_signal\[1204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1205\] " "Latch padded_signal\[1205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1218\] " "Latch padded_signal\[1218\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1219\] " "Latch padded_signal\[1219\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1220\] " "Latch padded_signal\[1220\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401366 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1221\] " "Latch padded_signal\[1221\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1222\] " "Latch padded_signal\[1222\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1223\] " "Latch padded_signal\[1223\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1212\] " "Latch padded_signal\[1212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1213\] " "Latch padded_signal\[1213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1214\] " "Latch padded_signal\[1214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1215\] " "Latch padded_signal\[1215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1216\] " "Latch padded_signal\[1216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "padded_signal\[1217\] " "Latch padded_signal\[1217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA curr_state.CONV " "Ports D and ENA on the latch are fed by the same signal curr_state.CONV" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 127 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732661401367 ""}  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732661401367 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow VCC " "Pin \"overflow\" is stuck at VCC" {  } { { "conv_complex.v" "" { Text "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/conv_complex.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732661401746 "|conv_complex|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732661401746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732661402011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732661402411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/output_files/complex_conv.map.smsg " "Generated suppressed messages file /home/david/Documents/UNI_S.5/FPGA/FPGA_convolution/output_files/complex_conv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661402632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732661402989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732661402989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7570 " "Implemented 7570 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1239 " "Implemented 1239 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732661403324 ""} { "Info" "ICUT_CUT_TM_OPINS" "1226 " "Implemented 1226 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732661403324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5096 " "Implemented 5096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732661403324 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1732661403324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732661403324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4934 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4934 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1107 " "Peak virtual memory: 1107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732661403403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 16:50:03 2024 " "Processing ended: Tue Nov 26 16:50:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732661403403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732661403403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732661403403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732661403403 ""}
