#ifndef _PAL_VECTORS_H
#define _PAL_VECTORS_H
/* AUTO GENERATED - DO NOT MODIFY */

#define NOC_TRACEALARM 0
#define EXI4 0
#define EXI5 0
#define EXI6 0
#define EXI8 0
#define EXI9 0
#define EXI13 0
#define EXI14 0
#define EXI15 0
#define USIF1_INT 39
#define USIF2_INT 36
#define SDMMC_INT 44
#define DIF_RX_XREQ_INT 49
#define DIF_RX_BREQ_INT 226
#define DIF_TX_XREQ_INT 40
#define DIF_ERR_INT 41
#define DCC_CMD_INT 42
#define DCC_FRAME_INT 43
#define SDIO_INT 240
#define I2C3_INT 53
#define I2C2_INT 45
#define EMMC_INT 46
#define I2C1_INT 47
#define STM_INT0 48
#define STM_INT1 49
#define GPU_INT 50
#define VID_HINT_ENC 51
#define VID_HINT_DEC 52
#define RESET_CORE0 53
#define CIF_ISP_INT 54
#define CIF_JPEG_ERR_INT 55
#define CIF_JPEG_STAT_INT 56
#define CIF_MI_INT 57
#define CIF_MIPI_INT 58
#define RESET_CORE1 59
#define CORE0_C6_ENTRY_INT 60
#define CORE0_C6_EXIT_INT 61
#define CORE1_C6_ENTRY_INT 62
#define USB_INT 63
#define EXI0 64
#define EXI1 65
#define EXI2 66
#define EXI3 67
#define EXI7 68
#define EXI10 69
#define EXI11 70
#define EXI12 71
#define USB_HS_RESUME 72
#define SDMMC_DETECT 73
#define SDIO_DAT3 74
#define SDIO_DAT1 75
#define CORE1_C6_EXIT_INT 76
#define USIF4 77
#define CC2_T0INT 78
#define CC2_T1INT 79
#define CC2_CCINT0_7 82
#define KPD_INT 83
#define CC1_T0INT 228
#define USIF1_WK 84
#define CC1_T1INT 85
#define I2C4 85
#define CC1_CCINT0_7 229
#define I2C5 86
#define GC_EVENT 87
#define IRXDSP0 88
#define IRXDSP1 89
#define IRXDSP2 90
#define IRXDSP3 91
#define USB_VBUSDETECT 92
#define I2C1_WK 93
#define I2C2_WK 94
#define I2C3_WK 95
#define I2C4_WK 96
#define I2C5_WK 97
#define USIF4_WK 98
#define USIF3_WK 99
#define SPCU_INT0 100
#define SPCU_INT1 101
#define SPCU_INT2 102
#define SPCU_INT3 103
#define LINE_PROF0 104
#define LINE_PROF1 105
#define LINE_PROF2 106
#define LINE_PROF3 107
#define LINE_PROF4 108
#define LINE_PROF5 109
#define DMA1_ERR_INT 110
#define DMA1_CH0_7_INT 111
#define AUDIODSP_INT0 112
#define AUDIODSP_INT1 113
#define AUDIODSP_INT2 114
#define AUDIODSP_INT3 115
#define DMA2_CH1 116
#define U2USPC 117
#define AUDIODSP_INT6 118
#define NOC_ERR_APS_L1 119
#define NOC_ERR_APS_L2 120
#define NOC_STATALARM 121
#define _3G2USPC 121
#define AUDIODSP_INT7 122
#define OCT_INT 125
#define NSEC2 126
#define SEC_CEU1_EOP_IRQ 127
#define NSEC_CEU1_EOP_IRQ 128
#define NSEC_CEU1_RX_IRQ 129
#define NSEC_CEU1_TX_IRQ 130
#define NSEC_CEU1_GLOBAL_IRQ 131
#define SEC_CEU1_RX_IRQ 132
#define SEC_CEU1_TX_IRQ 133
#define SEC_CEU1_GLOBAL_IRQ 134
#define ZSP_CFG_RD 135
#define ZSP_CFG_WR 136
#define LC_RES 137
#define LC_RES2 138
#define SEC_INT 139
#define MC_CONTROLLER_INT 140
#define MC_INT 141
#define PROF_ENV_INT 142
#define DMA2_CH0_INT 143
#define DMA2_ERR_INT 144
#define _2GDSP_INT0 145
#define _2GDSP_INT1 146
#define _2GDSP_INT2 147
#define _2GDSP_INT3 148
#define _2GDSP_INT4 149
#define _2GDSP_INT5 150
#define _2GDSP_INT6 151
#define _2GDSP_INT7 152
#define GSI_GP2_INT 153
#define GSI_GP3_INT 154
#define GSI_GP4_INT 156
#define GSI_TLINT 157
#define GUC_ERR_INT 158
#define GUC_INT0 159
#define GUC_INT1 160
#define SWDT_INT0 161
#define SWDT_INT1 162
#define SWDT_INT2 163
#define USIF2_WK 164
#define U2H 166
#define LC_SP_CHG_RESP 167
#define MACPHY_TILE0 168
#define MACPHY_TILE1 170
#define MACPHY_TILE2 171
#define WDT0 172
#define GT0_INT0 173
#define GT0_INT1 174
#define GT0_INT2 175
#define GT0_INT3 176
#define GT0_INT4 177
#define GT0_INT5 178
#define GT0_INT6 179
#define GT0_INT7 180
#define GT1_INT0 181
#define GT1_INT1 182
#define GT1_INT2 183
#define GT1_INT3 184
#define GT1_INT4 185
#define GT1_INT5 186
#define GT1_INT6 187
#define GT1_INT7 188
#define CGU_INT 189
#define MACPHY_TILE3 80
#define MACPHY_TILE4 190
#define CC0_CCINT0_7 191
#define COMMTX 197
#define COMMRX 198
#define IC_INT0 81
#define IC_INT1 123
#define IC_INT2 124
#define IC_INT3 155
#define PDB_DONE_HOST 165
#define PDB_ERR 169
#define LTE_TOP0 192
#define LTE_TOP1 193
#define LTE_HOST_WK 194
#define LTE_CRASH_DETECT 195
#define LTE_CU 196
#define NOC_ERR_APS_MAC 207
#define NOC_ERR_APS_USPC 208
#define DRF_RXSTAT2G 199
#define MACPHY_TILE5 200
#define G3FP 201
#define MACPHY_TILE6 202
#define U2H1 203
#define DRF_ERR2G 204
#define DRF_LPINT2G 205
#define U2H2 206
#define DRF_RXSTAT2G_AUX 219
#define DRF_ERR2G_AUX 220
#define DAP_WK 209
#define USIF7_INT 210
#define RESET_CORE2 211
#define RESET_CORE3 212
#define CORE2_C6_ENTRY 213
#define CORE2_C6_EXIT 214
#define CORE3_C6_ENTRY 215
#define CORE3_C6_EXIT 216
#define _3GCU_HWUP_PREW 217
#define TDIP_HWUP_PREW 218
#define LTE_HWUP_PREW 221
#define DMA2_INT 224
#define USIF3_INT 225
#define GSI_GP0_INT 222
#define GSI_T_INT2 223
#define USIM1_IN_INT 230
#define USIM2_IN_INT 231
#define RTC_INT 232
#define CC0_T0INT 233
#define CC0_T1INT 234
#define RTC_INT1 232
#define AUDIODSP_INT4 236
#define AUDIODSP_INT5 237
#define USIM1_ERR_INT 238
#define USIM2_ERR_INT 239
#define GSI_T_INT1 246
#define GSI_GP1_INT 247
#define DRF_LPINT2G_AUX 248
#define USIM1_FIFO_INT 249
#define USIM1_OK_INT 250
#define USIM2_FIFO_INT 251
#define USIM2_OK_INT 252
#define OCP_DATA_ABORT 253
#define VM_ID_VIOLATION 254

#endif /* _PAL_VECTORS_H */
