;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -100, -600
	SUB @-857, 300
	SUB @121, -103
	SUB -7, <120
	DAT #-7, <120
	SUB 300, 90
	SUB -7, <120
	SUB 100, -100
	SPL <121, 103
	ADD 270, 60
	SLT 700, -0
	MOV @121, 106
	SUB @-857, 300
	DJN -101, @-20
	SPL 0, <802
	SUB 270, 60
	SUB @0, @802
	ADD 30, 9
	SPL 0, <802
	SLT 20, @12
	ADD @100, @6
	SUB @-857, 300
	ADD 30, 9
	SUB 700, -0
	SUB @-857, 300
	SUB -7, <120
	SUB #72, @0
	ADD 210, 60
	SUB -100, -600
	SUB @20, -0
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	CMP -702, -10
	SUB #102, -101
	SUB 270, -62
	SPL 0, -80
	JMN @-0, 2
	SPL 0, -80
	SPL 0, -80
	SUB -7, <121
	ADD @100, @6
	SPL 0, <802
	SPL 0, <802
	SPL 0, -80
	CMP -207, <-120
	DAT #-7, <120
	SLT 20, @12
	JMN 27, 6
	JMZ 270, -62
	ADD 270, 60
	ADD #270, <1
