{"auto_keywords": [{"score": 0.0500785296201053, "phrase": "communication_overhead"}, {"score": 0.004500891637057374, "phrase": "testbench_acceleration"}, {"score": 0.004351595642056769, "phrase": "heta"}, {"score": 0.0036759314172445934, "phrase": "hardware_accelerators"}, {"score": 0.0033218213825698417, "phrase": "chip_prototypes"}, {"score": 0.0026222551419772867, "phrase": "industry_design_show"}, {"score": 0.0024926348205500715, "phrase": "proposed_heta_approach"}, {"score": 0.0022145052062614514, "phrase": "commercial_hardware_accelerator"}], "paper_keywords": [""], "paper_abstract": "Hybrid embedded testbench acceleration (HETA), a new approach to reduce communication overhead in hardware accelerators, speeds up simulation of chip prototypes by avoiding the communication between hardware and software. Experimental results on an industry design show that the proposed HETA approach is about 10 times faster than a commercial hardware accelerator and with only 0.57% hardware overhead.", "paper_title": "Hybrid Testbench Acceleration for Reducing Communication Overhead", "paper_id": "WOS:000288224400005"}