/**
 *	Defines the Reset and Clock Control Register definitions for STM32
 *
 *
 *
 **/
#ifndef _RCC_H_
#define _RCC_H_

#include <bitthunder.h>

typedef struct _LPC11xx_RCC_REGS {
	BT_u32 SYSMEMREMAP;
	BT_u32 PRESETCTRL;
	BT_u32 SYSPLLCTRL;
	BT_u32 SYSPLLSTAT;
	BT_STRUCT_RESERVED_u32(0, 0x0C, 0x20);
	BT_u32 SYSOSCCTRL;
	BT_u32 WDTOSCCTRL;
	BT_u32 IRCCTRL;
	BT_STRUCT_RESERVED_u32(1, 0x28, 0x30);
	BT_u32 SYSRSTSTAT;
	BT_STRUCT_RESERVED_u32(2, 0x30, 0x40);
	BT_u32 SYSPLLCLKSEL;
	BT_u32 SYSPLLCLKUEN;
	BT_STRUCT_RESERVED_u32(3, 0x44, 0x70);
	BT_u32 MAINCLKSEL;
	BT_u32 MAINCLKUEN;
	BT_u32 SYSAHBCLKDIV;
	BT_STRUCT_RESERVED_u32(4, 0x78, 0x80);
	BT_u32 SYSAHBCLKCTRL;
	BT_STRUCT_RESERVED_u32(5, 0x80, 0x94);
	BT_u32 SSP0CLKDIV2;
	BT_u32 UARTCLKDIV;
	BT_u32 SSP1CLKDIV;
	BT_STRUCT_RESERVED_u32(6, 0x9C, 0xD0);
	BT_u32 WDTCLKSEL;
	BT_u32 WDTCLKUEN;
	BT_u32 WDTCLKDIV;
	BT_STRUCT_RESERVED_u32(7, 0xD8, 0xE0);
	BT_u32 CLKOUTCLKSEL;
	BT_u32 CLKOUTUEN;
	BT_u32 CLKOUTCLKDIV;
	BT_STRUCT_RESERVED_u32(8, 0xE8, 0x100);
	BT_u32 PIOPORCAP0;
	BT_u32 PIOPORCAP1;
	BT_STRUCT_RESERVED_u32(9, 0x104, 0x150);
	BT_u32 BODCTRL;
	BT_u32 SYSTCKCAL;
	BT_STRUCT_RESERVED_u32(10, 0x154, 0x174);
	BT_u32 NMISRC;
	BT_STRUCT_RESERVED_u32(11, 0x174, 0x200);
	BT_u32 STARTAPRP0;
	BT_u32 STARTERP0;
	BT_u32 STARTRSRP0CLR;
	BT_u32 STARTSRP0;
	BT_STRUCT_RESERVED_u32(12, 0x20C, 0x230);
	BT_u32 PDASLEEPCFG;
	BT_u32 PDAWAKECFG;
	BT_u32 PDRUNCFG;
	BT_STRUCT_RESERVED_u32(13, 0x238, 0x3F4);
	BT_u32 DEVICE_ID;
} LPC11xx_RCC_REGS;

#define LPC11xx_RCC_BASE	0x40048000
#define LPC11xx_RCC 		((LPC11xx_RCC_REGS *) (LPC11xx_RCC_BASE))

#endif
