Info: Starting: Create simulation model
Info: qsys-generate /home/eric/Documents/Verilog_stuff/AMdemod/LO.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation --family="Cyclone V" --part=5CGXFC3B6F23C6
Progress: Loading AMdemod/LO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: LO: Generating LO "LO" for SIM_VERILOG
Info: nco_ii_0: "LO" instantiated altera_nco_ii "nco_ii_0"
Info: LO: Done "LO" with 2 modules, 3 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/eric/Documents/Verilog_stuff/AMdemod/LO/LO.spd --output-directory=/home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/eric/Documents/Verilog_stuff/AMdemod/LO/LO.spd --output-directory=/home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/eric/Documents/Verilog_stuff/AMdemod/LO/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/eric/Documents/Verilog_stuff/AMdemod/LO.qsys --synthesis=VERILOG --output-directory=/home/eric/Documents/Verilog_stuff/AMdemod/LO/synthesis --family="Cyclone V" --part=5CGXFC3B6F23C6
Progress: Loading AMdemod/LO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: LO: Generating LO "LO" for QUARTUS_SYNTH
Info: nco_ii_0: "LO" instantiated altera_nco_ii "nco_ii_0"
Info: LO: Done "LO" with 2 modules, 19 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
