// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Fri Jul 22 14:02:19 2022
// Host        : eceTesla1 running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode timesim -sdf_anno true -sdf_file post-par.sdf post-par.v
// Design      : mm
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD1
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD10
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD11
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD12
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD13
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD14
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD15
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD16
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD17
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD18
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD19
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD2
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD20
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD21
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD22
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD23
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD24
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD25
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD26
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD27
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD3
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD4
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module control
   (ADDRA,
    \slice_cntr_reg[0] ,
    Q,
    patch,
    enable_row_count_A_reg,
    \pixel_cntr_reg[2] ,
    enable_row_count_A_reg_0,
    mm_rst_n_0,
    \slice_cntr_reg[0]_0 ,
    clkA,
    enable_row_count_A_reg_1,
    \patch_reg[0] ,
    \patch_reg[0]_0 ,
    enable_row_count_A_reg_2,
    enable_row_count_A_reg_3,
    enable_row_count_A_reg_4,
    mm_rst_n,
    lag_reg,
    lag);
  output [0:0]ADDRA;
  output [0:0]\slice_cntr_reg[0] ;
  output [2:0]Q;
  output patch;
  output enable_row_count_A_reg;
  output [2:0]\pixel_cntr_reg[2] ;
  output enable_row_count_A_reg_0;
  output mm_rst_n_0;
  input \slice_cntr_reg[0]_0 ;
  input clkA;
  input enable_row_count_A_reg_1;
  input \patch_reg[0] ;
  input \patch_reg[0]_0 ;
  input enable_row_count_A_reg_2;
  input enable_row_count_A_reg_3;
  input enable_row_count_A_reg_4;
  input mm_rst_n;
  input lag_reg;
  input lag;

  wire [0:0]ADDRA;
  wire [2:0]Q;
  wire clkA;
  wire enable_row_count_A_reg;
  wire enable_row_count_A_reg_0;
  wire enable_row_count_A_reg_1;
  wire enable_row_count_A_reg_2;
  wire enable_row_count_A_reg_3;
  wire enable_row_count_A_reg_4;
  wire lag;
  wire lag_reg;
  wire mm_rst_n;
  wire mm_rst_n_0;
  wire patch;
  wire \patch_reg[0] ;
  wire \patch_reg[0]_0 ;
  wire [2:0]\pixel_cntr_reg[2] ;
  wire [0:0]\slice_cntr_reg[0] ;
  wire \slice_cntr_reg[0]_0 ;

  counter counter_A
       (.Q(Q),
        .clkA(clkA),
        .enable_row_count_A_reg(enable_row_count_A_reg),
        .enable_row_count_A_reg_0(enable_row_count_A_reg_0),
        .enable_row_count_A_reg_1(enable_row_count_A_reg_1),
        .enable_row_count_A_reg_2(enable_row_count_A_reg_2),
        .enable_row_count_A_reg_3(enable_row_count_A_reg_3),
        .enable_row_count_A_reg_4(enable_row_count_A_reg_4),
        .lag(lag),
        .lag_reg(lag_reg),
        .mm_rst_n(mm_rst_n),
        .mm_rst_n_0(mm_rst_n_0),
        .patch(patch),
        .\patch_reg[0] (\patch_reg[0] ),
        .\patch_reg[0]_0 (\patch_reg[0]_0 ),
        .\slice_cntr_reg[0]_0 (\slice_cntr_reg[0] ),
        .\slice_cntr_reg[0]_1 (\slice_cntr_reg[0]_0 ));
  counter_15 counter_B
       (.ADDRA(ADDRA),
        .Q(\pixel_cntr_reg[2] ),
        .clkA(clkA),
        .\slice_cntr_reg[0]_0 (\slice_cntr_reg[0]_0 ));
endmodule

module counter
   (\slice_cntr_reg[0]_0 ,
    Q,
    patch,
    enable_row_count_A_reg,
    enable_row_count_A_reg_0,
    mm_rst_n_0,
    \slice_cntr_reg[0]_1 ,
    clkA,
    enable_row_count_A_reg_1,
    \patch_reg[0] ,
    \patch_reg[0]_0 ,
    enable_row_count_A_reg_2,
    enable_row_count_A_reg_3,
    enable_row_count_A_reg_4,
    mm_rst_n,
    lag_reg,
    lag);
  output [0:0]\slice_cntr_reg[0]_0 ;
  output [2:0]Q;
  output patch;
  output enable_row_count_A_reg;
  output enable_row_count_A_reg_0;
  output mm_rst_n_0;
  input \slice_cntr_reg[0]_1 ;
  input clkA;
  input enable_row_count_A_reg_1;
  input \patch_reg[0] ;
  input \patch_reg[0]_0 ;
  input enable_row_count_A_reg_2;
  input enable_row_count_A_reg_3;
  input enable_row_count_A_reg_4;
  input mm_rst_n;
  input lag_reg;
  input lag;

  wire [2:0]Q;
  wire clkA;
  wire enable_row_count_A_reg;
  wire enable_row_count_A_reg_0;
  wire enable_row_count_A_reg_1;
  wire enable_row_count_A_reg_2;
  wire enable_row_count_A_reg_3;
  wire enable_row_count_A_reg_4;
  wire lag;
  wire lag_reg;
  wire mm_rst_n;
  wire mm_rst_n_0;
  wire patch;
  wire \patch[0]_i_6_n_0 ;
  wire \patch_reg[0] ;
  wire \patch_reg[0]_0 ;
  wire \pixel_cntr[0]_i_1_n_0 ;
  wire \pixel_cntr[1]_i_1_n_0 ;
  wire \pixel_cntr[2]_i_1_n_0 ;
  wire \slice_cntr[0]_i_1__0_n_0 ;
  wire [0:0]\slice_cntr_reg[0]_0 ;
  wire \slice_cntr_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h0000004000000000)) 
    enable_row_count_A_i_1
       (.I0(enable_row_count_A_reg_1),
        .I1(enable_row_count_A_reg_2),
        .I2(\patch[0]_i_6_n_0 ),
        .I3(enable_row_count_A_reg_3),
        .I4(enable_row_count_A_reg_4),
        .I5(mm_rst_n),
        .O(enable_row_count_A_reg));
  LUT6 #(
    .INIT(64'hF777777780000000)) 
    lag_i_1
       (.I0(mm_rst_n),
        .I1(lag_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(lag),
        .O(mm_rst_n_0));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    \patch[0]_i_1 
       (.I0(enable_row_count_A_reg_4),
        .I1(enable_row_count_A_reg_3),
        .I2(\patch[0]_i_6_n_0 ),
        .I3(enable_row_count_A_reg_2),
        .I4(enable_row_count_A_reg_1),
        .I5(mm_rst_n),
        .O(enable_row_count_A_reg_0));
  LUT4 #(
    .INIT(16'h0400)) 
    \patch[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(enable_row_count_A_reg_1),
        .I3(Q[2]),
        .O(patch));
  LUT5 #(
    .INIT(32'h08000000)) 
    \patch[0]_i_6 
       (.I0(\patch_reg[0] ),
        .I1(\patch_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\patch[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_cntr[0]_i_1 
       (.I0(Q[0]),
        .O(\pixel_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixel_cntr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\pixel_cntr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \pixel_cntr[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\pixel_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pixel_cntr_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\pixel_cntr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\slice_cntr_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pixel_cntr_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\pixel_cntr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\slice_cntr_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pixel_cntr_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\pixel_cntr[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\slice_cntr_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \slice_cntr[0]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(enable_row_count_A_reg_1),
        .I4(\slice_cntr_reg[0]_0 ),
        .O(\slice_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \slice_cntr_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\slice_cntr[0]_i_1__0_n_0 ),
        .Q(\slice_cntr_reg[0]_0 ),
        .R(\slice_cntr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module counter_15
   (ADDRA,
    Q,
    \slice_cntr_reg[0]_0 ,
    clkA);
  output [0:0]ADDRA;
  output [2:0]Q;
  input \slice_cntr_reg[0]_0 ;
  input clkA;

  wire [0:0]ADDRA;
  wire [2:0]Q;
  wire clkA;
  wire \pixel_cntr[0]_i_1_n_0 ;
  wire \pixel_cntr[1]_i_1_n_0 ;
  wire \pixel_cntr[2]_i_1_n_0 ;
  wire \slice_cntr[0]_i_1_n_0 ;
  wire \slice_cntr_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_cntr[0]_i_1 
       (.I0(Q[0]),
        .O(\pixel_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixel_cntr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\pixel_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pixel_cntr[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\pixel_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pixel_cntr_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\pixel_cntr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\slice_cntr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pixel_cntr_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\pixel_cntr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\slice_cntr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \pixel_cntr_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\pixel_cntr[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\slice_cntr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \slice_cntr[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ADDRA),
        .O(\slice_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \slice_cntr_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\slice_cntr[0]_i_1_n_0 ),
        .Q(ADDRA),
        .R(\slice_cntr_reg[0]_0 ));
endmodule

module mem
   (DI,
    A,
    \doutB_reg[4]_0 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[5]_0 ,
    S,
    \doutB_reg[1]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[5]_1 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[5]_2 ,
    \doutB_reg[2]_0 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[2]_1 ,
    \doutB_reg[6]_2 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[2]_2 ,
    \doutB_reg[6]_3 ,
    \doutB_reg[5]_3 ,
    \doutB_reg[6]_4 ,
    \doutB_reg[7]_1 ,
    B,
    buffer_out0__60_carry__0,
    O,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__1,
    buffer_out0__60_carry__1_i_5_0,
    buffer_out0__60_carry__1_0,
    buffer_out0__0_carry,
    buffer_out0__30_carry,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    \ram_A[0].reg_banked_valid_A_reg[0]__0 ,
    Q,
    clear,
    rd_en_bram,
    clkA,
    clkA0_in,
    \doutB_reg[7]_2 ,
    addrB,
    lopt);
  output [1:0]DI;
  output [7:0]A;
  output \doutB_reg[4]_0 ;
  output [0:0]\doutB_reg[6]_0 ;
  output \doutB_reg[5]_0 ;
  output [2:0]S;
  output [0:0]\doutB_reg[1]_0 ;
  output [1:0]\doutB_reg[4]_1 ;
  output \doutB_reg[5]_1 ;
  output [0:0]\doutB_reg[6]_1 ;
  output \doutB_reg[5]_2 ;
  output [2:0]\doutB_reg[2]_0 ;
  output [1:0]\doutB_reg[3]_0 ;
  output [0:0]\doutB_reg[2]_1 ;
  output [1:0]\doutB_reg[6]_2 ;
  output \doutB_reg[4]_2 ;
  output [0:0]\doutB_reg[7]_0 ;
  output [1:0]\doutB_reg[2]_2 ;
  output [0:0]\doutB_reg[6]_3 ;
  output [1:0]\doutB_reg[5]_3 ;
  output [0:0]\doutB_reg[6]_4 ;
  output [2:0]\doutB_reg[7]_1 ;
  input [7:0]B;
  input buffer_out0__60_carry__0;
  input [0:0]O;
  input [0:0]buffer_out0__60_carry__0_0;
  input [1:0]buffer_out0__60_carry__1;
  input buffer_out0__60_carry__1_i_5_0;
  input [0:0]buffer_out0__60_carry__1_0;
  input buffer_out0__0_carry;
  input buffer_out0__30_carry;
  input [0:0]buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input \ram_A[0].reg_banked_valid_A_reg[0]__0 ;
  input [6:0]Q;
  input clear;
  input [0:0]rd_en_bram;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_2 ;
  input [3:0]addrB;
  input lopt;

  wire [7:0]A;
  wire [7:0]B;
  wire [1:0]DI;
  wire [0:0]O;
  wire [6:0]Q;
  wire [2:0]S;
  wire [3:0]addrB;
  wire buffer_out0__0_carry;
  wire buffer_out0__0_carry__0_i_10_n_0;
  wire buffer_out0__0_carry__0_i_13_n_0;
  wire buffer_out0__30_carry;
  wire buffer_out0__30_carry__0_i_10_n_0;
  wire buffer_out0__30_carry__0_i_13_n_0;
  wire buffer_out0__60_carry__0;
  wire [0:0]buffer_out0__60_carry__0_0;
  wire [1:0]buffer_out0__60_carry__1;
  wire [0:0]buffer_out0__60_carry__1_0;
  wire [0:0]buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire buffer_out0__60_carry__1_i_10_n_0;
  wire buffer_out0__60_carry__1_i_12_n_0;
  wire buffer_out0__60_carry__1_i_13_n_0;
  wire buffer_out0__60_carry__1_i_15_n_0;
  wire buffer_out0__60_carry__1_i_16_n_0;
  wire buffer_out0__60_carry__1_i_5_0;
  wire buffer_out0__60_carry__1_i_9_n_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0__6;
  wire [0:0]\doutB_reg[1]_0 ;
  wire [2:0]\doutB_reg[2]_0 ;
  wire [0:0]\doutB_reg[2]_1 ;
  wire [1:0]\doutB_reg[2]_2 ;
  wire [1:0]\doutB_reg[3]_0 ;
  wire \doutB_reg[4]_0 ;
  wire [1:0]\doutB_reg[4]_1 ;
  wire \doutB_reg[4]_2 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[5]_1 ;
  wire \doutB_reg[5]_2 ;
  wire [1:0]\doutB_reg[5]_3 ;
  wire [0:0]\doutB_reg[6]_0 ;
  wire [0:0]\doutB_reg[6]_1 ;
  wire [1:0]\doutB_reg[6]_2 ;
  wire [0:0]\doutB_reg[6]_3 ;
  wire [0:0]\doutB_reg[6]_4 ;
  wire [0:0]\doutB_reg[7]_0 ;
  wire [2:0]\doutB_reg[7]_1 ;
  wire [7:0]\doutB_reg[7]_2 ;
  wire lopt;
  wire p_0_in__0__0;
  wire \ram_A[0].reg_banked_valid_A_reg[0]__0 ;
  wire [0:0]rd_en_bram;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10
       (.I0(A[5]),
        .I1(B[1]),
        .O(buffer_out0__0_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11
       (.I0(A[4]),
        .I1(B[0]),
        .O(\doutB_reg[4]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13
       (.I0(A[3]),
        .I1(B[1]),
        .O(buffer_out0__0_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2
       (.I0(A[4]),
        .I1(B[1]),
        .I2(A[5]),
        .I3(B[2]),
        .I4(A[3]),
        .I5(B[0]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4
       (.I0(A[2]),
        .I1(B[1]),
        .I2(B[2]),
        .I3(A[1]),
        .I4(A[3]),
        .I5(B[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6
       (.I0(DI[1]),
        .I1(B[2]),
        .I2(A[4]),
        .I3(buffer_out0__0_carry__0_i_10_n_0),
        .I4(A[6]),
        .I5(B[0]),
        .O(\doutB_reg[2]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8
       (.I0(DI[0]),
        .I1(B[2]),
        .I2(A[2]),
        .I3(buffer_out0__0_carry__0_i_13_n_0),
        .I4(A[4]),
        .I5(B[0]),
        .O(\doutB_reg[2]_2 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9
       (.I0(A[5]),
        .I1(B[2]),
        .O(\doutB_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2
       (.I0(A[6]),
        .I1(B[1]),
        .I2(A[5]),
        .I3(B[2]),
        .I4(A[7]),
        .I5(B[0]),
        .O(\doutB_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3
       (.I0(A[6]),
        .I1(B[1]),
        .I2(B[2]),
        .I3(A[7]),
        .O(\doutB_reg[6]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3
       (.I0(A[1]),
        .I1(B[0]),
        .O(\doutB_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4
       (.I0(A[2]),
        .I1(A[3]),
        .I2(B[0]),
        .I3(buffer_out0__0_carry),
        .I4(A[0]),
        .I5(B[1]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5
       (.I0(A[0]),
        .I1(B[2]),
        .I2(A[1]),
        .I3(B[1]),
        .I4(B[0]),
        .I5(A[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7
       (.I0(A[0]),
        .I1(B[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10
       (.I0(A[5]),
        .I1(B[4]),
        .O(buffer_out0__30_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12
       (.I0(A[5]),
        .I1(B[3]),
        .I2(A[4]),
        .I3(B[4]),
        .I4(A[3]),
        .I5(B[5]),
        .O(\doutB_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13
       (.I0(A[3]),
        .I1(B[4]),
        .O(buffer_out0__30_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2
       (.I0(A[4]),
        .I1(B[4]),
        .I2(A[5]),
        .I3(B[5]),
        .I4(B[3]),
        .I5(A[3]),
        .O(\doutB_reg[4]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4
       (.I0(A[2]),
        .I1(B[4]),
        .I2(B[5]),
        .I3(A[1]),
        .I4(B[3]),
        .I5(A[3]),
        .O(\doutB_reg[4]_1 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6
       (.I0(\doutB_reg[4]_1 [1]),
        .I1(B[5]),
        .I2(A[4]),
        .I3(buffer_out0__30_carry__0_i_10_n_0),
        .I4(B[3]),
        .I5(A[6]),
        .O(\doutB_reg[5]_3 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8
       (.I0(\doutB_reg[4]_1 [0]),
        .I1(B[5]),
        .I2(A[2]),
        .I3(buffer_out0__30_carry__0_i_13_n_0),
        .I4(B[3]),
        .I5(A[4]),
        .O(\doutB_reg[5]_3 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9
       (.I0(A[5]),
        .I1(B[5]),
        .O(\doutB_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2
       (.I0(A[6]),
        .I1(B[4]),
        .I2(A[5]),
        .I3(B[5]),
        .I4(B[3]),
        .I5(A[7]),
        .O(\doutB_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3
       (.I0(A[6]),
        .I1(B[4]),
        .I2(B[5]),
        .I3(A[7]),
        .O(\doutB_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1
       (.I0(A[3]),
        .I1(B[3]),
        .I2(B[5]),
        .I3(A[1]),
        .I4(A[2]),
        .I5(B[4]),
        .O(\doutB_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3
       (.I0(A[1]),
        .I1(B[3]),
        .O(\doutB_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4
       (.I0(A[2]),
        .I1(B[3]),
        .I2(A[3]),
        .I3(buffer_out0__30_carry),
        .I4(A[0]),
        .I5(B[4]),
        .O(\doutB_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5
       (.I0(A[0]),
        .I1(B[5]),
        .I2(A[1]),
        .I3(B[4]),
        .I4(B[3]),
        .I5(A[2]),
        .O(\doutB_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7
       (.I0(A[0]),
        .I1(B[3]),
        .O(\doutB_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2
       (.I0(A[2]),
        .I1(buffer_out0__60_carry__0),
        .I2(O),
        .I3(buffer_out0__60_carry__0_0),
        .I4(A[1]),
        .I5(B[6]),
        .O(\doutB_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1
       (.I0(buffer_out0__60_carry__1_i_9_n_0),
        .I1(B[6]),
        .I2(A[5]),
        .I3(B[7]),
        .I4(A[7]),
        .I5(buffer_out0__60_carry__1[1]),
        .O(\doutB_reg[6]_2 [1]));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10
       (.I0(A[5]),
        .I1(B[7]),
        .I2(buffer_out0__60_carry__1[1]),
        .O(buffer_out0__60_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12
       (.I0(buffer_out0__60_carry__1[1]),
        .I1(A[7]),
        .I2(B[7]),
        .I3(A[5]),
        .I4(B[6]),
        .O(buffer_out0__60_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13
       (.I0(A[5]),
        .I1(buffer_out0__60_carry__1[1]),
        .I2(buffer_out0__60_carry__1_i_5_0),
        .I3(A[6]),
        .I4(B[7]),
        .I5(buffer_out0__60_carry__1_0),
        .O(buffer_out0__60_carry__1_i_13_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15
       (.I0(A[5]),
        .I1(B[7]),
        .I2(buffer_out0__60_carry__1[1]),
        .O(buffer_out0__60_carry__1_i_15_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16
       (.I0(A[4]),
        .I1(B[7]),
        .I2(buffer_out0__60_carry__1[0]),
        .O(buffer_out0__60_carry__1_i_16_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18
       (.I0(A[4]),
        .I1(B[7]),
        .I2(buffer_out0__60_carry__1[0]),
        .O(\doutB_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2
       (.I0(buffer_out0__60_carry__1_i_10_n_0),
        .I1(B[7]),
        .I2(A[6]),
        .I3(buffer_out0__60_carry__1[0]),
        .I4(A[4]),
        .I5(B[6]),
        .O(\doutB_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5
       (.I0(buffer_out0__60_carry__1_i_12_n_0),
        .I1(buffer_out0__60_carry__1_i_13_n_0),
        .I2(A[7]),
        .I3(buffer_out0__60_carry__1_0),
        .I4(A[6]),
        .I5(B[7]),
        .O(\doutB_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6
       (.I0(\doutB_reg[6]_2 [0]),
        .I1(A[7]),
        .I2(B[6]),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__1_2),
        .I5(buffer_out0__60_carry__1_i_15_n_0),
        .O(\doutB_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7
       (.I0(buffer_out0__60_carry__1_1),
        .I1(A[6]),
        .I2(B[6]),
        .I3(buffer_out0__60_carry__1_i_10_n_0),
        .I4(buffer_out0__60_carry__1_i_16_n_0),
        .O(\doutB_reg[7]_1 [0]));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9
       (.I0(A[6]),
        .I1(B[7]),
        .I2(buffer_out0__60_carry__1_0),
        .O(buffer_out0__60_carry__1_i_9_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1
       (.I0(A[7]),
        .I1(buffer_out0__60_carry__1_0),
        .I2(A[6]),
        .I3(B[7]),
        .O(\doutB_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[0]),
        .Q(A[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[1]),
        .Q(A[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[2]),
        .Q(A[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[3]),
        .Q(A[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[4]),
        .Q(A[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[5]),
        .Q(A[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[6]),
        .Q(A[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(rd_en_bram),
        .D(doutB0__6[7]),
        .Q(A[7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD12 mem_reg_0_15_0_5
       (.ADDRA({1'b0,addrB}),
        .ADDRB({1'b0,addrB}),
        .ADDRC({1'b0,addrB}),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [1:0]),
        .DIB(\doutB_reg[7]_2 [3:2]),
        .DIC(\doutB_reg[7]_2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__6[1:0]),
        .DOB(doutB0__6[3:2]),
        .DOC(doutB0__6[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__0__0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD13 mem_reg_0_15_6_11
       (.ADDRA({1'b0,addrB}),
        .ADDRB({1'b0,addrB}),
        .ADDRC({1'b0,addrB}),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__6[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__0__0));
  LUT4 #(
    .INIT(16'h0002)) 
    p_0_in
       (.I0(\ram_A[0].reg_banked_valid_A_reg[0]__0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(p_0_in__0__0));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem_16
   (\doutB_reg[4]_0 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[2]_0 ,
    \doutB_reg[1]_0 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[5]_1 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[5]_2 ,
    \doutB_reg[2]_1 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[7]_1 ,
    \out_b_reg[2] ,
    \doutB_reg[6]_2 ,
    \out_b_reg[5] ,
    \doutB_reg[6]_3 ,
    \ram_A[1].reg_banked_valid_A_reg[1]__0 ,
    Q,
    buffer_out0__60_carry__2,
    buffer_out0__60_carry__2_0,
    buffer_out0__0_carry,
    buffer_out0__30_carry,
    clear,
    E,
    clkA,
    clkA0_in,
    \doutB_reg[7]_2 ,
    \genblk1[1].rd_addr_bram_reg_reg[1] ,
    lopt);
  output [1:0]\doutB_reg[4]_0 ;
  output [7:0]\doutB_reg[7]_0 ;
  output \doutB_reg[4]_1 ;
  output [0:0]\doutB_reg[6]_0 ;
  output \doutB_reg[5]_0 ;
  output [2:0]\doutB_reg[2]_0 ;
  output [0:0]\doutB_reg[1]_0 ;
  output [1:0]\doutB_reg[4]_2 ;
  output \doutB_reg[5]_1 ;
  output [0:0]\doutB_reg[6]_1 ;
  output \doutB_reg[5]_2 ;
  output [2:0]\doutB_reg[2]_1 ;
  output [1:0]\doutB_reg[3]_0 ;
  output [0:0]\doutB_reg[7]_1 ;
  output [1:0]\out_b_reg[2] ;
  output [0:0]\doutB_reg[6]_2 ;
  output [1:0]\out_b_reg[5] ;
  output [0:0]\doutB_reg[6]_3 ;
  input \ram_A[1].reg_banked_valid_A_reg[1]__0 ;
  input [6:0]Q;
  input [6:0]buffer_out0__60_carry__2;
  input [0:0]buffer_out0__60_carry__2_0;
  input buffer_out0__0_carry;
  input buffer_out0__30_carry;
  input clear;
  input [0:0]E;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_2 ;
  input [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;
  input lopt;

  wire [0:0]E;
  wire [6:0]Q;
  wire buffer_out0__0_carry;
  wire buffer_out0__0_carry__0_i_10__3_n_0;
  wire buffer_out0__0_carry__0_i_13__3_n_0;
  wire buffer_out0__30_carry;
  wire buffer_out0__30_carry__0_i_10__3_n_0;
  wire buffer_out0__30_carry__0_i_13__3_n_0;
  wire [6:0]buffer_out0__60_carry__2;
  wire [0:0]buffer_out0__60_carry__2_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0__3;
  wire [0:0]\doutB_reg[1]_0 ;
  wire [2:0]\doutB_reg[2]_0 ;
  wire [2:0]\doutB_reg[2]_1 ;
  wire [1:0]\doutB_reg[3]_0 ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire \doutB_reg[4]_1 ;
  wire [1:0]\doutB_reg[4]_2 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[5]_1 ;
  wire \doutB_reg[5]_2 ;
  wire [0:0]\doutB_reg[6]_0 ;
  wire [0:0]\doutB_reg[6]_1 ;
  wire [0:0]\doutB_reg[6]_2 ;
  wire [0:0]\doutB_reg[6]_3 ;
  wire [7:0]\doutB_reg[7]_0 ;
  wire [0:0]\doutB_reg[7]_1 ;
  wire [7:0]\doutB_reg[7]_2 ;
  wire [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;
  wire lopt;
  wire [1:0]\out_b_reg[2] ;
  wire [1:0]\out_b_reg[5] ;
  wire p_0_in__4;
  wire \ram_A[1].reg_banked_valid_A_reg[1]__0 ;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__3
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[1]),
        .O(buffer_out0__0_carry__0_i_10__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__3
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__3
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[1]),
        .O(buffer_out0__0_carry__0_i_13__3_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__3
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[2]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__3
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(buffer_out0__60_carry__2[2]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__3
       (.I0(\doutB_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0_i_10__3_n_0),
        .I4(\doutB_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\out_b_reg[2] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__3
       (.I0(\doutB_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_i_13__3_n_0),
        .I4(\doutB_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\out_b_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__3
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[2]),
        .O(\doutB_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__3
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[2]),
        .I4(\doutB_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__3
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(buffer_out0__60_carry__2[2]),
        .I3(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__3
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__3
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(\doutB_reg[7]_0 [3]),
        .I2(buffer_out0__60_carry__2[0]),
        .I3(buffer_out0__0_carry),
        .I4(\doutB_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__2[1]),
        .O(\doutB_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__3
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__2[1]),
        .I4(buffer_out0__60_carry__2[0]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__3
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__3
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[4]),
        .O(buffer_out0__30_carry__0_i_10__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__3
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__2[4]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[5]),
        .O(\doutB_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__3
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[4]),
        .O(buffer_out0__30_carry__0_i_13__3_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__3
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[5]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [3]),
        .O(\doutB_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__3
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [3]),
        .O(\doutB_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__3
       (.I0(\doutB_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__30_carry__0_i_10__3_n_0),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [6]),
        .O(\out_b_reg[5] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__3
       (.I0(\doutB_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__30_carry__0_i_13__3_n_0),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [4]),
        .O(\out_b_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__3
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[5]),
        .O(\doutB_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__3
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[5]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__3
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__3
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(\doutB_reg[7]_0 [2]),
        .I5(buffer_out0__60_carry__2[4]),
        .O(\doutB_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__3
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__2[3]),
        .O(\doutB_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__3
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(\doutB_reg[7]_0 [3]),
        .I3(buffer_out0__30_carry),
        .I4(\doutB_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__2[4]),
        .O(\doutB_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__3
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__2[4]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__3
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[3]),
        .O(\doutB_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__3
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__2_0),
        .I2(\doutB_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__2[6]),
        .O(\doutB_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[0]),
        .Q(\doutB_reg[7]_0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[1]),
        .Q(\doutB_reg[7]_0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[2]),
        .Q(\doutB_reg[7]_0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[3]),
        .Q(\doutB_reg[7]_0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[4]),
        .Q(\doutB_reg[7]_0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[5]),
        .Q(\doutB_reg[7]_0 [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[6]),
        .Q(\doutB_reg[7]_0 [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__3[7]),
        .Q(\doutB_reg[7]_0 [7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD14 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRB({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRC({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [1:0]),
        .DIB(\doutB_reg[7]_2 [3:2]),
        .DIC(\doutB_reg[7]_2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__3[1:0]),
        .DOB(doutB0__3[3:2]),
        .DOC(doutB0__3[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'h0200)) 
    mem_reg_0_15_0_5_i_1__3
       (.I0(\ram_A[1].reg_banked_valid_A_reg[1]__0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(p_0_in__4));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD15 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRB({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRC({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__3[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__4));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem_17
   (\doutB_reg[4]_0 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[2]_0 ,
    \doutB_reg[1]_0 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[5]_1 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[5]_2 ,
    \doutB_reg[2]_1 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[7]_1 ,
    \out_b_reg[2] ,
    \doutB_reg[6]_2 ,
    \out_b_reg[5] ,
    \doutB_reg[6]_3 ,
    \ram_A[2].reg_banked_valid_A_reg[2]__0 ,
    Q,
    buffer_out0__60_carry__2,
    buffer_out0__60_carry__2_0,
    buffer_out0__0_carry,
    buffer_out0__30_carry,
    clear,
    E,
    clkA,
    clkA0_in,
    \doutB_reg[7]_2 ,
    \genblk1[2].rd_addr_bram_reg_reg[2] ,
    lopt);
  output [1:0]\doutB_reg[4]_0 ;
  output [7:0]\doutB_reg[7]_0 ;
  output \doutB_reg[4]_1 ;
  output [0:0]\doutB_reg[6]_0 ;
  output \doutB_reg[5]_0 ;
  output [2:0]\doutB_reg[2]_0 ;
  output [0:0]\doutB_reg[1]_0 ;
  output [1:0]\doutB_reg[4]_2 ;
  output \doutB_reg[5]_1 ;
  output [0:0]\doutB_reg[6]_1 ;
  output \doutB_reg[5]_2 ;
  output [2:0]\doutB_reg[2]_1 ;
  output [1:0]\doutB_reg[3]_0 ;
  output [0:0]\doutB_reg[7]_1 ;
  output [1:0]\out_b_reg[2] ;
  output [0:0]\doutB_reg[6]_2 ;
  output [1:0]\out_b_reg[5] ;
  output [0:0]\doutB_reg[6]_3 ;
  input \ram_A[2].reg_banked_valid_A_reg[2]__0 ;
  input [6:0]Q;
  input [6:0]buffer_out0__60_carry__2;
  input [0:0]buffer_out0__60_carry__2_0;
  input buffer_out0__0_carry;
  input buffer_out0__30_carry;
  input clear;
  input [0:0]E;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_2 ;
  input [3:0]\genblk1[2].rd_addr_bram_reg_reg[2] ;
  input lopt;

  wire [0:0]E;
  wire [6:0]Q;
  wire buffer_out0__0_carry;
  wire buffer_out0__0_carry__0_i_10__7_n_0;
  wire buffer_out0__0_carry__0_i_13__7_n_0;
  wire buffer_out0__30_carry;
  wire buffer_out0__30_carry__0_i_10__7_n_0;
  wire buffer_out0__30_carry__0_i_13__7_n_0;
  wire [6:0]buffer_out0__60_carry__2;
  wire [0:0]buffer_out0__60_carry__2_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0__4;
  wire [0:0]\doutB_reg[1]_0 ;
  wire [2:0]\doutB_reg[2]_0 ;
  wire [2:0]\doutB_reg[2]_1 ;
  wire [1:0]\doutB_reg[3]_0 ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire \doutB_reg[4]_1 ;
  wire [1:0]\doutB_reg[4]_2 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[5]_1 ;
  wire \doutB_reg[5]_2 ;
  wire [0:0]\doutB_reg[6]_0 ;
  wire [0:0]\doutB_reg[6]_1 ;
  wire [0:0]\doutB_reg[6]_2 ;
  wire [0:0]\doutB_reg[6]_3 ;
  wire [7:0]\doutB_reg[7]_0 ;
  wire [0:0]\doutB_reg[7]_1 ;
  wire [7:0]\doutB_reg[7]_2 ;
  wire [3:0]\genblk1[2].rd_addr_bram_reg_reg[2] ;
  wire lopt;
  wire [1:0]\out_b_reg[2] ;
  wire [1:0]\out_b_reg[5] ;
  wire p_0_in__5;
  wire \ram_A[2].reg_banked_valid_A_reg[2]__0 ;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__7
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[1]),
        .O(buffer_out0__0_carry__0_i_10__7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__7
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__7
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[1]),
        .O(buffer_out0__0_carry__0_i_13__7_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__7
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[2]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__7
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(buffer_out0__60_carry__2[2]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__7
       (.I0(\doutB_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0_i_10__7_n_0),
        .I4(\doutB_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\out_b_reg[2] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__7
       (.I0(\doutB_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_i_13__7_n_0),
        .I4(\doutB_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\out_b_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__7
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[2]),
        .O(\doutB_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__7
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[2]),
        .I4(\doutB_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__7
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(buffer_out0__60_carry__2[2]),
        .I3(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__7
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__7
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(\doutB_reg[7]_0 [3]),
        .I2(buffer_out0__60_carry__2[0]),
        .I3(buffer_out0__0_carry),
        .I4(\doutB_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__2[1]),
        .O(\doutB_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__7
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__2[1]),
        .I4(buffer_out0__60_carry__2[0]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__7
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__7
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[4]),
        .O(buffer_out0__30_carry__0_i_10__7_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__7
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__2[4]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[5]),
        .O(\doutB_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__7
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[4]),
        .O(buffer_out0__30_carry__0_i_13__7_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__7
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[5]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [3]),
        .O(\doutB_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__7
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [3]),
        .O(\doutB_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__7
       (.I0(\doutB_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__30_carry__0_i_10__7_n_0),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [6]),
        .O(\out_b_reg[5] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__7
       (.I0(\doutB_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__30_carry__0_i_13__7_n_0),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [4]),
        .O(\out_b_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__7
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[5]),
        .O(\doutB_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__7
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[5]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__7
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__7
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(\doutB_reg[7]_0 [2]),
        .I5(buffer_out0__60_carry__2[4]),
        .O(\doutB_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__7
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__2[3]),
        .O(\doutB_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__7
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(\doutB_reg[7]_0 [3]),
        .I3(buffer_out0__30_carry),
        .I4(\doutB_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__2[4]),
        .O(\doutB_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__7
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__2[4]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__7
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[3]),
        .O(\doutB_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__7
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__2_0),
        .I2(\doutB_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__2[6]),
        .O(\doutB_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[0]),
        .Q(\doutB_reg[7]_0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[1]),
        .Q(\doutB_reg[7]_0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[2]),
        .Q(\doutB_reg[7]_0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[3]),
        .Q(\doutB_reg[7]_0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[4]),
        .Q(\doutB_reg[7]_0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[5]),
        .Q(\doutB_reg[7]_0 [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[6]),
        .Q(\doutB_reg[7]_0 [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__4[7]),
        .Q(\doutB_reg[7]_0 [7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD16 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRB({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRC({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [1:0]),
        .DIB(\doutB_reg[7]_2 [3:2]),
        .DIC(\doutB_reg[7]_2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__4[1:0]),
        .DOB(doutB0__4[3:2]),
        .DOC(doutB0__4[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_0_15_0_5_i_1__4
       (.I0(\ram_A[2].reg_banked_valid_A_reg[2]__0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(p_0_in__5));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD17 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRB({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRC({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__4[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__5));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem_18
   (clear,
    \doutB_reg[4]_0 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[2]_0 ,
    \doutB_reg[1]_0 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[5]_1 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[5]_2 ,
    \doutB_reg[2]_1 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[7]_1 ,
    \out_b_reg[2] ,
    \doutB_reg[6]_2 ,
    \out_b_reg[5] ,
    \doutB_reg[6]_3 ,
    \ram_A[3].reg_banked_valid_A_reg[3]__0 ,
    Q,
    mm_rst_n,
    buffer_out0__60_carry__2,
    buffer_out0__60_carry__2_0,
    buffer_out0__0_carry,
    buffer_out0__30_carry,
    E,
    clkA,
    clkA0_in,
    \doutB_reg[7]_2 ,
    \doutB_reg[7]_3 ,
    lopt);
  output clear;
  output [1:0]\doutB_reg[4]_0 ;
  output [7:0]\doutB_reg[7]_0 ;
  output \doutB_reg[4]_1 ;
  output [0:0]\doutB_reg[6]_0 ;
  output \doutB_reg[5]_0 ;
  output [2:0]\doutB_reg[2]_0 ;
  output [0:0]\doutB_reg[1]_0 ;
  output [1:0]\doutB_reg[4]_2 ;
  output \doutB_reg[5]_1 ;
  output [0:0]\doutB_reg[6]_1 ;
  output \doutB_reg[5]_2 ;
  output [2:0]\doutB_reg[2]_1 ;
  output [1:0]\doutB_reg[3]_0 ;
  output [0:0]\doutB_reg[7]_1 ;
  output [1:0]\out_b_reg[2] ;
  output [0:0]\doutB_reg[6]_2 ;
  output [1:0]\out_b_reg[5] ;
  output [0:0]\doutB_reg[6]_3 ;
  input \ram_A[3].reg_banked_valid_A_reg[3]__0 ;
  input [6:0]Q;
  input mm_rst_n;
  input [6:0]buffer_out0__60_carry__2;
  input [0:0]buffer_out0__60_carry__2_0;
  input buffer_out0__0_carry;
  input buffer_out0__30_carry;
  input [0:0]E;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_2 ;
  input [3:0]\doutB_reg[7]_3 ;
  input lopt;

  wire [0:0]E;
  wire [6:0]Q;
  wire buffer_out0__0_carry;
  wire buffer_out0__0_carry__0_i_10__11_n_0;
  wire buffer_out0__0_carry__0_i_13__11_n_0;
  wire buffer_out0__30_carry;
  wire buffer_out0__30_carry__0_i_10__11_n_0;
  wire buffer_out0__30_carry__0_i_13__11_n_0;
  wire [6:0]buffer_out0__60_carry__2;
  wire [0:0]buffer_out0__60_carry__2_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0__5;
  wire [0:0]\doutB_reg[1]_0 ;
  wire [2:0]\doutB_reg[2]_0 ;
  wire [2:0]\doutB_reg[2]_1 ;
  wire [1:0]\doutB_reg[3]_0 ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire \doutB_reg[4]_1 ;
  wire [1:0]\doutB_reg[4]_2 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[5]_1 ;
  wire \doutB_reg[5]_2 ;
  wire [0:0]\doutB_reg[6]_0 ;
  wire [0:0]\doutB_reg[6]_1 ;
  wire [0:0]\doutB_reg[6]_2 ;
  wire [0:0]\doutB_reg[6]_3 ;
  wire [7:0]\doutB_reg[7]_0 ;
  wire [0:0]\doutB_reg[7]_1 ;
  wire [7:0]\doutB_reg[7]_2 ;
  wire [3:0]\doutB_reg[7]_3 ;
  wire lopt;
  wire mm_rst_n;
  wire [1:0]\out_b_reg[2] ;
  wire [1:0]\out_b_reg[5] ;
  wire p_0_in__6;
  wire \ram_A[3].reg_banked_valid_A_reg[3]__0 ;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__11
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[1]),
        .O(buffer_out0__0_carry__0_i_10__11_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__11
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__11
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[1]),
        .O(buffer_out0__0_carry__0_i_13__11_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__11
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[2]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__11
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(buffer_out0__60_carry__2[2]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__11
       (.I0(\doutB_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0_i_10__11_n_0),
        .I4(\doutB_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\out_b_reg[2] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__11
       (.I0(\doutB_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_i_13__11_n_0),
        .I4(\doutB_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\out_b_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__11
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[2]),
        .O(\doutB_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__11
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[2]),
        .I4(\doutB_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__11
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[1]),
        .I2(buffer_out0__60_carry__2[2]),
        .I3(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__11
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__11
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(\doutB_reg[7]_0 [3]),
        .I2(buffer_out0__60_carry__2[0]),
        .I3(buffer_out0__0_carry),
        .I4(\doutB_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__2[1]),
        .O(\doutB_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__11
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[2]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__2[1]),
        .I4(buffer_out0__60_carry__2[0]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__11
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[0]),
        .O(\doutB_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__11
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[4]),
        .O(buffer_out0__30_carry__0_i_10__11_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__11
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__2[4]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__2[5]),
        .O(\doutB_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__11
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[4]),
        .O(buffer_out0__30_carry__0_i_13__11_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__11
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[5]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [3]),
        .O(\doutB_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__11
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [3]),
        .O(\doutB_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__11
       (.I0(\doutB_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__30_carry__0_i_10__11_n_0),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [6]),
        .O(\out_b_reg[5] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__11
       (.I0(\doutB_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__30_carry__0_i_13__11_n_0),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [4]),
        .O(\out_b_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__11
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__2[5]),
        .O(\doutB_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__11
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__2[5]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__11
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__2[4]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [7]),
        .O(\doutB_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__11
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(buffer_out0__60_carry__2[5]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(\doutB_reg[7]_0 [2]),
        .I5(buffer_out0__60_carry__2[4]),
        .O(\doutB_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__11
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__2[3]),
        .O(\doutB_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__11
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__2[3]),
        .I2(\doutB_reg[7]_0 [3]),
        .I3(buffer_out0__30_carry),
        .I4(\doutB_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__2[4]),
        .O(\doutB_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__11
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[5]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__2[4]),
        .I4(buffer_out0__60_carry__2[3]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__11
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__2[3]),
        .O(\doutB_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__11
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__2_0),
        .I2(\doutB_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__2[6]),
        .O(\doutB_reg[7]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \doutB[7]_i_1 
       (.I0(mm_rst_n),
        .O(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[0]),
        .Q(\doutB_reg[7]_0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[1]),
        .Q(\doutB_reg[7]_0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[2]),
        .Q(\doutB_reg[7]_0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[3]),
        .Q(\doutB_reg[7]_0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[4]),
        .Q(\doutB_reg[7]_0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[5]),
        .Q(\doutB_reg[7]_0 [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[6]),
        .Q(\doutB_reg[7]_0 [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__5[7]),
        .Q(\doutB_reg[7]_0 [7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD18 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\doutB_reg[7]_3 }),
        .ADDRB({1'b0,\doutB_reg[7]_3 }),
        .ADDRC({1'b0,\doutB_reg[7]_3 }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [1:0]),
        .DIB(\doutB_reg[7]_2 [3:2]),
        .DIC(\doutB_reg[7]_2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__5[1:0]),
        .DOB(doutB0__5[3:2]),
        .DOC(doutB0__5[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_0_15_0_5_i_1__5
       (.I0(\ram_A[3].reg_banked_valid_A_reg[3]__0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(p_0_in__6));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD19 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\doutB_reg[7]_3 }),
        .ADDRB({1'b0,\doutB_reg[7]_3 }),
        .ADDRC({1'b0,\doutB_reg[7]_3 }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_2 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__5[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__6));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem_19
   (\doutB_reg[2]_0 ,
    \doutB_reg[7]_0 ,
    DI,
    \doutB_reg[1]_0 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[4]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[7]_1 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[7]_2 ,
    \doutB_reg[6]_2 ,
    \doutB_reg[6]_3 ,
    \doutB_reg[7]_3 ,
    \doutB_reg[6]_4 ,
    \doutB_reg[0]_0 ,
    S,
    \doutB_reg[1]_1 ,
    \doutB_reg[0]_1 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[4]_3 ,
    \doutB_reg[3]_1 ,
    \doutB_reg[7]_4 ,
    \doutB_reg[7]_5 ,
    \ram_B[0].reg_banked_valid_B_reg[0]__0 ,
    Q,
    A,
    buffer_out0__60_carry__0,
    buffer_out0__60_carry__1_i_8_0,
    buffer_out0__60_carry__1,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__1_0,
    CO,
    buffer_out0__0_carry__0,
    buffer_out0__0_carry__0_0,
    buffer_out0__30_carry__0,
    buffer_out0__30_carry__0_0,
    buffer_out0__60_carry__1_1,
    clear,
    E,
    clkA,
    clkA0_in,
    \doutB_reg[7]_6 ,
    addrB,
    lopt);
  output \doutB_reg[2]_0 ;
  output [7:0]\doutB_reg[7]_0 ;
  output [1:0]DI;
  output [0:0]\doutB_reg[1]_0 ;
  output \doutB_reg[5]_0 ;
  output [1:0]\doutB_reg[4]_0 ;
  output [0:0]\doutB_reg[4]_1 ;
  output \doutB_reg[7]_1 ;
  output \doutB_reg[6]_0 ;
  output [0:0]\doutB_reg[6]_1 ;
  output \doutB_reg[7]_2 ;
  output \doutB_reg[6]_2 ;
  output [1:0]\doutB_reg[6]_3 ;
  output \doutB_reg[7]_3 ;
  output \doutB_reg[6]_4 ;
  output [1:0]\doutB_reg[0]_0 ;
  output [0:0]S;
  output [1:0]\doutB_reg[1]_1 ;
  output [0:0]\doutB_reg[0]_1 ;
  output [0:0]\doutB_reg[4]_2 ;
  output [0:0]\doutB_reg[3]_0 ;
  output [1:0]\doutB_reg[4]_3 ;
  output [0:0]\doutB_reg[3]_1 ;
  output [0:0]\doutB_reg[7]_4 ;
  output [0:0]\doutB_reg[7]_5 ;
  input \ram_B[0].reg_banked_valid_B_reg[0]__0 ;
  input [6:0]Q;
  input [7:0]A;
  input buffer_out0__60_carry__0;
  input [2:0]buffer_out0__60_carry__1_i_8_0;
  input [1:0]buffer_out0__60_carry__1;
  input buffer_out0__60_carry__0_0;
  input [0:0]buffer_out0__60_carry__1_0;
  input [0:0]CO;
  input buffer_out0__0_carry__0;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__30_carry__0;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__60_carry__1_1;
  input clear;
  input [0:0]E;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_6 ;
  input [3:0]addrB;
  input lopt;

  wire [7:0]A;
  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [3:0]addrB;
  wire buffer_out0__0_carry__0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_i_12_n_0;
  wire buffer_out0__30_carry__0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_i_11_n_0;
  wire buffer_out0__60_carry__0;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_i_13_n_0;
  wire buffer_out0__60_carry__0_i_14_n_0;
  wire [1:0]buffer_out0__60_carry__1;
  wire [0:0]buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_i_11_n_0;
  wire buffer_out0__60_carry__1_i_17_n_0;
  wire [2:0]buffer_out0__60_carry__1_i_8_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0;
  wire [1:0]\doutB_reg[0]_0 ;
  wire [0:0]\doutB_reg[0]_1 ;
  wire [0:0]\doutB_reg[1]_0 ;
  wire [1:0]\doutB_reg[1]_1 ;
  wire \doutB_reg[2]_0 ;
  wire [0:0]\doutB_reg[3]_0 ;
  wire [0:0]\doutB_reg[3]_1 ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire [0:0]\doutB_reg[4]_1 ;
  wire [0:0]\doutB_reg[4]_2 ;
  wire [1:0]\doutB_reg[4]_3 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[6]_0 ;
  wire [0:0]\doutB_reg[6]_1 ;
  wire \doutB_reg[6]_2 ;
  wire [1:0]\doutB_reg[6]_3 ;
  wire \doutB_reg[6]_4 ;
  wire [7:0]\doutB_reg[7]_0 ;
  wire \doutB_reg[7]_1 ;
  wire \doutB_reg[7]_2 ;
  wire \doutB_reg[7]_3 ;
  wire [0:0]\doutB_reg[7]_4 ;
  wire [0:0]\doutB_reg[7]_5 ;
  wire [7:0]\doutB_reg[7]_6 ;
  wire lopt;
  wire p_0_in;
  wire \ram_B[0].reg_banked_valid_B_reg[0]__0 ;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(A[5]),
        .I2(A[6]),
        .I3(\doutB_reg[7]_0 [2]),
        .I4(A[4]),
        .I5(\doutB_reg[7]_0 [0]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(A[5]),
        .I2(A[4]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(A[3]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(buffer_out0__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(A[3]),
        .I2(A[4]),
        .I3(\doutB_reg[7]_0 [0]),
        .I4(A[2]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5
       (.I0(DI[1]),
        .I1(\doutB_reg[7]_0 [1]),
        .I2(A[6]),
        .I3(buffer_out0__0_carry__0_0),
        .I4(A[7]),
        .I5(\doutB_reg[7]_0 [0]),
        .O(\doutB_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(A[2]),
        .I2(buffer_out0__0_carry__0),
        .I3(A[3]),
        .I4(\doutB_reg[7]_0 [1]),
        .I5(buffer_out0__0_carry__0_i_12_n_0),
        .O(\doutB_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(A[7]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(A[6]),
        .O(\doutB_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(A[5]),
        .I2(A[6]),
        .I3(\doutB_reg[7]_0 [2]),
        .I4(A[7]),
        .I5(\doutB_reg[7]_0 [1]),
        .O(\doutB_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(A[3]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(A[1]),
        .I4(A[2]),
        .I5(\doutB_reg[7]_0 [1]),
        .O(\doutB_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(A[1]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(A[0]),
        .O(\doutB_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(A[1]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(A[0]),
        .O(S));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(A[1]),
        .O(\doutB_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(A[5]),
        .I2(A[6]),
        .I3(\doutB_reg[7]_0 [5]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(A[4]),
        .O(\doutB_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(A[4]),
        .O(buffer_out0__30_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(A[3]),
        .I2(\doutB_reg[7]_0 [3]),
        .I3(A[4]),
        .I4(A[2]),
        .I5(\doutB_reg[7]_0 [5]),
        .O(\doutB_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5
       (.I0(\doutB_reg[4]_0 [1]),
        .I1(\doutB_reg[7]_0 [4]),
        .I2(A[6]),
        .I3(buffer_out0__30_carry__0_0),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(A[7]),
        .O(\doutB_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(A[2]),
        .I2(buffer_out0__30_carry__0_i_11_n_0),
        .I3(A[3]),
        .I4(\doutB_reg[7]_0 [4]),
        .I5(buffer_out0__30_carry__0),
        .O(\doutB_reg[4]_3 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(A[7]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(A[6]),
        .O(\doutB_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(A[5]),
        .I2(A[6]),
        .I3(\doutB_reg[7]_0 [5]),
        .I4(A[7]),
        .I5(\doutB_reg[7]_0 [4]),
        .O(\doutB_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(A[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(A[0]),
        .O(\doutB_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(A[1]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(A[0]),
        .O(\doutB_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(A[1]),
        .O(\doutB_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(A[3]),
        .I2(buffer_out0__60_carry__0),
        .I3(\doutB_reg[7]_2 ),
        .O(\doutB_reg[6]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(A[1]),
        .I2(buffer_out0__60_carry__1_i_8_0[0]),
        .I3(buffer_out0__60_carry__1[0]),
        .O(\doutB_reg[7]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(A[3]),
        .O(\doutB_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(A[4]),
        .O(buffer_out0__60_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(A[2]),
        .I2(buffer_out0__60_carry__1_i_8_0[1]),
        .I3(buffer_out0__60_carry__1[1]),
        .O(buffer_out0__60_carry__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(A[2]),
        .O(\doutB_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(A[0]),
        .O(\doutB_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5
       (.I0(\doutB_reg[7]_2 ),
        .I1(buffer_out0__60_carry__0),
        .I2(\doutB_reg[6]_2 ),
        .I3(buffer_out0__60_carry__0_i_13_n_0),
        .I4(buffer_out0__60_carry__0_i_14_n_0),
        .I5(buffer_out0__60_carry__0_0),
        .O(\doutB_reg[7]_4 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(A[3]),
        .I2(buffer_out0__60_carry__1_i_8_0[2]),
        .I3(CO),
        .O(buffer_out0__60_carry__1_i_11_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(A[6]),
        .O(\doutB_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(A[5]),
        .O(buffer_out0__60_carry__1_i_17_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(A[7]),
        .O(\doutB_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(A[5]),
        .I2(A[4]),
        .I3(\doutB_reg[7]_0 [7]),
        .I4(buffer_out0__60_carry__1_0),
        .I5(buffer_out0__60_carry__1_i_11_n_0),
        .O(\doutB_reg[6]_3 [1]));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4
       (.I0(buffer_out0__60_carry__0_i_13_n_0),
        .I1(buffer_out0__60_carry__0_0),
        .I2(\doutB_reg[7]_0 [7]),
        .I3(A[2]),
        .I4(buffer_out0__60_carry__1_i_8_0[1]),
        .I5(buffer_out0__60_carry__1[1]),
        .O(\doutB_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8
       (.I0(buffer_out0__60_carry__0_i_14_n_0),
        .I1(buffer_out0__60_carry__0_0),
        .I2(buffer_out0__60_carry__0_i_13_n_0),
        .I3(buffer_out0__60_carry__1_i_17_n_0),
        .I4(buffer_out0__60_carry__1_i_11_n_0),
        .I5(buffer_out0__60_carry__1_1),
        .O(\doutB_reg[7]_5 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[0]),
        .Q(\doutB_reg[7]_0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[1]),
        .Q(\doutB_reg[7]_0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[2]),
        .Q(\doutB_reg[7]_0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[3]),
        .Q(\doutB_reg[7]_0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[4]),
        .Q(\doutB_reg[7]_0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[5]),
        .Q(\doutB_reg[7]_0 [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[6]),
        .Q(\doutB_reg[7]_0 [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(doutB0[7]),
        .Q(\doutB_reg[7]_0 [7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD20 mem_reg_0_15_0_5
       (.ADDRA({1'b0,addrB}),
        .ADDRB({1'b0,addrB}),
        .ADDRC({1'b0,addrB}),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_6 [1:0]),
        .DIB(\doutB_reg[7]_6 [3:2]),
        .DIC(\doutB_reg[7]_6 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0[1:0]),
        .DOB(doutB0[3:2]),
        .DOC(doutB0[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0200)) 
    mem_reg_0_15_0_5_i_1__0
       (.I0(\ram_B[0].reg_banked_valid_B_reg[0]__0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(p_0_in));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD21 mem_reg_0_15_6_11
       (.ADDRA({1'b0,addrB}),
        .ADDRB({1'b0,addrB}),
        .ADDRC({1'b0,addrB}),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_6 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem_20
   (\doutB_reg[2]_0 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[1]_0 ,
    \doutB_reg[1]_1 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[4]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[7]_1 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[6]_2 ,
    \doutB_reg[6]_3 ,
    \doutB_reg[7]_2 ,
    \doutB_reg[6]_4 ,
    \doutB_reg[0]_0 ,
    \doutB_reg[0]_1 ,
    \doutB_reg[1]_2 ,
    \doutB_reg[0]_2 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[4]_3 ,
    \doutB_reg[3]_1 ,
    \ram_B[1].reg_banked_valid_B_reg[1]__0 ,
    Q,
    buffer_out0__0_carry__0,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0,
    buffer_out0__30_carry__0_0,
    clear,
    E,
    clkA,
    clkA0_in,
    \doutB_reg[7]_3 ,
    \genblk1[1].rd_addr_bram_reg_reg[1] ,
    lopt);
  output \doutB_reg[2]_0 ;
  output [7:0]\doutB_reg[7]_0 ;
  output [1:0]\doutB_reg[1]_0 ;
  output [0:0]\doutB_reg[1]_1 ;
  output \doutB_reg[5]_0 ;
  output [1:0]\doutB_reg[4]_0 ;
  output [0:0]\doutB_reg[4]_1 ;
  output \doutB_reg[7]_1 ;
  output \doutB_reg[6]_0 ;
  output \doutB_reg[6]_1 ;
  output \doutB_reg[6]_2 ;
  output \doutB_reg[6]_3 ;
  output \doutB_reg[7]_2 ;
  output \doutB_reg[6]_4 ;
  output [1:0]\doutB_reg[0]_0 ;
  output [0:0]\doutB_reg[0]_1 ;
  output [1:0]\doutB_reg[1]_2 ;
  output [0:0]\doutB_reg[0]_2 ;
  output [0:0]\doutB_reg[4]_2 ;
  output [0:0]\doutB_reg[3]_0 ;
  output [1:0]\doutB_reg[4]_3 ;
  output [0:0]\doutB_reg[3]_1 ;
  input \ram_B[1].reg_banked_valid_B_reg[1]__0 ;
  input [6:0]Q;
  input [7:0]buffer_out0__0_carry__0;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0;
  input buffer_out0__30_carry__0_0;
  input clear;
  input [0:0]E;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_3 ;
  input [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;
  input lopt;

  wire [0:0]E;
  wire [6:0]Q;
  wire [7:0]buffer_out0__0_carry__0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_12__0_n_0;
  wire buffer_out0__30_carry__0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_i_11__0_n_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0__0;
  wire [1:0]\doutB_reg[0]_0 ;
  wire [0:0]\doutB_reg[0]_1 ;
  wire [0:0]\doutB_reg[0]_2 ;
  wire [1:0]\doutB_reg[1]_0 ;
  wire [0:0]\doutB_reg[1]_1 ;
  wire [1:0]\doutB_reg[1]_2 ;
  wire \doutB_reg[2]_0 ;
  wire [0:0]\doutB_reg[3]_0 ;
  wire [0:0]\doutB_reg[3]_1 ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire [0:0]\doutB_reg[4]_1 ;
  wire [0:0]\doutB_reg[4]_2 ;
  wire [1:0]\doutB_reg[4]_3 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[6]_0 ;
  wire \doutB_reg[6]_1 ;
  wire \doutB_reg[6]_2 ;
  wire \doutB_reg[6]_3 ;
  wire \doutB_reg[6]_4 ;
  wire [7:0]\doutB_reg[7]_0 ;
  wire \doutB_reg[7]_1 ;
  wire \doutB_reg[7]_2 ;
  wire [7:0]\doutB_reg[7]_3 ;
  wire [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;
  wire lopt;
  wire p_0_in__1;
  wire \ram_B[1].reg_banked_valid_B_reg[1]__0 ;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__0
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[4]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(buffer_out0__0_carry__0[3]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(buffer_out0__0_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__0
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [2]),
        .I4(buffer_out0__0_carry__0[4]),
        .I5(\doutB_reg[7]_0 [0]),
        .O(\doutB_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__0
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(buffer_out0__0_carry__0[4]),
        .I3(\doutB_reg[7]_0 [0]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__0
       (.I0(\doutB_reg[1]_0 [1]),
        .I1(\doutB_reg[7]_0 [1]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(\doutB_reg[7]_0 [0]),
        .O(\doutB_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__0
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__0_carry__0[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__0_carry__0[3]),
        .I4(\doutB_reg[7]_0 [1]),
        .I5(buffer_out0__0_carry__0_i_12__0_n_0),
        .O(\doutB_reg[1]_2 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__0
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[7]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__0
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [2]),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(\doutB_reg[7]_0 [1]),
        .O(\doutB_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__0
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0[1]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(\doutB_reg[7]_0 [1]),
        .O(\doutB_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__0
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__0
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__0
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__0_carry__0[1]),
        .O(\doutB_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__0
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0[4]),
        .O(buffer_out0__30_carry__0_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__0
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [5]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__0_carry__0[4]),
        .O(\doutB_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__0
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(\doutB_reg[7]_0 [3]),
        .I3(buffer_out0__0_carry__0[4]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(\doutB_reg[7]_0 [5]),
        .O(\doutB_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__0
       (.I0(\doutB_reg[4]_0 [1]),
        .I1(\doutB_reg[7]_0 [4]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(buffer_out0__30_carry__0_0),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__0_carry__0[7]),
        .O(\doutB_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__0
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__0_carry__0[2]),
        .I2(buffer_out0__30_carry__0_i_11__0_n_0),
        .I3(buffer_out0__0_carry__0[3]),
        .I4(\doutB_reg[7]_0 [4]),
        .I5(buffer_out0__30_carry__0),
        .O(\doutB_reg[4]_3 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__0
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[7]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__0
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [5]),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(\doutB_reg[7]_0 [4]),
        .O(\doutB_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__0
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__0
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__0
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__0_carry__0[1]),
        .O(\doutB_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__0
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[3]),
        .O(\doutB_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__0
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[4]),
        .O(\doutB_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__0
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[2]),
        .O(\doutB_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__0
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__0
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[7]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__0
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[5]),
        .O(\doutB_reg[6]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__0
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[7]),
        .O(\doutB_reg[6]_4 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[0]),
        .Q(\doutB_reg[7]_0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[1]),
        .Q(\doutB_reg[7]_0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[2]),
        .Q(\doutB_reg[7]_0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[3]),
        .Q(\doutB_reg[7]_0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[4]),
        .Q(\doutB_reg[7]_0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[5]),
        .Q(\doutB_reg[7]_0 [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[6]),
        .Q(\doutB_reg[7]_0 [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__0[7]),
        .Q(\doutB_reg[7]_0 [7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD22 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRB({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRC({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_3 [1:0]),
        .DIB(\doutB_reg[7]_3 [3:2]),
        .DIC(\doutB_reg[7]_3 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__0[1:0]),
        .DOB(doutB0__0[3:2]),
        .DOC(doutB0__0[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_0_15_0_5_i_1__1
       (.I0(\ram_B[1].reg_banked_valid_B_reg[1]__0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(p_0_in__1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD23 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRB({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRC({1'b0,\genblk1[1].rd_addr_bram_reg_reg[1] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_3 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__0[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem_21
   (\doutB_reg[2]_0 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[1]_0 ,
    \doutB_reg[1]_1 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[4]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[7]_1 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[6]_2 ,
    \doutB_reg[6]_3 ,
    \doutB_reg[7]_2 ,
    \doutB_reg[6]_4 ,
    \doutB_reg[0]_0 ,
    \doutB_reg[0]_1 ,
    \doutB_reg[1]_2 ,
    \doutB_reg[0]_2 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[4]_3 ,
    \doutB_reg[3]_1 ,
    \ram_B[2].reg_banked_valid_B_reg[2]__0 ,
    Q,
    buffer_out0__0_carry__0,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0,
    buffer_out0__30_carry__0_0,
    clear,
    E,
    clkA,
    clkA0_in,
    \doutB_reg[7]_3 ,
    \genblk1[2].rd_addr_bram_reg_reg[2] ,
    lopt);
  output \doutB_reg[2]_0 ;
  output [7:0]\doutB_reg[7]_0 ;
  output [1:0]\doutB_reg[1]_0 ;
  output [0:0]\doutB_reg[1]_1 ;
  output \doutB_reg[5]_0 ;
  output [1:0]\doutB_reg[4]_0 ;
  output [0:0]\doutB_reg[4]_1 ;
  output \doutB_reg[7]_1 ;
  output \doutB_reg[6]_0 ;
  output \doutB_reg[6]_1 ;
  output \doutB_reg[6]_2 ;
  output \doutB_reg[6]_3 ;
  output \doutB_reg[7]_2 ;
  output \doutB_reg[6]_4 ;
  output [1:0]\doutB_reg[0]_0 ;
  output [0:0]\doutB_reg[0]_1 ;
  output [1:0]\doutB_reg[1]_2 ;
  output [0:0]\doutB_reg[0]_2 ;
  output [0:0]\doutB_reg[4]_2 ;
  output [0:0]\doutB_reg[3]_0 ;
  output [1:0]\doutB_reg[4]_3 ;
  output [0:0]\doutB_reg[3]_1 ;
  input \ram_B[2].reg_banked_valid_B_reg[2]__0 ;
  input [6:0]Q;
  input [7:0]buffer_out0__0_carry__0;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0;
  input buffer_out0__30_carry__0_0;
  input clear;
  input [0:0]E;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_3 ;
  input [3:0]\genblk1[2].rd_addr_bram_reg_reg[2] ;
  input lopt;

  wire [0:0]E;
  wire [6:0]Q;
  wire [7:0]buffer_out0__0_carry__0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_12__1_n_0;
  wire buffer_out0__30_carry__0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_i_11__1_n_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0__1;
  wire [1:0]\doutB_reg[0]_0 ;
  wire [0:0]\doutB_reg[0]_1 ;
  wire [0:0]\doutB_reg[0]_2 ;
  wire [1:0]\doutB_reg[1]_0 ;
  wire [0:0]\doutB_reg[1]_1 ;
  wire [1:0]\doutB_reg[1]_2 ;
  wire \doutB_reg[2]_0 ;
  wire [0:0]\doutB_reg[3]_0 ;
  wire [0:0]\doutB_reg[3]_1 ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire [0:0]\doutB_reg[4]_1 ;
  wire [0:0]\doutB_reg[4]_2 ;
  wire [1:0]\doutB_reg[4]_3 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[6]_0 ;
  wire \doutB_reg[6]_1 ;
  wire \doutB_reg[6]_2 ;
  wire \doutB_reg[6]_3 ;
  wire \doutB_reg[6]_4 ;
  wire [7:0]\doutB_reg[7]_0 ;
  wire \doutB_reg[7]_1 ;
  wire \doutB_reg[7]_2 ;
  wire [7:0]\doutB_reg[7]_3 ;
  wire [3:0]\genblk1[2].rd_addr_bram_reg_reg[2] ;
  wire lopt;
  wire p_0_in__2;
  wire \ram_B[2].reg_banked_valid_B_reg[2]__0 ;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__1
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[4]),
        .I3(\doutB_reg[7]_0 [1]),
        .I4(buffer_out0__0_carry__0[3]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(buffer_out0__0_carry__0_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__1
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [2]),
        .I4(buffer_out0__0_carry__0[4]),
        .I5(\doutB_reg[7]_0 [0]),
        .O(\doutB_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__1
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(buffer_out0__0_carry__0[4]),
        .I3(\doutB_reg[7]_0 [0]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(\doutB_reg[7]_0 [2]),
        .O(\doutB_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__1
       (.I0(\doutB_reg[1]_0 [1]),
        .I1(\doutB_reg[7]_0 [1]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(\doutB_reg[7]_0 [0]),
        .O(\doutB_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__1
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__0_carry__0[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__0_carry__0[3]),
        .I4(\doutB_reg[7]_0 [1]),
        .I5(buffer_out0__0_carry__0_i_12__1_n_0),
        .O(\doutB_reg[1]_2 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__1
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[7]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__1
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [2]),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(\doutB_reg[7]_0 [1]),
        .O(\doutB_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__1
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0[1]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(\doutB_reg[7]_0 [1]),
        .O(\doutB_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__1
       (.I0(\doutB_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__1
       (.I0(\doutB_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [1]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__1
       (.I0(\doutB_reg[7]_0 [2]),
        .I1(buffer_out0__0_carry__0[1]),
        .O(\doutB_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__1
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0[4]),
        .O(buffer_out0__30_carry__0_i_11__1_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__1
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [5]),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__0_carry__0[4]),
        .O(\doutB_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__1
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(\doutB_reg[7]_0 [3]),
        .I3(buffer_out0__0_carry__0[4]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(\doutB_reg[7]_0 [5]),
        .O(\doutB_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__1
       (.I0(\doutB_reg[4]_0 [1]),
        .I1(\doutB_reg[7]_0 [4]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(buffer_out0__30_carry__0_0),
        .I4(\doutB_reg[7]_0 [3]),
        .I5(buffer_out0__0_carry__0[7]),
        .O(\doutB_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__1
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__0_carry__0[2]),
        .I2(buffer_out0__30_carry__0_i_11__1_n_0),
        .I3(buffer_out0__0_carry__0[3]),
        .I4(\doutB_reg[7]_0 [4]),
        .I5(buffer_out0__30_carry__0),
        .O(\doutB_reg[4]_3 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__1
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[7]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__1
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(\doutB_reg[7]_0 [5]),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(\doutB_reg[7]_0 [4]),
        .O(\doutB_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__1
       (.I0(\doutB_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [5]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__1
       (.I0(\doutB_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(\doutB_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__1
       (.I0(\doutB_reg[7]_0 [5]),
        .I1(buffer_out0__0_carry__0[1]),
        .O(\doutB_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__1
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[3]),
        .O(\doutB_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__1
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[4]),
        .O(\doutB_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__1
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[2]),
        .O(\doutB_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__1
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__1
       (.I0(\doutB_reg[7]_0 [7]),
        .I1(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[7]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__1
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[5]),
        .O(\doutB_reg[6]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__1
       (.I0(\doutB_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0[7]),
        .O(\doutB_reg[6]_4 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[0]),
        .Q(\doutB_reg[7]_0 [0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[1]),
        .Q(\doutB_reg[7]_0 [1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[2]),
        .Q(\doutB_reg[7]_0 [2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[3]),
        .Q(\doutB_reg[7]_0 [3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[4]),
        .Q(\doutB_reg[7]_0 [4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[5]),
        .Q(\doutB_reg[7]_0 [5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[6]),
        .Q(\doutB_reg[7]_0 [6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__1[7]),
        .Q(\doutB_reg[7]_0 [7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD24 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRB({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRC({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_3 [1:0]),
        .DIB(\doutB_reg[7]_3 [3:2]),
        .DIC(\doutB_reg[7]_3 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__1[1:0]),
        .DOB(doutB0__1[3:2]),
        .DOC(doutB0__1[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_0_15_0_5_i_1__2
       (.I0(\ram_B[2].reg_banked_valid_B_reg[2]__0 ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(p_0_in__2));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD25 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRB({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRC({1'b0,\genblk1[2].rd_addr_bram_reg_reg[2] }),
        .ADDRD({1'b0,Q[3:0]}),
        .DIA(\doutB_reg[7]_3 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__1[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__2));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem_22
   (\doutB_reg[2]_0 ,
    Q,
    \doutB_reg[1]_0 ,
    \doutB_reg[1]_1 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[4]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[6]_0 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[6]_2 ,
    \doutB_reg[6]_3 ,
    \doutB_reg[7]_1 ,
    \doutB_reg[6]_4 ,
    \doutB_reg[0]_0 ,
    \doutB_reg[0]_1 ,
    \doutB_reg[1]_2 ,
    \doutB_reg[0]_2 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[4]_3 ,
    \doutB_reg[3]_1 ,
    buffer_out0__0_carry__0,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0,
    buffer_out0__30_carry__0_0,
    \ram_B[3].reg_banked_valid_B_reg[3]__0 ,
    \doutB_reg[1]_3 ,
    clear,
    E,
    clkA,
    clkA0_in,
    \doutB_reg[7]_2 ,
    \genblk1[3].rd_addr_bram_reg_reg[3] ,
    lopt);
  output \doutB_reg[2]_0 ;
  output [7:0]Q;
  output [1:0]\doutB_reg[1]_0 ;
  output [0:0]\doutB_reg[1]_1 ;
  output \doutB_reg[5]_0 ;
  output [1:0]\doutB_reg[4]_0 ;
  output [0:0]\doutB_reg[4]_1 ;
  output \doutB_reg[7]_0 ;
  output \doutB_reg[6]_0 ;
  output \doutB_reg[6]_1 ;
  output \doutB_reg[6]_2 ;
  output \doutB_reg[6]_3 ;
  output \doutB_reg[7]_1 ;
  output \doutB_reg[6]_4 ;
  output [1:0]\doutB_reg[0]_0 ;
  output [0:0]\doutB_reg[0]_1 ;
  output [1:0]\doutB_reg[1]_2 ;
  output [0:0]\doutB_reg[0]_2 ;
  output [0:0]\doutB_reg[4]_2 ;
  output [0:0]\doutB_reg[3]_0 ;
  output [1:0]\doutB_reg[4]_3 ;
  output [0:0]\doutB_reg[3]_1 ;
  input [7:0]buffer_out0__0_carry__0;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0;
  input buffer_out0__30_carry__0_0;
  input \ram_B[3].reg_banked_valid_B_reg[3]__0 ;
  input [6:0]\doutB_reg[1]_3 ;
  input clear;
  input [0:0]E;
  input clkA;
  input clkA0_in;
  input [7:0]\doutB_reg[7]_2 ;
  input [3:0]\genblk1[3].rd_addr_bram_reg_reg[3] ;
  input lopt;

  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]buffer_out0__0_carry__0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_12__2_n_0;
  wire buffer_out0__30_carry__0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_i_11__2_n_0;
  wire clear;
  wire clkA;
  wire [7:0]doutB0__2;
  wire [1:0]\doutB_reg[0]_0 ;
  wire [0:0]\doutB_reg[0]_1 ;
  wire [0:0]\doutB_reg[0]_2 ;
  wire [1:0]\doutB_reg[1]_0 ;
  wire [0:0]\doutB_reg[1]_1 ;
  wire [1:0]\doutB_reg[1]_2 ;
  wire [6:0]\doutB_reg[1]_3 ;
  wire \doutB_reg[2]_0 ;
  wire [0:0]\doutB_reg[3]_0 ;
  wire [0:0]\doutB_reg[3]_1 ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire [0:0]\doutB_reg[4]_1 ;
  wire [0:0]\doutB_reg[4]_2 ;
  wire [1:0]\doutB_reg[4]_3 ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[6]_0 ;
  wire \doutB_reg[6]_1 ;
  wire \doutB_reg[6]_2 ;
  wire \doutB_reg[6]_3 ;
  wire \doutB_reg[6]_4 ;
  wire \doutB_reg[7]_0 ;
  wire \doutB_reg[7]_1 ;
  wire [7:0]\doutB_reg[7]_2 ;
  wire [3:0]\genblk1[3].rd_addr_bram_reg_reg[3] ;
  wire lopt;
  wire p_0_in__3;
  wire \ram_B[3].reg_banked_valid_B_reg[3]__0 ;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__2
       (.I0(Q[0]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[4]),
        .I3(Q[1]),
        .I4(buffer_out0__0_carry__0[3]),
        .I5(Q[2]),
        .O(buffer_out0__0_carry__0_i_12__2_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__2
       (.I0(Q[1]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(Q[2]),
        .I4(buffer_out0__0_carry__0[4]),
        .I5(Q[0]),
        .O(\doutB_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__2
       (.I0(Q[1]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(buffer_out0__0_carry__0[4]),
        .I3(Q[0]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(Q[2]),
        .O(\doutB_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__2
       (.I0(\doutB_reg[1]_0 [1]),
        .I1(Q[1]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(Q[0]),
        .O(\doutB_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__2
       (.I0(Q[2]),
        .I1(buffer_out0__0_carry__0[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__0_carry__0[3]),
        .I4(Q[1]),
        .I5(buffer_out0__0_carry__0_i_12__2_n_0),
        .O(\doutB_reg[1]_2 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__2
       (.I0(Q[1]),
        .I1(buffer_out0__0_carry__0[7]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__2
       (.I0(Q[0]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(Q[2]),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(Q[1]),
        .O(\doutB_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__2
       (.I0(Q[0]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0[1]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(Q[1]),
        .O(\doutB_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__2
       (.I0(Q[1]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__2
       (.I0(Q[0]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(Q[1]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__2
       (.I0(Q[2]),
        .I1(buffer_out0__0_carry__0[1]),
        .O(\doutB_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__2
       (.I0(Q[3]),
        .I1(buffer_out0__0_carry__0[4]),
        .O(buffer_out0__30_carry__0_i_11__2_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__2
       (.I0(Q[4]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buffer_out0__0_carry__0[4]),
        .O(\doutB_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__2
       (.I0(Q[4]),
        .I1(buffer_out0__0_carry__0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__0_carry__0[4]),
        .I4(buffer_out0__0_carry__0[2]),
        .I5(Q[5]),
        .O(\doutB_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__2
       (.I0(\doutB_reg[4]_0 [1]),
        .I1(Q[4]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(buffer_out0__30_carry__0_0),
        .I4(Q[3]),
        .I5(buffer_out0__0_carry__0[7]),
        .O(\doutB_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__2
       (.I0(Q[5]),
        .I1(buffer_out0__0_carry__0[2]),
        .I2(buffer_out0__30_carry__0_i_11__2_n_0),
        .I3(buffer_out0__0_carry__0[3]),
        .I4(Q[4]),
        .I5(buffer_out0__30_carry__0),
        .O(\doutB_reg[4]_3 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__2
       (.I0(Q[4]),
        .I1(buffer_out0__0_carry__0[7]),
        .I2(Q[5]),
        .I3(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__2
       (.I0(Q[3]),
        .I1(buffer_out0__0_carry__0[5]),
        .I2(buffer_out0__0_carry__0[6]),
        .I3(Q[5]),
        .I4(buffer_out0__0_carry__0[7]),
        .I5(Q[4]),
        .O(\doutB_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__2
       (.I0(Q[4]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__2
       (.I0(Q[3]),
        .I1(buffer_out0__0_carry__0[1]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__2
       (.I0(Q[5]),
        .I1(buffer_out0__0_carry__0[1]),
        .O(\doutB_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__2
       (.I0(Q[6]),
        .I1(buffer_out0__0_carry__0[3]),
        .O(\doutB_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__2
       (.I0(Q[6]),
        .I1(buffer_out0__0_carry__0[4]),
        .O(\doutB_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__2
       (.I0(Q[6]),
        .I1(buffer_out0__0_carry__0[2]),
        .O(\doutB_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__2
       (.I0(Q[7]),
        .I1(buffer_out0__0_carry__0[0]),
        .O(\doutB_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__2
       (.I0(Q[7]),
        .I1(buffer_out0__0_carry__0[6]),
        .O(\doutB_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__2
       (.I0(Q[6]),
        .I1(buffer_out0__0_carry__0[5]),
        .O(\doutB_reg[6]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__2
       (.I0(Q[6]),
        .I1(buffer_out0__0_carry__0[7]),
        .O(\doutB_reg[6]_4 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[5]),
        .Q(Q[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[6]),
        .Q(Q[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(doutB0__2[7]),
        .Q(Q[7]),
        .R(clear));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD26 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\genblk1[3].rd_addr_bram_reg_reg[3] }),
        .ADDRB({1'b0,\genblk1[3].rd_addr_bram_reg_reg[3] }),
        .ADDRC({1'b0,\genblk1[3].rd_addr_bram_reg_reg[3] }),
        .ADDRD({1'b0,\doutB_reg[1]_3 [3:0]}),
        .DIA(\doutB_reg[7]_2 [1:0]),
        .DIB(\doutB_reg[7]_2 [3:2]),
        .DIC(\doutB_reg[7]_2 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__2[1:0]),
        .DOB(doutB0__2[3:2]),
        .DOC(doutB0__2[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_15_0_5_i_1
       (.I0(\ram_B[3].reg_banked_valid_B_reg[3]__0 ),
        .I1(\doutB_reg[1]_3 [5]),
        .I2(\doutB_reg[1]_3 [6]),
        .I3(\doutB_reg[1]_3 [4]),
        .O(p_0_in__3));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO SWEEP " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD27 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\genblk1[3].rd_addr_bram_reg_reg[3] }),
        .ADDRB({1'b0,\genblk1[3].rd_addr_bram_reg_reg[3] }),
        .ADDRC({1'b0,\genblk1[3].rd_addr_bram_reg_reg[3] }),
        .ADDRD({1'b0,\doutB_reg[1]_3 [3:0]}),
        .DIA(\doutB_reg[7]_2 [7:6]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__2[7:6]),
        .DOB(NLW_mem_reg_0_15_6_11_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_6_11_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(p_0_in__3));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem__parameterized0
   (\doutB_reg[15]_0 ,
    Q,
    m_axis_mm2s_tready,
    \doutB_reg[0]_0 ,
    SR,
    CLK,
    clkA,
    wr_en_D_bram,
    \doutB_reg[13]_0 ,
    \ram_D[0].reg_banked_read_addr_D_reg[0]_rep ,
    addrA,
    lopt);
  output [15:0]\doutB_reg[15]_0 ;
  input [1:0]Q;
  input m_axis_mm2s_tready;
  input \doutB_reg[0]_0 ;
  input [0:0]SR;
  input CLK;
  input clkA;
  input [0:0]wr_en_D_bram;
  input [15:0]\doutB_reg[13]_0 ;
  input [3:0]\ram_D[0].reg_banked_read_addr_D_reg[0]_rep ;
  input [3:0]addrA;
  input lopt;

  wire CLK;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [3:0]addrA;
  wire [15:0]doutB0;
  wire \doutB_reg[0]_0 ;
  wire [15:0]\doutB_reg[13]_0 ;
  wire [15:0]\doutB_reg[15]_0 ;
  wire lopt;
  wire m_axis_mm2s_tready;
  wire p_19_out;
  wire [3:0]\ram_D[0].reg_banked_read_addr_D_reg[0]_rep ;
  wire [0:0]wr_en_D_bram;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1000)) 
    \doutB[15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(m_axis_mm2s_tready),
        .I3(\doutB_reg[0]_0 ),
        .O(p_19_out));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[0]),
        .Q(\doutB_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[10] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[10]),
        .Q(\doutB_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[11] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[11]),
        .Q(\doutB_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[12] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[12]),
        .Q(\doutB_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[13] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[13]),
        .Q(\doutB_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[14] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[14]),
        .Q(\doutB_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[15] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[15]),
        .Q(\doutB_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[1]),
        .Q(\doutB_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[2]),
        .Q(\doutB_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[3]),
        .Q(\doutB_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[4]),
        .Q(\doutB_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[5]),
        .Q(\doutB_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[6]),
        .Q(\doutB_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[7]),
        .Q(\doutB_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[8] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[8]),
        .Q(\doutB_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[9] 
       (.C(CLK),
        .CE(p_19_out),
        .D(doutB0[9]),
        .Q(\doutB_reg[15]_0 [9]),
        .R(SR));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_UNIQ_BASE_ mem_reg_0_15_0_5
       (.ADDRA({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRB({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRC({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [1:0]),
        .DIB(\doutB_reg[13]_0 [3:2]),
        .DIC(\doutB_reg[13]_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0[1:0]),
        .DOB(doutB0[3:2]),
        .DOC(doutB0[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M_HD1 mem_reg_0_15_12_15
       (.ADDRA({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRB({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRC({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [13:12]),
        .DIB(\doutB_reg[13]_0 [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0[13:12]),
        .DOB(doutB0[15:14]),
        .DOC(NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD2 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRB({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRC({1'b0,\ram_D[0].reg_banked_read_addr_D_reg[0]_rep }),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [7:6]),
        .DIB(\doutB_reg[13]_0 [9:8]),
        .DIC(\doutB_reg[13]_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0[7:6]),
        .DOB(doutB0[9:8]),
        .DOC(doutB0[11:10]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem__parameterized0_23
   (Q,
    \ram_D[1].reg_banked_read_addr_D_reg[1] ,
    m_axis_mm2s_tready,
    p_0_in15_in,
    SR,
    CLK,
    clkA,
    wr_en_D_bram,
    \doutB_reg[13]_0 ,
    addrA,
    lopt);
  output [15:0]Q;
  input [5:0]\ram_D[1].reg_banked_read_addr_D_reg[1] ;
  input m_axis_mm2s_tready;
  input p_0_in15_in;
  input [0:0]SR;
  input CLK;
  input clkA;
  input [0:0]wr_en_D_bram;
  input [15:0]\doutB_reg[13]_0 ;
  input [3:0]addrA;
  input lopt;

  wire CLK;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [3:0]addrA;
  wire [15:0]doutB0__0;
  wire [15:0]\doutB_reg[13]_0 ;
  wire lopt;
  wire m_axis_mm2s_tready;
  wire p_0_in15_in;
  wire p_17_out;
  wire [5:0]\ram_D[1].reg_banked_read_addr_D_reg[1] ;
  wire [0:0]wr_en_D_bram;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h4000)) 
    \doutB[15]_i_1__0 
       (.I0(\ram_D[1].reg_banked_read_addr_D_reg[1] [5]),
        .I1(\ram_D[1].reg_banked_read_addr_D_reg[1] [4]),
        .I2(m_axis_mm2s_tready),
        .I3(p_0_in15_in),
        .O(p_17_out));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[10] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[11] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[12] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[13] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[14] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[15] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[8] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[9] 
       (.C(CLK),
        .CE(p_17_out),
        .D(doutB0__0[9]),
        .Q(Q[9]),
        .R(SR));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD3 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRB({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRC({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [1:0]),
        .DIB(\doutB_reg[13]_0 [3:2]),
        .DIC(\doutB_reg[13]_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__0[1:0]),
        .DOB(doutB0__0[3:2]),
        .DOC(doutB0__0[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M_HD4 mem_reg_0_15_12_15
       (.ADDRA({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRB({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRC({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [13:12]),
        .DIB(\doutB_reg[13]_0 [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__0[13:12]),
        .DOB(doutB0__0[15:14]),
        .DOC(NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD5 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRB({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRC({1'b0,\ram_D[1].reg_banked_read_addr_D_reg[1] [3:0]}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [7:6]),
        .DIB(\doutB_reg[13]_0 [9:8]),
        .DIC(\doutB_reg[13]_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__0[7:6]),
        .DOB(doutB0__0[9:8]),
        .DOC(doutB0__0[11:10]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem__parameterized0_24
   (Q,
    \ram_D[2].reg_banked_read_addr_D_reg[2] ,
    m_axis_mm2s_tready,
    p_0_in9_in,
    SR,
    CLK,
    clkA,
    wr_en_D_bram,
    \doutB_reg[13]_0 ,
    addrA,
    lopt);
  output [15:0]Q;
  input [5:0]\ram_D[2].reg_banked_read_addr_D_reg[2] ;
  input m_axis_mm2s_tready;
  input p_0_in9_in;
  input [0:0]SR;
  input CLK;
  input clkA;
  input [0:0]wr_en_D_bram;
  input [15:0]\doutB_reg[13]_0 ;
  input [3:0]addrA;
  input lopt;

  wire CLK;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [3:0]addrA;
  wire [15:0]doutB0__1;
  wire [15:0]\doutB_reg[13]_0 ;
  wire lopt;
  wire m_axis_mm2s_tready;
  wire p_0_in9_in;
  wire p_11_out;
  wire [5:0]\ram_D[2].reg_banked_read_addr_D_reg[2] ;
  wire [0:0]wr_en_D_bram;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h4000)) 
    \doutB[15]_i_1__1 
       (.I0(\ram_D[2].reg_banked_read_addr_D_reg[2] [4]),
        .I1(\ram_D[2].reg_banked_read_addr_D_reg[2] [5]),
        .I2(m_axis_mm2s_tready),
        .I3(p_0_in9_in),
        .O(p_11_out));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[10] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[11] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[12] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[13] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[14] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[15] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[8] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[9] 
       (.C(CLK),
        .CE(p_11_out),
        .D(doutB0__1[9]),
        .Q(Q[9]),
        .R(SR));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD6 mem_reg_0_15_0_5
       (.ADDRA({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRB({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRC({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [1:0]),
        .DIB(\doutB_reg[13]_0 [3:2]),
        .DIC(\doutB_reg[13]_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__1[1:0]),
        .DOB(doutB0__1[3:2]),
        .DOC(doutB0__1[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M_HD7 mem_reg_0_15_12_15
       (.ADDRA({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRB({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRC({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [13:12]),
        .DIB(\doutB_reg[13]_0 [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__1[13:12]),
        .DOB(doutB0__1[15:14]),
        .DOC(NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD8 mem_reg_0_15_6_11
       (.ADDRA({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRB({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRC({1'b0,\ram_D[2].reg_banked_read_addr_D_reg[2] [3:0]}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [7:6]),
        .DIB(\doutB_reg[13]_0 [9:8]),
        .DIC(\doutB_reg[13]_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__1[7:6]),
        .DOB(doutB0__1[9:8]),
        .DOC(doutB0__1[11:10]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
endmodule

(* ORIG_REF_NAME = "mem" *) 
module mem__parameterized0_25
   (\doutB_reg[15]_0 ,
    Q,
    D,
    m_axis_mm2s_tready,
    SR,
    CLK,
    clkA,
    wr_en_D_bram,
    \doutB_reg[13]_0 ,
    ADDRA,
    addrA,
    lopt);
  output [15:0]\doutB_reg[15]_0 ;
  input [1:0]Q;
  input [0:0]D;
  input m_axis_mm2s_tready;
  input [0:0]SR;
  input CLK;
  input clkA;
  input [0:0]wr_en_D_bram;
  input [15:0]\doutB_reg[13]_0 ;
  input [3:0]ADDRA;
  input [3:0]addrA;
  input lopt;

  wire [3:0]ADDRA;
  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [3:0]addrA;
  wire [15:0]doutB0__2;
  wire [15:0]\doutB_reg[13]_0 ;
  wire [15:0]\doutB_reg[15]_0 ;
  wire lopt;
  wire m_axis_mm2s_tready;
  wire p_5_out;
  wire [0:0]wr_en_D_bram;
  wire [1:0]NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \doutB[15]_i_1__2 
       (.I0(Q[0]),
        .I1(D),
        .I2(m_axis_mm2s_tready),
        .I3(Q[1]),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[0] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[0]),
        .Q(\doutB_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[10] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[10]),
        .Q(\doutB_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[11] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[11]),
        .Q(\doutB_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[12] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[12]),
        .Q(\doutB_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[13] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[13]),
        .Q(\doutB_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[14] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[14]),
        .Q(\doutB_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[15] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[15]),
        .Q(\doutB_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[1] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[1]),
        .Q(\doutB_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[2] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[2]),
        .Q(\doutB_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[3] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[3]),
        .Q(\doutB_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[4] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[4]),
        .Q(\doutB_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[5] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[5]),
        .Q(\doutB_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[6] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[6]),
        .Q(\doutB_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[7] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[7]),
        .Q(\doutB_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[8] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[8]),
        .Q(\doutB_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \doutB_reg[9] 
       (.C(CLK),
        .CE(p_5_out),
        .D(doutB0__2[9]),
        .Q(\doutB_reg[15]_0 [9]),
        .R(SR));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD9 mem_reg_0_15_0_5
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [1:0]),
        .DIB(\doutB_reg[13]_0 [3:2]),
        .DIC(\doutB_reg[13]_0 [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__2[1:0]),
        .DOB(doutB0__2[3:2]),
        .DOC(doutB0__2[5:4]),
        .DOD(NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAM32M_HD10 mem_reg_0_15_12_15
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [13:12]),
        .DIB(\doutB_reg[13]_0 [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__2[13:12]),
        .DOB(doutB0__2[15:14]),
        .DOC(NLW_mem_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD11 mem_reg_0_15_6_11
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,addrA}),
        .DIA(\doutB_reg[13]_0 [7:6]),
        .DIB(\doutB_reg[13]_0 [9:8]),
        .DIC(\doutB_reg[13]_0 [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(doutB0__2[7:6]),
        .DOB(doutB0__2[9:8]),
        .DOC(doutB0__2[11:10]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(lopt),
        .WE(wr_en_D_bram));
endmodule

module mem_read_A
   (E,
    \genblk1[2].rd_en_bram_reg_reg[2]_0 ,
    \genblk1[3].rd_en_bram_reg_reg[3]_0 ,
    \genblk1[1].rd_addr_bram_reg_reg[1] ,
    D,
    Q,
    \genblk1[1].rd_en_bram_reg_reg[1]_0 ,
    clkA,
    addrB);
  output [0:0]E;
  output [0:0]\genblk1[2].rd_en_bram_reg_reg[2]_0 ;
  output [0:0]\genblk1[3].rd_en_bram_reg_reg[3]_0 ;
  output [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;
  output [3:0]D;
  output [3:0]Q;
  input [0:0]\genblk1[1].rd_en_bram_reg_reg[1]_0 ;
  input clkA;
  input [3:0]addrB;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]addrB;
  wire clkA;
  wire [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;
  wire [0:0]\genblk1[1].rd_en_bram_reg_reg[1]_0 ;
  wire [0:0]\genblk1[2].rd_en_bram_reg_reg[2]_0 ;
  wire [0:0]\genblk1[3].rd_en_bram_reg_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][0] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[0]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][1] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[1]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][2] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[2]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][3] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[3]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_en_bram_reg_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_en_bram_reg_reg[1]_0 ),
        .Q(E),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_en_bram_reg_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(E),
        .Q(\genblk1[2].rd_en_bram_reg_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][0] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][1] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][2] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][3] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_en_bram_reg_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[2].rd_en_bram_reg_reg[2]_0 ),
        .Q(\genblk1[3].rd_en_bram_reg_reg[3]_0 ),
        .R(1'b0));
endmodule

module mem_read_B
   (\genblk1[1].rd_addr_bram_reg_reg[1] ,
    D,
    Q,
    addrB,
    clkA);
  output [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;
  output [3:0]D;
  output [3:0]Q;
  input [3:0]addrB;
  input clkA;

  wire [3:0]D;
  wire [3:0]Q;
  wire [3:0]addrB;
  wire clkA;
  wire [3:0]\genblk1[1].rd_addr_bram_reg_reg[1] ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][0] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[0]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][1] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[1]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][2] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[2]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].rd_addr_bram_reg_reg[1][3] 
       (.C(clkA),
        .CE(1'b1),
        .D(addrB[3]),
        .Q(\genblk1[1].rd_addr_bram_reg_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].rd_addr_bram_reg_reg[2][3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\genblk1[1].rd_addr_bram_reg_reg[1] [3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][0] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][1] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][2] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].rd_addr_bram_reg_reg[3][3] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
endmodule

module mem_write
   (Q,
    \genblk1[1].wr_addr_bram_reg[1][3]_0 ,
    \genblk1[2].wr_addr_bram_reg[2][3]_0 ,
    \genblk1[3].wr_addr_bram_reg[3][3]_0 ,
    done_multiply_fclk_reg,
    valid_D,
    \genblk1[3].wr_addr_bram_reg[3][0]_0 ,
    mm_rst_n,
    done_multiply_fclk,
    clkA);
  output [3:0]Q;
  output [3:0]\genblk1[1].wr_addr_bram_reg[1][3]_0 ;
  output [3:0]\genblk1[2].wr_addr_bram_reg[2][3]_0 ;
  output [3:0]\genblk1[3].wr_addr_bram_reg[3][3]_0 ;
  output done_multiply_fclk_reg;
  input [3:0]valid_D;
  input \genblk1[3].wr_addr_bram_reg[3][0]_0 ;
  input mm_rst_n;
  input done_multiply_fclk;
  input clkA;

  wire [3:0]Q;
  wire clkA;
  wire done_multiply_fclk;
  wire done_multiply_fclk_reg;
  wire \genblk1[0].wr_addr_bram[0][3]_i_1_n_0 ;
  wire \genblk1[1].wr_addr_bram[1][3]_i_1_n_0 ;
  wire [3:0]\genblk1[1].wr_addr_bram_reg[1][3]_0 ;
  wire \genblk1[2].wr_addr_bram[2][3]_i_1_n_0 ;
  wire [3:0]\genblk1[2].wr_addr_bram_reg[2][3]_0 ;
  wire \genblk1[3].wr_addr_bram[3][3]_i_1_n_0 ;
  wire \genblk1[3].wr_addr_bram[3][3]_i_3_n_0 ;
  wire \genblk1[3].wr_addr_bram_reg[3][0]_0 ;
  wire [3:0]\genblk1[3].wr_addr_bram_reg[3][3]_0 ;
  wire mm_rst_n;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire [3:0]valid_D;

  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    done_multiply_fclk_i_1
       (.I0(done_multiply_fclk),
        .I1(\genblk1[3].wr_addr_bram_reg[3][3]_0 [3]),
        .I2(\genblk1[3].wr_addr_bram_reg[3][3]_0 [2]),
        .I3(\genblk1[3].wr_addr_bram_reg[3][3]_0 [0]),
        .I4(\genblk1[3].wr_addr_bram_reg[3][3]_0 [1]),
        .I5(mm_rst_n),
        .O(done_multiply_fclk_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[0].wr_addr_bram[0][0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1[0].wr_addr_bram[0][1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \genblk1[0].wr_addr_bram[0][2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \genblk1[0].wr_addr_bram[0][3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(valid_D[0]),
        .I4(Q[3]),
        .I5(\genblk1[3].wr_addr_bram[3][3]_i_3_n_0 ),
        .O(\genblk1[0].wr_addr_bram[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \genblk1[0].wr_addr_bram[0][3]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(p_0_in__2[3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[0].wr_addr_bram_reg[0][0] 
       (.C(clkA),
        .CE(valid_D[0]),
        .D(p_0_in__2[0]),
        .Q(Q[0]),
        .R(\genblk1[0].wr_addr_bram[0][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[0].wr_addr_bram_reg[0][1] 
       (.C(clkA),
        .CE(valid_D[0]),
        .D(p_0_in__2[1]),
        .Q(Q[1]),
        .R(\genblk1[0].wr_addr_bram[0][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[0].wr_addr_bram_reg[0][2] 
       (.C(clkA),
        .CE(valid_D[0]),
        .D(p_0_in__2[2]),
        .Q(Q[2]),
        .R(\genblk1[0].wr_addr_bram[0][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[0].wr_addr_bram_reg[0][3] 
       (.C(clkA),
        .CE(valid_D[0]),
        .D(p_0_in__2[3]),
        .Q(Q[3]),
        .R(\genblk1[0].wr_addr_bram[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[1].wr_addr_bram[1][0]_i_1 
       (.I0(\genblk1[1].wr_addr_bram_reg[1][3]_0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1[1].wr_addr_bram[1][1]_i_1 
       (.I0(\genblk1[1].wr_addr_bram_reg[1][3]_0 [0]),
        .I1(\genblk1[1].wr_addr_bram_reg[1][3]_0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \genblk1[1].wr_addr_bram[1][2]_i_1 
       (.I0(\genblk1[1].wr_addr_bram_reg[1][3]_0 [1]),
        .I1(\genblk1[1].wr_addr_bram_reg[1][3]_0 [0]),
        .I2(\genblk1[1].wr_addr_bram_reg[1][3]_0 [2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \genblk1[1].wr_addr_bram[1][3]_i_1 
       (.I0(\genblk1[1].wr_addr_bram_reg[1][3]_0 [1]),
        .I1(\genblk1[1].wr_addr_bram_reg[1][3]_0 [0]),
        .I2(\genblk1[1].wr_addr_bram_reg[1][3]_0 [2]),
        .I3(valid_D[1]),
        .I4(\genblk1[1].wr_addr_bram_reg[1][3]_0 [3]),
        .I5(\genblk1[3].wr_addr_bram[3][3]_i_3_n_0 ),
        .O(\genblk1[1].wr_addr_bram[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \genblk1[1].wr_addr_bram[1][3]_i_2 
       (.I0(\genblk1[1].wr_addr_bram_reg[1][3]_0 [2]),
        .I1(\genblk1[1].wr_addr_bram_reg[1][3]_0 [0]),
        .I2(\genblk1[1].wr_addr_bram_reg[1][3]_0 [1]),
        .I3(\genblk1[1].wr_addr_bram_reg[1][3]_0 [3]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].wr_addr_bram_reg[1][0] 
       (.C(clkA),
        .CE(valid_D[1]),
        .D(p_0_in__1[0]),
        .Q(\genblk1[1].wr_addr_bram_reg[1][3]_0 [0]),
        .R(\genblk1[1].wr_addr_bram[1][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].wr_addr_bram_reg[1][1] 
       (.C(clkA),
        .CE(valid_D[1]),
        .D(p_0_in__1[1]),
        .Q(\genblk1[1].wr_addr_bram_reg[1][3]_0 [1]),
        .R(\genblk1[1].wr_addr_bram[1][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].wr_addr_bram_reg[1][2] 
       (.C(clkA),
        .CE(valid_D[1]),
        .D(p_0_in__1[2]),
        .Q(\genblk1[1].wr_addr_bram_reg[1][3]_0 [2]),
        .R(\genblk1[1].wr_addr_bram[1][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[1].wr_addr_bram_reg[1][3] 
       (.C(clkA),
        .CE(valid_D[1]),
        .D(p_0_in__1[3]),
        .Q(\genblk1[1].wr_addr_bram_reg[1][3]_0 [3]),
        .R(\genblk1[1].wr_addr_bram[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[2].wr_addr_bram[2][0]_i_1 
       (.I0(\genblk1[2].wr_addr_bram_reg[2][3]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1[2].wr_addr_bram[2][1]_i_1 
       (.I0(\genblk1[2].wr_addr_bram_reg[2][3]_0 [0]),
        .I1(\genblk1[2].wr_addr_bram_reg[2][3]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \genblk1[2].wr_addr_bram[2][2]_i_1 
       (.I0(\genblk1[2].wr_addr_bram_reg[2][3]_0 [1]),
        .I1(\genblk1[2].wr_addr_bram_reg[2][3]_0 [0]),
        .I2(\genblk1[2].wr_addr_bram_reg[2][3]_0 [2]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \genblk1[2].wr_addr_bram[2][3]_i_1 
       (.I0(\genblk1[2].wr_addr_bram_reg[2][3]_0 [1]),
        .I1(\genblk1[2].wr_addr_bram_reg[2][3]_0 [0]),
        .I2(\genblk1[2].wr_addr_bram_reg[2][3]_0 [2]),
        .I3(valid_D[2]),
        .I4(\genblk1[2].wr_addr_bram_reg[2][3]_0 [3]),
        .I5(\genblk1[3].wr_addr_bram[3][3]_i_3_n_0 ),
        .O(\genblk1[2].wr_addr_bram[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \genblk1[2].wr_addr_bram[2][3]_i_2 
       (.I0(\genblk1[2].wr_addr_bram_reg[2][3]_0 [2]),
        .I1(\genblk1[2].wr_addr_bram_reg[2][3]_0 [0]),
        .I2(\genblk1[2].wr_addr_bram_reg[2][3]_0 [1]),
        .I3(\genblk1[2].wr_addr_bram_reg[2][3]_0 [3]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].wr_addr_bram_reg[2][0] 
       (.C(clkA),
        .CE(valid_D[2]),
        .D(p_0_in__0[0]),
        .Q(\genblk1[2].wr_addr_bram_reg[2][3]_0 [0]),
        .R(\genblk1[2].wr_addr_bram[2][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].wr_addr_bram_reg[2][1] 
       (.C(clkA),
        .CE(valid_D[2]),
        .D(p_0_in__0[1]),
        .Q(\genblk1[2].wr_addr_bram_reg[2][3]_0 [1]),
        .R(\genblk1[2].wr_addr_bram[2][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].wr_addr_bram_reg[2][2] 
       (.C(clkA),
        .CE(valid_D[2]),
        .D(p_0_in__0[2]),
        .Q(\genblk1[2].wr_addr_bram_reg[2][3]_0 [2]),
        .R(\genblk1[2].wr_addr_bram[2][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[2].wr_addr_bram_reg[2][3] 
       (.C(clkA),
        .CE(valid_D[2]),
        .D(p_0_in__0[3]),
        .Q(\genblk1[2].wr_addr_bram_reg[2][3]_0 [3]),
        .R(\genblk1[2].wr_addr_bram[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[3].wr_addr_bram[3][0]_i_1 
       (.I0(\genblk1[3].wr_addr_bram_reg[3][3]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1[3].wr_addr_bram[3][1]_i_1 
       (.I0(\genblk1[3].wr_addr_bram_reg[3][3]_0 [0]),
        .I1(\genblk1[3].wr_addr_bram_reg[3][3]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \genblk1[3].wr_addr_bram[3][2]_i_1 
       (.I0(\genblk1[3].wr_addr_bram_reg[3][3]_0 [1]),
        .I1(\genblk1[3].wr_addr_bram_reg[3][3]_0 [0]),
        .I2(\genblk1[3].wr_addr_bram_reg[3][3]_0 [2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \genblk1[3].wr_addr_bram[3][3]_i_1 
       (.I0(\genblk1[3].wr_addr_bram_reg[3][3]_0 [1]),
        .I1(\genblk1[3].wr_addr_bram_reg[3][3]_0 [0]),
        .I2(\genblk1[3].wr_addr_bram_reg[3][3]_0 [2]),
        .I3(valid_D[3]),
        .I4(\genblk1[3].wr_addr_bram_reg[3][3]_0 [3]),
        .I5(\genblk1[3].wr_addr_bram[3][3]_i_3_n_0 ),
        .O(\genblk1[3].wr_addr_bram[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \genblk1[3].wr_addr_bram[3][3]_i_2 
       (.I0(\genblk1[3].wr_addr_bram_reg[3][3]_0 [2]),
        .I1(\genblk1[3].wr_addr_bram_reg[3][3]_0 [0]),
        .I2(\genblk1[3].wr_addr_bram_reg[3][3]_0 [1]),
        .I3(\genblk1[3].wr_addr_bram_reg[3][3]_0 [3]),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk1[3].wr_addr_bram[3][3]_i_3 
       (.I0(\genblk1[3].wr_addr_bram_reg[3][0]_0 ),
        .I1(mm_rst_n),
        .O(\genblk1[3].wr_addr_bram[3][3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].wr_addr_bram_reg[3][0] 
       (.C(clkA),
        .CE(valid_D[3]),
        .D(p_0_in[0]),
        .Q(\genblk1[3].wr_addr_bram_reg[3][3]_0 [0]),
        .R(\genblk1[3].wr_addr_bram[3][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].wr_addr_bram_reg[3][1] 
       (.C(clkA),
        .CE(valid_D[3]),
        .D(p_0_in[1]),
        .Q(\genblk1[3].wr_addr_bram_reg[3][3]_0 [1]),
        .R(\genblk1[3].wr_addr_bram[3][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].wr_addr_bram_reg[3][2] 
       (.C(clkA),
        .CE(valid_D[3]),
        .D(p_0_in[2]),
        .Q(\genblk1[3].wr_addr_bram_reg[3][3]_0 [2]),
        .R(\genblk1[3].wr_addr_bram[3][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \genblk1[3].wr_addr_bram_reg[3][3] 
       (.C(clkA),
        .CE(valid_D[3]),
        .D(p_0_in[3]),
        .Q(\genblk1[3].wr_addr_bram_reg[3][3]_0 [3]),
        .R(\genblk1[3].wr_addr_bram[3][3]_i_1_n_0 ));
endmodule

(* D_W = "8" *) (* D_W_ACC = "16" *) (* ECO_CHECKSUM = "646f90ee" *) 
(* M = "8" *) (* N1 = "4" *) (* N2 = "4" *) 
(* NotValidForBitStream *)
module mm
   (mm_clk,
    mm_fclk,
    mm_rst_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tready,
    s_axis_s2mm_tvalid,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tready,
    m_axis_mm2s_tvalid);
  input mm_clk;
  input mm_fclk;
  input mm_rst_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tlast;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tvalid;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tvalid;

  wire \<const0> ;
  wire \<const1> ;
  wire A;
  wire B;
  wire done_multiply;
  wire enable_row_count_A_reg_n_0;
  wire init;
  wire [15:0]\^m_axis_mm2s_tdata ;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm_clk;
  wire mm_fclk;
  wire mm_rst_n;
  wire [7:0]out_a;
  wire [7:0]out_b;
  wire [0:0]p_2_out;
  wire patch;
  wire \patch[0]_i_10_n_0 ;
  wire \patch[0]_i_11_n_0 ;
  wire \patch[0]_i_12_n_0 ;
  wire \patch[0]_i_13_n_0 ;
  wire \patch[0]_i_4_n_0 ;
  wire \patch[0]_i_5_n_0 ;
  wire \patch[0]_i_7_n_0 ;
  wire \patch[0]_i_8_n_0 ;
  wire \patch[0]_i_9_n_0 ;
  wire [31:0]patch_reg;
  wire \patch_reg[0]_i_3_n_0 ;
  wire \patch_reg[0]_i_3_n_4 ;
  wire \patch_reg[0]_i_3_n_5 ;
  wire \patch_reg[0]_i_3_n_6 ;
  wire \patch_reg[0]_i_3_n_7 ;
  wire \patch_reg[12]_i_1_n_0 ;
  wire \patch_reg[12]_i_1_n_4 ;
  wire \patch_reg[12]_i_1_n_5 ;
  wire \patch_reg[12]_i_1_n_6 ;
  wire \patch_reg[12]_i_1_n_7 ;
  wire \patch_reg[16]_i_1_n_0 ;
  wire \patch_reg[16]_i_1_n_4 ;
  wire \patch_reg[16]_i_1_n_5 ;
  wire \patch_reg[16]_i_1_n_6 ;
  wire \patch_reg[16]_i_1_n_7 ;
  wire \patch_reg[20]_i_1_n_0 ;
  wire \patch_reg[20]_i_1_n_4 ;
  wire \patch_reg[20]_i_1_n_5 ;
  wire \patch_reg[20]_i_1_n_6 ;
  wire \patch_reg[20]_i_1_n_7 ;
  wire \patch_reg[24]_i_1_n_0 ;
  wire \patch_reg[24]_i_1_n_4 ;
  wire \patch_reg[24]_i_1_n_5 ;
  wire \patch_reg[24]_i_1_n_6 ;
  wire \patch_reg[24]_i_1_n_7 ;
  wire \patch_reg[28]_i_1_n_4 ;
  wire \patch_reg[28]_i_1_n_5 ;
  wire \patch_reg[28]_i_1_n_6 ;
  wire \patch_reg[28]_i_1_n_7 ;
  wire \patch_reg[4]_i_1_n_0 ;
  wire \patch_reg[4]_i_1_n_4 ;
  wire \patch_reg[4]_i_1_n_5 ;
  wire \patch_reg[4]_i_1_n_6 ;
  wire \patch_reg[4]_i_1_n_7 ;
  wire \patch_reg[8]_i_1_n_0 ;
  wire \patch_reg[8]_i_1_n_4 ;
  wire \patch_reg[8]_i_1_n_5 ;
  wire \patch_reg[8]_i_1_n_6 ;
  wire \patch_reg[8]_i_1_n_7 ;
  wire [2:0]pixel_cntr_A;
  wire rst;
  wire s2mm_inst_n_0;
  wire s2mm_inst_n_1;
  wire s2mm_inst_n_10;
  wire s2mm_inst_n_100;
  wire s2mm_inst_n_101;
  wire s2mm_inst_n_102;
  wire s2mm_inst_n_103;
  wire s2mm_inst_n_104;
  wire s2mm_inst_n_105;
  wire s2mm_inst_n_106;
  wire s2mm_inst_n_107;
  wire s2mm_inst_n_108;
  wire s2mm_inst_n_109;
  wire s2mm_inst_n_11;
  wire s2mm_inst_n_110;
  wire s2mm_inst_n_111;
  wire s2mm_inst_n_112;
  wire s2mm_inst_n_113;
  wire s2mm_inst_n_114;
  wire s2mm_inst_n_115;
  wire s2mm_inst_n_116;
  wire s2mm_inst_n_117;
  wire s2mm_inst_n_118;
  wire s2mm_inst_n_119;
  wire s2mm_inst_n_12;
  wire s2mm_inst_n_120;
  wire s2mm_inst_n_121;
  wire s2mm_inst_n_122;
  wire s2mm_inst_n_123;
  wire s2mm_inst_n_124;
  wire s2mm_inst_n_125;
  wire s2mm_inst_n_126;
  wire s2mm_inst_n_127;
  wire s2mm_inst_n_128;
  wire s2mm_inst_n_129;
  wire s2mm_inst_n_13;
  wire s2mm_inst_n_130;
  wire s2mm_inst_n_131;
  wire s2mm_inst_n_132;
  wire s2mm_inst_n_133;
  wire s2mm_inst_n_134;
  wire s2mm_inst_n_135;
  wire s2mm_inst_n_136;
  wire s2mm_inst_n_137;
  wire s2mm_inst_n_138;
  wire s2mm_inst_n_139;
  wire s2mm_inst_n_14;
  wire s2mm_inst_n_140;
  wire s2mm_inst_n_141;
  wire s2mm_inst_n_142;
  wire s2mm_inst_n_143;
  wire s2mm_inst_n_144;
  wire s2mm_inst_n_145;
  wire s2mm_inst_n_146;
  wire s2mm_inst_n_147;
  wire s2mm_inst_n_148;
  wire s2mm_inst_n_149;
  wire s2mm_inst_n_15;
  wire s2mm_inst_n_150;
  wire s2mm_inst_n_151;
  wire s2mm_inst_n_152;
  wire s2mm_inst_n_153;
  wire s2mm_inst_n_154;
  wire s2mm_inst_n_155;
  wire s2mm_inst_n_156;
  wire s2mm_inst_n_157;
  wire s2mm_inst_n_158;
  wire s2mm_inst_n_159;
  wire s2mm_inst_n_16;
  wire s2mm_inst_n_160;
  wire s2mm_inst_n_161;
  wire s2mm_inst_n_162;
  wire s2mm_inst_n_163;
  wire s2mm_inst_n_164;
  wire s2mm_inst_n_165;
  wire s2mm_inst_n_166;
  wire s2mm_inst_n_167;
  wire s2mm_inst_n_168;
  wire s2mm_inst_n_169;
  wire s2mm_inst_n_17;
  wire s2mm_inst_n_170;
  wire s2mm_inst_n_171;
  wire s2mm_inst_n_172;
  wire s2mm_inst_n_173;
  wire s2mm_inst_n_174;
  wire s2mm_inst_n_175;
  wire s2mm_inst_n_176;
  wire s2mm_inst_n_177;
  wire s2mm_inst_n_178;
  wire s2mm_inst_n_179;
  wire s2mm_inst_n_18;
  wire s2mm_inst_n_180;
  wire s2mm_inst_n_181;
  wire s2mm_inst_n_182;
  wire s2mm_inst_n_183;
  wire s2mm_inst_n_184;
  wire s2mm_inst_n_185;
  wire s2mm_inst_n_186;
  wire s2mm_inst_n_187;
  wire s2mm_inst_n_188;
  wire s2mm_inst_n_189;
  wire s2mm_inst_n_19;
  wire s2mm_inst_n_190;
  wire s2mm_inst_n_191;
  wire s2mm_inst_n_192;
  wire s2mm_inst_n_193;
  wire s2mm_inst_n_194;
  wire s2mm_inst_n_195;
  wire s2mm_inst_n_196;
  wire s2mm_inst_n_197;
  wire s2mm_inst_n_198;
  wire s2mm_inst_n_199;
  wire s2mm_inst_n_20;
  wire s2mm_inst_n_200;
  wire s2mm_inst_n_201;
  wire s2mm_inst_n_202;
  wire s2mm_inst_n_203;
  wire s2mm_inst_n_204;
  wire s2mm_inst_n_205;
  wire s2mm_inst_n_206;
  wire s2mm_inst_n_207;
  wire s2mm_inst_n_208;
  wire s2mm_inst_n_209;
  wire s2mm_inst_n_21;
  wire s2mm_inst_n_210;
  wire s2mm_inst_n_211;
  wire s2mm_inst_n_212;
  wire s2mm_inst_n_213;
  wire s2mm_inst_n_214;
  wire s2mm_inst_n_215;
  wire s2mm_inst_n_216;
  wire s2mm_inst_n_217;
  wire s2mm_inst_n_218;
  wire s2mm_inst_n_219;
  wire s2mm_inst_n_22;
  wire s2mm_inst_n_220;
  wire s2mm_inst_n_221;
  wire s2mm_inst_n_222;
  wire s2mm_inst_n_223;
  wire s2mm_inst_n_224;
  wire s2mm_inst_n_225;
  wire s2mm_inst_n_226;
  wire s2mm_inst_n_227;
  wire s2mm_inst_n_228;
  wire s2mm_inst_n_229;
  wire s2mm_inst_n_23;
  wire s2mm_inst_n_230;
  wire s2mm_inst_n_231;
  wire s2mm_inst_n_232;
  wire s2mm_inst_n_233;
  wire s2mm_inst_n_234;
  wire s2mm_inst_n_235;
  wire s2mm_inst_n_236;
  wire s2mm_inst_n_237;
  wire s2mm_inst_n_238;
  wire s2mm_inst_n_239;
  wire s2mm_inst_n_24;
  wire s2mm_inst_n_240;
  wire s2mm_inst_n_241;
  wire s2mm_inst_n_242;
  wire s2mm_inst_n_243;
  wire s2mm_inst_n_244;
  wire s2mm_inst_n_245;
  wire s2mm_inst_n_246;
  wire s2mm_inst_n_247;
  wire s2mm_inst_n_248;
  wire s2mm_inst_n_249;
  wire s2mm_inst_n_25;
  wire s2mm_inst_n_250;
  wire s2mm_inst_n_251;
  wire s2mm_inst_n_252;
  wire s2mm_inst_n_253;
  wire s2mm_inst_n_254;
  wire s2mm_inst_n_255;
  wire s2mm_inst_n_256;
  wire s2mm_inst_n_257;
  wire s2mm_inst_n_258;
  wire s2mm_inst_n_259;
  wire s2mm_inst_n_26;
  wire s2mm_inst_n_260;
  wire s2mm_inst_n_261;
  wire s2mm_inst_n_262;
  wire s2mm_inst_n_263;
  wire s2mm_inst_n_264;
  wire s2mm_inst_n_265;
  wire s2mm_inst_n_266;
  wire s2mm_inst_n_267;
  wire s2mm_inst_n_268;
  wire s2mm_inst_n_269;
  wire s2mm_inst_n_27;
  wire s2mm_inst_n_270;
  wire s2mm_inst_n_271;
  wire s2mm_inst_n_272;
  wire s2mm_inst_n_273;
  wire s2mm_inst_n_274;
  wire s2mm_inst_n_275;
  wire s2mm_inst_n_276;
  wire s2mm_inst_n_277;
  wire s2mm_inst_n_278;
  wire s2mm_inst_n_279;
  wire s2mm_inst_n_28;
  wire s2mm_inst_n_280;
  wire s2mm_inst_n_281;
  wire s2mm_inst_n_282;
  wire s2mm_inst_n_29;
  wire s2mm_inst_n_30;
  wire s2mm_inst_n_31;
  wire s2mm_inst_n_32;
  wire s2mm_inst_n_33;
  wire s2mm_inst_n_34;
  wire s2mm_inst_n_35;
  wire s2mm_inst_n_36;
  wire s2mm_inst_n_37;
  wire s2mm_inst_n_38;
  wire s2mm_inst_n_39;
  wire s2mm_inst_n_4;
  wire s2mm_inst_n_40;
  wire s2mm_inst_n_41;
  wire s2mm_inst_n_42;
  wire s2mm_inst_n_43;
  wire s2mm_inst_n_44;
  wire s2mm_inst_n_45;
  wire s2mm_inst_n_46;
  wire s2mm_inst_n_47;
  wire s2mm_inst_n_48;
  wire s2mm_inst_n_49;
  wire s2mm_inst_n_5;
  wire s2mm_inst_n_50;
  wire s2mm_inst_n_51;
  wire s2mm_inst_n_52;
  wire s2mm_inst_n_53;
  wire s2mm_inst_n_54;
  wire s2mm_inst_n_55;
  wire s2mm_inst_n_56;
  wire s2mm_inst_n_57;
  wire s2mm_inst_n_58;
  wire s2mm_inst_n_59;
  wire s2mm_inst_n_6;
  wire s2mm_inst_n_60;
  wire s2mm_inst_n_61;
  wire s2mm_inst_n_62;
  wire s2mm_inst_n_63;
  wire s2mm_inst_n_64;
  wire s2mm_inst_n_65;
  wire s2mm_inst_n_66;
  wire s2mm_inst_n_67;
  wire s2mm_inst_n_68;
  wire s2mm_inst_n_69;
  wire s2mm_inst_n_7;
  wire s2mm_inst_n_70;
  wire s2mm_inst_n_71;
  wire s2mm_inst_n_72;
  wire s2mm_inst_n_73;
  wire s2mm_inst_n_74;
  wire s2mm_inst_n_75;
  wire s2mm_inst_n_76;
  wire s2mm_inst_n_77;
  wire s2mm_inst_n_78;
  wire s2mm_inst_n_79;
  wire s2mm_inst_n_8;
  wire s2mm_inst_n_80;
  wire s2mm_inst_n_81;
  wire s2mm_inst_n_82;
  wire s2mm_inst_n_83;
  wire s2mm_inst_n_84;
  wire s2mm_inst_n_85;
  wire s2mm_inst_n_86;
  wire s2mm_inst_n_87;
  wire s2mm_inst_n_88;
  wire s2mm_inst_n_89;
  wire s2mm_inst_n_9;
  wire s2mm_inst_n_90;
  wire s2mm_inst_n_91;
  wire s2mm_inst_n_92;
  wire s2mm_inst_n_93;
  wire s2mm_inst_n_94;
  wire s2mm_inst_n_95;
  wire s2mm_inst_n_96;
  wire s2mm_inst_n_97;
  wire s2mm_inst_n_98;
  wire s2mm_inst_n_99;
  wire [31:0]s_axis_s2mm_tdata;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire systolic_inst_n_1;
  wire systolic_inst_n_10;
  wire systolic_inst_n_100;
  wire systolic_inst_n_101;
  wire systolic_inst_n_102;
  wire systolic_inst_n_103;
  wire systolic_inst_n_104;
  wire systolic_inst_n_105;
  wire systolic_inst_n_106;
  wire systolic_inst_n_107;
  wire systolic_inst_n_108;
  wire systolic_inst_n_109;
  wire systolic_inst_n_11;
  wire systolic_inst_n_110;
  wire systolic_inst_n_111;
  wire systolic_inst_n_112;
  wire systolic_inst_n_113;
  wire systolic_inst_n_114;
  wire systolic_inst_n_115;
  wire systolic_inst_n_116;
  wire systolic_inst_n_117;
  wire systolic_inst_n_118;
  wire systolic_inst_n_119;
  wire systolic_inst_n_12;
  wire systolic_inst_n_120;
  wire systolic_inst_n_121;
  wire systolic_inst_n_122;
  wire systolic_inst_n_123;
  wire systolic_inst_n_124;
  wire systolic_inst_n_125;
  wire systolic_inst_n_126;
  wire systolic_inst_n_127;
  wire systolic_inst_n_128;
  wire systolic_inst_n_129;
  wire systolic_inst_n_13;
  wire systolic_inst_n_130;
  wire systolic_inst_n_131;
  wire systolic_inst_n_132;
  wire systolic_inst_n_133;
  wire systolic_inst_n_134;
  wire systolic_inst_n_135;
  wire systolic_inst_n_136;
  wire systolic_inst_n_137;
  wire systolic_inst_n_138;
  wire systolic_inst_n_139;
  wire systolic_inst_n_14;
  wire systolic_inst_n_140;
  wire systolic_inst_n_141;
  wire systolic_inst_n_142;
  wire systolic_inst_n_143;
  wire systolic_inst_n_144;
  wire systolic_inst_n_145;
  wire systolic_inst_n_146;
  wire systolic_inst_n_147;
  wire systolic_inst_n_148;
  wire systolic_inst_n_149;
  wire systolic_inst_n_15;
  wire systolic_inst_n_150;
  wire systolic_inst_n_151;
  wire systolic_inst_n_152;
  wire systolic_inst_n_153;
  wire systolic_inst_n_154;
  wire systolic_inst_n_155;
  wire systolic_inst_n_156;
  wire systolic_inst_n_157;
  wire systolic_inst_n_158;
  wire systolic_inst_n_159;
  wire systolic_inst_n_16;
  wire systolic_inst_n_160;
  wire systolic_inst_n_161;
  wire systolic_inst_n_162;
  wire systolic_inst_n_163;
  wire systolic_inst_n_164;
  wire systolic_inst_n_165;
  wire systolic_inst_n_166;
  wire systolic_inst_n_17;
  wire systolic_inst_n_3;
  wire systolic_inst_n_32;
  wire systolic_inst_n_33;
  wire systolic_inst_n_34;
  wire systolic_inst_n_4;
  wire systolic_inst_n_43;
  wire systolic_inst_n_44;
  wire systolic_inst_n_45;
  wire systolic_inst_n_46;
  wire systolic_inst_n_47;
  wire systolic_inst_n_48;
  wire systolic_inst_n_49;
  wire systolic_inst_n_5;
  wire systolic_inst_n_50;
  wire systolic_inst_n_51;
  wire systolic_inst_n_52;
  wire systolic_inst_n_53;
  wire systolic_inst_n_54;
  wire systolic_inst_n_55;
  wire systolic_inst_n_56;
  wire systolic_inst_n_57;
  wire systolic_inst_n_58;
  wire systolic_inst_n_59;
  wire systolic_inst_n_6;
  wire systolic_inst_n_60;
  wire systolic_inst_n_61;
  wire systolic_inst_n_62;
  wire systolic_inst_n_63;
  wire systolic_inst_n_64;
  wire systolic_inst_n_65;
  wire systolic_inst_n_66;
  wire systolic_inst_n_67;
  wire systolic_inst_n_68;
  wire systolic_inst_n_69;
  wire systolic_inst_n_7;
  wire systolic_inst_n_70;
  wire systolic_inst_n_71;
  wire systolic_inst_n_79;
  wire systolic_inst_n_8;
  wire systolic_inst_n_80;
  wire systolic_inst_n_81;
  wire systolic_inst_n_82;
  wire systolic_inst_n_83;
  wire systolic_inst_n_84;
  wire systolic_inst_n_85;
  wire systolic_inst_n_86;
  wire systolic_inst_n_87;
  wire systolic_inst_n_88;
  wire systolic_inst_n_89;
  wire systolic_inst_n_9;
  wire systolic_inst_n_90;
  wire systolic_inst_n_91;
  wire systolic_inst_n_92;
  wire systolic_inst_n_93;
  wire systolic_inst_n_94;
  wire systolic_inst_n_95;
  wire systolic_inst_n_96;
  wire systolic_inst_n_97;
  wire systolic_inst_n_98;
  wire systolic_inst_n_99;
  wire [3:0]valid_D;
  wire [3:0]wr_en_D_bram;
  wire [2:0]\NLW_patch_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_patch_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_patch_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_patch_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_patch_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_patch_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_patch_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_patch_reg[8]_i_1_CO_UNCONNECTED ;

initial begin
 $sdf_annotate("post-par.sdf",,,,"tool_control");
end
  assign m_axis_mm2s_tdata[31] = \<const0> ;
  assign m_axis_mm2s_tdata[30] = \<const0> ;
  assign m_axis_mm2s_tdata[29] = \<const0> ;
  assign m_axis_mm2s_tdata[28] = \<const0> ;
  assign m_axis_mm2s_tdata[27] = \<const0> ;
  assign m_axis_mm2s_tdata[26] = \<const0> ;
  assign m_axis_mm2s_tdata[25] = \<const0> ;
  assign m_axis_mm2s_tdata[24] = \<const0> ;
  assign m_axis_mm2s_tdata[23] = \<const0> ;
  assign m_axis_mm2s_tdata[22] = \<const0> ;
  assign m_axis_mm2s_tdata[21] = \<const0> ;
  assign m_axis_mm2s_tdata[20] = \<const0> ;
  assign m_axis_mm2s_tdata[19] = \<const0> ;
  assign m_axis_mm2s_tdata[18] = \<const0> ;
  assign m_axis_mm2s_tdata[17] = \<const0> ;
  assign m_axis_mm2s_tdata[16] = \<const0> ;
  assign m_axis_mm2s_tdata[15:0] = \^m_axis_mm2s_tdata [15:0];
  assign m_axis_mm2s_tkeep[3] = \<const1> ;
  assign m_axis_mm2s_tkeep[2] = \<const1> ;
  assign m_axis_mm2s_tkeep[1] = \<const1> ;
  assign m_axis_mm2s_tkeep[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    enable_row_count_A_reg
       (.C(mm_fclk),
        .CE(1'b1),
        .D(systolic_inst_n_98),
        .Q(enable_row_count_A_reg_n_0),
        .R(1'b0));
  mm2s mm2s_inst
       (.CLK(mm_clk),
        .Q({systolic_inst_n_103,systolic_inst_n_104,systolic_inst_n_105,systolic_inst_n_106,systolic_inst_n_107,systolic_inst_n_108,systolic_inst_n_109,systolic_inst_n_110,systolic_inst_n_111,systolic_inst_n_112,systolic_inst_n_113,systolic_inst_n_114,systolic_inst_n_115,systolic_inst_n_116,systolic_inst_n_117,systolic_inst_n_118}),
        .SR(rst),
        .clkA(mm_fclk),
        .done_multiply(done_multiply),
        .\doutB_reg[13] ({systolic_inst_n_119,systolic_inst_n_120,systolic_inst_n_121,systolic_inst_n_122,systolic_inst_n_123,systolic_inst_n_124,systolic_inst_n_125,systolic_inst_n_126,systolic_inst_n_127,systolic_inst_n_128,systolic_inst_n_129,systolic_inst_n_130,systolic_inst_n_131,systolic_inst_n_132,systolic_inst_n_133,systolic_inst_n_134}),
        .\doutB_reg[13]_0 ({systolic_inst_n_135,systolic_inst_n_136,systolic_inst_n_137,systolic_inst_n_138,systolic_inst_n_139,systolic_inst_n_140,systolic_inst_n_141,systolic_inst_n_142,systolic_inst_n_143,systolic_inst_n_144,systolic_inst_n_145,systolic_inst_n_146,systolic_inst_n_147,systolic_inst_n_148,systolic_inst_n_149,systolic_inst_n_150}),
        .\doutB_reg[13]_1 ({systolic_inst_n_151,systolic_inst_n_152,systolic_inst_n_153,systolic_inst_n_154,systolic_inst_n_155,systolic_inst_n_156,systolic_inst_n_157,systolic_inst_n_158,systolic_inst_n_159,systolic_inst_n_160,systolic_inst_n_161,systolic_inst_n_162,systolic_inst_n_163,systolic_inst_n_164,systolic_inst_n_165,systolic_inst_n_166}),
        .lopt(mm_fclk),
        .m_axis_mm2s_tdata(\^m_axis_mm2s_tdata ),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm_rst_n(mm_rst_n),
        .valid_D(valid_D),
        .wr_en_D_bram(wr_en_D_bram));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \patch[0]_i_10 
       (.I0(patch_reg[28]),
        .I1(patch_reg[29]),
        .I2(patch_reg[31]),
        .I3(patch_reg[30]),
        .O(\patch[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \patch[0]_i_11 
       (.I0(patch_reg[7]),
        .I1(patch_reg[6]),
        .I2(patch_reg[5]),
        .I3(patch_reg[4]),
        .O(\patch[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \patch[0]_i_12 
       (.I0(patch_reg[0]),
        .I1(patch_reg[1]),
        .I2(patch_reg[3]),
        .I3(patch_reg[2]),
        .O(\patch[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \patch[0]_i_13 
       (.I0(patch_reg[11]),
        .I1(patch_reg[10]),
        .I2(patch_reg[9]),
        .I3(patch_reg[8]),
        .O(\patch[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \patch[0]_i_4 
       (.I0(patch_reg[19]),
        .I1(patch_reg[18]),
        .I2(patch_reg[17]),
        .I3(patch_reg[16]),
        .I4(\patch[0]_i_9_n_0 ),
        .O(\patch[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \patch[0]_i_5 
       (.I0(patch_reg[27]),
        .I1(patch_reg[26]),
        .I2(patch_reg[25]),
        .I3(patch_reg[24]),
        .I4(\patch[0]_i_10_n_0 ),
        .O(\patch[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \patch[0]_i_7 
       (.I0(patch_reg[12]),
        .I1(patch_reg[13]),
        .I2(patch_reg[14]),
        .I3(patch_reg[15]),
        .I4(\patch[0]_i_13_n_0 ),
        .O(\patch[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \patch[0]_i_8 
       (.I0(patch_reg[0]),
        .O(\patch[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \patch[0]_i_9 
       (.I0(patch_reg[20]),
        .I1(patch_reg[21]),
        .I2(patch_reg[22]),
        .I3(patch_reg[23]),
        .O(\patch[0]_i_9_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[0] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[0]_i_3_n_7 ),
        .Q(patch_reg[0]),
        .S(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\patch_reg[0]_i_3_n_0 ,\NLW_patch_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\patch_reg[0]_i_3_n_4 ,\patch_reg[0]_i_3_n_5 ,\patch_reg[0]_i_3_n_6 ,\patch_reg[0]_i_3_n_7 }),
        .S({patch_reg[3:1],\patch[0]_i_8_n_0 }));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[10] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[8]_i_1_n_5 ),
        .Q(patch_reg[10]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[11] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[8]_i_1_n_4 ),
        .Q(patch_reg[11]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[12] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[12]_i_1_n_7 ),
        .Q(patch_reg[12]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[12]_i_1 
       (.CI(\patch_reg[8]_i_1_n_0 ),
        .CO({\patch_reg[12]_i_1_n_0 ,\NLW_patch_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\patch_reg[12]_i_1_n_4 ,\patch_reg[12]_i_1_n_5 ,\patch_reg[12]_i_1_n_6 ,\patch_reg[12]_i_1_n_7 }),
        .S(patch_reg[15:12]));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[13] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[12]_i_1_n_6 ),
        .Q(patch_reg[13]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[14] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[12]_i_1_n_5 ),
        .Q(patch_reg[14]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[15] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[12]_i_1_n_4 ),
        .Q(patch_reg[15]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[16] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[16]_i_1_n_7 ),
        .Q(patch_reg[16]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[16]_i_1 
       (.CI(\patch_reg[12]_i_1_n_0 ),
        .CO({\patch_reg[16]_i_1_n_0 ,\NLW_patch_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\patch_reg[16]_i_1_n_4 ,\patch_reg[16]_i_1_n_5 ,\patch_reg[16]_i_1_n_6 ,\patch_reg[16]_i_1_n_7 }),
        .S(patch_reg[19:16]));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[17] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[16]_i_1_n_6 ),
        .Q(patch_reg[17]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[18] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[16]_i_1_n_5 ),
        .Q(patch_reg[18]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[19] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[16]_i_1_n_4 ),
        .Q(patch_reg[19]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[1] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[0]_i_3_n_6 ),
        .Q(patch_reg[1]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[20] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[20]_i_1_n_7 ),
        .Q(patch_reg[20]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[20]_i_1 
       (.CI(\patch_reg[16]_i_1_n_0 ),
        .CO({\patch_reg[20]_i_1_n_0 ,\NLW_patch_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\patch_reg[20]_i_1_n_4 ,\patch_reg[20]_i_1_n_5 ,\patch_reg[20]_i_1_n_6 ,\patch_reg[20]_i_1_n_7 }),
        .S(patch_reg[23:20]));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[21] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[20]_i_1_n_6 ),
        .Q(patch_reg[21]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[22] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[20]_i_1_n_5 ),
        .Q(patch_reg[22]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[23] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[20]_i_1_n_4 ),
        .Q(patch_reg[23]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[24] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[24]_i_1_n_7 ),
        .Q(patch_reg[24]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[24]_i_1 
       (.CI(\patch_reg[20]_i_1_n_0 ),
        .CO({\patch_reg[24]_i_1_n_0 ,\NLW_patch_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\patch_reg[24]_i_1_n_4 ,\patch_reg[24]_i_1_n_5 ,\patch_reg[24]_i_1_n_6 ,\patch_reg[24]_i_1_n_7 }),
        .S(patch_reg[27:24]));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[25] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[24]_i_1_n_6 ),
        .Q(patch_reg[25]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[26] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[24]_i_1_n_5 ),
        .Q(patch_reg[26]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[27] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[24]_i_1_n_4 ),
        .Q(patch_reg[27]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[28] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[28]_i_1_n_7 ),
        .Q(patch_reg[28]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[28]_i_1 
       (.CI(\patch_reg[24]_i_1_n_0 ),
        .CO(\NLW_patch_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\patch_reg[28]_i_1_n_4 ,\patch_reg[28]_i_1_n_5 ,\patch_reg[28]_i_1_n_6 ,\patch_reg[28]_i_1_n_7 }),
        .S(patch_reg[31:28]));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[29] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[28]_i_1_n_6 ),
        .Q(patch_reg[29]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[2] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[0]_i_3_n_5 ),
        .Q(patch_reg[2]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[30] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[28]_i_1_n_5 ),
        .Q(patch_reg[30]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[31] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[28]_i_1_n_4 ),
        .Q(patch_reg[31]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[3] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[0]_i_3_n_4 ),
        .Q(patch_reg[3]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[4] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[4]_i_1_n_7 ),
        .Q(patch_reg[4]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[4]_i_1 
       (.CI(\patch_reg[0]_i_3_n_0 ),
        .CO({\patch_reg[4]_i_1_n_0 ,\NLW_patch_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\patch_reg[4]_i_1_n_4 ,\patch_reg[4]_i_1_n_5 ,\patch_reg[4]_i_1_n_6 ,\patch_reg[4]_i_1_n_7 }),
        .S(patch_reg[7:4]));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[5] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[4]_i_1_n_6 ),
        .Q(patch_reg[5]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[6] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[4]_i_1_n_5 ),
        .Q(patch_reg[6]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[7] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[4]_i_1_n_4 ),
        .Q(patch_reg[7]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[8] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[8]_i_1_n_7 ),
        .Q(patch_reg[8]),
        .R(systolic_inst_n_102));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \patch_reg[8]_i_1 
       (.CI(\patch_reg[4]_i_1_n_0 ),
        .CO({\patch_reg[8]_i_1_n_0 ,\NLW_patch_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\patch_reg[8]_i_1_n_4 ,\patch_reg[8]_i_1_n_5 ,\patch_reg[8]_i_1_n_6 ,\patch_reg[8]_i_1_n_7 }),
        .S(patch_reg[11:8]));
  (* OPT_MODIFIED = "RETARGET " *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \patch_reg[9] 
       (.C(mm_fclk),
        .CE(patch),
        .D(\patch_reg[8]_i_1_n_6 ),
        .Q(patch_reg[9]),
        .R(systolic_inst_n_102));
  s2mm s2mm_inst
       (.A({s2mm_inst_n_8,s2mm_inst_n_9,s2mm_inst_n_10,s2mm_inst_n_11,s2mm_inst_n_12,s2mm_inst_n_13,s2mm_inst_n_14,s2mm_inst_n_15}),
        .ADDRA(B),
        .B({s2mm_inst_n_16,s2mm_inst_n_17,s2mm_inst_n_18,s2mm_inst_n_19,s2mm_inst_n_20,s2mm_inst_n_21,s2mm_inst_n_22,s2mm_inst_n_23}),
        .CO(systolic_inst_n_5),
        .DI({s2mm_inst_n_4,s2mm_inst_n_5,s2mm_inst_n_6,s2mm_inst_n_7}),
        .E(s2mm_inst_n_0),
        .O(systolic_inst_n_4),
        .Q({systolic_inst_n_99,systolic_inst_n_100,systolic_inst_n_101}),
        .S({s2mm_inst_n_26,s2mm_inst_n_27,s2mm_inst_n_28,s2mm_inst_n_29}),
        .SR(rst),
        .buffer_out0__0_carry(systolic_inst_n_71),
        .buffer_out0__0_carry_0(systolic_inst_n_80),
        .buffer_out0__0_carry_1(systolic_inst_n_89),
        .buffer_out0__0_carry__0(out_a),
        .buffer_out0__0_carry__0_0({systolic_inst_n_47,systolic_inst_n_48,systolic_inst_n_49,systolic_inst_n_50,systolic_inst_n_51,systolic_inst_n_52,systolic_inst_n_53,systolic_inst_n_54}),
        .buffer_out0__0_carry__0_1({systolic_inst_n_59,systolic_inst_n_60,systolic_inst_n_61,systolic_inst_n_62,systolic_inst_n_63,systolic_inst_n_64,systolic_inst_n_65,systolic_inst_n_66}),
        .buffer_out0__0_carry__0_2(systolic_inst_n_43),
        .buffer_out0__0_carry__0_3(systolic_inst_n_44),
        .buffer_out0__0_carry__0_4(systolic_inst_n_55),
        .buffer_out0__0_carry__0_5(systolic_inst_n_56),
        .buffer_out0__0_carry__0_6(systolic_inst_n_67),
        .buffer_out0__0_carry__0_7(systolic_inst_n_68),
        .buffer_out0__30_carry(systolic_inst_n_79),
        .buffer_out0__30_carry_0(systolic_inst_n_88),
        .buffer_out0__30_carry_1(systolic_inst_n_97),
        .buffer_out0__30_carry__0(systolic_inst_n_45),
        .buffer_out0__30_carry__0_0(systolic_inst_n_46),
        .buffer_out0__30_carry__0_1(systolic_inst_n_57),
        .buffer_out0__30_carry__0_2(systolic_inst_n_58),
        .buffer_out0__30_carry__0_3(systolic_inst_n_69),
        .buffer_out0__30_carry__0_4(systolic_inst_n_70),
        .buffer_out0__60_carry__0(systolic_inst_n_32),
        .buffer_out0__60_carry__0_0(systolic_inst_n_8),
        .buffer_out0__60_carry__0_1(systolic_inst_n_33),
        .buffer_out0__60_carry__0_2(systolic_inst_n_34),
        .buffer_out0__60_carry__1({systolic_inst_n_6,systolic_inst_n_7}),
        .buffer_out0__60_carry__1_0({systolic_inst_n_13,systolic_inst_n_14}),
        .buffer_out0__60_carry__1_1(systolic_inst_n_12),
        .buffer_out0__60_carry__1_i_8({systolic_inst_n_9,systolic_inst_n_10,systolic_inst_n_11}),
        .buffer_out0__60_carry__2({out_b[7],out_b[5:0]}),
        .buffer_out0__60_carry__2_0(systolic_inst_n_15),
        .buffer_out0__60_carry__2_1({systolic_inst_n_81,systolic_inst_n_82,systolic_inst_n_83,systolic_inst_n_84,systolic_inst_n_85,systolic_inst_n_86,systolic_inst_n_87}),
        .buffer_out0__60_carry__2_2(systolic_inst_n_16),
        .buffer_out0__60_carry__2_3({systolic_inst_n_90,systolic_inst_n_91,systolic_inst_n_92,systolic_inst_n_93,systolic_inst_n_94,systolic_inst_n_95,systolic_inst_n_96}),
        .buffer_out0__60_carry__2_4(systolic_inst_n_17),
        .clkA(mm_fclk),
        .clkA0_in(mm_clk),
        .\doutB_reg[0] ({s2mm_inst_n_30,s2mm_inst_n_31,s2mm_inst_n_32}),
        .\doutB_reg[0]_0 ({s2mm_inst_n_227,s2mm_inst_n_228}),
        .\doutB_reg[0]_1 (s2mm_inst_n_229),
        .\doutB_reg[0]_2 (s2mm_inst_n_232),
        .\doutB_reg[0]_3 ({s2mm_inst_n_238,s2mm_inst_n_239}),
        .\doutB_reg[0]_4 (s2mm_inst_n_240),
        .\doutB_reg[0]_5 (s2mm_inst_n_243),
        .\doutB_reg[0]_6 ({s2mm_inst_n_249,s2mm_inst_n_250}),
        .\doutB_reg[0]_7 (s2mm_inst_n_251),
        .\doutB_reg[0]_8 (s2mm_inst_n_254),
        .\doutB_reg[1] ({s2mm_inst_n_24,s2mm_inst_n_25}),
        .\doutB_reg[1]_0 ({s2mm_inst_n_66,s2mm_inst_n_67}),
        .\doutB_reg[1]_1 (s2mm_inst_n_68),
        .\doutB_reg[1]_10 ({s2mm_inst_n_230,s2mm_inst_n_231}),
        .\doutB_reg[1]_11 ({s2mm_inst_n_241,s2mm_inst_n_242}),
        .\doutB_reg[1]_12 ({s2mm_inst_n_252,s2mm_inst_n_253}),
        .\doutB_reg[1]_2 ({s2mm_inst_n_89,s2mm_inst_n_90}),
        .\doutB_reg[1]_3 (s2mm_inst_n_91),
        .\doutB_reg[1]_4 ({s2mm_inst_n_112,s2mm_inst_n_113}),
        .\doutB_reg[1]_5 (s2mm_inst_n_114),
        .\doutB_reg[1]_6 (s2mm_inst_n_142),
        .\doutB_reg[1]_7 (s2mm_inst_n_170),
        .\doutB_reg[1]_8 (s2mm_inst_n_198),
        .\doutB_reg[1]_9 ({s2mm_inst_n_210,s2mm_inst_n_211,s2mm_inst_n_212,s2mm_inst_n_213}),
        .\doutB_reg[2] ({s2mm_inst_n_39,s2mm_inst_n_40,s2mm_inst_n_41,s2mm_inst_n_42}),
        .\doutB_reg[2]_0 (s2mm_inst_n_57),
        .\doutB_reg[2]_1 (s2mm_inst_n_80),
        .\doutB_reg[2]_2 (s2mm_inst_n_103),
        .\doutB_reg[2]_3 ({s2mm_inst_n_139,s2mm_inst_n_140,s2mm_inst_n_141}),
        .\doutB_reg[2]_4 ({s2mm_inst_n_148,s2mm_inst_n_149,s2mm_inst_n_150}),
        .\doutB_reg[2]_5 ({s2mm_inst_n_167,s2mm_inst_n_168,s2mm_inst_n_169}),
        .\doutB_reg[2]_6 ({s2mm_inst_n_176,s2mm_inst_n_177,s2mm_inst_n_178}),
        .\doutB_reg[2]_7 ({s2mm_inst_n_195,s2mm_inst_n_196,s2mm_inst_n_197}),
        .\doutB_reg[2]_8 ({s2mm_inst_n_204,s2mm_inst_n_205,s2mm_inst_n_206}),
        .\doutB_reg[3] ({s2mm_inst_n_43,s2mm_inst_n_44,s2mm_inst_n_45}),
        .\doutB_reg[3]_0 ({s2mm_inst_n_151,s2mm_inst_n_152}),
        .\doutB_reg[3]_1 ({s2mm_inst_n_179,s2mm_inst_n_180}),
        .\doutB_reg[3]_2 ({s2mm_inst_n_207,s2mm_inst_n_208}),
        .\doutB_reg[3]_3 (s2mm_inst_n_234),
        .\doutB_reg[3]_4 (s2mm_inst_n_237),
        .\doutB_reg[3]_5 (s2mm_inst_n_245),
        .\doutB_reg[3]_6 (s2mm_inst_n_248),
        .\doutB_reg[3]_7 (s2mm_inst_n_256),
        .\doutB_reg[3]_8 (s2mm_inst_n_259),
        .\doutB_reg[4] ({s2mm_inst_n_33,s2mm_inst_n_34,s2mm_inst_n_35,s2mm_inst_n_36}),
        .\doutB_reg[4]_0 ({s2mm_inst_n_37,s2mm_inst_n_38}),
        .\doutB_reg[4]_1 ({s2mm_inst_n_70,s2mm_inst_n_71}),
        .\doutB_reg[4]_10 ({s2mm_inst_n_154,s2mm_inst_n_155}),
        .\doutB_reg[4]_11 (s2mm_inst_n_164),
        .\doutB_reg[4]_12 ({s2mm_inst_n_171,s2mm_inst_n_172}),
        .\doutB_reg[4]_13 ({s2mm_inst_n_182,s2mm_inst_n_183}),
        .\doutB_reg[4]_14 (s2mm_inst_n_192),
        .\doutB_reg[4]_15 ({s2mm_inst_n_199,s2mm_inst_n_200}),
        .\doutB_reg[4]_16 ({s2mm_inst_n_216,s2mm_inst_n_217,s2mm_inst_n_218,s2mm_inst_n_219}),
        .\doutB_reg[4]_17 (s2mm_inst_n_233),
        .\doutB_reg[4]_18 ({s2mm_inst_n_235,s2mm_inst_n_236}),
        .\doutB_reg[4]_19 (s2mm_inst_n_244),
        .\doutB_reg[4]_2 (s2mm_inst_n_72),
        .\doutB_reg[4]_20 ({s2mm_inst_n_246,s2mm_inst_n_247}),
        .\doutB_reg[4]_21 (s2mm_inst_n_255),
        .\doutB_reg[4]_22 ({s2mm_inst_n_257,s2mm_inst_n_258}),
        .\doutB_reg[4]_3 ({s2mm_inst_n_93,s2mm_inst_n_94}),
        .\doutB_reg[4]_4 (s2mm_inst_n_95),
        .\doutB_reg[4]_5 ({s2mm_inst_n_116,s2mm_inst_n_117}),
        .\doutB_reg[4]_6 (s2mm_inst_n_118),
        .\doutB_reg[4]_7 ({s2mm_inst_n_126,s2mm_inst_n_127}),
        .\doutB_reg[4]_8 (s2mm_inst_n_136),
        .\doutB_reg[4]_9 ({s2mm_inst_n_143,s2mm_inst_n_144}),
        .\doutB_reg[5] (s2mm_inst_n_69),
        .\doutB_reg[5]_0 (s2mm_inst_n_92),
        .\doutB_reg[5]_1 (s2mm_inst_n_115),
        .\doutB_reg[5]_10 (s2mm_inst_n_203),
        .\doutB_reg[5]_2 (s2mm_inst_n_138),
        .\doutB_reg[5]_3 (s2mm_inst_n_145),
        .\doutB_reg[5]_4 (s2mm_inst_n_147),
        .\doutB_reg[5]_5 (s2mm_inst_n_166),
        .\doutB_reg[5]_6 (s2mm_inst_n_173),
        .\doutB_reg[5]_7 (s2mm_inst_n_175),
        .\doutB_reg[5]_8 (s2mm_inst_n_194),
        .\doutB_reg[5]_9 (s2mm_inst_n_201),
        .\doutB_reg[6] ({s2mm_inst_n_47,s2mm_inst_n_48}),
        .\doutB_reg[6]_0 (s2mm_inst_n_49),
        .\doutB_reg[6]_1 (s2mm_inst_n_51),
        .\doutB_reg[6]_10 (s2mm_inst_n_99),
        .\doutB_reg[6]_11 (s2mm_inst_n_100),
        .\doutB_reg[6]_12 (s2mm_inst_n_102),
        .\doutB_reg[6]_13 (s2mm_inst_n_120),
        .\doutB_reg[6]_14 (s2mm_inst_n_121),
        .\doutB_reg[6]_15 (s2mm_inst_n_122),
        .\doutB_reg[6]_16 (s2mm_inst_n_123),
        .\doutB_reg[6]_17 (s2mm_inst_n_125),
        .\doutB_reg[6]_18 (s2mm_inst_n_137),
        .\doutB_reg[6]_19 (s2mm_inst_n_146),
        .\doutB_reg[6]_2 ({s2mm_inst_n_52,s2mm_inst_n_53,s2mm_inst_n_54,s2mm_inst_n_55}),
        .\doutB_reg[6]_20 (s2mm_inst_n_165),
        .\doutB_reg[6]_21 (s2mm_inst_n_174),
        .\doutB_reg[6]_22 (s2mm_inst_n_193),
        .\doutB_reg[6]_23 (s2mm_inst_n_202),
        .\doutB_reg[6]_24 ({s2mm_inst_n_214,s2mm_inst_n_215}),
        .\doutB_reg[6]_25 ({s2mm_inst_n_220,s2mm_inst_n_221}),
        .\doutB_reg[6]_26 (s2mm_inst_n_262),
        .\doutB_reg[6]_27 (s2mm_inst_n_265),
        .\doutB_reg[6]_28 (s2mm_inst_n_268),
        .\doutB_reg[6]_29 (s2mm_inst_n_271),
        .\doutB_reg[6]_3 (s2mm_inst_n_74),
        .\doutB_reg[6]_30 (s2mm_inst_n_274),
        .\doutB_reg[6]_31 (s2mm_inst_n_277),
        .\doutB_reg[6]_4 (s2mm_inst_n_75),
        .\doutB_reg[6]_5 (s2mm_inst_n_76),
        .\doutB_reg[6]_6 (s2mm_inst_n_77),
        .\doutB_reg[6]_7 (s2mm_inst_n_79),
        .\doutB_reg[6]_8 (s2mm_inst_n_97),
        .\doutB_reg[6]_9 (s2mm_inst_n_98),
        .\doutB_reg[7] (s2mm_inst_n_46),
        .\doutB_reg[7]_0 (s2mm_inst_n_50),
        .\doutB_reg[7]_1 (s2mm_inst_n_56),
        .\doutB_reg[7]_10 (s2mm_inst_n_124),
        .\doutB_reg[7]_11 ({s2mm_inst_n_128,s2mm_inst_n_129,s2mm_inst_n_130,s2mm_inst_n_131,s2mm_inst_n_132,s2mm_inst_n_133,s2mm_inst_n_134,s2mm_inst_n_135}),
        .\doutB_reg[7]_12 (s2mm_inst_n_153),
        .\doutB_reg[7]_13 ({s2mm_inst_n_156,s2mm_inst_n_157,s2mm_inst_n_158,s2mm_inst_n_159,s2mm_inst_n_160,s2mm_inst_n_161,s2mm_inst_n_162,s2mm_inst_n_163}),
        .\doutB_reg[7]_14 (s2mm_inst_n_181),
        .\doutB_reg[7]_15 ({s2mm_inst_n_184,s2mm_inst_n_185,s2mm_inst_n_186,s2mm_inst_n_187,s2mm_inst_n_188,s2mm_inst_n_189,s2mm_inst_n_190,s2mm_inst_n_191}),
        .\doutB_reg[7]_16 (s2mm_inst_n_209),
        .\doutB_reg[7]_17 (s2mm_inst_n_222),
        .\doutB_reg[7]_18 ({s2mm_inst_n_223,s2mm_inst_n_224,s2mm_inst_n_225,s2mm_inst_n_226}),
        .\doutB_reg[7]_2 ({s2mm_inst_n_58,s2mm_inst_n_59,s2mm_inst_n_60,s2mm_inst_n_61,s2mm_inst_n_62,s2mm_inst_n_63,s2mm_inst_n_64,s2mm_inst_n_65}),
        .\doutB_reg[7]_3 (s2mm_inst_n_73),
        .\doutB_reg[7]_4 (s2mm_inst_n_78),
        .\doutB_reg[7]_5 ({s2mm_inst_n_81,s2mm_inst_n_82,s2mm_inst_n_83,s2mm_inst_n_84,s2mm_inst_n_85,s2mm_inst_n_86,s2mm_inst_n_87,s2mm_inst_n_88}),
        .\doutB_reg[7]_6 (s2mm_inst_n_96),
        .\doutB_reg[7]_7 (s2mm_inst_n_101),
        .\doutB_reg[7]_8 ({s2mm_inst_n_104,s2mm_inst_n_105,s2mm_inst_n_106,s2mm_inst_n_107,s2mm_inst_n_108,s2mm_inst_n_109,s2mm_inst_n_110,s2mm_inst_n_111}),
        .\doutB_reg[7]_9 (s2mm_inst_n_119),
        .\genblk1[1].rd_addr_bram_reg_reg[1][2] (pixel_cntr_A),
        .\genblk1[1].rd_addr_bram_reg_reg[1][3] (A),
        .init(init),
        .lopt(mm_clk),
        .mm_rst_n(mm_rst_n),
        .mm_rst_n_0(s2mm_inst_n_279),
        .mm_rst_n_1(s2mm_inst_n_280),
        .mm_rst_n_2(s2mm_inst_n_281),
        .mm_rst_n_3(s2mm_inst_n_282),
        .\out_b_reg[2] ({s2mm_inst_n_260,s2mm_inst_n_261}),
        .\out_b_reg[2]_0 ({s2mm_inst_n_266,s2mm_inst_n_267}),
        .\out_b_reg[2]_1 ({s2mm_inst_n_272,s2mm_inst_n_273}),
        .\out_b_reg[5] ({s2mm_inst_n_263,s2mm_inst_n_264}),
        .\out_b_reg[5]_0 ({s2mm_inst_n_269,s2mm_inst_n_270}),
        .\out_b_reg[5]_1 ({s2mm_inst_n_275,s2mm_inst_n_276}),
        .\out_data_reg[0] (systolic_inst_n_3),
        .\out_data_reg[0]_0 (systolic_inst_n_1),
        .p_2_out(p_2_out),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata[7:0]),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .start_multiply_reg_0(s2mm_inst_n_1),
        .start_multiply_reg_1(s2mm_inst_n_278));
  systolic systolic_inst
       (.ADDRA(B),
        .B({s2mm_inst_n_16,s2mm_inst_n_17,s2mm_inst_n_18,s2mm_inst_n_19,s2mm_inst_n_20,s2mm_inst_n_21,s2mm_inst_n_22,s2mm_inst_n_23}),
        .CO(systolic_inst_n_5),
        .D({s2mm_inst_n_8,s2mm_inst_n_9,s2mm_inst_n_10,s2mm_inst_n_11,s2mm_inst_n_12,s2mm_inst_n_13,s2mm_inst_n_14,s2mm_inst_n_15}),
        .DI({s2mm_inst_n_4,s2mm_inst_n_5,s2mm_inst_n_6,s2mm_inst_n_7}),
        .E(s2mm_inst_n_0),
        .O(systolic_inst_n_4),
        .Q(pixel_cntr_A),
        .S({s2mm_inst_n_26,s2mm_inst_n_27,s2mm_inst_n_28,s2mm_inst_n_29}),
        .buffer_out0__0_carry(s2mm_inst_n_57),
        .buffer_out0__0_carry_0(s2mm_inst_n_80),
        .buffer_out0__0_carry_1(s2mm_inst_n_103),
        .buffer_out0__0_carry__0(s2mm_inst_n_136),
        .buffer_out0__0_carry__0_0(s2mm_inst_n_138),
        .buffer_out0__0_carry__0_1(s2mm_inst_n_164),
        .buffer_out0__0_carry__0_2(s2mm_inst_n_166),
        .buffer_out0__0_carry__0_3(s2mm_inst_n_192),
        .buffer_out0__0_carry__0_4(s2mm_inst_n_194),
        .buffer_out0__30_carry(s2mm_inst_n_69),
        .buffer_out0__30_carry_0(s2mm_inst_n_92),
        .buffer_out0__30_carry_1(s2mm_inst_n_115),
        .buffer_out0__30_carry__0(s2mm_inst_n_145),
        .buffer_out0__30_carry__0_0(s2mm_inst_n_147),
        .buffer_out0__30_carry__0_1(s2mm_inst_n_173),
        .buffer_out0__30_carry__0_2(s2mm_inst_n_175),
        .buffer_out0__30_carry__0_3(s2mm_inst_n_201),
        .buffer_out0__30_carry__0_4(s2mm_inst_n_203),
        .buffer_out0__60_carry({s2mm_inst_n_210,s2mm_inst_n_211,s2mm_inst_n_212,s2mm_inst_n_213}),
        .buffer_out0__60_carry_0({s2mm_inst_n_66,s2mm_inst_n_67}),
        .buffer_out0__60_carry_1({s2mm_inst_n_230,s2mm_inst_n_231}),
        .buffer_out0__60_carry_10({s2mm_inst_n_182,s2mm_inst_n_183}),
        .buffer_out0__60_carry_11({s2mm_inst_n_272,s2mm_inst_n_273}),
        .buffer_out0__60_carry_2({s2mm_inst_n_89,s2mm_inst_n_90}),
        .buffer_out0__60_carry_3({s2mm_inst_n_241,s2mm_inst_n_242}),
        .buffer_out0__60_carry_4({s2mm_inst_n_112,s2mm_inst_n_113}),
        .buffer_out0__60_carry_5({s2mm_inst_n_252,s2mm_inst_n_253}),
        .buffer_out0__60_carry_6({s2mm_inst_n_126,s2mm_inst_n_127}),
        .buffer_out0__60_carry_7({s2mm_inst_n_260,s2mm_inst_n_261}),
        .buffer_out0__60_carry_8({s2mm_inst_n_154,s2mm_inst_n_155}),
        .buffer_out0__60_carry_9({s2mm_inst_n_266,s2mm_inst_n_267}),
        .buffer_out0__60_carry__0(s2mm_inst_n_76),
        .buffer_out0__60_carry__0_0(s2mm_inst_n_99),
        .buffer_out0__60_carry__0_1(s2mm_inst_n_122),
        .buffer_out0__60_carry__0_10(s2mm_inst_n_96),
        .buffer_out0__60_carry__0_11(s2mm_inst_n_98),
        .buffer_out0__60_carry__0_12(s2mm_inst_n_120),
        .buffer_out0__60_carry__0_13(s2mm_inst_n_119),
        .buffer_out0__60_carry__0_14(s2mm_inst_n_121),
        .buffer_out0__60_carry__0_2(s2mm_inst_n_49),
        .buffer_out0__60_carry__0_3(s2mm_inst_n_46),
        .buffer_out0__60_carry__0_4(s2mm_inst_n_51),
        .buffer_out0__60_carry__0_5(s2mm_inst_n_50),
        .buffer_out0__60_carry__0_6(s2mm_inst_n_74),
        .buffer_out0__60_carry__0_7(s2mm_inst_n_73),
        .buffer_out0__60_carry__0_8(s2mm_inst_n_75),
        .buffer_out0__60_carry__0_9(s2mm_inst_n_97),
        .buffer_out0__60_carry__0_i_10({s2mm_inst_n_24,s2mm_inst_n_25}),
        .buffer_out0__60_carry__0_i_10_0({s2mm_inst_n_214,s2mm_inst_n_215}),
        .buffer_out0__60_carry__0_i_10__0(s2mm_inst_n_68),
        .buffer_out0__60_carry__0_i_10__0_0(s2mm_inst_n_232),
        .buffer_out0__60_carry__0_i_10__1(s2mm_inst_n_91),
        .buffer_out0__60_carry__0_i_10__11(s2mm_inst_n_193),
        .buffer_out0__60_carry__0_i_10__11_0(s2mm_inst_n_274),
        .buffer_out0__60_carry__0_i_10__1_0(s2mm_inst_n_243),
        .buffer_out0__60_carry__0_i_10__2(s2mm_inst_n_114),
        .buffer_out0__60_carry__0_i_10__2_0(s2mm_inst_n_254),
        .buffer_out0__60_carry__0_i_10__3(s2mm_inst_n_137),
        .buffer_out0__60_carry__0_i_10__3_0(s2mm_inst_n_262),
        .buffer_out0__60_carry__0_i_10__7(s2mm_inst_n_165),
        .buffer_out0__60_carry__0_i_10__7_0(s2mm_inst_n_268),
        .buffer_out0__60_carry__0_i_7({s2mm_inst_n_33,s2mm_inst_n_34,s2mm_inst_n_35,s2mm_inst_n_36}),
        .buffer_out0__60_carry__0_i_7_0({s2mm_inst_n_216,s2mm_inst_n_217,s2mm_inst_n_218,s2mm_inst_n_219}),
        .buffer_out0__60_carry__0_i_7__0({s2mm_inst_n_70,s2mm_inst_n_71}),
        .buffer_out0__60_carry__0_i_7__0_0({s2mm_inst_n_235,s2mm_inst_n_236}),
        .buffer_out0__60_carry__0_i_7__1({s2mm_inst_n_93,s2mm_inst_n_94}),
        .buffer_out0__60_carry__0_i_7__11({s2mm_inst_n_199,s2mm_inst_n_200}),
        .buffer_out0__60_carry__0_i_7__11_0({s2mm_inst_n_275,s2mm_inst_n_276}),
        .buffer_out0__60_carry__0_i_7__1_0({s2mm_inst_n_246,s2mm_inst_n_247}),
        .buffer_out0__60_carry__0_i_7__2({s2mm_inst_n_116,s2mm_inst_n_117}),
        .buffer_out0__60_carry__0_i_7__2_0({s2mm_inst_n_257,s2mm_inst_n_258}),
        .buffer_out0__60_carry__0_i_7__3({s2mm_inst_n_143,s2mm_inst_n_144}),
        .buffer_out0__60_carry__0_i_7__3_0({s2mm_inst_n_263,s2mm_inst_n_264}),
        .buffer_out0__60_carry__0_i_7__7({s2mm_inst_n_171,s2mm_inst_n_172}),
        .buffer_out0__60_carry__0_i_7__7_0({s2mm_inst_n_269,s2mm_inst_n_270}),
        .buffer_out0__60_carry__1(s2mm_inst_n_77),
        .buffer_out0__60_carry__1_0(s2mm_inst_n_78),
        .buffer_out0__60_carry__1_1(s2mm_inst_n_100),
        .buffer_out0__60_carry__1_2(s2mm_inst_n_101),
        .buffer_out0__60_carry__1_3(s2mm_inst_n_123),
        .buffer_out0__60_carry__1_4(s2mm_inst_n_124),
        .buffer_out0__60_carry__1_i_18__0(s2mm_inst_n_72),
        .buffer_out0__60_carry__1_i_18__0_0(s2mm_inst_n_237),
        .buffer_out0__60_carry__1_i_18__1(s2mm_inst_n_95),
        .buffer_out0__60_carry__1_i_18__11(s2mm_inst_n_202),
        .buffer_out0__60_carry__1_i_18__11_0(s2mm_inst_n_277),
        .buffer_out0__60_carry__1_i_18__1_0(s2mm_inst_n_248),
        .buffer_out0__60_carry__1_i_18__2(s2mm_inst_n_118),
        .buffer_out0__60_carry__1_i_18__2_0(s2mm_inst_n_259),
        .buffer_out0__60_carry__1_i_18__3(s2mm_inst_n_146),
        .buffer_out0__60_carry__1_i_18__3_0(s2mm_inst_n_265),
        .buffer_out0__60_carry__1_i_18__7(s2mm_inst_n_174),
        .buffer_out0__60_carry__1_i_18__7_0(s2mm_inst_n_271),
        .buffer_out0__60_carry__1_i_2({s2mm_inst_n_37,s2mm_inst_n_38}),
        .buffer_out0__60_carry__1_i_2_0({s2mm_inst_n_220,s2mm_inst_n_221}),
        .buffer_out0__60_carry__1_i_5__0(s2mm_inst_n_79),
        .buffer_out0__60_carry__1_i_5__1(s2mm_inst_n_102),
        .buffer_out0__60_carry__1_i_5__2(s2mm_inst_n_125),
        .\buffer_out[0]_i_3 ({s2mm_inst_n_43,s2mm_inst_n_44,s2mm_inst_n_45}),
        .\buffer_out[0]_i_3_0 ({s2mm_inst_n_39,s2mm_inst_n_40,s2mm_inst_n_41,s2mm_inst_n_42}),
        .\buffer_out[0]_i_3__0 (s2mm_inst_n_233),
        .\buffer_out[0]_i_3__0_0 (s2mm_inst_n_234),
        .\buffer_out[0]_i_3__1 (s2mm_inst_n_244),
        .\buffer_out[0]_i_3__11 ({s2mm_inst_n_207,s2mm_inst_n_208}),
        .\buffer_out[0]_i_3__11_0 ({s2mm_inst_n_204,s2mm_inst_n_205,s2mm_inst_n_206}),
        .\buffer_out[0]_i_3__1_0 (s2mm_inst_n_245),
        .\buffer_out[0]_i_3__2 (s2mm_inst_n_255),
        .\buffer_out[0]_i_3__2_0 (s2mm_inst_n_256),
        .\buffer_out[0]_i_3__3 ({s2mm_inst_n_151,s2mm_inst_n_152}),
        .\buffer_out[0]_i_3__3_0 ({s2mm_inst_n_148,s2mm_inst_n_149,s2mm_inst_n_150}),
        .\buffer_out[0]_i_3__7 ({s2mm_inst_n_179,s2mm_inst_n_180}),
        .\buffer_out[0]_i_3__7_0 ({s2mm_inst_n_176,s2mm_inst_n_177,s2mm_inst_n_178}),
        .\buffer_out[12]_i_2 (s2mm_inst_n_56),
        .\buffer_out[12]_i_2__11 (s2mm_inst_n_209),
        .\buffer_out[12]_i_2__3 (s2mm_inst_n_153),
        .\buffer_out[12]_i_2__7 (s2mm_inst_n_181),
        .\buffer_out_reg[11] ({s2mm_inst_n_47,s2mm_inst_n_48}),
        .\buffer_out_reg[11]_0 (s2mm_inst_n_222),
        .\buffer_out_reg[15] (s2mm_inst_n_278),
        .\buffer_out_reg[15]_0 ({s2mm_inst_n_52,s2mm_inst_n_53,s2mm_inst_n_54,s2mm_inst_n_55}),
        .\buffer_out_reg[15]_1 ({s2mm_inst_n_223,s2mm_inst_n_224,s2mm_inst_n_225,s2mm_inst_n_226}),
        .\buffer_out_reg[3] ({s2mm_inst_n_30,s2mm_inst_n_31,s2mm_inst_n_32}),
        .\buffer_out_reg[3]_0 ({s2mm_inst_n_227,s2mm_inst_n_228}),
        .\buffer_out_reg[3]_1 (s2mm_inst_n_229),
        .\buffer_out_reg[3]_10 (s2mm_inst_n_198),
        .\buffer_out_reg[3]_11 ({s2mm_inst_n_195,s2mm_inst_n_196,s2mm_inst_n_197}),
        .\buffer_out_reg[3]_2 ({s2mm_inst_n_238,s2mm_inst_n_239}),
        .\buffer_out_reg[3]_3 (s2mm_inst_n_240),
        .\buffer_out_reg[3]_4 ({s2mm_inst_n_249,s2mm_inst_n_250}),
        .\buffer_out_reg[3]_5 (s2mm_inst_n_251),
        .\buffer_out_reg[3]_6 (s2mm_inst_n_142),
        .\buffer_out_reg[3]_7 ({s2mm_inst_n_139,s2mm_inst_n_140,s2mm_inst_n_141}),
        .\buffer_out_reg[3]_8 (s2mm_inst_n_170),
        .\buffer_out_reg[3]_9 ({s2mm_inst_n_167,s2mm_inst_n_168,s2mm_inst_n_169}),
        .clkA(mm_fclk),
        .done_multiply(done_multiply),
        .\doutB_reg[1] ({systolic_inst_n_6,systolic_inst_n_7}),
        .\doutB_reg[1]_0 (systolic_inst_n_32),
        .\doutB_reg[2] (systolic_inst_n_33),
        .\doutB_reg[3] (systolic_inst_n_8),
        .\doutB_reg[3]_0 (systolic_inst_n_34),
        .\doutB_reg[4] ({systolic_inst_n_9,systolic_inst_n_10,systolic_inst_n_11}),
        .\doutB_reg[4]_0 (systolic_inst_n_12),
        .\doutB_reg[4]_1 ({systolic_inst_n_13,systolic_inst_n_14}),
        .enable_row_count_A_reg(systolic_inst_n_98),
        .enable_row_count_A_reg_0(systolic_inst_n_102),
        .enable_row_count_A_reg_1(enable_row_count_A_reg_n_0),
        .enable_row_count_A_reg_2(\patch[0]_i_7_n_0 ),
        .enable_row_count_A_reg_3(\patch[0]_i_5_n_0 ),
        .enable_row_count_A_reg_4(\patch[0]_i_4_n_0 ),
        .init(init),
        .\init_d_reg[0][2]_0 (systolic_inst_n_3),
        .\init_d_reg[0][3]_0 (systolic_inst_n_1),
        .lag_reg_0(s2mm_inst_n_1),
        .mm_rst_n(mm_rst_n),
        .\out_a_reg[4] (systolic_inst_n_43),
        .\out_a_reg[4]_0 (systolic_inst_n_55),
        .\out_a_reg[4]_1 (systolic_inst_n_67),
        .\out_a_reg[5] (systolic_inst_n_44),
        .\out_a_reg[5]_0 (systolic_inst_n_45),
        .\out_a_reg[5]_1 (systolic_inst_n_46),
        .\out_a_reg[5]_2 (systolic_inst_n_56),
        .\out_a_reg[5]_3 (systolic_inst_n_57),
        .\out_a_reg[5]_4 (systolic_inst_n_58),
        .\out_a_reg[5]_5 (systolic_inst_n_68),
        .\out_a_reg[5]_6 (systolic_inst_n_69),
        .\out_a_reg[5]_7 (systolic_inst_n_70),
        .\out_a_reg[7] (out_a),
        .\out_a_reg[7]_0 ({systolic_inst_n_47,systolic_inst_n_48,systolic_inst_n_49,systolic_inst_n_50,systolic_inst_n_51,systolic_inst_n_52,systolic_inst_n_53,systolic_inst_n_54}),
        .\out_a_reg[7]_1 ({systolic_inst_n_59,systolic_inst_n_60,systolic_inst_n_61,systolic_inst_n_62,systolic_inst_n_63,systolic_inst_n_64,systolic_inst_n_65,systolic_inst_n_66}),
        .\out_a_reg[7]_2 ({s2mm_inst_n_128,s2mm_inst_n_129,s2mm_inst_n_130,s2mm_inst_n_131,s2mm_inst_n_132,s2mm_inst_n_133,s2mm_inst_n_134,s2mm_inst_n_135}),
        .\out_a_reg[7]_3 ({s2mm_inst_n_156,s2mm_inst_n_157,s2mm_inst_n_158,s2mm_inst_n_159,s2mm_inst_n_160,s2mm_inst_n_161,s2mm_inst_n_162,s2mm_inst_n_163}),
        .\out_a_reg[7]_4 ({s2mm_inst_n_184,s2mm_inst_n_185,s2mm_inst_n_186,s2mm_inst_n_187,s2mm_inst_n_188,s2mm_inst_n_189,s2mm_inst_n_190,s2mm_inst_n_191}),
        .\out_b_reg[2] (systolic_inst_n_71),
        .\out_b_reg[2]_0 (systolic_inst_n_80),
        .\out_b_reg[2]_1 (systolic_inst_n_89),
        .\out_b_reg[4] (systolic_inst_n_15),
        .\out_b_reg[4]_0 (systolic_inst_n_16),
        .\out_b_reg[4]_1 (systolic_inst_n_17),
        .\out_b_reg[5] (systolic_inst_n_79),
        .\out_b_reg[5]_0 (systolic_inst_n_88),
        .\out_b_reg[5]_1 (systolic_inst_n_97),
        .\out_b_reg[7] ({out_b[7],out_b[5:0]}),
        .\out_b_reg[7]_0 ({systolic_inst_n_81,systolic_inst_n_82,systolic_inst_n_83,systolic_inst_n_84,systolic_inst_n_85,systolic_inst_n_86,systolic_inst_n_87}),
        .\out_b_reg[7]_1 ({systolic_inst_n_90,systolic_inst_n_91,systolic_inst_n_92,systolic_inst_n_93,systolic_inst_n_94,systolic_inst_n_95,systolic_inst_n_96}),
        .\out_b_reg[7]_2 ({s2mm_inst_n_58,s2mm_inst_n_59,s2mm_inst_n_60,s2mm_inst_n_61,s2mm_inst_n_62,s2mm_inst_n_63,s2mm_inst_n_64,s2mm_inst_n_65}),
        .\out_b_reg[7]_3 ({s2mm_inst_n_81,s2mm_inst_n_82,s2mm_inst_n_83,s2mm_inst_n_84,s2mm_inst_n_85,s2mm_inst_n_86,s2mm_inst_n_87,s2mm_inst_n_88}),
        .\out_b_reg[7]_4 ({s2mm_inst_n_104,s2mm_inst_n_105,s2mm_inst_n_106,s2mm_inst_n_107,s2mm_inst_n_108,s2mm_inst_n_109,s2mm_inst_n_110,s2mm_inst_n_111}),
        .\out_data_reg[0] (s2mm_inst_n_279),
        .\out_data_reg[0]_0 (s2mm_inst_n_280),
        .\out_data_reg[0]_1 (s2mm_inst_n_281),
        .\out_data_reg[0]_2 (s2mm_inst_n_282),
        .\out_data_reg[15] ({systolic_inst_n_103,systolic_inst_n_104,systolic_inst_n_105,systolic_inst_n_106,systolic_inst_n_107,systolic_inst_n_108,systolic_inst_n_109,systolic_inst_n_110,systolic_inst_n_111,systolic_inst_n_112,systolic_inst_n_113,systolic_inst_n_114,systolic_inst_n_115,systolic_inst_n_116,systolic_inst_n_117,systolic_inst_n_118}),
        .\out_data_reg[15]_0 ({systolic_inst_n_119,systolic_inst_n_120,systolic_inst_n_121,systolic_inst_n_122,systolic_inst_n_123,systolic_inst_n_124,systolic_inst_n_125,systolic_inst_n_126,systolic_inst_n_127,systolic_inst_n_128,systolic_inst_n_129,systolic_inst_n_130,systolic_inst_n_131,systolic_inst_n_132,systolic_inst_n_133,systolic_inst_n_134}),
        .\out_data_reg[15]_1 ({systolic_inst_n_135,systolic_inst_n_136,systolic_inst_n_137,systolic_inst_n_138,systolic_inst_n_139,systolic_inst_n_140,systolic_inst_n_141,systolic_inst_n_142,systolic_inst_n_143,systolic_inst_n_144,systolic_inst_n_145,systolic_inst_n_146,systolic_inst_n_147,systolic_inst_n_148,systolic_inst_n_149,systolic_inst_n_150}),
        .\out_data_reg[15]_2 ({systolic_inst_n_151,systolic_inst_n_152,systolic_inst_n_153,systolic_inst_n_154,systolic_inst_n_155,systolic_inst_n_156,systolic_inst_n_157,systolic_inst_n_158,systolic_inst_n_159,systolic_inst_n_160,systolic_inst_n_161,systolic_inst_n_162,systolic_inst_n_163,systolic_inst_n_164,systolic_inst_n_165,systolic_inst_n_166}),
        .p_2_out(p_2_out),
        .patch(patch),
        .\patch_reg[0] (\patch[0]_i_11_n_0 ),
        .\patch_reg[0]_0 (\patch[0]_i_12_n_0 ),
        .\pixel_cntr_reg[2] ({systolic_inst_n_99,systolic_inst_n_100,systolic_inst_n_101}),
        .\slice_cntr_reg[0] (A),
        .valid_D(valid_D),
        .wr_en_D_bram(wr_en_D_bram));
endmodule

module mm2s
   (m_axis_mm2s_tlast,
    done_multiply,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tready,
    CLK,
    clkA,
    valid_D,
    mm_rst_n,
    SR,
    wr_en_D_bram,
    Q,
    \doutB_reg[13] ,
    \doutB_reg[13]_0 ,
    \doutB_reg[13]_1 ,
    lopt);
  output m_axis_mm2s_tlast;
  output done_multiply;
  output m_axis_mm2s_tvalid;
  output [15:0]m_axis_mm2s_tdata;
  input m_axis_mm2s_tready;
  input CLK;
  input clkA;
  input [3:0]valid_D;
  input mm_rst_n;
  input [0:0]SR;
  input [3:0]wr_en_D_bram;
  input [15:0]Q;
  input [15:0]\doutB_reg[13] ;
  input [15:0]\doutB_reg[13]_0 ;
  input [15:0]\doutB_reg[13]_1 ;
  input lopt;

  wire CLK;
  wire [15:0]Q;
  wire [0:0]SR;
  wire clkA;
  wire done_i_1_n_0;
  wire done_multiply;
  wire done_multiply_fclk;
  wire done_multiply_i_1_n_0;
  wire done_reg_n_0;
  wire [15:0]doutB;
  wire [15:0]\doutB_reg[13] ;
  wire [15:0]\doutB_reg[13]_0 ;
  wire [15:0]\doutB_reg[13]_1 ;
  wire last_beat;
  wire last_beat_i_1_n_0;
  wire last_beat_i_2_n_0;
  wire lopt;
  wire [15:0]m_axis_mm2s_tdata;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mem_write_D_n_16;
  wire mm_rst_n;
  wire p_0_in15_in;
  wire p_0_in20_in;
  wire p_0_in3_in;
  wire p_0_in9_in;
  wire [6:0]p_0_in__3;
  wire p_10_in;
  wire p_16_in;
  wire p_4_in;
  wire [15:0]\ram_D[0].reg_banked_data_D_reg[0] ;
  wire \ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][0] ;
  wire \ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][1] ;
  wire \ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][2] ;
  wire \ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][3] ;
  wire \ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][4] ;
  wire \ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][5] ;
  wire \ram_D[0].reg_banked_valid_D_reg_n_0_[0] ;
  wire \ram_D[1].activate_D_reg_reg ;
  wire \ram_D[1].reg_banked_data_D[1][0]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][10]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][11]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][12]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][13]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][14]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][15]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][1]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][2]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][3]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][4]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][5]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][6]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][7]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][8]_i_1_n_0 ;
  wire \ram_D[1].reg_banked_data_D[1][9]_i_1_n_0 ;
  wire [15:0]\ram_D[1].reg_banked_data_D_reg[1] ;
  wire [5:0]\ram_D[1].reg_banked_read_addr_D_reg[1] ;
  wire \ram_D[1].write_ram_D_n_0 ;
  wire \ram_D[1].write_ram_D_n_1 ;
  wire \ram_D[1].write_ram_D_n_10 ;
  wire \ram_D[1].write_ram_D_n_11 ;
  wire \ram_D[1].write_ram_D_n_12 ;
  wire \ram_D[1].write_ram_D_n_13 ;
  wire \ram_D[1].write_ram_D_n_14 ;
  wire \ram_D[1].write_ram_D_n_15 ;
  wire \ram_D[1].write_ram_D_n_2 ;
  wire \ram_D[1].write_ram_D_n_3 ;
  wire \ram_D[1].write_ram_D_n_4 ;
  wire \ram_D[1].write_ram_D_n_5 ;
  wire \ram_D[1].write_ram_D_n_6 ;
  wire \ram_D[1].write_ram_D_n_7 ;
  wire \ram_D[1].write_ram_D_n_8 ;
  wire \ram_D[1].write_ram_D_n_9 ;
  wire \ram_D[2].activate_D_reg_reg ;
  wire \ram_D[2].reg_banked_data_D[2][0]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][10]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][11]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][12]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][13]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][14]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][15]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][1]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][2]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][3]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][4]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][5]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][6]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][7]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][8]_i_1_n_0 ;
  wire \ram_D[2].reg_banked_data_D[2][9]_i_1_n_0 ;
  wire [15:0]\ram_D[2].reg_banked_data_D_reg[2] ;
  wire [5:0]\ram_D[2].reg_banked_read_addr_D_reg[2] ;
  wire \ram_D[2].write_ram_D_n_0 ;
  wire \ram_D[2].write_ram_D_n_1 ;
  wire \ram_D[2].write_ram_D_n_10 ;
  wire \ram_D[2].write_ram_D_n_11 ;
  wire \ram_D[2].write_ram_D_n_12 ;
  wire \ram_D[2].write_ram_D_n_13 ;
  wire \ram_D[2].write_ram_D_n_14 ;
  wire \ram_D[2].write_ram_D_n_15 ;
  wire \ram_D[2].write_ram_D_n_2 ;
  wire \ram_D[2].write_ram_D_n_3 ;
  wire \ram_D[2].write_ram_D_n_4 ;
  wire \ram_D[2].write_ram_D_n_5 ;
  wire \ram_D[2].write_ram_D_n_6 ;
  wire \ram_D[2].write_ram_D_n_7 ;
  wire \ram_D[2].write_ram_D_n_8 ;
  wire \ram_D[2].write_ram_D_n_9 ;
  wire \ram_D[3].activate_D_reg_reg ;
  wire \ram_D[3].reg_banked_data_D[3][0]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][10]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][11]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][12]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][13]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][14]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][15]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][1]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][2]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][3]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][4]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][5]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][6]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][7]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][8]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_data_D[3][9]_i_1_n_0 ;
  wire \ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][0] ;
  wire \ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][1] ;
  wire \ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][2] ;
  wire \ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][3] ;
  wire \ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][4] ;
  wire \ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][5] ;
  wire \ram_D[3].write_ram_D_n_0 ;
  wire \ram_D[3].write_ram_D_n_1 ;
  wire \ram_D[3].write_ram_D_n_10 ;
  wire \ram_D[3].write_ram_D_n_11 ;
  wire \ram_D[3].write_ram_D_n_12 ;
  wire \ram_D[3].write_ram_D_n_13 ;
  wire \ram_D[3].write_ram_D_n_14 ;
  wire \ram_D[3].write_ram_D_n_15 ;
  wire \ram_D[3].write_ram_D_n_2 ;
  wire \ram_D[3].write_ram_D_n_3 ;
  wire \ram_D[3].write_ram_D_n_4 ;
  wire \ram_D[3].write_ram_D_n_5 ;
  wire \ram_D[3].write_ram_D_n_6 ;
  wire \ram_D[3].write_ram_D_n_7 ;
  wire \ram_D[3].write_ram_D_n_8 ;
  wire \ram_D[3].write_ram_D_n_9 ;
  wire read_addr0;
  wire [5:0]read_addr_reg__0;
  wire [6:6]read_addr_reg__1;
  wire \reg_banked_valid_D_reg_n_0_[4] ;
  wire [3:0]valid_D;
  wire [3:0]\wr_addr_D_bram[0]_3 ;
  wire [3:0]\wr_addr_D_bram[1]_2 ;
  wire [3:0]\wr_addr_D_bram[2]_1 ;
  wire [3:0]\wr_addr_D_bram[3]_0 ;
  wire [3:0]wr_en_D_bram;
  wire \NLW_ram_D[0].write_ram_D_clkA_UNCONNECTED ;
  wire \NLW_ram_D[1].write_ram_D_clkA_UNCONNECTED ;
  wire \NLW_ram_D[2].write_ram_D_clkA_UNCONNECTED ;
  wire \NLW_ram_D[3].write_ram_D_clkA_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    done_i_1
       (.I0(m_axis_mm2s_tlast),
        .I1(m_axis_mm2s_tready),
        .I2(done_reg_n_0),
        .O(done_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    done_multiply_fclk_reg
       (.C(clkA),
        .CE(1'b1),
        .D(mem_write_D_n_16),
        .Q(done_multiply_fclk),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    done_multiply_i_1
       (.I0(done_multiply),
        .I1(done_multiply_fclk),
        .I2(mm_rst_n),
        .O(done_multiply_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    done_multiply_reg
       (.C(CLK),
        .CE(1'b1),
        .D(done_multiply_i_1_n_0),
        .Q(done_multiply),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(done_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    last_beat_i_1
       (.I0(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][2] ),
        .I1(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][1] ),
        .I2(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][0] ),
        .I3(last_beat_i_2_n_0),
        .I4(m_axis_mm2s_tready),
        .I5(last_beat),
        .O(last_beat_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    last_beat_i_2
       (.I0(m_axis_mm2s_tready),
        .I1(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][5] ),
        .I2(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][4] ),
        .I3(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][3] ),
        .O(last_beat_i_2_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    last_beat_reg
       (.C(CLK),
        .CE(1'b1),
        .D(last_beat_i_1_n_0),
        .Q(last_beat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    m_axis_mm2s_tlast_reg
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(last_beat),
        .Q(m_axis_mm2s_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axis_mm2s_tvalid_INST_0
       (.I0(p_0_in20_in),
        .I1(done_reg_n_0),
        .O(m_axis_mm2s_tvalid));
  mem_write mem_write_D
       (.Q(\wr_addr_D_bram[0]_3 ),
        .clkA(clkA),
        .done_multiply_fclk(done_multiply_fclk),
        .done_multiply_fclk_reg(mem_write_D_n_16),
        .\genblk1[1].wr_addr_bram_reg[1][3]_0 (\wr_addr_D_bram[1]_2 ),
        .\genblk1[2].wr_addr_bram_reg[2][3]_0 (\wr_addr_D_bram[2]_1 ),
        .\genblk1[3].wr_addr_bram_reg[3][0]_0 (done_multiply),
        .\genblk1[3].wr_addr_bram_reg[3][3]_0 (\wr_addr_D_bram[3]_0 ),
        .mm_rst_n(mm_rst_n),
        .valid_D(valid_D));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[0]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][10] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[10]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][11] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[11]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][12] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[12]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][13] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[13]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][14] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[14]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][15] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[15]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[1]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[2]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[3]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[4]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[5]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][6] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[6]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][7] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[7]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][8] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[8]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_data_D_reg[0][9] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(doutB[9]),
        .Q(\ram_D[0].reg_banked_data_D_reg[0] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_read_addr_D_reg[0][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(read_addr_reg__0[0]),
        .Q(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_read_addr_D_reg[0][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(read_addr_reg__0[1]),
        .Q(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_read_addr_D_reg[0][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(read_addr_reg__0[2]),
        .Q(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_read_addr_D_reg[0][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(read_addr_reg__0[3]),
        .Q(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_read_addr_D_reg[0][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(read_addr_reg__0[4]),
        .Q(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_read_addr_D_reg[0][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(read_addr_reg__0[5]),
        .Q(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[0].reg_banked_valid_D_reg[0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(done_multiply),
        .Q(\ram_D[0].reg_banked_valid_D_reg_n_0_[0] ),
        .R(1'b0));
  mem__parameterized0 \ram_D[0].write_ram_D 
       (.CLK(CLK),
        .Q({\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][5] ,\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][4] }),
        .SR(SR),
        .addrA(\wr_addr_D_bram[0]_3 ),
        .clkA(\NLW_ram_D[0].write_ram_D_clkA_UNCONNECTED ),
        .\doutB_reg[0]_0 (\ram_D[0].reg_banked_valid_D_reg_n_0_[0] ),
        .\doutB_reg[13]_0 (Q),
        .\doutB_reg[15]_0 (doutB),
        .lopt(lopt),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .\ram_D[0].reg_banked_read_addr_D_reg[0]_rep ({\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][3] ,\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][2] ,\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][1] ,\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][0] }),
        .wr_en_D_bram(wr_en_D_bram[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ram_D[1].activate_D_reg[1]_i_1 
       (.I0(\ram_D[1].reg_banked_read_addr_D_reg[1] [4]),
        .I1(\ram_D[1].reg_banked_read_addr_D_reg[1] [5]),
        .O(p_16_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].activate_D_reg_reg[1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(p_16_in),
        .Q(\ram_D[1].activate_D_reg_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][0]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_15 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [0]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][10]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_5 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [10]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][11]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_4 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [11]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][12]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_3 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [12]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][13]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_2 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [13]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][14]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_1 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [14]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][15]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_0 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [15]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][1]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_14 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [1]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][2]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_13 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [2]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][3]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_12 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [3]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][4]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_11 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [4]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][5]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_10 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [5]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][6]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_9 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [6]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][7]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_8 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [7]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][8]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_7 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [8]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[1].reg_banked_data_D[1][9]_i_1 
       (.I0(\ram_D[1].write_ram_D_n_6 ),
        .I1(\ram_D[0].reg_banked_data_D_reg[0] [9]),
        .I2(\ram_D[1].activate_D_reg_reg ),
        .O(\ram_D[1].reg_banked_data_D[1][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][0]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][10] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][10]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][11] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][11]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][12] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][12]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][13] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][13]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][14] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][14]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][15] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][15]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][1]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][2]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][3]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][4]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][5]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][6] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][6]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][7] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][7]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][8] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][8]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_data_D_reg[1][9] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_data_D[1][9]_i_1_n_0 ),
        .Q(\ram_D[1].reg_banked_data_D_reg[1] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_read_addr_D_reg[1][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][0] ),
        .Q(\ram_D[1].reg_banked_read_addr_D_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_read_addr_D_reg[1][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][1] ),
        .Q(\ram_D[1].reg_banked_read_addr_D_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_read_addr_D_reg[1][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][2] ),
        .Q(\ram_D[1].reg_banked_read_addr_D_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_read_addr_D_reg[1][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][3] ),
        .Q(\ram_D[1].reg_banked_read_addr_D_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_read_addr_D_reg[1][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][4] ),
        .Q(\ram_D[1].reg_banked_read_addr_D_reg[1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_read_addr_D_reg[1][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[0].reg_banked_read_addr_D_reg_n_0_[0][5] ),
        .Q(\ram_D[1].reg_banked_read_addr_D_reg[1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[1].reg_banked_valid_D_reg[1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[0].reg_banked_valid_D_reg_n_0_[0] ),
        .Q(p_0_in15_in),
        .R(1'b0));
  mem__parameterized0_23 \ram_D[1].write_ram_D 
       (.CLK(CLK),
        .Q({\ram_D[1].write_ram_D_n_0 ,\ram_D[1].write_ram_D_n_1 ,\ram_D[1].write_ram_D_n_2 ,\ram_D[1].write_ram_D_n_3 ,\ram_D[1].write_ram_D_n_4 ,\ram_D[1].write_ram_D_n_5 ,\ram_D[1].write_ram_D_n_6 ,\ram_D[1].write_ram_D_n_7 ,\ram_D[1].write_ram_D_n_8 ,\ram_D[1].write_ram_D_n_9 ,\ram_D[1].write_ram_D_n_10 ,\ram_D[1].write_ram_D_n_11 ,\ram_D[1].write_ram_D_n_12 ,\ram_D[1].write_ram_D_n_13 ,\ram_D[1].write_ram_D_n_14 ,\ram_D[1].write_ram_D_n_15 }),
        .SR(SR),
        .addrA(\wr_addr_D_bram[1]_2 ),
        .clkA(\NLW_ram_D[1].write_ram_D_clkA_UNCONNECTED ),
        .\doutB_reg[13]_0 (\doutB_reg[13] ),
        .lopt(lopt),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in15_in(p_0_in15_in),
        .\ram_D[1].reg_banked_read_addr_D_reg[1] (\ram_D[1].reg_banked_read_addr_D_reg[1] ),
        .wr_en_D_bram(wr_en_D_bram[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ram_D[2].activate_D_reg[2]_i_1 
       (.I0(\ram_D[2].reg_banked_read_addr_D_reg[2] [5]),
        .I1(\ram_D[2].reg_banked_read_addr_D_reg[2] [4]),
        .O(p_10_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].activate_D_reg_reg[2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(p_10_in),
        .Q(\ram_D[2].activate_D_reg_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][0]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_15 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [0]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][10]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_5 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [10]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][11]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_4 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [11]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][12]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_3 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [12]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][13]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_2 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [13]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][14]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_1 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [14]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][15]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_0 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [15]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][1]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_14 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [1]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][2]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_13 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [2]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][3]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_12 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [3]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][4]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_11 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [4]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][5]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_10 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [5]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][6]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_9 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [6]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][7]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_8 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [7]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][8]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_7 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [8]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[2].reg_banked_data_D[2][9]_i_1 
       (.I0(\ram_D[2].write_ram_D_n_6 ),
        .I1(\ram_D[1].reg_banked_data_D_reg[1] [9]),
        .I2(\ram_D[2].activate_D_reg_reg ),
        .O(\ram_D[2].reg_banked_data_D[2][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][0]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][10] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][10]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][11] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][11]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][12] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][12]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][13] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][13]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][14] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][14]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][15] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][15]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][1]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][2]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][3]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][4]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][5]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][6] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][6]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][7] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][7]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][8] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][8]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_data_D_reg[2][9] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_data_D[2][9]_i_1_n_0 ),
        .Q(\ram_D[2].reg_banked_data_D_reg[2] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_read_addr_D_reg[2][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_read_addr_D_reg[1] [0]),
        .Q(\ram_D[2].reg_banked_read_addr_D_reg[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_read_addr_D_reg[2][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_read_addr_D_reg[1] [1]),
        .Q(\ram_D[2].reg_banked_read_addr_D_reg[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_read_addr_D_reg[2][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_read_addr_D_reg[1] [2]),
        .Q(\ram_D[2].reg_banked_read_addr_D_reg[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_read_addr_D_reg[2][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_read_addr_D_reg[1] [3]),
        .Q(\ram_D[2].reg_banked_read_addr_D_reg[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_read_addr_D_reg[2][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_read_addr_D_reg[1] [4]),
        .Q(\ram_D[2].reg_banked_read_addr_D_reg[2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_read_addr_D_reg[2][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[1].reg_banked_read_addr_D_reg[1] [5]),
        .Q(\ram_D[2].reg_banked_read_addr_D_reg[2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[2].reg_banked_valid_D_reg[2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(p_0_in15_in),
        .Q(p_0_in9_in),
        .R(1'b0));
  mem__parameterized0_24 \ram_D[2].write_ram_D 
       (.CLK(CLK),
        .Q({\ram_D[2].write_ram_D_n_0 ,\ram_D[2].write_ram_D_n_1 ,\ram_D[2].write_ram_D_n_2 ,\ram_D[2].write_ram_D_n_3 ,\ram_D[2].write_ram_D_n_4 ,\ram_D[2].write_ram_D_n_5 ,\ram_D[2].write_ram_D_n_6 ,\ram_D[2].write_ram_D_n_7 ,\ram_D[2].write_ram_D_n_8 ,\ram_D[2].write_ram_D_n_9 ,\ram_D[2].write_ram_D_n_10 ,\ram_D[2].write_ram_D_n_11 ,\ram_D[2].write_ram_D_n_12 ,\ram_D[2].write_ram_D_n_13 ,\ram_D[2].write_ram_D_n_14 ,\ram_D[2].write_ram_D_n_15 }),
        .SR(SR),
        .addrA(\wr_addr_D_bram[2]_1 ),
        .clkA(\NLW_ram_D[2].write_ram_D_clkA_UNCONNECTED ),
        .\doutB_reg[13]_0 (\doutB_reg[13]_0 ),
        .lopt(lopt),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .p_0_in9_in(p_0_in9_in),
        .\ram_D[2].reg_banked_read_addr_D_reg[2] (\ram_D[2].reg_banked_read_addr_D_reg[2] ),
        .wr_en_D_bram(wr_en_D_bram[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \ram_D[3].activate_D_reg[3]_i_1 
       (.I0(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][4] ),
        .I1(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][5] ),
        .O(p_4_in));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].activate_D_reg_reg[3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(p_4_in),
        .Q(\ram_D[3].activate_D_reg_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][0]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_15 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [0]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][10]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_5 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [10]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][11]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_4 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [11]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][12]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_3 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [12]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][13]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_2 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [13]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][14]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_1 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [14]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][15]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_0 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [15]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][1]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_14 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [1]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][2]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_13 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [2]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][3]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_12 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [3]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][4]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_11 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [4]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][5]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_10 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [5]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][6]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_9 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [6]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][7]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_8 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [7]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][8]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_7 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [8]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ram_D[3].reg_banked_data_D[3][9]_i_1 
       (.I0(\ram_D[3].write_ram_D_n_6 ),
        .I1(\ram_D[2].reg_banked_data_D_reg[2] [9]),
        .I2(\ram_D[3].activate_D_reg_reg ),
        .O(\ram_D[3].reg_banked_data_D[3][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][0]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][10] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][10]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][11] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][11]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][12] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][12]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][13] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][13]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][14] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][14]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][15] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][15]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][1]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][2]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][3]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][4]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][5]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][6] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][6]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][7] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][7]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][8] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][8]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_data_D_reg[3][9] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[3].reg_banked_data_D[3][9]_i_1_n_0 ),
        .Q(m_axis_mm2s_tdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_read_addr_D_reg[3][0] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_read_addr_D_reg[2] [0]),
        .Q(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_read_addr_D_reg[3][1] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_read_addr_D_reg[2] [1]),
        .Q(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_read_addr_D_reg[3][2] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_read_addr_D_reg[2] [2]),
        .Q(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_read_addr_D_reg[3][3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_read_addr_D_reg[2] [3]),
        .Q(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_read_addr_D_reg[3][4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_read_addr_D_reg[2] [4]),
        .Q(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_read_addr_D_reg[3][5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\ram_D[2].reg_banked_read_addr_D_reg[2] [5]),
        .Q(\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_D[3].reg_banked_valid_D_reg[3] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(p_0_in9_in),
        .Q(p_0_in3_in),
        .R(1'b0));
  mem__parameterized0_25 \ram_D[3].write_ram_D 
       (.ADDRA({\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][3] ,\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][2] ,\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][1] ,\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][0] }),
        .CLK(CLK),
        .D(p_0_in3_in),
        .Q({\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][5] ,\ram_D[3].reg_banked_read_addr_D_reg_n_0_[3][4] }),
        .SR(SR),
        .addrA(\wr_addr_D_bram[3]_0 ),
        .clkA(\NLW_ram_D[3].write_ram_D_clkA_UNCONNECTED ),
        .\doutB_reg[13]_0 (\doutB_reg[13]_1 ),
        .\doutB_reg[15]_0 ({\ram_D[3].write_ram_D_n_0 ,\ram_D[3].write_ram_D_n_1 ,\ram_D[3].write_ram_D_n_2 ,\ram_D[3].write_ram_D_n_3 ,\ram_D[3].write_ram_D_n_4 ,\ram_D[3].write_ram_D_n_5 ,\ram_D[3].write_ram_D_n_6 ,\ram_D[3].write_ram_D_n_7 ,\ram_D[3].write_ram_D_n_8 ,\ram_D[3].write_ram_D_n_9 ,\ram_D[3].write_ram_D_n_10 ,\ram_D[3].write_ram_D_n_11 ,\ram_D[3].write_ram_D_n_12 ,\ram_D[3].write_ram_D_n_13 ,\ram_D[3].write_ram_D_n_14 ,\ram_D[3].write_ram_D_n_15 }),
        .lopt(lopt),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .wr_en_D_bram(wr_en_D_bram[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \read_addr[0]_i_1 
       (.I0(read_addr_reg__0[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_addr[1]_i_1 
       (.I0(read_addr_reg__0[0]),
        .I1(read_addr_reg__0[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_addr[2]_i_1 
       (.I0(read_addr_reg__0[0]),
        .I1(read_addr_reg__0[1]),
        .I2(read_addr_reg__0[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_addr[3]_i_1 
       (.I0(read_addr_reg__0[1]),
        .I1(read_addr_reg__0[0]),
        .I2(read_addr_reg__0[2]),
        .I3(read_addr_reg__0[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \read_addr[4]_i_1 
       (.I0(read_addr_reg__0[2]),
        .I1(read_addr_reg__0[0]),
        .I2(read_addr_reg__0[1]),
        .I3(read_addr_reg__0[3]),
        .I4(read_addr_reg__0[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \read_addr[5]_i_1 
       (.I0(read_addr_reg__0[4]),
        .I1(read_addr_reg__0[3]),
        .I2(read_addr_reg__0[1]),
        .I3(read_addr_reg__0[0]),
        .I4(read_addr_reg__0[2]),
        .I5(read_addr_reg__0[5]),
        .O(p_0_in__3[5]));
  LUT3 #(
    .INIT(8'h08)) 
    \read_addr[6]_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(done_multiply),
        .I2(read_addr_reg__1),
        .O(read_addr0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \read_addr[6]_i_2 
       (.I0(read_addr_reg__0[2]),
        .I1(read_addr_reg__0[0]),
        .I2(read_addr_reg__0[1]),
        .I3(read_addr_reg__0[3]),
        .I4(read_addr_reg__0[4]),
        .I5(read_addr_reg__0[5]),
        .O(p_0_in__3[6]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \read_addr_reg[0] 
       (.C(CLK),
        .CE(read_addr0),
        .D(p_0_in__3[0]),
        .Q(read_addr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \read_addr_reg[1] 
       (.C(CLK),
        .CE(read_addr0),
        .D(p_0_in__3[1]),
        .Q(read_addr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \read_addr_reg[2] 
       (.C(CLK),
        .CE(read_addr0),
        .D(p_0_in__3[2]),
        .Q(read_addr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \read_addr_reg[3] 
       (.C(CLK),
        .CE(read_addr0),
        .D(p_0_in__3[3]),
        .Q(read_addr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \read_addr_reg[4] 
       (.C(CLK),
        .CE(read_addr0),
        .D(p_0_in__3[4]),
        .Q(read_addr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \read_addr_reg[5] 
       (.C(CLK),
        .CE(read_addr0),
        .D(p_0_in__3[5]),
        .Q(read_addr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \read_addr_reg[6] 
       (.C(CLK),
        .CE(read_addr0),
        .D(p_0_in__3[6]),
        .Q(read_addr_reg__1),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_banked_valid_D_reg[4] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(p_0_in3_in),
        .Q(\reg_banked_valid_D_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_banked_valid_D_reg[5] 
       (.C(CLK),
        .CE(m_axis_mm2s_tready),
        .D(\reg_banked_valid_D_reg_n_0_[4] ),
        .Q(p_0_in20_in),
        .R(1'b0));
endmodule

module pe
   (out_valid,
    O,
    CO,
    \doutB_reg[1] ,
    \doutB_reg[3] ,
    \doutB_reg[4] ,
    \doutB_reg[4]_0 ,
    \doutB_reg[4]_1 ,
    \doutB_reg[1]_0 ,
    \doutB_reg[2] ,
    \doutB_reg[3]_0 ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \doutB_reg[6] ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_0 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[6]_0 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \doutB_reg[4]_2 ,
    \out_b_reg[6]_5 ,
    \doutB_reg[2]_0 ,
    \out_a_reg[6]_2 ,
    \doutB_reg[5] ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    \doutB_reg[7] ,
    \out_data_reg[15]_0 ,
    \buffer_out_reg[0]_0 ,
    out_valid_reg_0,
    clkA,
    \buffer_out_reg[3]_0 ,
    S,
    DI,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry__0_i_10,
    buffer_out0__60_carry__0_i_10_0,
    \buffer_out[0]_i_3_0 ,
    \buffer_out[0]_i_3_1 ,
    buffer_out0__60_carry__0_i_7_0,
    buffer_out0__60_carry__0_i_7_1,
    buffer_out0__60_carry__1_i_2,
    buffer_out0__60_carry__1_i_2_0,
    \buffer_out_reg[11]_0 ,
    \buffer_out_reg[11]_1 ,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2_0 ,
    D,
    B,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_7__0_0,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_i_5__0_0,
    buffer_out0__60_carry__1_i_1__0_0,
    buffer_out0__0_carry__0_0,
    buffer_out0__60_carry__1_i_7__3_0,
    buffer_out0__60_carry__1_2,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__0_3,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0_1,
    buffer_out0__0_carry__0_2,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    buffer_out0__60_carry__1_5,
    \out_data_reg[0]_0 ,
    E);
  output out_valid;
  output [0:0]O;
  output [0:0]CO;
  output [1:0]\doutB_reg[1] ;
  output [0:0]\doutB_reg[3] ;
  output [2:0]\doutB_reg[4] ;
  output [0:0]\doutB_reg[4]_0 ;
  output [1:0]\doutB_reg[4]_1 ;
  output \doutB_reg[1]_0 ;
  output \doutB_reg[2] ;
  output \doutB_reg[3]_0 ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [2:0]\doutB_reg[6] ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_0 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_1 ;
  output \out_b_reg[6]_0 ;
  output \out_b_reg[6]_1 ;
  output [2:0]\out_b_reg[6]_2 ;
  output \out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \doutB_reg[4]_2 ;
  output \out_b_reg[6]_5 ;
  output [1:0]\doutB_reg[2]_0 ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\doutB_reg[5] ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output [2:0]\doutB_reg[7] ;
  output [15:0]\out_data_reg[15]_0 ;
  input \buffer_out_reg[0]_0 ;
  input out_valid_reg_0;
  input clkA;
  input [2:0]\buffer_out_reg[3]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]buffer_out0__60_carry_0;
  input [1:0]buffer_out0__60_carry__0_i_10;
  input [1:0]buffer_out0__60_carry__0_i_10_0;
  input [2:0]\buffer_out[0]_i_3_0 ;
  input [3:0]\buffer_out[0]_i_3_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7_0;
  input [3:0]buffer_out0__60_carry__0_i_7_1;
  input [1:0]buffer_out0__60_carry__1_i_2;
  input [1:0]buffer_out0__60_carry__1_i_2_0;
  input [1:0]\buffer_out_reg[11]_0 ;
  input [0:0]\buffer_out_reg[11]_1 ;
  input [3:0]\buffer_out_reg[15]_0 ;
  input [3:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2_0 ;
  input [7:0]D;
  input [7:0]B;
  input [7:0]buffer_out0__60_carry__1_0;
  input [1:0]buffer_out0__60_carry__1_i_7__0_0;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_i_5__0_0;
  input [0:0]buffer_out0__60_carry__1_i_1__0_0;
  input [7:0]buffer_out0__0_carry__0_0;
  input [1:0]buffer_out0__60_carry__1_i_7__3_0;
  input buffer_out0__60_carry__1_2;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__0_3;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__0_carry__0_2;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input buffer_out0__60_carry__1_5;
  input \out_data_reg[0]_0 ;
  input [0:0]E;

  wire [7:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [15:0]buffer_out0;
  wire buffer_out0__0_carry_0;
  wire [7:0]buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_2;
  wire buffer_out0__0_carry__0_i_10__0_n_0;
  wire buffer_out0__0_carry__0_i_12__3_n_0;
  wire buffer_out0__0_carry__0_i_13__0_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__0_n_0;
  wire buffer_out0__30_carry__0_i_11__3_n_0;
  wire buffer_out0__30_carry__0_i_13__0_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire buffer_out0__60_carry__0_3;
  wire [1:0]buffer_out0__60_carry__0_i_10;
  wire [1:0]buffer_out0__60_carry__0_i_10_0;
  wire buffer_out0__60_carry__0_i_16_n_0;
  wire buffer_out0__60_carry__0_i_3_n_0;
  wire buffer_out0__60_carry__0_i_4_n_0;
  wire buffer_out0__60_carry__0_i_6_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7_0;
  wire [3:0]buffer_out0__60_carry__0_i_7_1;
  wire buffer_out0__60_carry__0_i_7_n_0;
  wire buffer_out0__60_carry__0_i_8_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire [7:0]buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_5;
  wire buffer_out0__60_carry__1_i_10__0_n_0;
  wire buffer_out0__60_carry__1_i_10__3_n_0;
  wire buffer_out0__60_carry__1_i_12__0_n_0;
  wire buffer_out0__60_carry__1_i_12__3_n_0;
  wire buffer_out0__60_carry__1_i_13__0_n_0;
  wire buffer_out0__60_carry__1_i_14__3_n_0;
  wire buffer_out0__60_carry__1_i_15__0_n_0;
  wire buffer_out0__60_carry__1_i_15__3_n_0;
  wire buffer_out0__60_carry__1_i_16__0_n_0;
  wire buffer_out0__60_carry__1_i_16__3_n_0;
  wire [0:0]buffer_out0__60_carry__1_i_1__0_0;
  wire [1:0]buffer_out0__60_carry__1_i_2;
  wire [1:0]buffer_out0__60_carry__1_i_2_0;
  wire buffer_out0__60_carry__1_i_5__0_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__0_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__3_0;
  wire buffer_out0__60_carry__1_i_9__0_n_0;
  wire buffer_out0__60_carry__1_i_9__3_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry_i_1_n_0;
  wire buffer_out0__60_carry_i_2_n_0;
  wire buffer_out0__60_carry_i_3_n_0;
  wire buffer_out0__60_carry_i_4_n_0;
  wire buffer_out0__60_carry_i_5_n_0;
  wire buffer_out0__60_carry_n_0;
  wire [2:0]\buffer_out[0]_i_3_0 ;
  wire [3:0]\buffer_out[0]_i_3_1 ;
  wire \buffer_out[0]_i_3_n_0 ;
  wire \buffer_out[0]_i_4_n_0 ;
  wire \buffer_out[0]_i_5_n_0 ;
  wire \buffer_out[0]_i_6_n_0 ;
  wire [0:0]\buffer_out[12]_i_2_0 ;
  wire \buffer_out[12]_i_2_n_0 ;
  wire \buffer_out[12]_i_3_n_0 ;
  wire \buffer_out[12]_i_4_n_0 ;
  wire \buffer_out[12]_i_5_n_0 ;
  wire \buffer_out[4]_i_2_n_0 ;
  wire \buffer_out[4]_i_3_n_0 ;
  wire \buffer_out[4]_i_4_n_0 ;
  wire \buffer_out[4]_i_5_n_0 ;
  wire \buffer_out[8]_i_2_n_0 ;
  wire \buffer_out[8]_i_3_n_0 ;
  wire \buffer_out[8]_i_4_n_0 ;
  wire \buffer_out[8]_i_5_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1_n_0 ;
  wire \buffer_out_reg[0]_i_1_n_4 ;
  wire \buffer_out_reg[0]_i_1_n_5 ;
  wire \buffer_out_reg[0]_i_1_n_6 ;
  wire \buffer_out_reg[0]_i_1_n_7 ;
  wire [1:0]\buffer_out_reg[11]_0 ;
  wire [0:0]\buffer_out_reg[11]_1 ;
  wire \buffer_out_reg[12]_i_1_n_4 ;
  wire \buffer_out_reg[12]_i_1_n_5 ;
  wire \buffer_out_reg[12]_i_1_n_6 ;
  wire \buffer_out_reg[12]_i_1_n_7 ;
  wire [3:0]\buffer_out_reg[15]_0 ;
  wire [3:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[3]_0 ;
  wire \buffer_out_reg[4]_i_1_n_0 ;
  wire \buffer_out_reg[4]_i_1_n_4 ;
  wire \buffer_out_reg[4]_i_1_n_5 ;
  wire \buffer_out_reg[4]_i_1_n_6 ;
  wire \buffer_out_reg[4]_i_1_n_7 ;
  wire \buffer_out_reg[8]_i_1_n_0 ;
  wire \buffer_out_reg[8]_i_1_n_4 ;
  wire \buffer_out_reg[8]_i_1_n_5 ;
  wire \buffer_out_reg[8]_i_1_n_6 ;
  wire \buffer_out_reg[8]_i_1_n_7 ;
  wire clkA;
  wire [1:0]\doutB_reg[1] ;
  wire \doutB_reg[1]_0 ;
  wire \doutB_reg[2] ;
  wire [1:0]\doutB_reg[2]_0 ;
  wire [0:0]\doutB_reg[3] ;
  wire \doutB_reg[3]_0 ;
  wire [2:0]\doutB_reg[4] ;
  wire [0:0]\doutB_reg[4]_0 ;
  wire [1:0]\doutB_reg[4]_1 ;
  wire \doutB_reg[4]_2 ;
  wire [1:0]\doutB_reg[5] ;
  wire [2:0]\doutB_reg[6] ;
  wire [2:0]\doutB_reg[7] ;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire \out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire [2:0]\out_b_reg[6]_2 ;
  wire \out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire [7:0]\out_b_reg[7]_0 ;
  wire \out_b_reg[7]_1 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid;
  wire out_valid_reg_0;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[3]_0 ,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0[2:0]}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({buffer_out0__0_carry__0_n_4,O,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .O(buffer_out0__0_carry__0_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__0
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__3
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_0 [1]),
        .I4(buffer_out0__0_carry__0_0[3]),
        .I5(\out_b_reg[7]_0 [2]),
        .O(buffer_out0__0_carry__0_i_12__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__0
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .O(buffer_out0__0_carry__0_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__3
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_0 [2]),
        .I4(buffer_out0__0_carry__0_0[4]),
        .I5(\out_b_reg[7]_0 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__0
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__3
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_0 [0]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_0 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__0
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(buffer_out0__60_carry__1_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__3
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_0 [1]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__0_carry__0_2),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_0 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__0
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__0_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\doutB_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__3
       (.I0(\out_b_reg[7]_0 [2]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .I2(buffer_out0__0_carry__0_1),
        .I3(buffer_out0__0_carry__0_0[3]),
        .I4(\out_b_reg[7]_0 [1]),
        .I5(buffer_out0__0_carry__0_i_12__3_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__0
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__0_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\doutB_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],\doutB_reg[1] }),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__3
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_0[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__0
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__0
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(buffer_out0__60_carry__1_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__3
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_0 [2]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_0 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__3
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_0[1]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_0 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__3
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__0
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__0
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_0[1]),
        .I4(buffer_out0__60_carry__1_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__3
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_0 [1]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__0
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__3
       (.I0(\out_b_reg[7]_0 [2]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3_0 ,1'b0}),
        .O({\doutB_reg[3] ,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7_0),
        .O({\doutB_reg[4] ,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .O(buffer_out0__30_carry__0_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__3
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0_0[4]),
        .O(buffer_out0__30_carry__0_i_11__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__0
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .O(buffer_out0__30_carry__0_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__3
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_0 [5]),
        .I4(\out_b_reg[7]_0 [3]),
        .I5(buffer_out0__0_carry__0_0[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__0
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[5]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__3
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(\out_b_reg[7]_0 [3]),
        .I3(buffer_out0__0_carry__0_0[4]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_0 [5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__0
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__3
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(\out_b_reg[7]_0 [4]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_0 [3]),
        .I5(buffer_out0__0_carry__0_0[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__0
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__0_n_0),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[6]),
        .O(\doutB_reg[5] [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__3
       (.I0(\out_b_reg[7]_0 [5]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .I2(buffer_out0__30_carry__0_i_11__3_n_0),
        .I3(buffer_out0__0_carry__0_0[3]),
        .I4(\out_b_reg[7]_0 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__0
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__0_n_0),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[4]),
        .O(\doutB_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\doutB_reg[4]_0 ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_2}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\doutB_reg[4]_1 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_2_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__3
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_0 [5]),
        .I3(buffer_out0__0_carry__0_0[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__0
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[5]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__0
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__3
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_0 [5]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_0 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__0
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__3
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_0 [5]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[4]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__0
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__0
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__0
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_0[4]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__3
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__0
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__3
       (.I0(\out_b_reg[7]_0 [5]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0[6:4],NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2_n_0,buffer_out0__60_carry_i_3_n_0,buffer_out0__60_carry_i_4_n_0,buffer_out0__60_carry_i_5_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[11]_0 ,buffer_out0__60_carry__0_i_3_n_0,buffer_out0__60_carry__0_i_4_n_0}),
        .O(buffer_out0[10:7]),
        .S({\buffer_out_reg[11]_1 ,buffer_out0__60_carry__0_i_6_n_0,buffer_out0__60_carry__0_i_7_n_0,buffer_out0__60_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11
       (.I0(\doutB_reg[4] [0]),
        .I1(\doutB_reg[1] [0]),
        .I2(D[1]),
        .I3(B[7]),
        .O(\doutB_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__3
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__3
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0_0[4]),
        .O(\out_b_reg[6]_3 ));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15
       (.I0(\doutB_reg[4] [2]),
        .I1(CO),
        .I2(D[3]),
        .I3(B[7]),
        .O(\doutB_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16
       (.I0(O),
        .I1(\doutB_reg[3] ),
        .I2(D[1]),
        .I3(B[6]),
        .O(buffer_out0__60_carry__0_i_16_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__3
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .O(\out_b_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__3
       (.I0(\out_b_reg[7]_0 [7]),
        .I1(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3
       (.I0(\doutB_reg[1]_0 ),
        .I1(O),
        .I2(\doutB_reg[3] ),
        .I3(D[1]),
        .I4(D[2]),
        .I5(B[6]),
        .O(buffer_out0__60_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(D[0]),
        .I3(B[7]),
        .O(buffer_out0__60_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6
       (.I0(buffer_out0__60_carry__0_i_16_n_0),
        .I1(\doutB_reg[1]_0 ),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_3),
        .I5(\doutB_reg[2] ),
        .O(buffer_out0__60_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16_n_0),
        .I2(\doutB_reg[1]_0 ),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8
       (.I0(buffer_out0__60_carry__0_i_4_n_0),
        .I1(B[6]),
        .I2(D[1]),
        .I3(\doutB_reg[3] ),
        .I4(O),
        .O(buffer_out0__60_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9
       (.I0(\doutB_reg[4] [1]),
        .I1(\doutB_reg[1] [1]),
        .I2(D[2]),
        .I3(B[7]),
        .O(\doutB_reg[2] ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\buffer_out_reg[15]_0 ),
        .O(buffer_out0[14:11]),
        .S(\buffer_out_reg[15]_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__0_0[1]),
        .O(buffer_out0__60_carry__1_i_10__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__3
       (.I0(buffer_out0__0_carry__0_0[5]),
        .I1(\out_b_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_7__3_0[1]),
        .O(buffer_out0__60_carry__1_i_10__3_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__0
       (.I0(buffer_out0__60_carry__1_i_7__0_0[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_0[6]),
        .O(buffer_out0__60_carry__1_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__3
       (.I0(buffer_out0__60_carry__1_i_7__3_0[1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_0 [7]),
        .I3(buffer_out0__0_carry__0_0[5]),
        .I4(\out_b_reg[7]_0 [6]),
        .O(buffer_out0__60_carry__1_i_12__3_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_7__0_0[1]),
        .I2(buffer_out0__60_carry__1_i_5__0_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_0[7]),
        .I5(buffer_out0__60_carry__1_i_1__0_0),
        .O(buffer_out0__60_carry__1_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__3
       (.I0(\out_b_reg[7]_0 [7]),
        .I1(buffer_out0__0_carry__0_0[6]),
        .O(buffer_out0__60_carry__1_i_14__3_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__0
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__0_0[1]),
        .O(buffer_out0__60_carry__1_i_15__0_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__3
       (.I0(buffer_out0__0_carry__0_0[5]),
        .I1(\out_b_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_7__3_0[1]),
        .O(buffer_out0__60_carry__1_i_15__3_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__0
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__0_0[0]),
        .O(buffer_out0__60_carry__1_i_16__0_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__3
       (.I0(buffer_out0__0_carry__0_0[4]),
        .I1(\out_b_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_7__3_0[0]),
        .O(buffer_out0__60_carry__1_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__3
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .O(\out_b_reg[6]_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__0
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__0_0[0]),
        .O(\out_a_reg[4]_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__3
       (.I0(buffer_out0__0_carry__0_0[4]),
        .I1(\out_b_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_7__3_0[0]),
        .O(\doutB_reg[4]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__3
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .O(\out_b_reg[6]_5 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__0
       (.I0(buffer_out0__60_carry__1_i_9__0_n_0),
        .I1(buffer_out0__60_carry__1_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_7__0_0[1]),
        .O(\doutB_reg[6] [2]));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__3
       (.I0(buffer_out0__60_carry__1_i_9__3_n_0),
        .I1(\out_b_reg[7]_0 [6]),
        .I2(buffer_out0__0_carry__0_0[5]),
        .I3(\out_b_reg[7]_0 [7]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(buffer_out0__60_carry__1_i_7__3_0[1]),
        .O(\out_b_reg[6]_2 [2]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__0
       (.I0(buffer_out0__60_carry__1_i_10__0_n_0),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_7__0_0[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_0[6]),
        .O(\doutB_reg[6] [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__3
       (.I0(buffer_out0__60_carry__1_i_10__3_n_0),
        .I1(\out_b_reg[7]_0 [7]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__60_carry__1_i_7__3_0[0]),
        .I4(buffer_out0__0_carry__0_0[4]),
        .I5(\out_b_reg[7]_0 [6]),
        .O(\out_b_reg[6]_2 [1]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__0
       (.I0(buffer_out0__60_carry__1_0[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .I4(buffer_out0__60_carry__1_i_7__0_0[0]),
        .I5(buffer_out0__60_carry__1_1),
        .O(\doutB_reg[6] [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__3
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_0 [7]),
        .I4(buffer_out0__60_carry__1_i_7__3_0[0]),
        .I5(buffer_out0__60_carry__1_2),
        .O(\out_b_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__0
       (.I0(buffer_out0__60_carry__1_i_12__0_n_0),
        .I1(buffer_out0__60_carry__1_i_13__0_n_0),
        .I2(Q[7]),
        .I3(buffer_out0__60_carry__1_i_1__0_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__3
       (.I0(buffer_out0__60_carry__1_i_12__3_n_0),
        .I1(buffer_out0__60_carry__1_5),
        .I2(buffer_out0__0_carry__0_0[7]),
        .I3(buffer_out0__60_carry__1_3),
        .I4(buffer_out0__0_carry__0_0[6]),
        .I5(\out_b_reg[7]_0 [7]),
        .O(\doutB_reg[7] [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__0
       (.I0(\doutB_reg[6] [1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_0[6]),
        .I3(buffer_out0__60_carry__1_i_1__0_0),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__0_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__3
       (.I0(\out_b_reg[6]_2 [1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_3),
        .I4(buffer_out0__60_carry__1_i_14__3_n_0),
        .I5(buffer_out0__60_carry__1_i_15__3_n_0),
        .O(\doutB_reg[7] [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__0
       (.I0(\doutB_reg[6] [0]),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__0_n_0),
        .I4(buffer_out0__60_carry__1_i_16__0_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__3
       (.I0(\out_b_reg[6]_2 [0]),
        .I1(buffer_out0__0_carry__0_0[6]),
        .I2(\out_b_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_i_10__3_n_0),
        .I4(buffer_out0__60_carry__1_i_16__3_n_0),
        .O(\doutB_reg[7] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__0
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_1__0_0),
        .O(buffer_out0__60_carry__1_i_9__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__3
       (.I0(buffer_out0__0_carry__0_0[6]),
        .I1(\out_b_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_3),
        .O(buffer_out0__60_carry__1_i_9__3_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0[15]}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__0
       (.I0(Q[7]),
        .I1(buffer_out0__60_carry__1_i_1__0_0),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1
       (.I0(O),
        .I1(\doutB_reg[3] ),
        .O(buffer_out0__60_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2
       (.I0(\doutB_reg[3] ),
        .I1(O),
        .I2(B[6]),
        .I3(D[0]),
        .O(buffer_out0__60_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0[3]));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(out_valid_reg_0),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4 
       (.I0(buffer_out0[2]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5 
       (.I0(buffer_out0[1]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6 
       (.I0(buffer_out0[0]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_0),
        .I2(buffer_out0[15]),
        .O(\buffer_out[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3 
       (.I0(buffer_out0[14]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4 
       (.I0(buffer_out0[13]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5 
       (.I0(buffer_out0[12]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2 
       (.I0(buffer_out0[7]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3 
       (.I0(buffer_out0[6]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4 
       (.I0(buffer_out0[5]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5 
       (.I0(buffer_out0[4]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2 
       (.I0(buffer_out0[11]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3 
       (.I0(buffer_out0[10]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4 
       (.I0(buffer_out0[9]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5 
       (.I0(buffer_out0[8]),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1_n_0 ,\NLW_buffer_out_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0[3:0]),
        .O({\buffer_out_reg[0]_i_1_n_4 ,\buffer_out_reg[0]_i_1_n_5 ,\buffer_out_reg[0]_i_1_n_6 ,\buffer_out_reg[0]_i_1_n_7 }),
        .S({\buffer_out[0]_i_3_n_0 ,\buffer_out[0]_i_4_n_0 ,\buffer_out[0]_i_5_n_0 ,\buffer_out[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1 
       (.CI(\buffer_out_reg[8]_i_1_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0[14:12]}),
        .O({\buffer_out_reg[12]_i_1_n_4 ,\buffer_out_reg[12]_i_1_n_5 ,\buffer_out_reg[12]_i_1_n_6 ,\buffer_out_reg[12]_i_1_n_7 }),
        .S({\buffer_out[12]_i_2_n_0 ,\buffer_out[12]_i_3_n_0 ,\buffer_out[12]_i_4_n_0 ,\buffer_out[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1 
       (.CI(\buffer_out_reg[0]_i_1_n_0 ),
        .CO({\buffer_out_reg[4]_i_1_n_0 ,\NLW_buffer_out_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0[7:4]),
        .O({\buffer_out_reg[4]_i_1_n_4 ,\buffer_out_reg[4]_i_1_n_5 ,\buffer_out_reg[4]_i_1_n_6 ,\buffer_out_reg[4]_i_1_n_7 }),
        .S({\buffer_out[4]_i_2_n_0 ,\buffer_out[4]_i_3_n_0 ,\buffer_out[4]_i_4_n_0 ,\buffer_out[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1 
       (.CI(\buffer_out_reg[4]_i_1_n_0 ),
        .CO({\buffer_out_reg[8]_i_1_n_0 ,\NLW_buffer_out_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0[11:8]),
        .O({\buffer_out_reg[8]_i_1_n_4 ,\buffer_out_reg[8]_i_1_n_5 ,\buffer_out_reg[8]_i_1_n_6 ,\buffer_out_reg[8]_i_1_n_7 }),
        .S({\buffer_out[8]_i_2_n_0 ,\buffer_out[8]_i_3_n_0 ,\buffer_out[8]_i_4_n_0 ,\buffer_out[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[0]),
        .Q(\out_b_reg[7]_0 [0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[1]),
        .Q(\out_b_reg[7]_0 [1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[2]),
        .Q(\out_b_reg[7]_0 [2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[3]),
        .Q(\out_b_reg[7]_0 [3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[4]),
        .Q(\out_b_reg[7]_0 [4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[5]),
        .Q(\out_b_reg[7]_0 [5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[6]),
        .Q(\out_b_reg[7]_0 [6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(B[7]),
        .Q(\out_b_reg[7]_0 [7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[0]),
        .Q(\out_data_reg[15]_0 [0]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[10]),
        .Q(\out_data_reg[15]_0 [10]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[11]),
        .Q(\out_data_reg[15]_0 [11]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[12]),
        .Q(\out_data_reg[15]_0 [12]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[13]),
        .Q(\out_data_reg[15]_0 [13]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[14]),
        .Q(\out_data_reg[15]_0 [14]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[15]),
        .Q(\out_data_reg[15]_0 [15]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[1]),
        .Q(\out_data_reg[15]_0 [1]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[2]),
        .Q(\out_data_reg[15]_0 [2]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[3]),
        .Q(\out_data_reg[15]_0 [3]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[4]),
        .Q(\out_data_reg[15]_0 [4]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[5]),
        .Q(\out_data_reg[15]_0 [5]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[6]),
        .Q(\out_data_reg[15]_0 [6]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[7]),
        .Q(\out_data_reg[15]_0 [7]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[8]),
        .Q(\out_data_reg[15]_0 [8]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[9]),
        .Q(\out_data_reg[15]_0 [9]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_reg_0),
        .Q(out_valid),
        .R(\buffer_out_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_0
   (\doutB_reg[4] ,
    \doutB_reg[4]_0 ,
    \doutB_reg[7] ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \doutB_reg[6] ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_0 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[6]_0 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_5 ,
    \doutB_reg[2] ,
    \out_a_reg[6]_2 ,
    \doutB_reg[5] ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    out_valid,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__0_0,
    buffer_out0__60_carry__0_i_10__0_1,
    \buffer_out[0]_i_3__0_0 ,
    \buffer_out[0]_i_3__0_1 ,
    buffer_out0__60_carry__0_i_7__0_0,
    buffer_out0__60_carry__0_i_7__0_1,
    buffer_out0__60_carry__1_i_18__0,
    buffer_out0__60_carry__1_i_18__0_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__0_0 ,
    D,
    \out_b_reg[7]_3 ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__1_0,
    O,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_i_5__1_0,
    CO,
    buffer_out0__60_carry__1_i_13__4,
    buffer_out0__60_carry__1_i_7__4,
    buffer_out0__60_carry__1_i_7__4_0,
    \out_data_reg[0]_0 ,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__0_3,
    buffer_out0__60_carry__1_2,
    buffer_out0__60_carry__1_3,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    \buffer_in_reg[15]_0 );
  output [0:0]\doutB_reg[4] ;
  output [1:0]\doutB_reg[4]_0 ;
  output \doutB_reg[7] ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [2:0]\doutB_reg[6] ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_0 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_1 ;
  output \out_b_reg[6]_0 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output [0:0]\out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_5 ;
  output [1:0]\doutB_reg[2] ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\doutB_reg[5] ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input out_valid;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__0_0;
  input [1:0]buffer_out0__60_carry__0_i_10__0_1;
  input [2:0]\buffer_out[0]_i_3__0_0 ;
  input [3:0]\buffer_out[0]_i_3__0_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__0_0;
  input [3:0]buffer_out0__60_carry__0_i_7__0_1;
  input [1:0]buffer_out0__60_carry__1_i_18__0;
  input [1:0]buffer_out0__60_carry__1_i_18__0_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__0_0 ;
  input [7:0]D;
  input [7:0]\out_b_reg[7]_3 ;
  input buffer_out0__60_carry__0_0;
  input [7:0]buffer_out0__60_carry__1_0;
  input [1:0]O;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_i_5__1_0;
  input [0:0]CO;
  input [7:0]buffer_out0__60_carry__1_i_13__4;
  input [0:0]buffer_out0__60_carry__1_i_7__4;
  input buffer_out0__60_carry__1_i_7__4_0;
  input \out_data_reg[0]_0 ;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__0_3;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__60_carry__1_3;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]\buffer_in_reg[15]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [15:0]\buffer_in_reg[15]_0 ;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_10__1_n_0;
  wire buffer_out0__0_carry__0_i_12__4_n_0;
  wire buffer_out0__0_carry__0_i_13__1_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__1_n_0;
  wire buffer_out0__30_carry__0_i_11__4_n_0;
  wire buffer_out0__30_carry__0_i_13__1_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire buffer_out0__60_carry__0_3;
  wire [1:0]buffer_out0__60_carry__0_i_10__0_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__0_1;
  wire buffer_out0__60_carry__0_i_10__0_n_0;
  wire buffer_out0__60_carry__0_i_11__0_n_0;
  wire buffer_out0__60_carry__0_i_14__0_n_0;
  wire buffer_out0__60_carry__0_i_15__0_n_0;
  wire buffer_out0__60_carry__0_i_16__0_n_0;
  wire buffer_out0__60_carry__0_i_1__0_n_0;
  wire buffer_out0__60_carry__0_i_2__0_n_0;
  wire buffer_out0__60_carry__0_i_3__0_n_0;
  wire buffer_out0__60_carry__0_i_4__0_n_0;
  wire buffer_out0__60_carry__0_i_5__0_n_0;
  wire buffer_out0__60_carry__0_i_6__0_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__0_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__0_1;
  wire buffer_out0__60_carry__0_i_7__0_n_0;
  wire buffer_out0__60_carry__0_i_8__0_n_0;
  wire buffer_out0__60_carry__0_i_9__0_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire [7:0]buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__1_n_0;
  wire buffer_out0__60_carry__1_i_12__1_n_0;
  wire buffer_out0__60_carry__1_i_13__1_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_13__4;
  wire buffer_out0__60_carry__1_i_15__1_n_0;
  wire buffer_out0__60_carry__1_i_16__1_n_0;
  wire [1:0]buffer_out0__60_carry__1_i_18__0;
  wire [1:0]buffer_out0__60_carry__1_i_18__0_0;
  wire buffer_out0__60_carry__1_i_4__0_n_0;
  wire buffer_out0__60_carry__1_i_5__1_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__4;
  wire buffer_out0__60_carry__1_i_7__4_0;
  wire buffer_out0__60_carry__1_i_8__0_n_0;
  wire buffer_out0__60_carry__1_i_9__1_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__0_n_0;
  wire buffer_out0__60_carry_i_2__0_n_0;
  wire buffer_out0__60_carry_i_3__0_n_0;
  wire buffer_out0__60_carry_i_4__0_n_0;
  wire buffer_out0__60_carry_i_5__0_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__0_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__0_0 ;
  wire [3:0]\buffer_out[0]_i_3__0_1 ;
  wire \buffer_out[0]_i_3__0_n_0 ;
  wire \buffer_out[0]_i_4__0_n_0 ;
  wire \buffer_out[0]_i_5__0_n_0 ;
  wire \buffer_out[0]_i_6__0_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__0_0 ;
  wire \buffer_out[12]_i_2__0_n_0 ;
  wire \buffer_out[12]_i_3__0_n_0 ;
  wire \buffer_out[12]_i_4__0_n_0 ;
  wire \buffer_out[12]_i_5__0_n_0 ;
  wire \buffer_out[4]_i_2__0_n_0 ;
  wire \buffer_out[4]_i_3__0_n_0 ;
  wire \buffer_out[4]_i_4__0_n_0 ;
  wire \buffer_out[4]_i_5__0_n_0 ;
  wire \buffer_out[8]_i_2__0_n_0 ;
  wire \buffer_out[8]_i_3__0_n_0 ;
  wire \buffer_out[8]_i_4__0_n_0 ;
  wire \buffer_out[8]_i_5__0_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__0_n_0 ;
  wire \buffer_out_reg[0]_i_1__0_n_4 ;
  wire \buffer_out_reg[0]_i_1__0_n_5 ;
  wire \buffer_out_reg[0]_i_1__0_n_6 ;
  wire \buffer_out_reg[0]_i_1__0_n_7 ;
  wire \buffer_out_reg[12]_i_1__0_n_4 ;
  wire \buffer_out_reg[12]_i_1__0_n_5 ;
  wire \buffer_out_reg[12]_i_1__0_n_6 ;
  wire \buffer_out_reg[12]_i_1__0_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__0_n_0 ;
  wire \buffer_out_reg[4]_i_1__0_n_4 ;
  wire \buffer_out_reg[4]_i_1__0_n_5 ;
  wire \buffer_out_reg[4]_i_1__0_n_6 ;
  wire \buffer_out_reg[4]_i_1__0_n_7 ;
  wire \buffer_out_reg[8]_i_1__0_n_0 ;
  wire \buffer_out_reg[8]_i_1__0_n_4 ;
  wire \buffer_out_reg[8]_i_1__0_n_5 ;
  wire \buffer_out_reg[8]_i_1__0_n_6 ;
  wire \buffer_out_reg[8]_i_1__0_n_7 ;
  wire clkA;
  wire [1:0]\doutB_reg[2] ;
  wire [0:0]\doutB_reg[4] ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire [1:0]\doutB_reg[5] ;
  wire [2:0]\doutB_reg[6] ;
  wire \doutB_reg[7] ;
  wire in_reg_n_0;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire \out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire [0:0]\out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire [7:0]\out_b_reg[7]_0 ;
  wire \out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire [7:0]\out_b_reg[7]_3 ;
  wire \out_data[0]_i_1_n_0 ;
  wire \out_data[10]_i_1_n_0 ;
  wire \out_data[11]_i_1_n_0 ;
  wire \out_data[12]_i_1_n_0 ;
  wire \out_data[13]_i_1_n_0 ;
  wire \out_data[14]_i_1_n_0 ;
  wire \out_data[15]_i_1_n_0 ;
  wire \out_data[1]_i_1_n_0 ;
  wire \out_data[2]_i_1_n_0 ;
  wire \out_data[3]_i_1_n_0 ;
  wire \out_data[4]_i_1_n_0 ;
  wire \out_data[5]_i_1_n_0 ;
  wire \out_data[6]_i_1_n_0 ;
  wire \out_data[7]_i_1_n_0 ;
  wire \out_data[8]_i_1_n_0 ;
  wire \out_data[9]_i_1_n_0 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__1
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .O(buffer_out0__0_carry__0_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__1
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__4
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__4[5]),
        .I2(buffer_out0__60_carry__1_i_13__4[4]),
        .I3(\out_b_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__1_i_13__4[3]),
        .I5(\out_b_reg[7]_0 [2]),
        .O(buffer_out0__0_carry__0_i_12__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__1
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .O(buffer_out0__0_carry__0_i_13__1_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__4
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__4[5]),
        .I2(buffer_out0__60_carry__1_i_13__4[6]),
        .I3(\out_b_reg[7]_0 [2]),
        .I4(buffer_out0__60_carry__1_i_13__4[4]),
        .I5(\out_b_reg[7]_0 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__1
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__4
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__4[3]),
        .I2(buffer_out0__60_carry__1_i_13__4[4]),
        .I3(\out_b_reg[7]_0 [0]),
        .I4(buffer_out0__60_carry__1_i_13__4[2]),
        .I5(\out_b_reg[7]_0 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__1
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(buffer_out0__60_carry__1_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__4
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_0 [1]),
        .I2(buffer_out0__60_carry__1_i_13__4[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__4[7]),
        .I5(\out_b_reg[7]_0 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__1
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__1_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\doutB_reg[2] [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__4
       (.I0(\out_b_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_13__4[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__4[3]),
        .I4(\out_b_reg[7]_0 [1]),
        .I5(buffer_out0__0_carry__0_i_12__4_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__1
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__1_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\doutB_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__1
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__0_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__0_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__4
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__4[7]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__60_carry__1_i_13__4[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__1
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__1
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(buffer_out0__60_carry__1_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__4
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__4[5]),
        .I2(buffer_out0__60_carry__1_i_13__4[6]),
        .I3(\out_b_reg[7]_0 [2]),
        .I4(buffer_out0__60_carry__1_i_13__4[7]),
        .I5(\out_b_reg[7]_0 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__4
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__4[3]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__60_carry__1_i_13__4[1]),
        .I4(buffer_out0__60_carry__1_i_13__4[2]),
        .I5(\out_b_reg[7]_0 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__4
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__4[1]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__60_carry__1_i_13__4[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__1
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__1
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_0[1]),
        .I4(buffer_out0__60_carry__1_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__4
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__4[1]),
        .I2(\out_b_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_13__4[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__1
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__4
       (.I0(\out_b_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_13__4[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__0_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__0_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__0_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__0_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__1
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .O(buffer_out0__30_carry__0_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__4
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_13__4[4]),
        .O(buffer_out0__30_carry__0_i_11__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__1
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__1
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .O(buffer_out0__30_carry__0_i_13__1_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__4
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__4[5]),
        .I2(buffer_out0__60_carry__1_i_13__4[6]),
        .I3(\out_b_reg[7]_0 [5]),
        .I4(\out_b_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_13__4[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__1
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[5]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__4
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__4[3]),
        .I2(\out_b_reg[7]_0 [3]),
        .I3(buffer_out0__60_carry__1_i_13__4[4]),
        .I4(buffer_out0__60_carry__1_i_13__4[2]),
        .I5(\out_b_reg[7]_0 [5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__1
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__4
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(\out_b_reg[7]_0 [4]),
        .I2(buffer_out0__60_carry__1_i_13__4[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_13__4[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__1
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__1_n_0),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[6]),
        .O(\doutB_reg[5] [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__4
       (.I0(\out_b_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_13__4[2]),
        .I2(buffer_out0__30_carry__0_i_11__4_n_0),
        .I3(buffer_out0__60_carry__1_i_13__4[3]),
        .I4(\out_b_reg[7]_0 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__1
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__1_n_0),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[4]),
        .O(\doutB_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__1
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\doutB_reg[4] ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_18__0}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\doutB_reg[4]_0 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_18__0_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__4
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__4[7]),
        .I2(\out_b_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_13__4[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__1
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[5]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__1
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__4
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_13__4[5]),
        .I2(buffer_out0__60_carry__1_i_13__4[6]),
        .I3(\out_b_reg[7]_0 [5]),
        .I4(buffer_out0__60_carry__1_i_13__4[7]),
        .I5(\out_b_reg[7]_0 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__1
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__4
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__4[1]),
        .I2(\out_b_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_13__4[0]),
        .O(\out_b_reg[4]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__1
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__1
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__1
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_0[4]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__4
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_13__4[1]),
        .I2(\out_b_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__1_i_13__4[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__1
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__4
       (.I0(\out_b_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_13__4[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__0_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__0_n_0,buffer_out0__60_carry_i_3__0_n_0,buffer_out0__60_carry_i_4__0_n_0,buffer_out0__60_carry_i_5__0_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__0_n_0,buffer_out0__60_carry__0_i_2__0_n_0,buffer_out0__60_carry__0_i_3__0_n_0,buffer_out0__60_carry__0_i_4__0_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__0_n_0,buffer_out0__60_carry__0_i_6__0_n_0,buffer_out0__60_carry__0_i_7__0_n_0,buffer_out0__60_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__0
       (.I0(\out_b_reg[7]_3 [7]),
        .I1(D[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__0
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(D[1]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__4
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__4[3]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__4
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__4[4]),
        .O(\out_b_reg[6]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__0
       (.I0(\out_b_reg[7]_3 [7]),
        .I1(D[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__0
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(D[3]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__0
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(D[1]),
        .I3(\out_b_reg[7]_3 [6]),
        .O(buffer_out0__60_carry__0_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__4
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__4[2]),
        .O(\out_b_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__4
       (.I0(\out_b_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__1_i_13__4[0]),
        .O(\out_b_reg[7]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__0
       (.I0(\out_b_reg[7]_3 [6]),
        .I1(D[3]),
        .I2(buffer_out0__60_carry__0_i_9__0_n_0),
        .I3(buffer_out0__60_carry__0_i_10__0_n_0),
        .O(buffer_out0__60_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__0
       (.I0(D[2]),
        .I1(buffer_out0__60_carry__0_i_11__0_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(D[1]),
        .I5(\out_b_reg[7]_3 [6]),
        .O(buffer_out0__60_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__0
       (.I0(buffer_out0__60_carry__0_i_11__0_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(D[1]),
        .I4(D[2]),
        .I5(\out_b_reg[7]_3 [6]),
        .O(buffer_out0__60_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__0
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(D[0]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__0
       (.I0(buffer_out0__60_carry__0_i_10__0_n_0),
        .I1(buffer_out0__60_carry__0_i_9__0_n_0),
        .I2(buffer_out0__60_carry__0_3),
        .I3(buffer_out0__60_carry__0_0),
        .I4(buffer_out0__60_carry__0_i_14__0_n_0),
        .I5(buffer_out0__60_carry__0_i_15__0_n_0),
        .O(buffer_out0__60_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__0
       (.I0(buffer_out0__60_carry__0_i_16__0_n_0),
        .I1(buffer_out0__60_carry__0_i_11__0_n_0),
        .I2(buffer_out0__60_carry__0_1),
        .I3(buffer_out0__60_carry__0_3),
        .I4(buffer_out0__60_carry__0_i_10__0_n_0),
        .I5(buffer_out0__60_carry__0_i_9__0_n_0),
        .O(buffer_out0__60_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__0
       (.I0(buffer_out0__60_carry__0_1),
        .I1(buffer_out0__60_carry__0_i_16__0_n_0),
        .I2(buffer_out0__60_carry__0_i_11__0_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_2),
        .O(buffer_out0__60_carry__0_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__0
       (.I0(buffer_out0__60_carry__0_i_4__0_n_0),
        .I1(\out_b_reg[7]_3 [6]),
        .I2(D[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__0
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(D[2]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_9__0_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__0_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__0_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__1
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__0
       (.I0(\out_b_reg[7]_3 [7]),
        .I1(D[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\doutB_reg[7] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__1
       (.I0(O[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_0[6]),
        .O(buffer_out0__60_carry__1_i_12__1_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__1
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(buffer_out0__60_carry__1_i_5__1_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_0[7]),
        .I5(CO),
        .O(buffer_out0__60_carry__1_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__4
       (.I0(\out_b_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__1_i_13__4[6]),
        .O(\out_b_reg[7]_2 ));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__1
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_15__1_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__1
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(O[0]),
        .O(buffer_out0__60_carry__1_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__4
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__4[5]),
        .O(\out_b_reg[6]_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__1
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(O[0]),
        .O(\out_a_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__4
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__4[7]),
        .O(\out_b_reg[6]_5 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__1
       (.I0(buffer_out0__60_carry__1_i_9__1_n_0),
        .I1(buffer_out0__60_carry__1_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .I4(Q[7]),
        .I5(O[1]),
        .O(\doutB_reg[6] [2]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__1
       (.I0(buffer_out0__60_carry__1_i_10__1_n_0),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(Q[6]),
        .I3(O[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_0[6]),
        .O(\doutB_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__1
       (.I0(buffer_out0__60_carry__1_0[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .I4(O[0]),
        .I5(buffer_out0__60_carry__1_1),
        .O(\doutB_reg[6] [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__4
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__4[5]),
        .I2(buffer_out0__60_carry__1_i_13__4[4]),
        .I3(\out_b_reg[7]_0 [7]),
        .I4(buffer_out0__60_carry__1_i_7__4),
        .I5(buffer_out0__60_carry__1_i_7__4_0),
        .O(\out_b_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__0
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_15__0_n_0),
        .I2(\out_b_reg[7]_3 [7]),
        .I3(D[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__1
       (.I0(buffer_out0__60_carry__1_i_12__1_n_0),
        .I1(buffer_out0__60_carry__1_i_13__1_n_0),
        .I2(Q[7]),
        .I3(CO),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__1
       (.I0(\doutB_reg[6] [1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_0[6]),
        .I3(CO),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__1_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__1
       (.I0(\doutB_reg[6] [0]),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__1_n_0),
        .I4(buffer_out0__60_carry__1_i_16__1_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__0
       (.I0(buffer_out0__60_carry__0_i_14__0_n_0),
        .I1(buffer_out0__60_carry__0_i_15__0_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__1_2),
        .I4(\doutB_reg[7] ),
        .I5(buffer_out0__60_carry__1_3),
        .O(buffer_out0__60_carry__1_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__1
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(CO),
        .O(buffer_out0__60_carry__1_i_9__1_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__0_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__1
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__0
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__0
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_3 [6]),
        .I3(D[0]),
        .O(buffer_out0__60_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__0
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__0
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__0
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__0 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__0 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\out_data_reg[0]_0 ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__0 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__0 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__0 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__0 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__0 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__0 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__0 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__0 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__0 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__0 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__0 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__0 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__0 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__0 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__0 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__0_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__0_n_0 ,\NLW_buffer_out_reg[0]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__0_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__0_n_4 ,\buffer_out_reg[0]_i_1__0_n_5 ,\buffer_out_reg[0]_i_1__0_n_6 ,\buffer_out_reg[0]_i_1__0_n_7 }),
        .S({\buffer_out[0]_i_3__0_n_0 ,\buffer_out[0]_i_4__0_n_0 ,\buffer_out[0]_i_5__0_n_0 ,\buffer_out[0]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__0_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__0_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__0_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__0 
       (.CI(\buffer_out_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__0_n_4 ,\buffer_out_reg[12]_i_1__0_n_5 ,\buffer_out_reg[12]_i_1__0_n_6 ,\buffer_out_reg[12]_i_1__0_n_7 }),
        .S({\buffer_out[12]_i_2__0_n_0 ,\buffer_out[12]_i_3__0_n_0 ,\buffer_out[12]_i_4__0_n_0 ,\buffer_out[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__0_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__0_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__0_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__0_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__0_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__0_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__0_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__0 
       (.CI(\buffer_out_reg[0]_i_1__0_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__0_n_0 ,\NLW_buffer_out_reg[4]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__0_n_4 ,\buffer_out_reg[4]_i_1__0_n_5 ,\buffer_out_reg[4]_i_1__0_n_6 ,\buffer_out_reg[4]_i_1__0_n_7 }),
        .S({\buffer_out[4]_i_2__0_n_0 ,\buffer_out[4]_i_3__0_n_0 ,\buffer_out[4]_i_4__0_n_0 ,\buffer_out[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__0_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__0_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__0_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__0_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__0 
       (.CI(\buffer_out_reg[4]_i_1__0_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__0_n_0 ,\NLW_buffer_out_reg[8]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__0_n_4 ,\buffer_out_reg[8]_i_1__0_n_5 ,\buffer_out_reg[8]_i_1__0_n_6 ,\buffer_out_reg[8]_i_1__0_n_7 }),
        .S({\buffer_out[8]_i_2__0_n_0 ,\buffer_out[8]_i_3__0_n_0 ,\buffer_out[8]_i_4__0_n_0 ,\buffer_out[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__0_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(out_valid),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [0]),
        .Q(\out_b_reg[7]_0 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [1]),
        .Q(\out_b_reg[7]_0 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [2]),
        .Q(\out_b_reg[7]_0 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [3]),
        .Q(\out_b_reg[7]_0 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [4]),
        .Q(\out_b_reg[7]_0 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [5]),
        .Q(\out_b_reg[7]_0 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [6]),
        .Q(\out_b_reg[7]_0 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [7]),
        .Q(\out_b_reg[7]_0 [7]),
        .R(\buffer_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1 
       (.I0(buffer_out_reg[0]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1 
       (.I0(buffer_out_reg[10]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1 
       (.I0(buffer_out_reg[11]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1 
       (.I0(buffer_out_reg[12]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1 
       (.I0(buffer_out_reg[13]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1 
       (.I0(buffer_out_reg[14]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1 
       (.I0(buffer_out_reg[1]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1 
       (.I0(buffer_out_reg[2]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1 
       (.I0(buffer_out_reg[3]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1 
       (.I0(buffer_out_reg[4]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1 
       (.I0(buffer_out_reg[5]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1 
       (.I0(buffer_out_reg[6]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1 
       (.I0(buffer_out_reg[7]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1 
       (.I0(buffer_out_reg[8]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1 
       (.I0(buffer_out_reg[9]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\out_data_reg[0]_0 ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_1
   (CO,
    O,
    \doutB_reg[7] ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \doutB_reg[6] ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_0 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[6]_0 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_5 ,
    \doutB_reg[2] ,
    \out_a_reg[6]_2 ,
    \doutB_reg[5] ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[0]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__1_0,
    buffer_out0__60_carry__0_i_10__1_1,
    \buffer_out[0]_i_3__1_0 ,
    \buffer_out[0]_i_3__1_1 ,
    buffer_out0__60_carry__0_i_7__1_0,
    buffer_out0__60_carry__0_i_7__1_1,
    buffer_out0__60_carry__1_i_18__1,
    buffer_out0__60_carry__1_i_18__1_0,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2__1_0 ,
    D,
    \out_b_reg[7]_3 ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_7__2_0,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_i_5__2_0,
    buffer_out0__60_carry__1_i_1__2_0,
    buffer_out0__60_carry__1_i_13__5,
    buffer_out0__60_carry__1_i_7__5,
    buffer_out0__60_carry__1_i_7__5_0,
    \out_data_reg[0]_0 ,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__0_3,
    buffer_out0__60_carry__1_2,
    buffer_out0__60_carry__1_3,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    \buffer_in_reg[15]_0 );
  output [0:0]CO;
  output [1:0]O;
  output \doutB_reg[7] ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [2:0]\doutB_reg[6] ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_0 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_1 ;
  output \out_b_reg[6]_0 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output [0:0]\out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_5 ;
  output [1:0]\doutB_reg[2] ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\doutB_reg[5] ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[0]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__1_0;
  input [1:0]buffer_out0__60_carry__0_i_10__1_1;
  input [2:0]\buffer_out[0]_i_3__1_0 ;
  input [3:0]\buffer_out[0]_i_3__1_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__1_0;
  input [3:0]buffer_out0__60_carry__0_i_7__1_1;
  input [1:0]buffer_out0__60_carry__1_i_18__1;
  input [1:0]buffer_out0__60_carry__1_i_18__1_0;
  input [2:0]\buffer_out_reg[15]_0 ;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2__1_0 ;
  input [7:0]D;
  input [7:0]\out_b_reg[7]_3 ;
  input buffer_out0__60_carry__0_0;
  input [7:0]buffer_out0__60_carry__1_0;
  input [1:0]buffer_out0__60_carry__1_i_7__2_0;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_i_5__2_0;
  input [0:0]buffer_out0__60_carry__1_i_1__2_0;
  input [7:0]buffer_out0__60_carry__1_i_13__5;
  input [0:0]buffer_out0__60_carry__1_i_7__5;
  input buffer_out0__60_carry__1_i_7__5_0;
  input \out_data_reg[0]_0 ;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__0_3;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__60_carry__1_3;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]\buffer_in_reg[15]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [15:0]\buffer_in_reg[15]_0 ;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_10__2_n_0;
  wire buffer_out0__0_carry__0_i_12__5_n_0;
  wire buffer_out0__0_carry__0_i_13__2_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__2_n_0;
  wire buffer_out0__30_carry__0_i_11__5_n_0;
  wire buffer_out0__30_carry__0_i_13__2_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire buffer_out0__60_carry__0_3;
  wire [1:0]buffer_out0__60_carry__0_i_10__1_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__1_1;
  wire buffer_out0__60_carry__0_i_10__1_n_0;
  wire buffer_out0__60_carry__0_i_11__1_n_0;
  wire buffer_out0__60_carry__0_i_14__1_n_0;
  wire buffer_out0__60_carry__0_i_15__1_n_0;
  wire buffer_out0__60_carry__0_i_16__1_n_0;
  wire buffer_out0__60_carry__0_i_1__1_n_0;
  wire buffer_out0__60_carry__0_i_2__1_n_0;
  wire buffer_out0__60_carry__0_i_3__1_n_0;
  wire buffer_out0__60_carry__0_i_4__1_n_0;
  wire buffer_out0__60_carry__0_i_5__1_n_0;
  wire buffer_out0__60_carry__0_i_6__1_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__1_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__1_1;
  wire buffer_out0__60_carry__0_i_7__1_n_0;
  wire buffer_out0__60_carry__0_i_8__1_n_0;
  wire buffer_out0__60_carry__0_i_9__1_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire [7:0]buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__2_n_0;
  wire buffer_out0__60_carry__1_i_12__2_n_0;
  wire buffer_out0__60_carry__1_i_13__2_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_13__5;
  wire buffer_out0__60_carry__1_i_15__2_n_0;
  wire buffer_out0__60_carry__1_i_16__2_n_0;
  wire [1:0]buffer_out0__60_carry__1_i_18__1;
  wire [1:0]buffer_out0__60_carry__1_i_18__1_0;
  wire [0:0]buffer_out0__60_carry__1_i_1__2_0;
  wire buffer_out0__60_carry__1_i_4__1_n_0;
  wire buffer_out0__60_carry__1_i_5__2_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__2_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__5;
  wire buffer_out0__60_carry__1_i_7__5_0;
  wire buffer_out0__60_carry__1_i_8__1_n_0;
  wire buffer_out0__60_carry__1_i_9__2_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__1_n_0;
  wire buffer_out0__60_carry_i_2__1_n_0;
  wire buffer_out0__60_carry_i_3__1_n_0;
  wire buffer_out0__60_carry_i_4__1_n_0;
  wire buffer_out0__60_carry_i_5__1_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__1_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__1_0 ;
  wire [3:0]\buffer_out[0]_i_3__1_1 ;
  wire \buffer_out[0]_i_3__1_n_0 ;
  wire \buffer_out[0]_i_4__1_n_0 ;
  wire \buffer_out[0]_i_5__1_n_0 ;
  wire \buffer_out[0]_i_6__1_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__1_0 ;
  wire \buffer_out[12]_i_2__1_n_0 ;
  wire \buffer_out[12]_i_3__1_n_0 ;
  wire \buffer_out[12]_i_4__1_n_0 ;
  wire \buffer_out[12]_i_5__1_n_0 ;
  wire \buffer_out[4]_i_2__1_n_0 ;
  wire \buffer_out[4]_i_3__1_n_0 ;
  wire \buffer_out[4]_i_4__1_n_0 ;
  wire \buffer_out[4]_i_5__1_n_0 ;
  wire \buffer_out[8]_i_2__1_n_0 ;
  wire \buffer_out[8]_i_3__1_n_0 ;
  wire \buffer_out[8]_i_4__1_n_0 ;
  wire \buffer_out[8]_i_5__1_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1__1_n_0 ;
  wire \buffer_out_reg[0]_i_1__1_n_4 ;
  wire \buffer_out_reg[0]_i_1__1_n_5 ;
  wire \buffer_out_reg[0]_i_1__1_n_6 ;
  wire \buffer_out_reg[0]_i_1__1_n_7 ;
  wire \buffer_out_reg[12]_i_1__1_n_4 ;
  wire \buffer_out_reg[12]_i_1__1_n_5 ;
  wire \buffer_out_reg[12]_i_1__1_n_6 ;
  wire \buffer_out_reg[12]_i_1__1_n_7 ;
  wire [2:0]\buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire \buffer_out_reg[4]_i_1__1_n_0 ;
  wire \buffer_out_reg[4]_i_1__1_n_4 ;
  wire \buffer_out_reg[4]_i_1__1_n_5 ;
  wire \buffer_out_reg[4]_i_1__1_n_6 ;
  wire \buffer_out_reg[4]_i_1__1_n_7 ;
  wire \buffer_out_reg[8]_i_1__1_n_0 ;
  wire \buffer_out_reg[8]_i_1__1_n_4 ;
  wire \buffer_out_reg[8]_i_1__1_n_5 ;
  wire \buffer_out_reg[8]_i_1__1_n_6 ;
  wire \buffer_out_reg[8]_i_1__1_n_7 ;
  wire clkA;
  wire [1:0]\doutB_reg[2] ;
  wire [1:0]\doutB_reg[5] ;
  wire [2:0]\doutB_reg[6] ;
  wire \doutB_reg[7] ;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire \out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire [0:0]\out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire [7:0]\out_b_reg[7]_0 ;
  wire \out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire [7:0]\out_b_reg[7]_3 ;
  wire \out_data[0]_i_1__0_n_0 ;
  wire \out_data[10]_i_1__0_n_0 ;
  wire \out_data[11]_i_1__0_n_0 ;
  wire \out_data[12]_i_1__0_n_0 ;
  wire \out_data[13]_i_1__0_n_0 ;
  wire \out_data[14]_i_1__0_n_0 ;
  wire \out_data[15]_i_1__0_n_0 ;
  wire \out_data[1]_i_1__0_n_0 ;
  wire \out_data[2]_i_1__0_n_0 ;
  wire \out_data[3]_i_1__0_n_0 ;
  wire \out_data[4]_i_1__0_n_0 ;
  wire \out_data[5]_i_1__0_n_0 ;
  wire \out_data[6]_i_1__0_n_0 ;
  wire \out_data[7]_i_1__0_n_0 ;
  wire \out_data[8]_i_1__0_n_0 ;
  wire \out_data[9]_i_1__0_n_0 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\buffer_in_reg[15]_0 [9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .O(buffer_out0__0_carry__0_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__2
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__5
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__5[5]),
        .I2(buffer_out0__60_carry__1_i_13__5[4]),
        .I3(\out_b_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__1_i_13__5[3]),
        .I5(\out_b_reg[7]_0 [2]),
        .O(buffer_out0__0_carry__0_i_12__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__2
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .O(buffer_out0__0_carry__0_i_13__2_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__5
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__5[5]),
        .I2(buffer_out0__60_carry__1_i_13__5[6]),
        .I3(\out_b_reg[7]_0 [2]),
        .I4(buffer_out0__60_carry__1_i_13__5[4]),
        .I5(\out_b_reg[7]_0 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__2
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__5
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__5[3]),
        .I2(buffer_out0__60_carry__1_i_13__5[4]),
        .I3(\out_b_reg[7]_0 [0]),
        .I4(buffer_out0__60_carry__1_i_13__5[2]),
        .I5(\out_b_reg[7]_0 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__2
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(buffer_out0__60_carry__1_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__5
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_0 [1]),
        .I2(buffer_out0__60_carry__1_i_13__5[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__5[7]),
        .I5(\out_b_reg[7]_0 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__2
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__2_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\doutB_reg[2] [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__5
       (.I0(\out_b_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_13__5[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__5[3]),
        .I4(\out_b_reg[7]_0 [1]),
        .I5(buffer_out0__0_carry__0_i_12__5_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__2
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__2_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\doutB_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__1_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__1_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__5
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__5[7]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__60_carry__1_i_13__5[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__2
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__2
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[1]),
        .I2(buffer_out0__60_carry__1_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__5
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__5[5]),
        .I2(buffer_out0__60_carry__1_i_13__5[6]),
        .I3(\out_b_reg[7]_0 [2]),
        .I4(buffer_out0__60_carry__1_i_13__5[7]),
        .I5(\out_b_reg[7]_0 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__5
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__5[3]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__60_carry__1_i_13__5[1]),
        .I4(buffer_out0__60_carry__1_i_13__5[2]),
        .I5(\out_b_reg[7]_0 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__5
       (.I0(\out_b_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_13__5[1]),
        .I2(\out_b_reg[7]_0 [2]),
        .I3(buffer_out0__60_carry__1_i_13__5[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__2
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__2
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_0[1]),
        .I4(buffer_out0__60_carry__1_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__5
       (.I0(\out_b_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_13__5[1]),
        .I2(\out_b_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_13__5[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__2
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__5
       (.I0(\out_b_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_13__5[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__1_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__1_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__1_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__1_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .O(buffer_out0__30_carry__0_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__5
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_13__5[4]),
        .O(buffer_out0__30_carry__0_i_11__5_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__2
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .O(buffer_out0__30_carry__0_i_13__2_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__5
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__5[5]),
        .I2(buffer_out0__60_carry__1_i_13__5[6]),
        .I3(\out_b_reg[7]_0 [5]),
        .I4(\out_b_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_13__5[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__2
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[5]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__5
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__5[3]),
        .I2(\out_b_reg[7]_0 [3]),
        .I3(buffer_out0__60_carry__1_i_13__5[4]),
        .I4(buffer_out0__60_carry__1_i_13__5[2]),
        .I5(\out_b_reg[7]_0 [5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__2
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__5
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(\out_b_reg[7]_0 [4]),
        .I2(buffer_out0__60_carry__1_i_13__5[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_13__5[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__2
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__2_n_0),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[6]),
        .O(\doutB_reg[5] [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__5
       (.I0(\out_b_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_13__5[2]),
        .I2(buffer_out0__30_carry__0_i_11__5_n_0),
        .I3(buffer_out0__60_carry__1_i_13__5[3]),
        .I4(\out_b_reg[7]_0 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__2
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__2_n_0),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[4]),
        .O(\doutB_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_18__1}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_18__1_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__5
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__5[7]),
        .I2(\out_b_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_13__5[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__2
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[5]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__2
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[4]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__5
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_13__5[5]),
        .I2(buffer_out0__60_carry__1_i_13__5[6]),
        .I3(\out_b_reg[7]_0 [5]),
        .I4(buffer_out0__60_carry__1_i_13__5[7]),
        .I5(\out_b_reg[7]_0 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__2
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(buffer_out0__60_carry__1_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__5
       (.I0(\out_b_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_13__5[1]),
        .I2(\out_b_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_13__5[0]),
        .O(\out_b_reg[4]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__2
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__2
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__2
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_0[4]),
        .I4(buffer_out0__60_carry__1_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__5
       (.I0(\out_b_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_13__5[1]),
        .I2(\out_b_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__1_i_13__5[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__2
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__5
       (.I0(\out_b_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_13__5[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__1_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__1_n_0,buffer_out0__60_carry_i_3__1_n_0,buffer_out0__60_carry_i_4__1_n_0,buffer_out0__60_carry_i_5__1_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__1_n_0,buffer_out0__60_carry__0_i_2__1_n_0,buffer_out0__60_carry__0_i_3__1_n_0,buffer_out0__60_carry__0_i_4__1_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__1_n_0,buffer_out0__60_carry__0_i_6__1_n_0,buffer_out0__60_carry__0_i_7__1_n_0,buffer_out0__60_carry__0_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__1
       (.I0(\out_b_reg[7]_3 [7]),
        .I1(D[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__1
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(D[1]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__5
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__5[3]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__5
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__5[4]),
        .O(\out_b_reg[6]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__1
       (.I0(\out_b_reg[7]_3 [7]),
        .I1(D[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__1
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(D[3]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_15__1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__1
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(D[1]),
        .I3(\out_b_reg[7]_3 [6]),
        .O(buffer_out0__60_carry__0_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__5
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__5[2]),
        .O(\out_b_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__5
       (.I0(\out_b_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__1_i_13__5[0]),
        .O(\out_b_reg[7]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__1
       (.I0(\out_b_reg[7]_3 [6]),
        .I1(D[3]),
        .I2(buffer_out0__60_carry__0_i_9__1_n_0),
        .I3(buffer_out0__60_carry__0_i_10__1_n_0),
        .O(buffer_out0__60_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__1
       (.I0(D[2]),
        .I1(buffer_out0__60_carry__0_i_11__1_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(D[1]),
        .I5(\out_b_reg[7]_3 [6]),
        .O(buffer_out0__60_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__1
       (.I0(buffer_out0__60_carry__0_i_11__1_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(D[1]),
        .I4(D[2]),
        .I5(\out_b_reg[7]_3 [6]),
        .O(buffer_out0__60_carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__1
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(D[0]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__1
       (.I0(buffer_out0__60_carry__0_i_10__1_n_0),
        .I1(buffer_out0__60_carry__0_i_9__1_n_0),
        .I2(buffer_out0__60_carry__0_3),
        .I3(buffer_out0__60_carry__0_0),
        .I4(buffer_out0__60_carry__0_i_14__1_n_0),
        .I5(buffer_out0__60_carry__0_i_15__1_n_0),
        .O(buffer_out0__60_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__1
       (.I0(buffer_out0__60_carry__0_i_16__1_n_0),
        .I1(buffer_out0__60_carry__0_i_11__1_n_0),
        .I2(buffer_out0__60_carry__0_1),
        .I3(buffer_out0__60_carry__0_3),
        .I4(buffer_out0__60_carry__0_i_10__1_n_0),
        .I5(buffer_out0__60_carry__0_i_9__1_n_0),
        .O(buffer_out0__60_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__1
       (.I0(buffer_out0__60_carry__0_1),
        .I1(buffer_out0__60_carry__0_i_16__1_n_0),
        .I2(buffer_out0__60_carry__0_i_11__1_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_2),
        .O(buffer_out0__60_carry__0_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__1
       (.I0(buffer_out0__60_carry__0_i_4__1_n_0),
        .I1(\out_b_reg[7]_3 [6]),
        .I2(D[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__1
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(D[2]),
        .I3(\out_b_reg[7]_3 [7]),
        .O(buffer_out0__60_carry__0_i_9__1_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_0 ,buffer_out0__60_carry__1_i_4__1_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_8__1_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__2_0[1]),
        .O(buffer_out0__60_carry__1_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__1
       (.I0(\out_b_reg[7]_3 [7]),
        .I1(D[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\doutB_reg[7] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__2
       (.I0(buffer_out0__60_carry__1_i_7__2_0[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_0[6]),
        .O(buffer_out0__60_carry__1_i_12__2_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_7__2_0[1]),
        .I2(buffer_out0__60_carry__1_i_5__2_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_0[7]),
        .I5(buffer_out0__60_carry__1_i_1__2_0),
        .O(buffer_out0__60_carry__1_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__5
       (.I0(\out_b_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__1_i_13__5[6]),
        .O(\out_b_reg[7]_2 ));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__2
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__2_0[1]),
        .O(buffer_out0__60_carry__1_i_15__2_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__2
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__2_0[0]),
        .O(buffer_out0__60_carry__1_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__5
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__5[5]),
        .O(\out_b_reg[6]_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__2
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__2_0[0]),
        .O(\out_a_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__5
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__5[7]),
        .O(\out_b_reg[6]_5 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__2
       (.I0(buffer_out0__60_carry__1_i_9__2_n_0),
        .I1(buffer_out0__60_carry__1_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_7__2_0[1]),
        .O(\doutB_reg[6] [2]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__2
       (.I0(buffer_out0__60_carry__1_i_10__2_n_0),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_7__2_0[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_0[6]),
        .O(\doutB_reg[6] [1]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__2
       (.I0(buffer_out0__60_carry__1_0[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .I4(buffer_out0__60_carry__1_i_7__2_0[0]),
        .I5(buffer_out0__60_carry__1_1),
        .O(\doutB_reg[6] [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__5
       (.I0(\out_b_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_13__5[5]),
        .I2(buffer_out0__60_carry__1_i_13__5[4]),
        .I3(\out_b_reg[7]_0 [7]),
        .I4(buffer_out0__60_carry__1_i_7__5),
        .I5(buffer_out0__60_carry__1_i_7__5_0),
        .O(\out_b_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__1
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_15__1_n_0),
        .I2(\out_b_reg[7]_3 [7]),
        .I3(D[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__2
       (.I0(buffer_out0__60_carry__1_i_12__2_n_0),
        .I1(buffer_out0__60_carry__1_i_13__2_n_0),
        .I2(Q[7]),
        .I3(buffer_out0__60_carry__1_i_1__2_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__2
       (.I0(\doutB_reg[6] [1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_0[6]),
        .I3(buffer_out0__60_carry__1_i_1__2_0),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__2_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__2
       (.I0(\doutB_reg[6] [0]),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__2_n_0),
        .I4(buffer_out0__60_carry__1_i_16__2_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__1
       (.I0(buffer_out0__60_carry__0_i_14__1_n_0),
        .I1(buffer_out0__60_carry__0_i_15__1_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__1_2),
        .I4(\doutB_reg[7] ),
        .I5(buffer_out0__60_carry__1_3),
        .O(buffer_out0__60_carry__1_i_8__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__2
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_0[7]),
        .I2(buffer_out0__60_carry__1_i_1__2_0),
        .O(buffer_out0__60_carry__1_i_9__2_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__1_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__2
       (.I0(Q[7]),
        .I1(buffer_out0__60_carry__1_i_1__2_0),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__1
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__1
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_3 [6]),
        .I3(D[0]),
        .O(buffer_out0__60_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__1
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__1
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__1
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__1 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__1 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\out_data_reg[0]_0 ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__1 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__1 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__1 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__1 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__1 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__1 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__1 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__1 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__1 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__1 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__1 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__1 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__1 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__1 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__1 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__1_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__1_n_0 ,\NLW_buffer_out_reg[0]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__1_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__1_n_4 ,\buffer_out_reg[0]_i_1__1_n_5 ,\buffer_out_reg[0]_i_1__1_n_6 ,\buffer_out_reg[0]_i_1__1_n_7 }),
        .S({\buffer_out[0]_i_3__1_n_0 ,\buffer_out[0]_i_4__1_n_0 ,\buffer_out[0]_i_5__1_n_0 ,\buffer_out[0]_i_6__1_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__1_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__1_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__1_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__1 
       (.CI(\buffer_out_reg[8]_i_1__1_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__1_n_4 ,\buffer_out_reg[12]_i_1__1_n_5 ,\buffer_out_reg[12]_i_1__1_n_6 ,\buffer_out_reg[12]_i_1__1_n_7 }),
        .S({\buffer_out[12]_i_2__1_n_0 ,\buffer_out[12]_i_3__1_n_0 ,\buffer_out[12]_i_4__1_n_0 ,\buffer_out[12]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__1_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__1_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__1_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__1_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__1_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__1_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__1_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__1 
       (.CI(\buffer_out_reg[0]_i_1__1_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__1_n_0 ,\NLW_buffer_out_reg[4]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__1_n_4 ,\buffer_out_reg[4]_i_1__1_n_5 ,\buffer_out_reg[4]_i_1__1_n_6 ,\buffer_out_reg[4]_i_1__1_n_7 }),
        .S({\buffer_out[4]_i_2__1_n_0 ,\buffer_out[4]_i_3__1_n_0 ,\buffer_out[4]_i_4__1_n_0 ,\buffer_out[4]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__1_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__1_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__1_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__1_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__1 
       (.CI(\buffer_out_reg[4]_i_1__1_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__1_n_0 ,\NLW_buffer_out_reg[8]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__1_n_4 ,\buffer_out_reg[8]_i_1__1_n_5 ,\buffer_out_reg[8]_i_1__1_n_6 ,\buffer_out_reg[8]_i_1__1_n_7 }),
        .S({\buffer_out[8]_i_2__1_n_0 ,\buffer_out[8]_i_3__1_n_0 ,\buffer_out[8]_i_4__1_n_0 ,\buffer_out[8]_i_5__1_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__1_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [0]),
        .Q(\out_b_reg[7]_0 [0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [1]),
        .Q(\out_b_reg[7]_0 [1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [2]),
        .Q(\out_b_reg[7]_0 [2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [3]),
        .Q(\out_b_reg[7]_0 [3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [4]),
        .Q(\out_b_reg[7]_0 [4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [5]),
        .Q(\out_b_reg[7]_0 [5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [6]),
        .Q(\out_b_reg[7]_0 [6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_3 [7]),
        .Q(\out_b_reg[7]_0 [7]),
        .R(\buffer_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__0 
       (.I0(buffer_out_reg[0]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__0 
       (.I0(buffer_out_reg[10]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__0 
       (.I0(buffer_out_reg[11]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__0 
       (.I0(buffer_out_reg[12]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__0 
       (.I0(buffer_out_reg[13]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__0 
       (.I0(buffer_out_reg[14]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__0 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__0 
       (.I0(buffer_out_reg[1]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__0 
       (.I0(buffer_out_reg[2]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__0 
       (.I0(buffer_out_reg[3]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__0 
       (.I0(buffer_out_reg[4]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__0 
       (.I0(buffer_out_reg[5]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__0 
       (.I0(buffer_out_reg[6]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__0 
       (.I0(buffer_out_reg[7]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__0 
       (.I0(buffer_out_reg[8]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__0 
       (.I0(buffer_out_reg[9]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__0_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\out_data_reg[0]_0 ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_10
   (CO,
    O,
    wr_en_D_bram,
    valid_D,
    \out_b_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_0 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[7]_3 ,
    \out_b_reg[6]_5 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__10_0,
    buffer_out0__60_carry__0_i_10__10_1,
    \buffer_out[0]_i_3__10_0 ,
    \buffer_out[0]_i_3__10_1 ,
    buffer_out0__60_carry__0_i_7__10_0,
    buffer_out0__60_carry__0_i_7__10_1,
    buffer_out0__60_carry__1_i_3__10,
    buffer_out0__60_carry__1_i_3__10_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__10_0 ,
    mm_rst_n,
    done_multiply,
    Q,
    \out_b_reg[7]_4 ,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_13__14,
    buffer_out0__60_carry__1_i_7__14,
    buffer_out0__60_carry__1_i_7__14_0,
    \init_d_reg[2] ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    D);
  output [0:0]CO;
  output [1:0]O;
  output [0:0]wr_en_D_bram;
  output [0:0]valid_D;
  output \out_b_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_0 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output [0:0]\out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \out_b_reg[7]_3 ;
  output \out_b_reg[6]_5 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__10_0;
  input [1:0]buffer_out0__60_carry__0_i_10__10_1;
  input [2:0]\buffer_out[0]_i_3__10_0 ;
  input [3:0]\buffer_out[0]_i_3__10_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__10_0;
  input [3:0]buffer_out0__60_carry__0_i_7__10_1;
  input [1:0]buffer_out0__60_carry__1_i_3__10;
  input [1:0]buffer_out0__60_carry__1_i_3__10_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__10_0 ;
  input mm_rst_n;
  input done_multiply;
  input [3:0]Q;
  input [7:0]\out_b_reg[7]_4 ;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_13__14;
  input [0:0]buffer_out0__60_carry__1_i_7__14;
  input buffer_out0__60_carry__1_i_7__14_0;
  input [0:0]\init_d_reg[2] ;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_12__14_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_11__14_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__10_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__10_1;
  wire buffer_out0__60_carry__0_i_10__10_n_0;
  wire buffer_out0__60_carry__0_i_11__10_n_0;
  wire buffer_out0__60_carry__0_i_14__10_n_0;
  wire buffer_out0__60_carry__0_i_15__10_n_0;
  wire buffer_out0__60_carry__0_i_16__10_n_0;
  wire buffer_out0__60_carry__0_i_1__10_n_0;
  wire buffer_out0__60_carry__0_i_2__10_n_0;
  wire buffer_out0__60_carry__0_i_3__10_n_0;
  wire buffer_out0__60_carry__0_i_4__10_n_0;
  wire buffer_out0__60_carry__0_i_5__10_n_0;
  wire buffer_out0__60_carry__0_i_6__10_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__10_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__10_1;
  wire buffer_out0__60_carry__0_i_7__10_n_0;
  wire buffer_out0__60_carry__0_i_8__10_n_0;
  wire buffer_out0__60_carry__0_i_9__10_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [7:0]buffer_out0__60_carry__1_i_13__14;
  wire [1:0]buffer_out0__60_carry__1_i_3__10;
  wire [1:0]buffer_out0__60_carry__1_i_3__10_0;
  wire buffer_out0__60_carry__1_i_4__10_n_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__14;
  wire buffer_out0__60_carry__1_i_7__14_0;
  wire buffer_out0__60_carry__1_i_8__10_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__10_n_0;
  wire buffer_out0__60_carry_i_2__10_n_0;
  wire buffer_out0__60_carry_i_3__10_n_0;
  wire buffer_out0__60_carry_i_4__10_n_0;
  wire buffer_out0__60_carry_i_5__10_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__10_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__10_0 ;
  wire [3:0]\buffer_out[0]_i_3__10_1 ;
  wire \buffer_out[0]_i_3__10_n_0 ;
  wire \buffer_out[0]_i_4__10_n_0 ;
  wire \buffer_out[0]_i_5__10_n_0 ;
  wire \buffer_out[0]_i_6__10_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__10_0 ;
  wire \buffer_out[12]_i_2__10_n_0 ;
  wire \buffer_out[12]_i_3__10_n_0 ;
  wire \buffer_out[12]_i_4__10_n_0 ;
  wire \buffer_out[12]_i_5__10_n_0 ;
  wire \buffer_out[4]_i_2__10_n_0 ;
  wire \buffer_out[4]_i_3__10_n_0 ;
  wire \buffer_out[4]_i_4__10_n_0 ;
  wire \buffer_out[4]_i_5__10_n_0 ;
  wire \buffer_out[8]_i_2__10_n_0 ;
  wire \buffer_out[8]_i_3__10_n_0 ;
  wire \buffer_out[8]_i_4__10_n_0 ;
  wire \buffer_out[8]_i_5__10_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__10_n_0 ;
  wire \buffer_out_reg[0]_i_1__10_n_4 ;
  wire \buffer_out_reg[0]_i_1__10_n_5 ;
  wire \buffer_out_reg[0]_i_1__10_n_6 ;
  wire \buffer_out_reg[0]_i_1__10_n_7 ;
  wire \buffer_out_reg[12]_i_1__10_n_4 ;
  wire \buffer_out_reg[12]_i_1__10_n_5 ;
  wire \buffer_out_reg[12]_i_1__10_n_6 ;
  wire \buffer_out_reg[12]_i_1__10_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__10_n_0 ;
  wire \buffer_out_reg[4]_i_1__10_n_4 ;
  wire \buffer_out_reg[4]_i_1__10_n_5 ;
  wire \buffer_out_reg[4]_i_1__10_n_6 ;
  wire \buffer_out_reg[4]_i_1__10_n_7 ;
  wire \buffer_out_reg[8]_i_1__10_n_0 ;
  wire \buffer_out_reg[8]_i_1__10_n_4 ;
  wire \buffer_out_reg[8]_i_1__10_n_5 ;
  wire \buffer_out_reg[8]_i_1__10_n_6 ;
  wire \buffer_out_reg[8]_i_1__10_n_7 ;
  wire clkA;
  wire done_multiply;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\init_d_reg[2] ;
  wire mm_rst_n;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire \out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire [0:0]\out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_b_reg[7]_3 ;
  wire [7:0]\out_b_reg[7]_4 ;
  wire \out_data[0]_i_1__7_n_0 ;
  wire \out_data[10]_i_1__7_n_0 ;
  wire \out_data[11]_i_1__7_n_0 ;
  wire \out_data[12]_i_1__7_n_0 ;
  wire \out_data[13]_i_1__7_n_0 ;
  wire \out_data[14]_i_1__7_n_0 ;
  wire \out_data[15]_i_1__7_n_0 ;
  wire \out_data[1]_i_1__7_n_0 ;
  wire \out_data[2]_i_1__7_n_0 ;
  wire \out_data[3]_i_1__7_n_0 ;
  wire \out_data[4]_i_1__7_n_0 ;
  wire \out_data[5]_i_1__7_n_0 ;
  wire \out_data[6]_i_1__7_n_0 ;
  wire \out_data[7]_i_1__7_n_0 ;
  wire \out_data[8]_i_1__7_n_0 ;
  wire \out_data[9]_i_1__7_n_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire [0:0]valid_D;
  wire [0:0]wr_en_D_bram;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__10_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__10_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__10_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__14
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__14[5]),
        .I2(buffer_out0__60_carry__1_i_13__14[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__60_carry__1_i_13__14[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__14_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__14
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__14[5]),
        .I2(buffer_out0__60_carry__1_i_13__14[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__14[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__14
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__14[3]),
        .I2(buffer_out0__60_carry__1_i_13__14[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__60_carry__1_i_13__14[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__14
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_13__14[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__14[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__14
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__14[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__14[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__14_n_0),
        .O(\out_b_reg[1]_2 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__10_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__10_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__14
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__14[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__14[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__14
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__14[5]),
        .I2(buffer_out0__60_carry__1_i_13__14[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__14[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__14
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__14[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__14[1]),
        .I4(buffer_out0__60_carry__1_i_13__14[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__14
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__14[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__14[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__14
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__14[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__60_carry__1_i_13__14[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__14
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__14[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__10_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__10_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__10_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__10_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__14
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__14[4]),
        .O(buffer_out0__30_carry__0_i_11__14_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__14
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__14[5]),
        .I2(buffer_out0__60_carry__1_i_13__14[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__14[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__14
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__14[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__60_carry__1_i_13__14[4]),
        .I4(buffer_out0__60_carry__1_i_13__14[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__14
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__60_carry__1_i_13__14[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__14[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__14
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__14[2]),
        .I2(buffer_out0__30_carry__0_i_11__14_n_0),
        .I3(buffer_out0__60_carry__1_i_13__14[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__10}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__10_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__14
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__14[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__14[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__14
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__14[5]),
        .I2(buffer_out0__60_carry__1_i_13__14[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__60_carry__1_i_13__14[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__14
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__14[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__14[0]),
        .O(\out_b_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__14
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__14[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__60_carry__1_i_13__14[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__14
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__14[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__10_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__10_n_0,buffer_out0__60_carry_i_3__10_n_0,buffer_out0__60_carry_i_4__10_n_0,buffer_out0__60_carry_i_5__10_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__10_n_0,buffer_out0__60_carry__0_i_2__10_n_0,buffer_out0__60_carry__0_i_3__10_n_0,buffer_out0__60_carry__0_i_4__10_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__10_n_0,buffer_out0__60_carry__0_i_6__10_n_0,buffer_out0__60_carry__0_i_7__10_n_0,buffer_out0__60_carry__0_i_8__10_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__10
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__10_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__10
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_11__10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__14
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__14[3]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__14
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__14[4]),
        .O(\out_b_reg[6]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__10
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__10_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__10
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(Q[3]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_15__10_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__10
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_16__10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__14
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__14[2]),
        .O(\out_b_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__14
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__14[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__10
       (.I0(\out_b_reg[7]_4 [6]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__0_i_9__10_n_0),
        .I3(buffer_out0__60_carry__0_i_10__10_n_0),
        .O(buffer_out0__60_carry__0_i_1__10_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__10
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__0_i_11__10_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(Q[1]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__10
       (.I0(buffer_out0__60_carry__0_i_11__10_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_3__10_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__10
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(Q[0]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__10
       (.I0(buffer_out0__60_carry__0_i_10__10_n_0),
        .I1(buffer_out0__60_carry__0_i_9__10_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__10_n_0),
        .I5(buffer_out0__60_carry__0_i_15__10_n_0),
        .O(buffer_out0__60_carry__0_i_5__10_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__10
       (.I0(buffer_out0__60_carry__0_i_16__10_n_0),
        .I1(buffer_out0__60_carry__0_i_11__10_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__10_n_0),
        .I5(buffer_out0__60_carry__0_i_9__10_n_0),
        .O(buffer_out0__60_carry__0_i_6__10_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__10
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__10_n_0),
        .I2(buffer_out0__60_carry__0_i_11__10_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__10_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__10
       (.I0(buffer_out0__60_carry__0_i_4__10_n_0),
        .I1(\out_b_reg[7]_4 [6]),
        .I2(Q[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__10_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__10
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(Q[2]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_9__10_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__10_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__10_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__10
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__14
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__14[6]),
        .O(\out_b_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__14
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__14[5]),
        .O(\out_b_reg[6]_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__14
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__14[7]),
        .O(\out_b_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__14
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__14[5]),
        .I2(buffer_out0__60_carry__1_i_13__14[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__14),
        .I5(buffer_out0__60_carry__1_i_7__14_0),
        .O(\out_b_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__10
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__10_n_0),
        .I2(\out_b_reg[7]_4 [7]),
        .I3(Q[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__10
       (.I0(buffer_out0__60_carry__0_i_14__10_n_0),
        .I1(buffer_out0__60_carry__0_i_15__10_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__10_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__10_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__10
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__10
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_4 [6]),
        .I3(Q[0]),
        .O(buffer_out0__60_carry_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__10
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__10
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__10
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__10 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__10 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\init_d_reg[2] ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__10 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__10 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__10 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__10_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__10 
       (.I0(buffer_out_reg[15]),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__10 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__10 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__10 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__10 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__10 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__10 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__10 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__10 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__10 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__10 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__10_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__10 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__10_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__10_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__10 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__10_n_0 ,\NLW_buffer_out_reg[0]_i_1__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__10_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__10_n_4 ,\buffer_out_reg[0]_i_1__10_n_5 ,\buffer_out_reg[0]_i_1__10_n_6 ,\buffer_out_reg[0]_i_1__10_n_7 }),
        .S({\buffer_out[0]_i_3__10_n_0 ,\buffer_out[0]_i_4__10_n_0 ,\buffer_out[0]_i_5__10_n_0 ,\buffer_out[0]_i_6__10_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__10_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__10_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__10_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__10 
       (.CI(\buffer_out_reg[8]_i_1__10_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__10_n_4 ,\buffer_out_reg[12]_i_1__10_n_5 ,\buffer_out_reg[12]_i_1__10_n_6 ,\buffer_out_reg[12]_i_1__10_n_7 }),
        .S({\buffer_out[12]_i_2__10_n_0 ,\buffer_out[12]_i_3__10_n_0 ,\buffer_out[12]_i_4__10_n_0 ,\buffer_out[12]_i_5__10_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__10_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__10_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__10_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__10_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__10_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__10_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__10_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__10 
       (.CI(\buffer_out_reg[0]_i_1__10_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__10_n_0 ,\NLW_buffer_out_reg[4]_i_1__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__10_n_4 ,\buffer_out_reg[4]_i_1__10_n_5 ,\buffer_out_reg[4]_i_1__10_n_6 ,\buffer_out_reg[4]_i_1__10_n_7 }),
        .S({\buffer_out[4]_i_2__10_n_0 ,\buffer_out[4]_i_3__10_n_0 ,\buffer_out[4]_i_4__10_n_0 ,\buffer_out[4]_i_5__10_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__10_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__10_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__10_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__10_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__10 
       (.CI(\buffer_out_reg[4]_i_1__10_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__10_n_0 ,\NLW_buffer_out_reg[8]_i_1__10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__10_n_4 ,\buffer_out_reg[8]_i_1__10_n_5 ,\buffer_out_reg[8]_i_1__10_n_6 ,\buffer_out_reg[8]_i_1__10_n_7 }),
        .S({\buffer_out[8]_i_2__10_n_0 ,\buffer_out[8]_i_3__10_n_0 ,\buffer_out[8]_i_4__10_n_0 ,\buffer_out[8]_i_5__10_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__10_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_15_0_5_i_1__8
       (.I0(valid_D),
        .I1(mm_rst_n),
        .I2(done_multiply),
        .O(wr_en_D_bram));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__7 
       (.I0(buffer_out_reg[0]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__7 
       (.I0(buffer_out_reg[10]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__7 
       (.I0(buffer_out_reg[11]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__7 
       (.I0(buffer_out_reg[12]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__7 
       (.I0(buffer_out_reg[13]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__7 
       (.I0(buffer_out_reg[14]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__7 
       (.I0(buffer_out_reg[15]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__7 
       (.I0(buffer_out_reg[1]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__7 
       (.I0(buffer_out_reg[2]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__7 
       (.I0(buffer_out_reg[3]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__7 
       (.I0(buffer_out_reg[4]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__7 
       (.I0(buffer_out_reg[5]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__7 
       (.I0(buffer_out_reg[6]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__7 
       (.I0(buffer_out_reg[7]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__7 
       (.I0(buffer_out_reg[8]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__7 
       (.I0(buffer_out_reg[9]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__7_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\init_d_reg[2] ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(valid_D),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_11
   (out_valid_reg_0,
    \out_b_reg[4] ,
    \out_b_reg[4]_0 ,
    \out_b_reg[7] ,
    \doutB_reg[5] ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6] ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2] ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5] ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    D,
    \buffer_out_reg[0]_0 ,
    out_valid_reg_1,
    clkA,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__11_0,
    buffer_out0__60_carry__0_i_10__11_1,
    \buffer_out[0]_i_3__11_0 ,
    \buffer_out[0]_i_3__11_1 ,
    buffer_out0__60_carry__0_i_7__11_0,
    buffer_out0__60_carry__0_i_7__11_1,
    buffer_out0__60_carry__1_i_18__11,
    buffer_out0__60_carry__1_i_18__11_0,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2__11_0 ,
    \out_a_reg[7]_2 ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_5__11,
    buffer_out0__60_carry__1_i_1__12_0,
    O,
    buffer_out0__60_carry__1_i_5__12_0,
    CO,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__0_3,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    \out_data_reg[0]_0 ,
    E);
  output out_valid_reg_0;
  output [0:0]\out_b_reg[4] ;
  output [1:0]\out_b_reg[4]_0 ;
  output \out_b_reg[7] ;
  output \doutB_reg[5] ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6] ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output [1:0]\out_b_reg[2] ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5] ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [15:0]D;
  input \buffer_out_reg[0]_0 ;
  input out_valid_reg_1;
  input clkA;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__11_0;
  input [1:0]buffer_out0__60_carry__0_i_10__11_1;
  input [2:0]\buffer_out[0]_i_3__11_0 ;
  input [3:0]\buffer_out[0]_i_3__11_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__11_0;
  input [3:0]buffer_out0__60_carry__0_i_7__11_1;
  input [1:0]buffer_out0__60_carry__1_i_18__11;
  input [1:0]buffer_out0__60_carry__1_i_18__11_0;
  input [2:0]\buffer_out_reg[15]_0 ;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2__11_0 ;
  input [7:0]\out_a_reg[7]_2 ;
  input [1:0]buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__1_0;
  input buffer_out0__60_carry__1_i_5__11;
  input [7:0]buffer_out0__60_carry__1_i_1__12_0;
  input [1:0]O;
  input buffer_out0__60_carry__1_i_5__12_0;
  input [0:0]CO;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__0_3;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input \out_data_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_i_10__12_n_0;
  wire buffer_out0__0_carry__0_i_13__12_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_i_10__12_n_0;
  wire buffer_out0__30_carry__0_i_13__12_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire [1:0]buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire buffer_out0__60_carry__0_3;
  wire [1:0]buffer_out0__60_carry__0_i_10__11_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__11_1;
  wire buffer_out0__60_carry__0_i_10__11_n_0;
  wire buffer_out0__60_carry__0_i_11__11_n_0;
  wire buffer_out0__60_carry__0_i_14__11_n_0;
  wire buffer_out0__60_carry__0_i_15__11_n_0;
  wire buffer_out0__60_carry__0_i_16__11_n_0;
  wire buffer_out0__60_carry__0_i_1__11_n_0;
  wire buffer_out0__60_carry__0_i_2__11_n_0;
  wire buffer_out0__60_carry__0_i_3__11_n_0;
  wire buffer_out0__60_carry__0_i_4__11_n_0;
  wire buffer_out0__60_carry__0_i_5__11_n_0;
  wire buffer_out0__60_carry__0_i_6__11_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__11_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__11_1;
  wire buffer_out0__60_carry__0_i_7__11_n_0;
  wire buffer_out0__60_carry__0_i_8__11_n_0;
  wire buffer_out0__60_carry__0_i_9__11_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__12_n_0;
  wire buffer_out0__60_carry__1_i_12__12_n_0;
  wire buffer_out0__60_carry__1_i_13__12_n_0;
  wire buffer_out0__60_carry__1_i_15__12_n_0;
  wire buffer_out0__60_carry__1_i_16__12_n_0;
  wire [1:0]buffer_out0__60_carry__1_i_18__11;
  wire [1:0]buffer_out0__60_carry__1_i_18__11_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__12_0;
  wire buffer_out0__60_carry__1_i_4__11_n_0;
  wire buffer_out0__60_carry__1_i_5__11;
  wire buffer_out0__60_carry__1_i_5__12_0;
  wire buffer_out0__60_carry__1_i_8__11_n_0;
  wire buffer_out0__60_carry__1_i_9__12_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__11_n_0;
  wire buffer_out0__60_carry_i_2__11_n_0;
  wire buffer_out0__60_carry_i_3__11_n_0;
  wire buffer_out0__60_carry_i_4__11_n_0;
  wire buffer_out0__60_carry_i_5__11_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__11_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__11_0 ;
  wire [3:0]\buffer_out[0]_i_3__11_1 ;
  wire \buffer_out[0]_i_3__11_n_0 ;
  wire \buffer_out[0]_i_4__11_n_0 ;
  wire \buffer_out[0]_i_5__11_n_0 ;
  wire \buffer_out[0]_i_6__11_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__11_0 ;
  wire \buffer_out[12]_i_2__11_n_0 ;
  wire \buffer_out[12]_i_3__11_n_0 ;
  wire \buffer_out[12]_i_4__11_n_0 ;
  wire \buffer_out[12]_i_5__11_n_0 ;
  wire \buffer_out[4]_i_2__11_n_0 ;
  wire \buffer_out[4]_i_3__11_n_0 ;
  wire \buffer_out[4]_i_4__11_n_0 ;
  wire \buffer_out[4]_i_5__11_n_0 ;
  wire \buffer_out[8]_i_2__11_n_0 ;
  wire \buffer_out[8]_i_3__11_n_0 ;
  wire \buffer_out[8]_i_4__11_n_0 ;
  wire \buffer_out[8]_i_5__11_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1__11_n_0 ;
  wire \buffer_out_reg[0]_i_1__11_n_4 ;
  wire \buffer_out_reg[0]_i_1__11_n_5 ;
  wire \buffer_out_reg[0]_i_1__11_n_6 ;
  wire \buffer_out_reg[0]_i_1__11_n_7 ;
  wire \buffer_out_reg[12]_i_1__11_n_4 ;
  wire \buffer_out_reg[12]_i_1__11_n_5 ;
  wire \buffer_out_reg[12]_i_1__11_n_6 ;
  wire \buffer_out_reg[12]_i_1__11_n_7 ;
  wire [2:0]\buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire \buffer_out_reg[4]_i_1__11_n_0 ;
  wire \buffer_out_reg[4]_i_1__11_n_4 ;
  wire \buffer_out_reg[4]_i_1__11_n_5 ;
  wire \buffer_out_reg[4]_i_1__11_n_6 ;
  wire \buffer_out_reg[4]_i_1__11_n_7 ;
  wire \buffer_out_reg[8]_i_1__11_n_0 ;
  wire \buffer_out_reg[8]_i_1__11_n_4 ;
  wire \buffer_out_reg[8]_i_1__11_n_5 ;
  wire \buffer_out_reg[8]_i_1__11_n_6 ;
  wire \buffer_out_reg[8]_i_1__11_n_7 ;
  wire clkA;
  wire \doutB_reg[5] ;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [7:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[2] ;
  wire [0:0]\out_b_reg[4] ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [1:0]\out_b_reg[5] ;
  wire [1:0]\out_b_reg[6] ;
  wire \out_b_reg[7] ;
  wire \out_data_reg[0]_0 ;
  wire out_valid_reg_0;
  wire out_valid_reg_1;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__11_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__11_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__11_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__12
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[1]),
        .O(buffer_out0__0_carry__0_i_10__12_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__12
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__12
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[1]),
        .O(buffer_out0__0_carry__0_i_13__12_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__12
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__12
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__12
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__12_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_b_reg[2] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__12
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__12_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_b_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__12
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__11_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__11_1}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__12
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__12
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__12
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__12
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__12
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__12_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__12
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__11_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__11_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__11_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__11_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__12
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[4]),
        .O(buffer_out0__30_carry__0_i_10__12_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__12
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__12
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[4]),
        .O(buffer_out0__30_carry__0_i_13__12_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__12
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__12
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__12
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__12_n_0),
        .I4(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I5(Q[6]),
        .O(\out_b_reg[5] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__12
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__12_n_0),
        .I4(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I5(Q[4]),
        .O(\out_b_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__12
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\out_b_reg[4] ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_18__11}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\out_b_reg[4]_0 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_18__11_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__12
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__12
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__12
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__12
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__12
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__12
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__12_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__12
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__11_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__11_n_0,buffer_out0__60_carry_i_3__11_n_0,buffer_out0__60_carry_i_4__11_n_0,buffer_out0__60_carry_i_5__11_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__11_n_0,buffer_out0__60_carry__0_i_2__11_n_0,buffer_out0__60_carry__0_i_3__11_n_0,buffer_out0__60_carry__0_i_4__11_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__11_n_0,buffer_out0__60_carry__0_i_6__11_n_0,buffer_out0__60_carry__0_i_7__11_n_0,buffer_out0__60_carry__0_i_8__11_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__11
       (.I0(buffer_out0__60_carry__0_0[1]),
        .I1(\out_a_reg[7]_2 [1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__11_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__11
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__60_carry__0_0[1]),
        .O(buffer_out0__60_carry__0_i_11__11_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__11
       (.I0(buffer_out0__60_carry__0_0[1]),
        .I1(\out_a_reg[7]_2 [2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__11_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__11
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(\out_a_reg[7]_2 [3]),
        .I3(buffer_out0__60_carry__0_0[1]),
        .O(buffer_out0__60_carry__0_i_15__11_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__11
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__60_carry__0_0[0]),
        .O(buffer_out0__60_carry__0_i_16__11_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__11
       (.I0(buffer_out0__60_carry__0_0[0]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__60_carry__0_i_9__11_n_0),
        .I3(buffer_out0__60_carry__0_i_10__11_n_0),
        .O(buffer_out0__60_carry__0_i_1__11_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__11
       (.I0(\out_a_reg[7]_2 [2]),
        .I1(buffer_out0__60_carry__0_i_11__11_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(\out_a_reg[7]_2 [1]),
        .I5(buffer_out0__60_carry__0_0[0]),
        .O(buffer_out0__60_carry__0_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__11
       (.I0(buffer_out0__60_carry__0_i_11__11_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(\out_a_reg[7]_2 [1]),
        .I4(\out_a_reg[7]_2 [2]),
        .I5(buffer_out0__60_carry__0_0[0]),
        .O(buffer_out0__60_carry__0_i_3__11_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__11
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(\out_a_reg[7]_2 [0]),
        .I3(buffer_out0__60_carry__0_0[1]),
        .O(buffer_out0__60_carry__0_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__11
       (.I0(buffer_out0__60_carry__0_i_10__11_n_0),
        .I1(buffer_out0__60_carry__0_i_9__11_n_0),
        .I2(buffer_out0__60_carry__0_3),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__11_n_0),
        .I5(buffer_out0__60_carry__0_i_15__11_n_0),
        .O(buffer_out0__60_carry__0_i_5__11_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__11
       (.I0(buffer_out0__60_carry__0_i_16__11_n_0),
        .I1(buffer_out0__60_carry__0_i_11__11_n_0),
        .I2(buffer_out0__60_carry__0_1),
        .I3(buffer_out0__60_carry__0_3),
        .I4(buffer_out0__60_carry__0_i_10__11_n_0),
        .I5(buffer_out0__60_carry__0_i_9__11_n_0),
        .O(buffer_out0__60_carry__0_i_6__11_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__11
       (.I0(buffer_out0__60_carry__0_1),
        .I1(buffer_out0__60_carry__0_i_16__11_n_0),
        .I2(buffer_out0__60_carry__0_i_11__11_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_2),
        .O(buffer_out0__60_carry__0_i_7__11_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__11
       (.I0(buffer_out0__60_carry__0_i_4__11_n_0),
        .I1(buffer_out0__60_carry__0_0[0]),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__11_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__11
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(\out_a_reg[7]_2 [2]),
        .I3(buffer_out0__60_carry__0_0[1]),
        .O(buffer_out0__60_carry__0_i_9__11_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_0 ,buffer_out0__60_carry__1_i_4__11_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_8__11_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__12
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_10__12_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__11
       (.I0(buffer_out0__60_carry__0_0[1]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__12
       (.I0(O[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_i_1__12_0[6]),
        .O(buffer_out0__60_carry__1_i_12__12_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__11
       (.I0(\out_a_reg[7]_2 [5]),
        .I1(\out_b_reg[4]_0 [1]),
        .I2(buffer_out0__60_carry__1_i_5__11),
        .I3(\out_a_reg[7]_2 [6]),
        .I4(buffer_out0__60_carry__0_0[1]),
        .I5(\out_b_reg[4] ),
        .O(\doutB_reg[5] ));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__12
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(buffer_out0__60_carry__1_i_5__12_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I5(CO),
        .O(buffer_out0__60_carry__1_i_13__12_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__12
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_15__12_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__12
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I2(O[0]),
        .O(buffer_out0__60_carry__1_i_16__12_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__12
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I2(O[0]),
        .O(\out_a_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__12
       (.I0(buffer_out0__60_carry__1_i_9__12_n_0),
        .I1(buffer_out0__60_carry__1_i_1__12_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I4(Q[7]),
        .I5(O[1]),
        .O(\out_b_reg[6] [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__12
       (.I0(buffer_out0__60_carry__1_i_10__12_n_0),
        .I1(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I2(Q[6]),
        .I3(O[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[6]),
        .O(\out_b_reg[6] [0]));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__11
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__11_n_0),
        .I2(buffer_out0__60_carry__0_0[1]),
        .I3(\out_a_reg[7]_2 [2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__11_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__12
       (.I0(buffer_out0__60_carry__1_i_12__12_n_0),
        .I1(buffer_out0__60_carry__1_i_13__12_n_0),
        .I2(Q[7]),
        .I3(CO),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__12_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__12
       (.I0(\out_b_reg[6] [0]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[6]),
        .I3(CO),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__12_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__12
       (.I0(buffer_out0__60_carry__1_3),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_i_1__12_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__12_n_0),
        .I4(buffer_out0__60_carry__1_i_16__12_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__11
       (.I0(buffer_out0__60_carry__0_i_14__11_n_0),
        .I1(buffer_out0__60_carry__0_i_15__11_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7] ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__11_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__12
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__12_0[7]),
        .I2(CO),
        .O(buffer_out0__60_carry__1_i_9__12_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__11_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__12
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_1__12_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__11
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__11
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__60_carry__0_0[0]),
        .I3(\out_a_reg[7]_2 [0]),
        .O(buffer_out0__60_carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__11
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__11
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__11
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__11 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__11 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(out_valid_reg_1),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__11 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__11 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__11 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__11_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__11 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_1),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__11 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__11 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__11 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__11 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__11 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__11 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__11 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__11 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__11 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__11 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__11_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__11 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__11_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__11_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__11 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__11_n_0 ,\NLW_buffer_out_reg[0]_i_1__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__11_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__11_n_4 ,\buffer_out_reg[0]_i_1__11_n_5 ,\buffer_out_reg[0]_i_1__11_n_6 ,\buffer_out_reg[0]_i_1__11_n_7 }),
        .S({\buffer_out[0]_i_3__11_n_0 ,\buffer_out[0]_i_4__11_n_0 ,\buffer_out[0]_i_5__11_n_0 ,\buffer_out[0]_i_6__11_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__11_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__11_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__11_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__11 
       (.CI(\buffer_out_reg[8]_i_1__11_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__11_n_4 ,\buffer_out_reg[12]_i_1__11_n_5 ,\buffer_out_reg[12]_i_1__11_n_6 ,\buffer_out_reg[12]_i_1__11_n_7 }),
        .S({\buffer_out[12]_i_2__11_n_0 ,\buffer_out[12]_i_3__11_n_0 ,\buffer_out[12]_i_4__11_n_0 ,\buffer_out[12]_i_5__11_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__11_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__11_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__11_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__11_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__11_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__11_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__11_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__11 
       (.CI(\buffer_out_reg[0]_i_1__11_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__11_n_0 ,\NLW_buffer_out_reg[4]_i_1__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__11_n_4 ,\buffer_out_reg[4]_i_1__11_n_5 ,\buffer_out_reg[4]_i_1__11_n_6 ,\buffer_out_reg[4]_i_1__11_n_7 }),
        .S({\buffer_out[4]_i_2__11_n_0 ,\buffer_out[4]_i_3__11_n_0 ,\buffer_out[4]_i_4__11_n_0 ,\buffer_out[4]_i_5__11_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__11_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__11_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__11_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__11_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__11 
       (.CI(\buffer_out_reg[4]_i_1__11_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__11_n_0 ,\NLW_buffer_out_reg[8]_i_1__11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__11_n_4 ,\buffer_out_reg[8]_i_1__11_n_5 ,\buffer_out_reg[8]_i_1__11_n_6 ,\buffer_out_reg[8]_i_1__11_n_7 }),
        .S({\buffer_out[8]_i_2__11_n_0 ,\buffer_out[8]_i_3__11_n_0 ,\buffer_out[8]_i_4__11_n_0 ,\buffer_out[8]_i_5__11_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__11_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[0]),
        .Q(D[0]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[10]),
        .Q(D[10]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[11]),
        .Q(D[11]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[12]),
        .Q(D[12]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[13]),
        .Q(D[13]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[14]),
        .Q(D[14]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[15]),
        .Q(D[15]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[1]),
        .Q(D[1]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[2]),
        .Q(D[2]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[3]),
        .Q(D[3]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[4]),
        .Q(D[4]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[5]),
        .Q(D[5]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[6]),
        .Q(D[6]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[7]),
        .Q(D[7]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[8]),
        .Q(D[8]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[9]),
        .Q(D[9]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_reg_1),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_12
   (CO,
    O,
    \out_b_reg[7] ,
    \out_a_reg[4]_0 ,
    \out_a_reg[7]_0 ,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6] ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[2] ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5] ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_2 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__12_0,
    buffer_out0__60_carry__0_i_10__12_1,
    \buffer_out[0]_i_3__12_0 ,
    \buffer_out[0]_i_3__12_1 ,
    buffer_out0__60_carry__0_i_7__12_0,
    buffer_out0__60_carry__0_i_7__12_1,
    buffer_out0__60_carry__1_i_3__12,
    buffer_out0__60_carry__1_i_3__12_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__12_0 ,
    Q,
    buffer_out0__60_carry__0_i_5__12_0,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_1__13_0,
    buffer_out0__60_carry__1_i_7__13_0,
    buffer_out0__60_carry__1_i_5__13_0,
    buffer_out0__60_carry__1_i_1__13_1,
    out_valid_reg_1,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    D);
  output [0:0]CO;
  output [1:0]O;
  output \out_b_reg[7] ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]\out_a_reg[7]_0 ;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6] ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[2] ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5] ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_2 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__12_0;
  input [1:0]buffer_out0__60_carry__0_i_10__12_1;
  input [2:0]\buffer_out[0]_i_3__12_0 ;
  input [3:0]\buffer_out[0]_i_3__12_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__12_0;
  input [3:0]buffer_out0__60_carry__0_i_7__12_1;
  input [1:0]buffer_out0__60_carry__1_i_3__12;
  input [1:0]buffer_out0__60_carry__1_i_3__12_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__12_0 ;
  input [7:0]Q;
  input [1:0]buffer_out0__60_carry__0_i_5__12_0;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_1__13_0;
  input [1:0]buffer_out0__60_carry__1_i_7__13_0;
  input buffer_out0__60_carry__1_i_5__13_0;
  input [0:0]buffer_out0__60_carry__1_i_1__13_1;
  input out_valid_reg_1;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_i_10__13_n_0;
  wire buffer_out0__0_carry__0_i_13__13_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_i_10__13_n_0;
  wire buffer_out0__30_carry__0_i_13__13_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__12_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__12_1;
  wire buffer_out0__60_carry__0_i_10__12_n_0;
  wire buffer_out0__60_carry__0_i_11__12_n_0;
  wire buffer_out0__60_carry__0_i_14__12_n_0;
  wire buffer_out0__60_carry__0_i_15__12_n_0;
  wire buffer_out0__60_carry__0_i_16__12_n_0;
  wire buffer_out0__60_carry__0_i_1__12_n_0;
  wire buffer_out0__60_carry__0_i_2__12_n_0;
  wire buffer_out0__60_carry__0_i_3__12_n_0;
  wire buffer_out0__60_carry__0_i_4__12_n_0;
  wire [1:0]buffer_out0__60_carry__0_i_5__12_0;
  wire buffer_out0__60_carry__0_i_5__12_n_0;
  wire buffer_out0__60_carry__0_i_6__12_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__12_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__12_1;
  wire buffer_out0__60_carry__0_i_7__12_n_0;
  wire buffer_out0__60_carry__0_i_8__12_n_0;
  wire buffer_out0__60_carry__0_i_9__12_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__13_n_0;
  wire buffer_out0__60_carry__1_i_12__13_n_0;
  wire buffer_out0__60_carry__1_i_13__13_n_0;
  wire buffer_out0__60_carry__1_i_15__13_n_0;
  wire buffer_out0__60_carry__1_i_16__13_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__13_0;
  wire [0:0]buffer_out0__60_carry__1_i_1__13_1;
  wire [1:0]buffer_out0__60_carry__1_i_3__12;
  wire [1:0]buffer_out0__60_carry__1_i_3__12_0;
  wire buffer_out0__60_carry__1_i_4__12_n_0;
  wire buffer_out0__60_carry__1_i_5__13_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__13_0;
  wire buffer_out0__60_carry__1_i_8__12_n_0;
  wire buffer_out0__60_carry__1_i_9__13_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__12_n_0;
  wire buffer_out0__60_carry_i_2__12_n_0;
  wire buffer_out0__60_carry_i_3__12_n_0;
  wire buffer_out0__60_carry_i_4__12_n_0;
  wire buffer_out0__60_carry_i_5__12_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__12_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__12_0 ;
  wire [3:0]\buffer_out[0]_i_3__12_1 ;
  wire \buffer_out[0]_i_3__12_n_0 ;
  wire \buffer_out[0]_i_4__12_n_0 ;
  wire \buffer_out[0]_i_5__12_n_0 ;
  wire \buffer_out[0]_i_6__12_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__12_0 ;
  wire \buffer_out[12]_i_2__12_n_0 ;
  wire \buffer_out[12]_i_3__12_n_0 ;
  wire \buffer_out[12]_i_4__12_n_0 ;
  wire \buffer_out[12]_i_5__12_n_0 ;
  wire \buffer_out[4]_i_2__12_n_0 ;
  wire \buffer_out[4]_i_3__12_n_0 ;
  wire \buffer_out[4]_i_4__12_n_0 ;
  wire \buffer_out[4]_i_5__12_n_0 ;
  wire \buffer_out[8]_i_2__12_n_0 ;
  wire \buffer_out[8]_i_3__12_n_0 ;
  wire \buffer_out[8]_i_4__12_n_0 ;
  wire \buffer_out[8]_i_5__12_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__12_n_0 ;
  wire \buffer_out_reg[0]_i_1__12_n_4 ;
  wire \buffer_out_reg[0]_i_1__12_n_5 ;
  wire \buffer_out_reg[0]_i_1__12_n_6 ;
  wire \buffer_out_reg[0]_i_1__12_n_7 ;
  wire \buffer_out_reg[12]_i_1__12_n_4 ;
  wire \buffer_out_reg[12]_i_1__12_n_5 ;
  wire \buffer_out_reg[12]_i_1__12_n_6 ;
  wire \buffer_out_reg[12]_i_1__12_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__12_n_0 ;
  wire \buffer_out_reg[4]_i_1__12_n_4 ;
  wire \buffer_out_reg[4]_i_1__12_n_5 ;
  wire \buffer_out_reg[4]_i_1__12_n_6 ;
  wire \buffer_out_reg[4]_i_1__12_n_7 ;
  wire \buffer_out_reg[8]_i_1__12_n_0 ;
  wire \buffer_out_reg[8]_i_1__12_n_4 ;
  wire \buffer_out_reg[8]_i_1__12_n_5 ;
  wire \buffer_out_reg[8]_i_1__12_n_6 ;
  wire \buffer_out_reg[8]_i_1__12_n_7 ;
  wire clkA;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [7:0]\out_a_reg[7]_0 ;
  wire [0:0]\out_a_reg[7]_1 ;
  wire [2:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[2] ;
  wire [1:0]\out_b_reg[5] ;
  wire [1:0]\out_b_reg[6] ;
  wire \out_b_reg[7] ;
  wire \out_data[0]_i_1__8_n_0 ;
  wire \out_data[10]_i_1__8_n_0 ;
  wire \out_data[11]_i_1__8_n_0 ;
  wire \out_data[12]_i_1__8_n_0 ;
  wire \out_data[13]_i_1__8_n_0 ;
  wire \out_data[14]_i_1__8_n_0 ;
  wire \out_data[15]_i_1__8_n_0 ;
  wire \out_data[1]_i_1__8_n_0 ;
  wire \out_data[2]_i_1__8_n_0 ;
  wire \out_data[3]_i_1__8_n_0 ;
  wire \out_data[4]_i_1__8_n_0 ;
  wire \out_data[5]_i_1__8_n_0 ;
  wire \out_data[6]_i_1__8_n_0 ;
  wire \out_data[7]_i_1__8_n_0 ;
  wire \out_data[8]_i_1__8_n_0 ;
  wire \out_data[9]_i_1__8_n_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire out_valid_reg_1;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__12_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__12_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__12_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__12_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[1]),
        .O(buffer_out0__0_carry__0_i_10__13_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__13
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__13
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[1]),
        .O(buffer_out0__0_carry__0_i_13__13_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__13
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[1]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[2]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__13
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[2]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__13
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[2]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0_i_10__13_n_0),
        .I4(\out_a_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_b_reg[2] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__13
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[2]),
        .I2(\out_a_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_i_13__13_n_0),
        .I4(\out_a_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_b_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__12_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__12_1}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__13
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[1]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[2]),
        .I4(\out_a_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__13
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[2]),
        .I3(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__13
       (.I0(\out_a_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__13
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(\out_a_reg[7]_0 [3]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(\out_a_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__13
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[2]),
        .I2(\out_a_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__13_0[0]),
        .I5(\out_a_reg[7]_0 [2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__13
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__12_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__12_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__12_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__12_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[4]),
        .O(buffer_out0__30_carry__0_i_10__13_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[4]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__13
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[4]),
        .O(buffer_out0__30_carry__0_i_13__13_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__13
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[4]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I5(\out_a_reg[7]_0 [3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__13
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I5(\out_a_reg[7]_0 [3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__13
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__30_carry__0_i_10__13_n_0),
        .I4(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I5(\out_a_reg[7]_0 [6]),
        .O(\out_b_reg[5] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__13
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I2(\out_a_reg[7]_0 [2]),
        .I3(buffer_out0__30_carry__0_i_13__13_n_0),
        .I4(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I5(\out_a_reg[7]_0 [4]),
        .O(\out_b_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__12}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__12_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__13
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[4]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I5(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__13
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I3(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__13
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(\out_a_reg[7]_0 [2]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__13
       (.I0(\out_a_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__13
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I2(\out_a_reg[7]_0 [3]),
        .I3(buffer_out0__30_carry_0),
        .I4(\out_a_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__13
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[5]),
        .I2(\out_a_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__13_0[3]),
        .I5(\out_a_reg[7]_0 [2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__13
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__12_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__12_n_0,buffer_out0__60_carry_i_3__12_n_0,buffer_out0__60_carry_i_4__12_n_0,buffer_out0__60_carry_i_5__12_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__12_n_0,buffer_out0__60_carry__0_i_2__12_n_0,buffer_out0__60_carry__0_i_3__12_n_0,buffer_out0__60_carry__0_i_4__12_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__12_n_0,buffer_out0__60_carry__0_i_6__12_n_0,buffer_out0__60_carry__0_i_7__12_n_0,buffer_out0__60_carry__0_i_8__12_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__12
       (.I0(buffer_out0__60_carry__0_i_5__12_0[1]),
        .I1(Q[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__12_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__12
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__0_i_5__12_0[1]),
        .O(buffer_out0__60_carry__0_i_11__12_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__12
       (.I0(buffer_out0__60_carry__0_i_5__12_0[1]),
        .I1(Q[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__12_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__12
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(Q[3]),
        .I3(buffer_out0__60_carry__0_i_5__12_0[1]),
        .O(buffer_out0__60_carry__0_i_15__12_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__12
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__0_i_5__12_0[0]),
        .O(buffer_out0__60_carry__0_i_16__12_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__12
       (.I0(buffer_out0__60_carry__0_i_5__12_0[0]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__0_i_9__12_n_0),
        .I3(buffer_out0__60_carry__0_i_10__12_n_0),
        .O(buffer_out0__60_carry__0_i_1__12_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__12
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__0_i_11__12_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(Q[1]),
        .I5(buffer_out0__60_carry__0_i_5__12_0[0]),
        .O(buffer_out0__60_carry__0_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__12
       (.I0(buffer_out0__60_carry__0_i_11__12_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__0_i_5__12_0[0]),
        .O(buffer_out0__60_carry__0_i_3__12_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__12
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(Q[0]),
        .I3(buffer_out0__60_carry__0_i_5__12_0[1]),
        .O(buffer_out0__60_carry__0_i_4__12_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__12
       (.I0(buffer_out0__60_carry__0_i_10__12_n_0),
        .I1(buffer_out0__60_carry__0_i_9__12_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__12_n_0),
        .I5(buffer_out0__60_carry__0_i_15__12_n_0),
        .O(buffer_out0__60_carry__0_i_5__12_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__12
       (.I0(buffer_out0__60_carry__0_i_16__12_n_0),
        .I1(buffer_out0__60_carry__0_i_11__12_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__12_n_0),
        .I5(buffer_out0__60_carry__0_i_9__12_n_0),
        .O(buffer_out0__60_carry__0_i_6__12_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__12
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__12_n_0),
        .I2(buffer_out0__60_carry__0_i_11__12_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__12_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__12
       (.I0(buffer_out0__60_carry__0_i_4__12_n_0),
        .I1(buffer_out0__60_carry__0_i_5__12_0[0]),
        .I2(Q[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__12_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__12
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(Q[2]),
        .I3(buffer_out0__60_carry__0_i_5__12_0[1]),
        .O(buffer_out0__60_carry__0_i_9__12_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__12_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__12_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__13_0[1]),
        .O(buffer_out0__60_carry__1_i_10__13_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__12
       (.I0(buffer_out0__60_carry__0_i_5__12_0[1]),
        .I1(Q[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__13
       (.I0(buffer_out0__60_carry__1_i_7__13_0[1]),
        .I1(\out_a_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I3(\out_a_reg[7]_0 [5]),
        .I4(buffer_out0__60_carry__1_i_1__13_0[6]),
        .O(buffer_out0__60_carry__1_i_12__13_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_7__13_0[1]),
        .I2(buffer_out0__60_carry__1_i_5__13_0),
        .I3(\out_a_reg[7]_0 [6]),
        .I4(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I5(buffer_out0__60_carry__1_i_1__13_1),
        .O(buffer_out0__60_carry__1_i_13__13_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__13
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__13_0[1]),
        .O(buffer_out0__60_carry__1_i_15__13_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__13
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__13_0[0]),
        .O(buffer_out0__60_carry__1_i_16__13_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__13
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__13_0[0]),
        .O(\out_a_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__13
       (.I0(buffer_out0__60_carry__1_i_9__13_n_0),
        .I1(buffer_out0__60_carry__1_i_1__13_0[6]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I4(\out_a_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__1_i_7__13_0[1]),
        .O(\out_b_reg[6] [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__13
       (.I0(buffer_out0__60_carry__1_i_10__13_n_0),
        .I1(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I2(\out_a_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_i_7__13_0[0]),
        .I4(\out_a_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[6]),
        .O(\out_b_reg[6] [0]));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__12
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__12_n_0),
        .I2(buffer_out0__60_carry__0_i_5__12_0[1]),
        .I3(Q[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__12_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__13
       (.I0(buffer_out0__60_carry__1_i_12__13_n_0),
        .I1(buffer_out0__60_carry__1_i_13__13_n_0),
        .I2(\out_a_reg[7]_0 [7]),
        .I3(buffer_out0__60_carry__1_i_1__13_1),
        .I4(\out_a_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__1_i_1__13_0[7]),
        .O(\out_a_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__13
       (.I0(\out_b_reg[6] [0]),
        .I1(\out_a_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[6]),
        .I3(buffer_out0__60_carry__1_i_1__13_1),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__13_n_0),
        .O(\out_a_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__13
       (.I0(buffer_out0__60_carry__1_3),
        .I1(\out_a_reg[7]_0 [6]),
        .I2(buffer_out0__60_carry__1_i_1__13_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__13_n_0),
        .I4(buffer_out0__60_carry__1_i_16__13_n_0),
        .O(\out_a_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__12
       (.I0(buffer_out0__60_carry__0_i_14__12_n_0),
        .I1(buffer_out0__60_carry__0_i_15__12_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7] ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__12_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__13
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__13_0[7]),
        .I2(buffer_out0__60_carry__1_i_1__13_1),
        .O(buffer_out0__60_carry__1_i_9__13_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__12_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__13
       (.I0(\out_a_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__1_i_1__13_1),
        .I2(\out_a_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_i_1__13_0[7]),
        .O(\out_a_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__12
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__12
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__60_carry__0_i_5__12_0[0]),
        .I3(Q[0]),
        .O(buffer_out0__60_carry_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__12
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__12
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__12
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__12 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__12 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(out_valid_reg_1),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__12 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__12 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__12 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__12_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__12 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_1),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__12 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__12 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__12 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__12 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__12 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__12 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__12 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__12 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__12 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__12 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__12_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__12 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__12_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__12_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__12 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__12_n_0 ,\NLW_buffer_out_reg[0]_i_1__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__12_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__12_n_4 ,\buffer_out_reg[0]_i_1__12_n_5 ,\buffer_out_reg[0]_i_1__12_n_6 ,\buffer_out_reg[0]_i_1__12_n_7 }),
        .S({\buffer_out[0]_i_3__12_n_0 ,\buffer_out[0]_i_4__12_n_0 ,\buffer_out[0]_i_5__12_n_0 ,\buffer_out[0]_i_6__12_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__12_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__12_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__12_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__12 
       (.CI(\buffer_out_reg[8]_i_1__12_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__12_n_4 ,\buffer_out_reg[12]_i_1__12_n_5 ,\buffer_out_reg[12]_i_1__12_n_6 ,\buffer_out_reg[12]_i_1__12_n_7 }),
        .S({\buffer_out[12]_i_2__12_n_0 ,\buffer_out[12]_i_3__12_n_0 ,\buffer_out[12]_i_4__12_n_0 ,\buffer_out[12]_i_5__12_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__12_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__12_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__12_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__12_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__12_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__12_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__12_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__12 
       (.CI(\buffer_out_reg[0]_i_1__12_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__12_n_0 ,\NLW_buffer_out_reg[4]_i_1__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__12_n_4 ,\buffer_out_reg[4]_i_1__12_n_5 ,\buffer_out_reg[4]_i_1__12_n_6 ,\buffer_out_reg[4]_i_1__12_n_7 }),
        .S({\buffer_out[4]_i_2__12_n_0 ,\buffer_out[4]_i_3__12_n_0 ,\buffer_out[4]_i_4__12_n_0 ,\buffer_out[4]_i_5__12_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__12_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__12_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__12_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__12_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__12 
       (.CI(\buffer_out_reg[4]_i_1__12_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__12_n_0 ,\NLW_buffer_out_reg[8]_i_1__12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__12_n_4 ,\buffer_out_reg[8]_i_1__12_n_5 ,\buffer_out_reg[8]_i_1__12_n_6 ,\buffer_out_reg[8]_i_1__12_n_7 }),
        .S({\buffer_out[8]_i_2__12_n_0 ,\buffer_out[8]_i_3__12_n_0 ,\buffer_out[8]_i_4__12_n_0 ,\buffer_out[8]_i_5__12_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__12_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\out_a_reg[7]_0 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\out_a_reg[7]_0 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\out_a_reg[7]_0 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\out_a_reg[7]_0 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\out_a_reg[7]_0 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\out_a_reg[7]_0 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\out_a_reg[7]_0 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\out_a_reg[7]_0 [7]),
        .R(\buffer_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__8 
       (.I0(buffer_out_reg[0]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__8 
       (.I0(buffer_out_reg[10]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__8 
       (.I0(buffer_out_reg[11]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__8 
       (.I0(buffer_out_reg[12]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__8 
       (.I0(buffer_out_reg[13]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__8 
       (.I0(buffer_out_reg[14]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__8 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__8 
       (.I0(buffer_out_reg[1]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__8 
       (.I0(buffer_out_reg[2]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__8 
       (.I0(buffer_out_reg[3]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__8 
       (.I0(buffer_out_reg[4]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__8 
       (.I0(buffer_out_reg[5]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__8 
       (.I0(buffer_out_reg[6]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__8 
       (.I0(buffer_out_reg[7]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__8 
       (.I0(buffer_out_reg[8]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__8 
       (.I0(buffer_out_reg[9]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__8_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(out_valid_reg_1),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_13
   (\out_b_reg[4] ,
    \out_b_reg[4]_0 ,
    \out_b_reg[7] ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6] ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2] ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5] ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[0]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__13_0,
    buffer_out0__60_carry__0_i_10__13_1,
    \buffer_out[0]_i_3__13_0 ,
    \buffer_out[0]_i_3__13_1 ,
    buffer_out0__60_carry__0_i_7__13_0,
    buffer_out0__60_carry__0_i_7__13_1,
    buffer_out0__60_carry__1_i_3__13,
    buffer_out0__60_carry__1_i_3__13_0,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2__13_0 ,
    \out_a_reg[7]_2 ,
    buffer_out0__60_carry__0_i_5__13_0,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_1__14_0,
    O,
    buffer_out0__60_carry__1_i_5__14_0,
    CO,
    \init_d_reg[2] ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    D);
  output [0:0]\out_b_reg[4] ;
  output [1:0]\out_b_reg[4]_0 ;
  output \out_b_reg[7] ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6] ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output [1:0]\out_b_reg[2] ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5] ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[0]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__13_0;
  input [1:0]buffer_out0__60_carry__0_i_10__13_1;
  input [2:0]\buffer_out[0]_i_3__13_0 ;
  input [3:0]\buffer_out[0]_i_3__13_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__13_0;
  input [3:0]buffer_out0__60_carry__0_i_7__13_1;
  input [1:0]buffer_out0__60_carry__1_i_3__13;
  input [1:0]buffer_out0__60_carry__1_i_3__13_0;
  input [2:0]\buffer_out_reg[15]_0 ;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2__13_0 ;
  input [7:0]\out_a_reg[7]_2 ;
  input [1:0]buffer_out0__60_carry__0_i_5__13_0;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_1__14_0;
  input [1:0]O;
  input buffer_out0__60_carry__1_i_5__14_0;
  input [0:0]CO;
  input [0:0]\init_d_reg[2] ;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_i_10__14_n_0;
  wire buffer_out0__0_carry__0_i_13__14_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_i_10__14_n_0;
  wire buffer_out0__30_carry__0_i_13__14_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__13_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__13_1;
  wire buffer_out0__60_carry__0_i_10__13_n_0;
  wire buffer_out0__60_carry__0_i_11__13_n_0;
  wire buffer_out0__60_carry__0_i_14__13_n_0;
  wire buffer_out0__60_carry__0_i_15__13_n_0;
  wire buffer_out0__60_carry__0_i_16__13_n_0;
  wire buffer_out0__60_carry__0_i_1__13_n_0;
  wire buffer_out0__60_carry__0_i_2__13_n_0;
  wire buffer_out0__60_carry__0_i_3__13_n_0;
  wire buffer_out0__60_carry__0_i_4__13_n_0;
  wire [1:0]buffer_out0__60_carry__0_i_5__13_0;
  wire buffer_out0__60_carry__0_i_5__13_n_0;
  wire buffer_out0__60_carry__0_i_6__13_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__13_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__13_1;
  wire buffer_out0__60_carry__0_i_7__13_n_0;
  wire buffer_out0__60_carry__0_i_8__13_n_0;
  wire buffer_out0__60_carry__0_i_9__13_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__14_n_0;
  wire buffer_out0__60_carry__1_i_12__14_n_0;
  wire buffer_out0__60_carry__1_i_13__14_n_0;
  wire buffer_out0__60_carry__1_i_15__14_n_0;
  wire buffer_out0__60_carry__1_i_16__14_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__14_0;
  wire [1:0]buffer_out0__60_carry__1_i_3__13;
  wire [1:0]buffer_out0__60_carry__1_i_3__13_0;
  wire buffer_out0__60_carry__1_i_4__13_n_0;
  wire buffer_out0__60_carry__1_i_5__14_0;
  wire buffer_out0__60_carry__1_i_8__13_n_0;
  wire buffer_out0__60_carry__1_i_9__14_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__13_n_0;
  wire buffer_out0__60_carry_i_2__13_n_0;
  wire buffer_out0__60_carry_i_3__13_n_0;
  wire buffer_out0__60_carry_i_4__13_n_0;
  wire buffer_out0__60_carry_i_5__13_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__13_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__13_0 ;
  wire [3:0]\buffer_out[0]_i_3__13_1 ;
  wire \buffer_out[0]_i_3__13_n_0 ;
  wire \buffer_out[0]_i_4__13_n_0 ;
  wire \buffer_out[0]_i_5__13_n_0 ;
  wire \buffer_out[0]_i_6__13_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__13_0 ;
  wire \buffer_out[12]_i_2__13_n_0 ;
  wire \buffer_out[12]_i_3__13_n_0 ;
  wire \buffer_out[12]_i_4__13_n_0 ;
  wire \buffer_out[12]_i_5__13_n_0 ;
  wire \buffer_out[4]_i_2__13_n_0 ;
  wire \buffer_out[4]_i_3__13_n_0 ;
  wire \buffer_out[4]_i_4__13_n_0 ;
  wire \buffer_out[4]_i_5__13_n_0 ;
  wire \buffer_out[8]_i_2__13_n_0 ;
  wire \buffer_out[8]_i_3__13_n_0 ;
  wire \buffer_out[8]_i_4__13_n_0 ;
  wire \buffer_out[8]_i_5__13_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1__13_n_0 ;
  wire \buffer_out_reg[0]_i_1__13_n_4 ;
  wire \buffer_out_reg[0]_i_1__13_n_5 ;
  wire \buffer_out_reg[0]_i_1__13_n_6 ;
  wire \buffer_out_reg[0]_i_1__13_n_7 ;
  wire \buffer_out_reg[12]_i_1__13_n_4 ;
  wire \buffer_out_reg[12]_i_1__13_n_5 ;
  wire \buffer_out_reg[12]_i_1__13_n_6 ;
  wire \buffer_out_reg[12]_i_1__13_n_7 ;
  wire [2:0]\buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire \buffer_out_reg[4]_i_1__13_n_0 ;
  wire \buffer_out_reg[4]_i_1__13_n_4 ;
  wire \buffer_out_reg[4]_i_1__13_n_5 ;
  wire \buffer_out_reg[4]_i_1__13_n_6 ;
  wire \buffer_out_reg[4]_i_1__13_n_7 ;
  wire \buffer_out_reg[8]_i_1__13_n_0 ;
  wire \buffer_out_reg[8]_i_1__13_n_4 ;
  wire \buffer_out_reg[8]_i_1__13_n_5 ;
  wire \buffer_out_reg[8]_i_1__13_n_6 ;
  wire \buffer_out_reg[8]_i_1__13_n_7 ;
  wire clkA;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\init_d_reg[2] ;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [7:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[2] ;
  wire [0:0]\out_b_reg[4] ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [1:0]\out_b_reg[5] ;
  wire [1:0]\out_b_reg[6] ;
  wire \out_b_reg[7] ;
  wire \out_data[0]_i_1__9_n_0 ;
  wire \out_data[10]_i_1__9_n_0 ;
  wire \out_data[11]_i_1__9_n_0 ;
  wire \out_data[12]_i_1__9_n_0 ;
  wire \out_data[13]_i_1__9_n_0 ;
  wire \out_data[14]_i_1__9_n_0 ;
  wire \out_data[15]_i_1__9_n_0 ;
  wire \out_data[1]_i_1__9_n_0 ;
  wire \out_data[2]_i_1__9_n_0 ;
  wire \out_data[3]_i_1__9_n_0 ;
  wire \out_data[4]_i_1__9_n_0 ;
  wire \out_data[5]_i_1__9_n_0 ;
  wire \out_data[6]_i_1__9_n_0 ;
  wire \out_data[7]_i_1__9_n_0 ;
  wire \out_data[8]_i_1__9_n_0 ;
  wire \out_data[9]_i_1__9_n_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__13_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__13_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__13_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__13_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__14
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[1]),
        .O(buffer_out0__0_carry__0_i_10__14_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__14
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__14
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[1]),
        .O(buffer_out0__0_carry__0_i_13__14_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__14
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__14
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__14
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__14_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_b_reg[2] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__14
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__14_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_b_reg[2] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__14
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__13_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__13_1}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__14
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__14
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__14
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__14
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__14
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__14_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__14
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__13_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__13_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__13_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__13_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__14
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[4]),
        .O(buffer_out0__30_carry__0_i_10__14_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__14
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__14
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[4]),
        .O(buffer_out0__30_carry__0_i_13__14_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__14
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__14
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__14
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__14_n_0),
        .I4(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I5(Q[6]),
        .O(\out_b_reg[5] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__14
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__14_n_0),
        .I4(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I5(Q[4]),
        .O(\out_b_reg[5] [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__14
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\out_b_reg[4] ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__13}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\out_b_reg[4]_0 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__13_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__14
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__14
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__14
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__14
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__14
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__14
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__14_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__14
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__13_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__13_n_0,buffer_out0__60_carry_i_3__13_n_0,buffer_out0__60_carry_i_4__13_n_0,buffer_out0__60_carry_i_5__13_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__13_n_0,buffer_out0__60_carry__0_i_2__13_n_0,buffer_out0__60_carry__0_i_3__13_n_0,buffer_out0__60_carry__0_i_4__13_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__13_n_0,buffer_out0__60_carry__0_i_6__13_n_0,buffer_out0__60_carry__0_i_7__13_n_0,buffer_out0__60_carry__0_i_8__13_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__13
       (.I0(buffer_out0__60_carry__0_i_5__13_0[1]),
        .I1(\out_a_reg[7]_2 [1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__13_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__13
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__60_carry__0_i_5__13_0[1]),
        .O(buffer_out0__60_carry__0_i_11__13_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__13
       (.I0(buffer_out0__60_carry__0_i_5__13_0[1]),
        .I1(\out_a_reg[7]_2 [2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__13_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__13
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(\out_a_reg[7]_2 [3]),
        .I3(buffer_out0__60_carry__0_i_5__13_0[1]),
        .O(buffer_out0__60_carry__0_i_15__13_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__13
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__60_carry__0_i_5__13_0[0]),
        .O(buffer_out0__60_carry__0_i_16__13_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__13
       (.I0(buffer_out0__60_carry__0_i_5__13_0[0]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__60_carry__0_i_9__13_n_0),
        .I3(buffer_out0__60_carry__0_i_10__13_n_0),
        .O(buffer_out0__60_carry__0_i_1__13_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__13
       (.I0(\out_a_reg[7]_2 [2]),
        .I1(buffer_out0__60_carry__0_i_11__13_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(\out_a_reg[7]_2 [1]),
        .I5(buffer_out0__60_carry__0_i_5__13_0[0]),
        .O(buffer_out0__60_carry__0_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__13
       (.I0(buffer_out0__60_carry__0_i_11__13_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(\out_a_reg[7]_2 [1]),
        .I4(\out_a_reg[7]_2 [2]),
        .I5(buffer_out0__60_carry__0_i_5__13_0[0]),
        .O(buffer_out0__60_carry__0_i_3__13_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__13
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(\out_a_reg[7]_2 [0]),
        .I3(buffer_out0__60_carry__0_i_5__13_0[1]),
        .O(buffer_out0__60_carry__0_i_4__13_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__13
       (.I0(buffer_out0__60_carry__0_i_10__13_n_0),
        .I1(buffer_out0__60_carry__0_i_9__13_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__13_n_0),
        .I5(buffer_out0__60_carry__0_i_15__13_n_0),
        .O(buffer_out0__60_carry__0_i_5__13_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__13
       (.I0(buffer_out0__60_carry__0_i_16__13_n_0),
        .I1(buffer_out0__60_carry__0_i_11__13_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__13_n_0),
        .I5(buffer_out0__60_carry__0_i_9__13_n_0),
        .O(buffer_out0__60_carry__0_i_6__13_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__13
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__13_n_0),
        .I2(buffer_out0__60_carry__0_i_11__13_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__13_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__13
       (.I0(buffer_out0__60_carry__0_i_4__13_n_0),
        .I1(buffer_out0__60_carry__0_i_5__13_0[0]),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__13_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__13
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(\out_a_reg[7]_2 [2]),
        .I3(buffer_out0__60_carry__0_i_5__13_0[1]),
        .O(buffer_out0__60_carry__0_i_9__13_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_0 ,buffer_out0__60_carry__1_i_4__13_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_8__13_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__14
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_10__14_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__13
       (.I0(buffer_out0__60_carry__0_i_5__13_0[1]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__14
       (.I0(O[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_i_1__14_0[6]),
        .O(buffer_out0__60_carry__1_i_12__14_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__14
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(buffer_out0__60_carry__1_i_5__14_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I5(CO),
        .O(buffer_out0__60_carry__1_i_13__14_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__14
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_15__14_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__14
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I2(O[0]),
        .O(buffer_out0__60_carry__1_i_16__14_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__14
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I2(O[0]),
        .O(\out_a_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__14
       (.I0(buffer_out0__60_carry__1_i_9__14_n_0),
        .I1(buffer_out0__60_carry__1_i_1__14_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I4(Q[7]),
        .I5(O[1]),
        .O(\out_b_reg[6] [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__14
       (.I0(buffer_out0__60_carry__1_i_10__14_n_0),
        .I1(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I2(Q[6]),
        .I3(O[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[6]),
        .O(\out_b_reg[6] [0]));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__13
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__13_n_0),
        .I2(buffer_out0__60_carry__0_i_5__13_0[1]),
        .I3(\out_a_reg[7]_2 [2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__13_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__14
       (.I0(buffer_out0__60_carry__1_i_12__14_n_0),
        .I1(buffer_out0__60_carry__1_i_13__14_n_0),
        .I2(Q[7]),
        .I3(CO),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__14_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__14
       (.I0(\out_b_reg[6] [0]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[6]),
        .I3(CO),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__14_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__14
       (.I0(buffer_out0__60_carry__1_3),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_i_1__14_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__14_n_0),
        .I4(buffer_out0__60_carry__1_i_16__14_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__13
       (.I0(buffer_out0__60_carry__0_i_14__13_n_0),
        .I1(buffer_out0__60_carry__0_i_15__13_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7] ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__13_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__14
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__14_0[7]),
        .I2(CO),
        .O(buffer_out0__60_carry__1_i_9__14_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__13_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__14
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_1__14_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__13
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__13
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__60_carry__0_i_5__13_0[0]),
        .I3(\out_a_reg[7]_2 [0]),
        .O(buffer_out0__60_carry_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__13
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__13
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__13
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__13 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__13 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\init_d_reg[2] ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__13 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__13 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__13 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__13_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__13 
       (.I0(buffer_out_reg[15]),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__13 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__13 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__13 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__13 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__13 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__13 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__13 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__13 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__13 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__13 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__13_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__13 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\init_d_reg[2] ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__13_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__13_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__13 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__13_n_0 ,\NLW_buffer_out_reg[0]_i_1__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__13_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__13_n_4 ,\buffer_out_reg[0]_i_1__13_n_5 ,\buffer_out_reg[0]_i_1__13_n_6 ,\buffer_out_reg[0]_i_1__13_n_7 }),
        .S({\buffer_out[0]_i_3__13_n_0 ,\buffer_out[0]_i_4__13_n_0 ,\buffer_out[0]_i_5__13_n_0 ,\buffer_out[0]_i_6__13_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__13_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__13_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__13_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__13 
       (.CI(\buffer_out_reg[8]_i_1__13_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__13_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__13_n_4 ,\buffer_out_reg[12]_i_1__13_n_5 ,\buffer_out_reg[12]_i_1__13_n_6 ,\buffer_out_reg[12]_i_1__13_n_7 }),
        .S({\buffer_out[12]_i_2__13_n_0 ,\buffer_out[12]_i_3__13_n_0 ,\buffer_out[12]_i_4__13_n_0 ,\buffer_out[12]_i_5__13_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__13_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__13_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__13_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__13_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__13_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__13_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__13_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__13 
       (.CI(\buffer_out_reg[0]_i_1__13_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__13_n_0 ,\NLW_buffer_out_reg[4]_i_1__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__13_n_4 ,\buffer_out_reg[4]_i_1__13_n_5 ,\buffer_out_reg[4]_i_1__13_n_6 ,\buffer_out_reg[4]_i_1__13_n_7 }),
        .S({\buffer_out[4]_i_2__13_n_0 ,\buffer_out[4]_i_3__13_n_0 ,\buffer_out[4]_i_4__13_n_0 ,\buffer_out[4]_i_5__13_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__13_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__13_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__13_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__13_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__13 
       (.CI(\buffer_out_reg[4]_i_1__13_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__13_n_0 ,\NLW_buffer_out_reg[8]_i_1__13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__13_n_4 ,\buffer_out_reg[8]_i_1__13_n_5 ,\buffer_out_reg[8]_i_1__13_n_6 ,\buffer_out_reg[8]_i_1__13_n_7 }),
        .S({\buffer_out[8]_i_2__13_n_0 ,\buffer_out[8]_i_3__13_n_0 ,\buffer_out[8]_i_4__13_n_0 ,\buffer_out[8]_i_5__13_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__13_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__9 
       (.I0(buffer_out_reg[0]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__9 
       (.I0(buffer_out_reg[10]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__9 
       (.I0(buffer_out_reg[11]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__9 
       (.I0(buffer_out_reg[12]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__9 
       (.I0(buffer_out_reg[13]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__9 
       (.I0(buffer_out_reg[14]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__9 
       (.I0(buffer_out_reg[15]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__9 
       (.I0(buffer_out_reg[1]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__9 
       (.I0(buffer_out_reg[2]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__9 
       (.I0(buffer_out_reg[3]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__9 
       (.I0(buffer_out_reg[4]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__9 
       (.I0(buffer_out_reg[5]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__9 
       (.I0(buffer_out_reg[6]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__9 
       (.I0(buffer_out_reg[7]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__9 
       (.I0(buffer_out_reg[8]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__9 
       (.I0(buffer_out_reg[9]),
        .I1(\init_d_reg[2] ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__9_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\init_d_reg[2] ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_14
   (CO,
    O,
    wr_en_D_bram,
    valid_D,
    \out_b_reg[7] ,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__14_0,
    buffer_out0__60_carry__0_i_10__14_1,
    \buffer_out[0]_i_3__14_0 ,
    \buffer_out[0]_i_3__14_1 ,
    buffer_out0__60_carry__0_i_7__14_0,
    buffer_out0__60_carry__0_i_7__14_1,
    buffer_out0__60_carry__1_i_3__14,
    buffer_out0__60_carry__1_i_3__14_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__14_0 ,
    mm_rst_n,
    done_multiply,
    Q,
    buffer_out0__60_carry__0_i_5__14_0,
    buffer_out0__60_carry__1_0,
    \init_d_reg[3] ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    D);
  output [0:0]CO;
  output [1:0]O;
  output [0:0]wr_en_D_bram;
  output [0:0]valid_D;
  output \out_b_reg[7] ;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__14_0;
  input [1:0]buffer_out0__60_carry__0_i_10__14_1;
  input [2:0]\buffer_out[0]_i_3__14_0 ;
  input [3:0]\buffer_out[0]_i_3__14_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__14_0;
  input [3:0]buffer_out0__60_carry__0_i_7__14_1;
  input [1:0]buffer_out0__60_carry__1_i_3__14;
  input [1:0]buffer_out0__60_carry__1_i_3__14_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__14_0 ;
  input mm_rst_n;
  input done_multiply;
  input [3:0]Q;
  input [1:0]buffer_out0__60_carry__0_i_5__14_0;
  input buffer_out0__60_carry__1_0;
  input [0:0]\init_d_reg[3] ;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__14_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__14_1;
  wire buffer_out0__60_carry__0_i_10__14_n_0;
  wire buffer_out0__60_carry__0_i_11__14_n_0;
  wire buffer_out0__60_carry__0_i_14__14_n_0;
  wire buffer_out0__60_carry__0_i_15__14_n_0;
  wire buffer_out0__60_carry__0_i_16__14_n_0;
  wire buffer_out0__60_carry__0_i_1__14_n_0;
  wire buffer_out0__60_carry__0_i_2__14_n_0;
  wire buffer_out0__60_carry__0_i_3__14_n_0;
  wire buffer_out0__60_carry__0_i_4__14_n_0;
  wire [1:0]buffer_out0__60_carry__0_i_5__14_0;
  wire buffer_out0__60_carry__0_i_5__14_n_0;
  wire buffer_out0__60_carry__0_i_6__14_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__14_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__14_1;
  wire buffer_out0__60_carry__0_i_7__14_n_0;
  wire buffer_out0__60_carry__0_i_8__14_n_0;
  wire buffer_out0__60_carry__0_i_9__14_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [1:0]buffer_out0__60_carry__1_i_3__14;
  wire [1:0]buffer_out0__60_carry__1_i_3__14_0;
  wire buffer_out0__60_carry__1_i_4__14_n_0;
  wire buffer_out0__60_carry__1_i_8__14_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__14_n_0;
  wire buffer_out0__60_carry_i_2__14_n_0;
  wire buffer_out0__60_carry_i_3__14_n_0;
  wire buffer_out0__60_carry_i_4__14_n_0;
  wire buffer_out0__60_carry_i_5__14_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__14_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__14_0 ;
  wire [3:0]\buffer_out[0]_i_3__14_1 ;
  wire \buffer_out[0]_i_3__14_n_0 ;
  wire \buffer_out[0]_i_4__14_n_0 ;
  wire \buffer_out[0]_i_5__14_n_0 ;
  wire \buffer_out[0]_i_6__14_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__14_0 ;
  wire \buffer_out[12]_i_2__14_n_0 ;
  wire \buffer_out[12]_i_3__14_n_0 ;
  wire \buffer_out[12]_i_4__14_n_0 ;
  wire \buffer_out[12]_i_5__14_n_0 ;
  wire \buffer_out[4]_i_2__14_n_0 ;
  wire \buffer_out[4]_i_3__14_n_0 ;
  wire \buffer_out[4]_i_4__14_n_0 ;
  wire \buffer_out[4]_i_5__14_n_0 ;
  wire \buffer_out[8]_i_2__14_n_0 ;
  wire \buffer_out[8]_i_3__14_n_0 ;
  wire \buffer_out[8]_i_4__14_n_0 ;
  wire \buffer_out[8]_i_5__14_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__14_n_0 ;
  wire \buffer_out_reg[0]_i_1__14_n_4 ;
  wire \buffer_out_reg[0]_i_1__14_n_5 ;
  wire \buffer_out_reg[0]_i_1__14_n_6 ;
  wire \buffer_out_reg[0]_i_1__14_n_7 ;
  wire \buffer_out_reg[12]_i_1__14_n_4 ;
  wire \buffer_out_reg[12]_i_1__14_n_5 ;
  wire \buffer_out_reg[12]_i_1__14_n_6 ;
  wire \buffer_out_reg[12]_i_1__14_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__14_n_0 ;
  wire \buffer_out_reg[4]_i_1__14_n_4 ;
  wire \buffer_out_reg[4]_i_1__14_n_5 ;
  wire \buffer_out_reg[4]_i_1__14_n_6 ;
  wire \buffer_out_reg[4]_i_1__14_n_7 ;
  wire \buffer_out_reg[8]_i_1__14_n_0 ;
  wire \buffer_out_reg[8]_i_1__14_n_4 ;
  wire \buffer_out_reg[8]_i_1__14_n_5 ;
  wire \buffer_out_reg[8]_i_1__14_n_6 ;
  wire \buffer_out_reg[8]_i_1__14_n_7 ;
  wire clkA;
  wire done_multiply;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\init_d_reg[3] ;
  wire mm_rst_n;
  wire \out_b_reg[7] ;
  wire \out_data[0]_i_1__10_n_0 ;
  wire \out_data[10]_i_1__10_n_0 ;
  wire \out_data[11]_i_1__10_n_0 ;
  wire \out_data[12]_i_1__10_n_0 ;
  wire \out_data[13]_i_1__10_n_0 ;
  wire \out_data[14]_i_1__10_n_0 ;
  wire \out_data[15]_i_1__10_n_0 ;
  wire \out_data[1]_i_1__10_n_0 ;
  wire \out_data[2]_i_1__10_n_0 ;
  wire \out_data[3]_i_1__10_n_0 ;
  wire \out_data[4]_i_1__10_n_0 ;
  wire \out_data[5]_i_1__10_n_0 ;
  wire \out_data[6]_i_1__10_n_0 ;
  wire \out_data[7]_i_1__10_n_0 ;
  wire \out_data[8]_i_1__10_n_0 ;
  wire \out_data[9]_i_1__10_n_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire [0:0]valid_D;
  wire [0:0]wr_en_D_bram;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__14_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__14_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__14_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__14_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__14_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__14_1}));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__14_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__14_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__14_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__14_1));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__14}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__14_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__14_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__14_n_0,buffer_out0__60_carry_i_3__14_n_0,buffer_out0__60_carry_i_4__14_n_0,buffer_out0__60_carry_i_5__14_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__14_n_0,buffer_out0__60_carry__0_i_2__14_n_0,buffer_out0__60_carry__0_i_3__14_n_0,buffer_out0__60_carry__0_i_4__14_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__14_n_0,buffer_out0__60_carry__0_i_6__14_n_0,buffer_out0__60_carry__0_i_7__14_n_0,buffer_out0__60_carry__0_i_8__14_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__14
       (.I0(buffer_out0__60_carry__0_i_5__14_0[1]),
        .I1(Q[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__14_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__14
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__0_i_5__14_0[1]),
        .O(buffer_out0__60_carry__0_i_11__14_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__14
       (.I0(buffer_out0__60_carry__0_i_5__14_0[1]),
        .I1(Q[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__14_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__14
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(Q[3]),
        .I3(buffer_out0__60_carry__0_i_5__14_0[1]),
        .O(buffer_out0__60_carry__0_i_15__14_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__14
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__0_i_5__14_0[0]),
        .O(buffer_out0__60_carry__0_i_16__14_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__14
       (.I0(buffer_out0__60_carry__0_i_5__14_0[0]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__0_i_9__14_n_0),
        .I3(buffer_out0__60_carry__0_i_10__14_n_0),
        .O(buffer_out0__60_carry__0_i_1__14_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__14
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__0_i_11__14_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(Q[1]),
        .I5(buffer_out0__60_carry__0_i_5__14_0[0]),
        .O(buffer_out0__60_carry__0_i_2__14_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__14
       (.I0(buffer_out0__60_carry__0_i_11__14_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__0_i_5__14_0[0]),
        .O(buffer_out0__60_carry__0_i_3__14_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__14
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(Q[0]),
        .I3(buffer_out0__60_carry__0_i_5__14_0[1]),
        .O(buffer_out0__60_carry__0_i_4__14_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__14
       (.I0(buffer_out0__60_carry__0_i_10__14_n_0),
        .I1(buffer_out0__60_carry__0_i_9__14_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__14_n_0),
        .I5(buffer_out0__60_carry__0_i_15__14_n_0),
        .O(buffer_out0__60_carry__0_i_5__14_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__14
       (.I0(buffer_out0__60_carry__0_i_16__14_n_0),
        .I1(buffer_out0__60_carry__0_i_11__14_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__14_n_0),
        .I5(buffer_out0__60_carry__0_i_9__14_n_0),
        .O(buffer_out0__60_carry__0_i_6__14_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__14
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__14_n_0),
        .I2(buffer_out0__60_carry__0_i_11__14_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__14_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__14
       (.I0(buffer_out0__60_carry__0_i_4__14_n_0),
        .I1(buffer_out0__60_carry__0_i_5__14_0[0]),
        .I2(Q[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__14_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__14
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(Q[2]),
        .I3(buffer_out0__60_carry__0_i_5__14_0[1]),
        .O(buffer_out0__60_carry__0_i_9__14_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__14_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__14_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__14
       (.I0(buffer_out0__60_carry__0_i_5__14_0[1]),
        .I1(Q[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7] ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__14
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__14_n_0),
        .I2(buffer_out0__60_carry__0_i_5__14_0[1]),
        .I3(Q[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__14_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__14
       (.I0(buffer_out0__60_carry__0_i_14__14_n_0),
        .I1(buffer_out0__60_carry__0_i_15__14_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7] ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__14_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__14_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__14
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__14
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__60_carry__0_i_5__14_0[0]),
        .I3(Q[0]),
        .O(buffer_out0__60_carry_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__14
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__14
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__14
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__14 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__14_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__14 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\init_d_reg[3] ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__14 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__14 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__14 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__14_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__14 
       (.I0(buffer_out_reg[15]),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__14 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__14 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__14 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__14 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__14 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__14 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__14 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__14 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__14 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__14 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__14_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__14 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\init_d_reg[3] ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__14_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__14_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__14 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__14_n_0 ,\NLW_buffer_out_reg[0]_i_1__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__14_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__14_n_4 ,\buffer_out_reg[0]_i_1__14_n_5 ,\buffer_out_reg[0]_i_1__14_n_6 ,\buffer_out_reg[0]_i_1__14_n_7 }),
        .S({\buffer_out[0]_i_3__14_n_0 ,\buffer_out[0]_i_4__14_n_0 ,\buffer_out[0]_i_5__14_n_0 ,\buffer_out[0]_i_6__14_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__14_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__14_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__14_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__14 
       (.CI(\buffer_out_reg[8]_i_1__14_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__14_n_4 ,\buffer_out_reg[12]_i_1__14_n_5 ,\buffer_out_reg[12]_i_1__14_n_6 ,\buffer_out_reg[12]_i_1__14_n_7 }),
        .S({\buffer_out[12]_i_2__14_n_0 ,\buffer_out[12]_i_3__14_n_0 ,\buffer_out[12]_i_4__14_n_0 ,\buffer_out[12]_i_5__14_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__14_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__14_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__14_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__14_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__14_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__14_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__14_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__14 
       (.CI(\buffer_out_reg[0]_i_1__14_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__14_n_0 ,\NLW_buffer_out_reg[4]_i_1__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__14_n_4 ,\buffer_out_reg[4]_i_1__14_n_5 ,\buffer_out_reg[4]_i_1__14_n_6 ,\buffer_out_reg[4]_i_1__14_n_7 }),
        .S({\buffer_out[4]_i_2__14_n_0 ,\buffer_out[4]_i_3__14_n_0 ,\buffer_out[4]_i_4__14_n_0 ,\buffer_out[4]_i_5__14_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__14_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__14_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__14_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__14_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__14 
       (.CI(\buffer_out_reg[4]_i_1__14_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__14_n_0 ,\NLW_buffer_out_reg[8]_i_1__14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__14_n_4 ,\buffer_out_reg[8]_i_1__14_n_5 ,\buffer_out_reg[8]_i_1__14_n_6 ,\buffer_out_reg[8]_i_1__14_n_7 }),
        .S({\buffer_out[8]_i_2__14_n_0 ,\buffer_out[8]_i_3__14_n_0 ,\buffer_out[8]_i_4__14_n_0 ,\buffer_out[8]_i_5__14_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__14_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_15_0_5_i_1__9
       (.I0(valid_D),
        .I1(mm_rst_n),
        .I2(done_multiply),
        .O(wr_en_D_bram));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__10 
       (.I0(buffer_out_reg[0]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__10 
       (.I0(buffer_out_reg[10]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__10 
       (.I0(buffer_out_reg[11]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__10 
       (.I0(buffer_out_reg[12]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__10 
       (.I0(buffer_out_reg[13]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__10 
       (.I0(buffer_out_reg[14]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__10 
       (.I0(buffer_out_reg[15]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__10 
       (.I0(buffer_out_reg[1]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__10 
       (.I0(buffer_out_reg[2]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__10 
       (.I0(buffer_out_reg[3]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__10 
       (.I0(buffer_out_reg[4]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__10 
       (.I0(buffer_out_reg[5]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__10 
       (.I0(buffer_out_reg[6]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__10 
       (.I0(buffer_out_reg[7]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__10 
       (.I0(buffer_out_reg[8]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__10 
       (.I0(buffer_out_reg[9]),
        .I1(\init_d_reg[3] ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__10_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\init_d_reg[3] ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(valid_D),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_2
   (\doutB_reg[4] ,
    \doutB_reg[4]_0 ,
    wr_en_D_bram,
    valid_D,
    \doutB_reg[7] ,
    \out_b_reg[2]_0 ,
    Q,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_0 ,
    \out_b_reg[6]_0 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[6]_5 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__2_0,
    buffer_out0__60_carry__0_i_10__2_1,
    \buffer_out[0]_i_3__2_0 ,
    \buffer_out[0]_i_3__2_1 ,
    buffer_out0__60_carry__0_i_7__2_0,
    buffer_out0__60_carry__0_i_7__2_1,
    buffer_out0__60_carry__1_i_18__2,
    buffer_out0__60_carry__1_i_18__2_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__2_0 ,
    mm_rst_n,
    done_multiply,
    buffer_out0__60_carry__0_0,
    \out_b_reg[7]_2 ,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__1_i_13__6,
    O,
    buffer_out0__60_carry__1_i_7__6,
    \out_data_reg[0]_0 ,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__0_3,
    buffer_out0__60_carry__0_4,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_1,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    D);
  output [0:0]\doutB_reg[4] ;
  output [1:0]\doutB_reg[4]_0 ;
  output [0:0]wr_en_D_bram;
  output [0:0]valid_D;
  output \doutB_reg[7] ;
  output \out_b_reg[2]_0 ;
  output [7:0]Q;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_0 ;
  output \out_b_reg[6]_0 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output [0:0]\out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \out_b_reg[7]_1 ;
  output \out_b_reg[6]_5 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__2_0;
  input [1:0]buffer_out0__60_carry__0_i_10__2_1;
  input [2:0]\buffer_out[0]_i_3__2_0 ;
  input [3:0]\buffer_out[0]_i_3__2_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__2_0;
  input [3:0]buffer_out0__60_carry__0_i_7__2_1;
  input [1:0]buffer_out0__60_carry__1_i_18__2;
  input [1:0]buffer_out0__60_carry__1_i_18__2_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__2_0 ;
  input mm_rst_n;
  input done_multiply;
  input [3:0]buffer_out0__60_carry__0_0;
  input [7:0]\out_b_reg[7]_2 ;
  input buffer_out0__60_carry__0_1;
  input [7:0]buffer_out0__60_carry__1_i_13__6;
  input [0:0]O;
  input buffer_out0__60_carry__1_i_7__6;
  input \out_data_reg[0]_0 ;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__0_3;
  input buffer_out0__60_carry__0_4;
  input buffer_out0__60_carry__1_0;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]D;

  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_12__6_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_11__6_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire [3:0]buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire buffer_out0__60_carry__0_3;
  wire buffer_out0__60_carry__0_4;
  wire [1:0]buffer_out0__60_carry__0_i_10__2_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__2_1;
  wire buffer_out0__60_carry__0_i_10__2_n_0;
  wire buffer_out0__60_carry__0_i_11__2_n_0;
  wire buffer_out0__60_carry__0_i_14__2_n_0;
  wire buffer_out0__60_carry__0_i_15__2_n_0;
  wire buffer_out0__60_carry__0_i_16__2_n_0;
  wire buffer_out0__60_carry__0_i_1__2_n_0;
  wire buffer_out0__60_carry__0_i_2__2_n_0;
  wire buffer_out0__60_carry__0_i_3__2_n_0;
  wire buffer_out0__60_carry__0_i_4__2_n_0;
  wire buffer_out0__60_carry__0_i_5__2_n_0;
  wire buffer_out0__60_carry__0_i_6__2_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__2_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__2_1;
  wire buffer_out0__60_carry__0_i_7__2_n_0;
  wire buffer_out0__60_carry__0_i_8__2_n_0;
  wire buffer_out0__60_carry__0_i_9__2_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire [7:0]buffer_out0__60_carry__1_i_13__6;
  wire [1:0]buffer_out0__60_carry__1_i_18__2;
  wire [1:0]buffer_out0__60_carry__1_i_18__2_0;
  wire buffer_out0__60_carry__1_i_4__2_n_0;
  wire buffer_out0__60_carry__1_i_7__6;
  wire buffer_out0__60_carry__1_i_8__2_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__2_n_0;
  wire buffer_out0__60_carry_i_2__2_n_0;
  wire buffer_out0__60_carry_i_3__2_n_0;
  wire buffer_out0__60_carry_i_4__2_n_0;
  wire buffer_out0__60_carry_i_5__2_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__2_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__2_0 ;
  wire [3:0]\buffer_out[0]_i_3__2_1 ;
  wire \buffer_out[0]_i_3__2_n_0 ;
  wire \buffer_out[0]_i_4__2_n_0 ;
  wire \buffer_out[0]_i_5__2_n_0 ;
  wire \buffer_out[0]_i_6__2_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__2_0 ;
  wire \buffer_out[12]_i_2__2_n_0 ;
  wire \buffer_out[12]_i_3__2_n_0 ;
  wire \buffer_out[12]_i_4__2_n_0 ;
  wire \buffer_out[12]_i_5__2_n_0 ;
  wire \buffer_out[4]_i_2__2_n_0 ;
  wire \buffer_out[4]_i_3__2_n_0 ;
  wire \buffer_out[4]_i_4__2_n_0 ;
  wire \buffer_out[4]_i_5__2_n_0 ;
  wire \buffer_out[8]_i_2__2_n_0 ;
  wire \buffer_out[8]_i_3__2_n_0 ;
  wire \buffer_out[8]_i_4__2_n_0 ;
  wire \buffer_out[8]_i_5__2_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__2_n_0 ;
  wire \buffer_out_reg[0]_i_1__2_n_4 ;
  wire \buffer_out_reg[0]_i_1__2_n_5 ;
  wire \buffer_out_reg[0]_i_1__2_n_6 ;
  wire \buffer_out_reg[0]_i_1__2_n_7 ;
  wire \buffer_out_reg[12]_i_1__2_n_4 ;
  wire \buffer_out_reg[12]_i_1__2_n_5 ;
  wire \buffer_out_reg[12]_i_1__2_n_6 ;
  wire \buffer_out_reg[12]_i_1__2_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__2_n_0 ;
  wire \buffer_out_reg[4]_i_1__2_n_4 ;
  wire \buffer_out_reg[4]_i_1__2_n_5 ;
  wire \buffer_out_reg[4]_i_1__2_n_6 ;
  wire \buffer_out_reg[4]_i_1__2_n_7 ;
  wire \buffer_out_reg[8]_i_1__2_n_0 ;
  wire \buffer_out_reg[8]_i_1__2_n_4 ;
  wire \buffer_out_reg[8]_i_1__2_n_5 ;
  wire \buffer_out_reg[8]_i_1__2_n_6 ;
  wire \buffer_out_reg[8]_i_1__2_n_7 ;
  wire clkA;
  wire done_multiply;
  wire [0:0]\doutB_reg[4] ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire \doutB_reg[7] ;
  wire in_reg_0;
  wire in_reg_n_0;
  wire mm_rst_n;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire \out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire [0:0]\out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[7]_0 ;
  wire \out_b_reg[7]_1 ;
  wire [7:0]\out_b_reg[7]_2 ;
  wire \out_data[0]_i_1__1_n_0 ;
  wire \out_data[10]_i_1__1_n_0 ;
  wire \out_data[11]_i_1__1_n_0 ;
  wire \out_data[12]_i_1__1_n_0 ;
  wire \out_data[13]_i_1__1_n_0 ;
  wire \out_data[14]_i_1__1_n_0 ;
  wire \out_data[15]_i_1__1_n_0 ;
  wire \out_data[1]_i_1__1_n_0 ;
  wire \out_data[2]_i_1__1_n_0 ;
  wire \out_data[3]_i_1__1_n_0 ;
  wire \out_data[4]_i_1__1_n_0 ;
  wire \out_data[5]_i_1__1_n_0 ;
  wire \out_data[6]_i_1__1_n_0 ;
  wire \out_data[7]_i_1__1_n_0 ;
  wire \out_data[8]_i_1__1_n_0 ;
  wire \out_data[9]_i_1__1_n_0 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire [0:0]valid_D;
  wire [0:0]wr_en_D_bram;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__2_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_13__6[5]),
        .I2(buffer_out0__60_carry__1_i_13__6[4]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_i_13__6[3]),
        .I5(Q[2]),
        .O(buffer_out0__0_carry__0_i_12__6_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__6
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_13__6[5]),
        .I2(buffer_out0__60_carry__1_i_13__6[6]),
        .I3(Q[2]),
        .I4(buffer_out0__60_carry__1_i_13__6[4]),
        .I5(Q[0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__6
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_13__6[3]),
        .I2(buffer_out0__60_carry__1_i_13__6[4]),
        .I3(Q[0]),
        .I4(buffer_out0__60_carry__1_i_13__6[2]),
        .I5(Q[2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__6
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(Q[1]),
        .I2(buffer_out0__60_carry__1_i_13__6[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__6[7]),
        .I5(Q[0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__6
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_13__6[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__6[3]),
        .I4(Q[1]),
        .I5(buffer_out0__0_carry__0_i_12__6_n_0),
        .O(\out_b_reg[1]_2 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__2_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__2_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__6
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_13__6[7]),
        .I2(Q[2]),
        .I3(buffer_out0__60_carry__1_i_13__6[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_13__6[5]),
        .I2(buffer_out0__60_carry__1_i_13__6[6]),
        .I3(Q[2]),
        .I4(buffer_out0__60_carry__1_i_13__6[7]),
        .I5(Q[1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_13__6[3]),
        .I2(Q[2]),
        .I3(buffer_out0__60_carry__1_i_13__6[1]),
        .I4(buffer_out0__60_carry__1_i_13__6[2]),
        .I5(Q[1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__6
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_13__6[1]),
        .I2(Q[2]),
        .I3(buffer_out0__60_carry__1_i_13__6[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_13__6[1]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_13__6[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__6
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_13__6[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__2_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__2_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__2_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__2_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__6
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_13__6[4]),
        .O(buffer_out0__30_carry__0_i_11__6_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_13__6[5]),
        .I2(buffer_out0__60_carry__1_i_13__6[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_13__6[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_13__6[3]),
        .I2(Q[3]),
        .I3(buffer_out0__60_carry__1_i_13__6[4]),
        .I4(buffer_out0__60_carry__1_i_13__6[2]),
        .I5(Q[5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__6
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(Q[4]),
        .I2(buffer_out0__60_carry__1_i_13__6[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_13__6[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_13__6[2]),
        .I2(buffer_out0__30_carry__0_i_11__6_n_0),
        .I3(buffer_out0__60_carry__1_i_13__6[3]),
        .I4(Q[4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\doutB_reg[4] ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_18__2}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\doutB_reg[4]_0 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_18__2_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_13__6[7]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_13__6[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__6
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_13__6[5]),
        .I2(buffer_out0__60_carry__1_i_13__6[6]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_i_13__6[7]),
        .I5(Q[4]),
        .O(\out_b_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_13__6[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_13__6[0]),
        .O(\out_b_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__6
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_13__6[1]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_i_13__6[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_13__6[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__2_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__2_n_0,buffer_out0__60_carry_i_3__2_n_0,buffer_out0__60_carry_i_4__2_n_0,buffer_out0__60_carry_i_5__2_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__2_n_0,buffer_out0__60_carry__0_i_2__2_n_0,buffer_out0__60_carry__0_i_3__2_n_0,buffer_out0__60_carry__0_i_4__2_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__2_n_0,buffer_out0__60_carry__0_i_6__2_n_0,buffer_out0__60_carry__0_i_7__2_n_0,buffer_out0__60_carry__0_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__2
       (.I0(\out_b_reg[7]_2 [7]),
        .I1(buffer_out0__60_carry__0_0[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__2_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__2
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(buffer_out0__60_carry__0_0[1]),
        .I3(\out_b_reg[7]_2 [7]),
        .O(buffer_out0__60_carry__0_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_13__6[3]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_13__6[4]),
        .O(\out_b_reg[6]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__2
       (.I0(\out_b_reg[7]_2 [7]),
        .I1(buffer_out0__60_carry__0_0[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__2_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__2
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(buffer_out0__60_carry__0_0[3]),
        .I3(\out_b_reg[7]_2 [7]),
        .O(buffer_out0__60_carry__0_i_15__2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__2
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(buffer_out0__60_carry__0_0[1]),
        .I3(\out_b_reg[7]_2 [6]),
        .O(buffer_out0__60_carry__0_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_13__6[2]),
        .O(\out_b_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__6
       (.I0(Q[7]),
        .I1(buffer_out0__60_carry__1_i_13__6[0]),
        .O(\out_b_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__2
       (.I0(\out_b_reg[7]_2 [6]),
        .I1(buffer_out0__60_carry__0_0[3]),
        .I2(buffer_out0__60_carry__0_i_9__2_n_0),
        .I3(buffer_out0__60_carry__0_i_10__2_n_0),
        .O(buffer_out0__60_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__2
       (.I0(buffer_out0__60_carry__0_0[2]),
        .I1(buffer_out0__60_carry__0_i_11__2_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__60_carry__0_0[1]),
        .I5(\out_b_reg[7]_2 [6]),
        .O(buffer_out0__60_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__2
       (.I0(buffer_out0__60_carry__0_i_11__2_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(buffer_out0__60_carry__0_0[1]),
        .I4(buffer_out0__60_carry__0_0[2]),
        .I5(\out_b_reg[7]_2 [6]),
        .O(buffer_out0__60_carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__2
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(buffer_out0__60_carry__0_0[0]),
        .I3(\out_b_reg[7]_2 [7]),
        .O(buffer_out0__60_carry__0_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__2
       (.I0(buffer_out0__60_carry__0_i_10__2_n_0),
        .I1(buffer_out0__60_carry__0_i_9__2_n_0),
        .I2(buffer_out0__60_carry__0_4),
        .I3(buffer_out0__60_carry__0_1),
        .I4(buffer_out0__60_carry__0_i_14__2_n_0),
        .I5(buffer_out0__60_carry__0_i_15__2_n_0),
        .O(buffer_out0__60_carry__0_i_5__2_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__2
       (.I0(buffer_out0__60_carry__0_i_16__2_n_0),
        .I1(buffer_out0__60_carry__0_i_11__2_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__0_4),
        .I4(buffer_out0__60_carry__0_i_10__2_n_0),
        .I5(buffer_out0__60_carry__0_i_9__2_n_0),
        .O(buffer_out0__60_carry__0_i_6__2_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__2
       (.I0(buffer_out0__60_carry__0_2),
        .I1(buffer_out0__60_carry__0_i_16__2_n_0),
        .I2(buffer_out0__60_carry__0_i_11__2_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_3),
        .O(buffer_out0__60_carry__0_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__2
       (.I0(buffer_out0__60_carry__0_i_4__2_n_0),
        .I1(\out_b_reg[7]_2 [6]),
        .I2(buffer_out0__60_carry__0_0[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__2
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(buffer_out0__60_carry__0_0[2]),
        .I3(\out_b_reg[7]_2 [7]),
        .O(buffer_out0__60_carry__0_i_9__2_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__2_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__2
       (.I0(\out_b_reg[7]_2 [7]),
        .I1(buffer_out0__60_carry__0_0[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\doutB_reg[7] ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__6
       (.I0(Q[7]),
        .I1(buffer_out0__60_carry__1_i_13__6[6]),
        .O(\out_b_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_13__6[5]),
        .O(\out_b_reg[6]_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_13__6[7]),
        .O(\out_b_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_13__6[5]),
        .I2(buffer_out0__60_carry__1_i_13__6[4]),
        .I3(Q[7]),
        .I4(O),
        .I5(buffer_out0__60_carry__1_i_7__6),
        .O(\out_b_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__2
       (.I0(buffer_out0__60_carry__0_1),
        .I1(buffer_out0__60_carry__0_i_15__2_n_0),
        .I2(\out_b_reg[7]_2 [7]),
        .I3(buffer_out0__60_carry__0_0[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__2
       (.I0(buffer_out0__60_carry__0_i_14__2_n_0),
        .I1(buffer_out0__60_carry__0_i_15__2_n_0),
        .I2(buffer_out0__60_carry__0_1),
        .I3(buffer_out0__60_carry__1_0),
        .I4(\doutB_reg[7] ),
        .I5(buffer_out0__60_carry__1_1),
        .O(buffer_out0__60_carry__1_i_8__2_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__2_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__2
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__2
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_2 [6]),
        .I3(buffer_out0__60_carry__0_0[0]),
        .O(buffer_out0__60_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__2
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__2
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__2
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__2 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__2 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\out_data_reg[0]_0 ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__2 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__2 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__2 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__2 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__2 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__2 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__2 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__2 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__2 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__2 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__2 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__2 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__2 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__2 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__2 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__2_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__2_n_0 ,\NLW_buffer_out_reg[0]_i_1__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__2_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__2_n_4 ,\buffer_out_reg[0]_i_1__2_n_5 ,\buffer_out_reg[0]_i_1__2_n_6 ,\buffer_out_reg[0]_i_1__2_n_7 }),
        .S({\buffer_out[0]_i_3__2_n_0 ,\buffer_out[0]_i_4__2_n_0 ,\buffer_out[0]_i_5__2_n_0 ,\buffer_out[0]_i_6__2_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__2_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__2_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__2_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__2 
       (.CI(\buffer_out_reg[8]_i_1__2_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__2_n_4 ,\buffer_out_reg[12]_i_1__2_n_5 ,\buffer_out_reg[12]_i_1__2_n_6 ,\buffer_out_reg[12]_i_1__2_n_7 }),
        .S({\buffer_out[12]_i_2__2_n_0 ,\buffer_out[12]_i_3__2_n_0 ,\buffer_out[12]_i_4__2_n_0 ,\buffer_out[12]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__2_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__2_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__2_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__2_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__2_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__2_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__2_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__2 
       (.CI(\buffer_out_reg[0]_i_1__2_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__2_n_0 ,\NLW_buffer_out_reg[4]_i_1__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__2_n_4 ,\buffer_out_reg[4]_i_1__2_n_5 ,\buffer_out_reg[4]_i_1__2_n_6 ,\buffer_out_reg[4]_i_1__2_n_7 }),
        .S({\buffer_out[4]_i_2__2_n_0 ,\buffer_out[4]_i_3__2_n_0 ,\buffer_out[4]_i_4__2_n_0 ,\buffer_out[4]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__2_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__2_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__2_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__2_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__2 
       (.CI(\buffer_out_reg[4]_i_1__2_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__2_n_0 ,\NLW_buffer_out_reg[8]_i_1__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__2_n_4 ,\buffer_out_reg[8]_i_1__2_n_5 ,\buffer_out_reg[8]_i_1__2_n_6 ,\buffer_out_reg[8]_i_1__2_n_7 }),
        .S({\buffer_out[8]_i_2__2_n_0 ,\buffer_out[8]_i_3__2_n_0 ,\buffer_out[8]_i_4__2_n_0 ,\buffer_out[8]_i_5__2_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__2_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_15_0_5_i_1__6
       (.I0(valid_D),
        .I1(mm_rst_n),
        .I2(done_multiply),
        .O(wr_en_D_bram));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_2 [7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__1 
       (.I0(buffer_out_reg[0]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__1 
       (.I0(buffer_out_reg[10]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__1 
       (.I0(buffer_out_reg[11]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__1 
       (.I0(buffer_out_reg[12]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__1 
       (.I0(buffer_out_reg[13]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__1 
       (.I0(buffer_out_reg[14]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__1 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__1 
       (.I0(buffer_out_reg[1]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__1 
       (.I0(buffer_out_reg[2]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__1 
       (.I0(buffer_out_reg[3]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__1 
       (.I0(buffer_out_reg[4]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__1 
       (.I0(buffer_out_reg[5]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__1 
       (.I0(buffer_out_reg[6]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__1 
       (.I0(buffer_out_reg[7]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__1 
       (.I0(buffer_out_reg[8]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__1 
       (.I0(buffer_out_reg[9]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__1_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\out_data_reg[0]_0 ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(valid_D),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_3
   (out_valid_reg_0,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_0 ,
    \doutB_reg[5] ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6]_0 ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[6]_5 ,
    \doutB_reg[4] ,
    \out_b_reg[6]_6 ,
    \out_b_reg[2]_1 ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5]_1 ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_4 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_5 ,
    \out_b_reg[3]_1 ,
    \doutB_reg[7] ,
    \out_data_reg[15]_0 ,
    \buffer_out_reg[0]_0 ,
    out_valid_reg_1,
    clkA,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__3_0,
    buffer_out0__60_carry__0_i_10__3_1,
    \buffer_out[0]_i_3__3_0 ,
    \buffer_out[0]_i_3__3_1 ,
    buffer_out0__60_carry__0_i_7__3_0,
    buffer_out0__60_carry__0_i_7__3_1,
    buffer_out0__60_carry__1_i_18__3,
    buffer_out0__60_carry__1_i_18__3_0,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2__3_0 ,
    \out_a_reg[7]_2 ,
    D,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_5__3,
    buffer_out0__60_carry__1_i_1__4_0,
    O,
    buffer_out0__60_carry__1_i_5__4_0,
    CO,
    buffer_out0__0_carry__0_0,
    buffer_out0__60_carry__1_i_7__7_0,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_5,
    buffer_out0__60_carry__1_6,
    buffer_out0__0_carry__0_1,
    buffer_out0__0_carry__0_2,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    buffer_out0__60_carry__1_7,
    \out_data_reg[0]_0 ,
    E);
  output out_valid_reg_0;
  output [0:0]\out_b_reg[4]_0 ;
  output [1:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_0 ;
  output \doutB_reg[5] ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6]_0 ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[4]_3 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output [2:0]\out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \out_b_reg[6]_5 ;
  output \doutB_reg[4] ;
  output \out_b_reg[6]_6 ;
  output [1:0]\out_b_reg[2]_1 ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_4 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_5 ;
  output [0:0]\out_b_reg[3]_1 ;
  output [2:0]\doutB_reg[7] ;
  output [15:0]\out_data_reg[15]_0 ;
  input \buffer_out_reg[0]_0 ;
  input out_valid_reg_1;
  input clkA;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__3_0;
  input [1:0]buffer_out0__60_carry__0_i_10__3_1;
  input [2:0]\buffer_out[0]_i_3__3_0 ;
  input [3:0]\buffer_out[0]_i_3__3_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__3_0;
  input [3:0]buffer_out0__60_carry__0_i_7__3_1;
  input [1:0]buffer_out0__60_carry__1_i_18__3;
  input [1:0]buffer_out0__60_carry__1_i_18__3_0;
  input [2:0]\buffer_out_reg[15]_0 ;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2__3_0 ;
  input [7:0]\out_a_reg[7]_2 ;
  input [7:0]D;
  input buffer_out0__60_carry__1_0;
  input buffer_out0__60_carry__1_i_5__3;
  input [7:0]buffer_out0__60_carry__1_i_1__4_0;
  input [1:0]O;
  input buffer_out0__60_carry__1_i_5__4_0;
  input [0:0]CO;
  input [7:0]buffer_out0__0_carry__0_0;
  input [1:0]buffer_out0__60_carry__1_i_7__7_0;
  input buffer_out0__60_carry__1_1;
  input [0:0]buffer_out0__60_carry__1_2;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_5;
  input buffer_out0__60_carry__1_6;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__0_carry__0_2;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input buffer_out0__60_carry__1_7;
  input \out_data_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire buffer_out0__0_carry_0;
  wire [7:0]buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_2;
  wire buffer_out0__0_carry__0_i_10__4_n_0;
  wire buffer_out0__0_carry__0_i_12__7_n_0;
  wire buffer_out0__0_carry__0_i_13__4_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__4_n_0;
  wire buffer_out0__30_carry__0_i_11__7_n_0;
  wire buffer_out0__30_carry__0_i_13__4_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__3_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__3_1;
  wire buffer_out0__60_carry__0_i_10__3_n_0;
  wire buffer_out0__60_carry__0_i_11__3_n_0;
  wire buffer_out0__60_carry__0_i_14__3_n_0;
  wire buffer_out0__60_carry__0_i_15__3_n_0;
  wire buffer_out0__60_carry__0_i_16__3_n_0;
  wire buffer_out0__60_carry__0_i_1__3_n_0;
  wire buffer_out0__60_carry__0_i_2__3_n_0;
  wire buffer_out0__60_carry__0_i_3__3_n_0;
  wire buffer_out0__60_carry__0_i_4__3_n_0;
  wire buffer_out0__60_carry__0_i_5__3_n_0;
  wire buffer_out0__60_carry__0_i_6__3_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__3_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__3_1;
  wire buffer_out0__60_carry__0_i_7__3_n_0;
  wire buffer_out0__60_carry__0_i_8__3_n_0;
  wire buffer_out0__60_carry__0_i_9__3_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire [0:0]buffer_out0__60_carry__1_2;
  wire buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire [0:0]buffer_out0__60_carry__1_5;
  wire buffer_out0__60_carry__1_6;
  wire buffer_out0__60_carry__1_7;
  wire buffer_out0__60_carry__1_i_10__4_n_0;
  wire buffer_out0__60_carry__1_i_10__7_n_0;
  wire buffer_out0__60_carry__1_i_12__4_n_0;
  wire buffer_out0__60_carry__1_i_12__7_n_0;
  wire buffer_out0__60_carry__1_i_13__4_n_0;
  wire buffer_out0__60_carry__1_i_14__7_n_0;
  wire buffer_out0__60_carry__1_i_15__4_n_0;
  wire buffer_out0__60_carry__1_i_15__7_n_0;
  wire buffer_out0__60_carry__1_i_16__4_n_0;
  wire buffer_out0__60_carry__1_i_16__7_n_0;
  wire [1:0]buffer_out0__60_carry__1_i_18__3;
  wire [1:0]buffer_out0__60_carry__1_i_18__3_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__4_0;
  wire buffer_out0__60_carry__1_i_4__3_n_0;
  wire buffer_out0__60_carry__1_i_5__3;
  wire buffer_out0__60_carry__1_i_5__4_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__7_0;
  wire buffer_out0__60_carry__1_i_8__3_n_0;
  wire buffer_out0__60_carry__1_i_9__4_n_0;
  wire buffer_out0__60_carry__1_i_9__7_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__3_n_0;
  wire buffer_out0__60_carry_i_2__3_n_0;
  wire buffer_out0__60_carry_i_3__3_n_0;
  wire buffer_out0__60_carry_i_4__3_n_0;
  wire buffer_out0__60_carry_i_5__3_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__3_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__3_0 ;
  wire [3:0]\buffer_out[0]_i_3__3_1 ;
  wire \buffer_out[0]_i_3__3_n_0 ;
  wire \buffer_out[0]_i_4__3_n_0 ;
  wire \buffer_out[0]_i_5__3_n_0 ;
  wire \buffer_out[0]_i_6__3_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__3_0 ;
  wire \buffer_out[12]_i_2__3_n_0 ;
  wire \buffer_out[12]_i_3__3_n_0 ;
  wire \buffer_out[12]_i_4__3_n_0 ;
  wire \buffer_out[12]_i_5__3_n_0 ;
  wire \buffer_out[4]_i_2__3_n_0 ;
  wire \buffer_out[4]_i_3__3_n_0 ;
  wire \buffer_out[4]_i_4__3_n_0 ;
  wire \buffer_out[4]_i_5__3_n_0 ;
  wire \buffer_out[8]_i_2__3_n_0 ;
  wire \buffer_out[8]_i_3__3_n_0 ;
  wire \buffer_out[8]_i_4__3_n_0 ;
  wire \buffer_out[8]_i_5__3_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1__3_n_0 ;
  wire \buffer_out_reg[0]_i_1__3_n_4 ;
  wire \buffer_out_reg[0]_i_1__3_n_5 ;
  wire \buffer_out_reg[0]_i_1__3_n_6 ;
  wire \buffer_out_reg[0]_i_1__3_n_7 ;
  wire \buffer_out_reg[12]_i_1__3_n_4 ;
  wire \buffer_out_reg[12]_i_1__3_n_5 ;
  wire \buffer_out_reg[12]_i_1__3_n_6 ;
  wire \buffer_out_reg[12]_i_1__3_n_7 ;
  wire [2:0]\buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire \buffer_out_reg[4]_i_1__3_n_0 ;
  wire \buffer_out_reg[4]_i_1__3_n_4 ;
  wire \buffer_out_reg[4]_i_1__3_n_5 ;
  wire \buffer_out_reg[4]_i_1__3_n_6 ;
  wire \buffer_out_reg[4]_i_1__3_n_7 ;
  wire \buffer_out_reg[8]_i_1__3_n_0 ;
  wire \buffer_out_reg[8]_i_1__3_n_4 ;
  wire \buffer_out_reg[8]_i_1__3_n_5 ;
  wire \buffer_out_reg[8]_i_1__3_n_6 ;
  wire \buffer_out_reg[8]_i_1__3_n_7 ;
  wire clkA;
  wire \doutB_reg[4] ;
  wire \doutB_reg[5] ;
  wire [2:0]\doutB_reg[7] ;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [7:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [1:0]\out_b_reg[2]_1 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [0:0]\out_b_reg[4]_0 ;
  wire [1:0]\out_b_reg[4]_1 ;
  wire [1:0]\out_b_reg[4]_2 ;
  wire [0:0]\out_b_reg[4]_3 ;
  wire [0:0]\out_b_reg[4]_4 ;
  wire [1:0]\out_b_reg[4]_5 ;
  wire \out_b_reg[5]_0 ;
  wire [1:0]\out_b_reg[5]_1 ;
  wire [1:0]\out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire [2:0]\out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[6]_6 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_reg_0;
  wire out_valid_reg_1;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__3_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__4
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[1]),
        .O(buffer_out0__0_carry__0_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__4
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__7
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__0_carry__0_0[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__4
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[1]),
        .O(buffer_out0__0_carry__0_i_13__4_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__7
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__0_carry__0_0[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__4
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__7
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__4
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__7
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__0_carry__0_2),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__4
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__4_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_b_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__7
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .I2(buffer_out0__0_carry__0_1),
        .I3(buffer_out0__0_carry__0_0[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__7_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__4
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__4_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_b_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__4
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__3_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__3_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__7
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__0_carry__0_0[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__4
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__4
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__7
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__7
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__0_carry__0_0[1]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__7
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__4
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__4
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__4_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__7
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__4
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__7
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__3_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__3_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__3_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__3_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__4
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[4]),
        .O(buffer_out0__30_carry__0_i_10__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__7
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__0_carry__0_0[4]),
        .O(buffer_out0__30_carry__0_i_11__7_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__4
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__4
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[4]),
        .O(buffer_out0__30_carry__0_i_13__4_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__7
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__0_carry__0_0[4]),
        .O(\out_b_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__4
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__7
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__0_carry__0_0[4]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__4
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__7
       (.I0(\out_b_reg[4]_2 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__0_carry__0_0[7]),
        .O(\out_b_reg[4]_5 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__4
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__4_n_0),
        .I4(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I5(Q[6]),
        .O(\out_b_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__7
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .I2(buffer_out0__30_carry__0_i_11__7_n_0),
        .I3(buffer_out0__0_carry__0_0[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_5 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__4
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__4_n_0),
        .I4(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I5(Q[4]),
        .O(\out_b_reg[5]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__4
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\out_b_reg[4]_0 ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_18__3}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\out_b_reg[4]_1 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_18__3_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__7
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__0_carry__0_0[6]),
        .O(\out_b_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__4
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__4
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__7
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__4
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__7
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[4]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__4
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__4
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__4
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__4_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__7
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__4
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__7
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__3_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__3_n_0,buffer_out0__60_carry_i_3__3_n_0,buffer_out0__60_carry_i_4__3_n_0,buffer_out0__60_carry_i_5__3_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__3_n_0,buffer_out0__60_carry__0_i_2__3_n_0,buffer_out0__60_carry__0_i_3__3_n_0,buffer_out0__60_carry__0_i_4__3_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__3_n_0,buffer_out0__60_carry__0_i_6__3_n_0,buffer_out0__60_carry__0_i_7__3_n_0,buffer_out0__60_carry__0_i_8__3_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__3
       (.I0(D[7]),
        .I1(\out_a_reg[7]_2 [1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__3_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__3
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_11__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__7
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .O(\out_b_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__7
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[4]),
        .O(\out_b_reg[6]_4 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__3
       (.I0(D[7]),
        .I1(\out_a_reg[7]_2 [2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__3_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__3
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(\out_a_reg[7]_2 [3]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_15__3_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__3
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(D[6]),
        .O(buffer_out0__60_carry__0_i_16__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__7
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__7
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__3
       (.I0(D[6]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__60_carry__0_i_9__3_n_0),
        .I3(buffer_out0__60_carry__0_i_10__3_n_0),
        .O(buffer_out0__60_carry__0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__3
       (.I0(\out_a_reg[7]_2 [2]),
        .I1(buffer_out0__60_carry__0_i_11__3_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(\out_a_reg[7]_2 [1]),
        .I5(D[6]),
        .O(buffer_out0__60_carry__0_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__3
       (.I0(buffer_out0__60_carry__0_i_11__3_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(\out_a_reg[7]_2 [1]),
        .I4(\out_a_reg[7]_2 [2]),
        .I5(D[6]),
        .O(buffer_out0__60_carry__0_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__3
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(\out_a_reg[7]_2 [0]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__3
       (.I0(buffer_out0__60_carry__0_i_10__3_n_0),
        .I1(buffer_out0__60_carry__0_i_9__3_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__3_n_0),
        .I5(buffer_out0__60_carry__0_i_15__3_n_0),
        .O(buffer_out0__60_carry__0_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__3
       (.I0(buffer_out0__60_carry__0_i_16__3_n_0),
        .I1(buffer_out0__60_carry__0_i_11__3_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__3_n_0),
        .I5(buffer_out0__60_carry__0_i_9__3_n_0),
        .O(buffer_out0__60_carry__0_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__3
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__3_n_0),
        .I2(buffer_out0__60_carry__0_i_11__3_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__3_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__3
       (.I0(buffer_out0__60_carry__0_i_4__3_n_0),
        .I1(D[6]),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__3
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(\out_a_reg[7]_2 [2]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_9__3_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_0 ,buffer_out0__60_carry__1_i_4__3_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_8__3_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__4
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_10__4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__7
       (.I0(buffer_out0__0_carry__0_0[5]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__7_0[1]),
        .O(buffer_out0__60_carry__1_i_10__7_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__3
       (.I0(D[7]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__4
       (.I0(O[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_i_1__4_0[6]),
        .O(buffer_out0__60_carry__1_i_12__4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__7
       (.I0(buffer_out0__60_carry__1_i_7__7_0[1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [7]),
        .I3(buffer_out0__0_carry__0_0[5]),
        .I4(\out_b_reg[7]_1 [6]),
        .O(buffer_out0__60_carry__1_i_12__7_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__3
       (.I0(\out_a_reg[7]_2 [5]),
        .I1(\out_b_reg[4]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_5__3),
        .I3(\out_a_reg[7]_2 [6]),
        .I4(D[7]),
        .I5(\out_b_reg[4]_0 ),
        .O(\doutB_reg[5] ));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__4
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(buffer_out0__60_carry__1_i_5__4_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I5(CO),
        .O(buffer_out0__60_carry__1_i_13__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__7
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__0_carry__0_0[6]),
        .O(buffer_out0__60_carry__1_i_14__7_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__4
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_15__4_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__7
       (.I0(buffer_out0__0_carry__0_0[5]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__7_0[1]),
        .O(buffer_out0__60_carry__1_i_15__7_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__4
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I2(O[0]),
        .O(buffer_out0__60_carry__1_i_16__4_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__7
       (.I0(buffer_out0__0_carry__0_0[4]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__7_0[0]),
        .O(buffer_out0__60_carry__1_i_16__7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__7
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .O(\out_b_reg[6]_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__4
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I2(O[0]),
        .O(\out_a_reg[4]_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__7
       (.I0(buffer_out0__0_carry__0_0[4]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__7_0[0]),
        .O(\doutB_reg[4] ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__7
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .O(\out_b_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__4
       (.I0(buffer_out0__60_carry__1_i_9__4_n_0),
        .I1(buffer_out0__60_carry__1_i_1__4_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I4(Q[7]),
        .I5(O[1]),
        .O(\out_b_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__7
       (.I0(buffer_out0__60_carry__1_i_9__7_n_0),
        .I1(\out_b_reg[7]_1 [6]),
        .I2(buffer_out0__0_carry__0_0[5]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(buffer_out0__60_carry__1_i_7__7_0[1]),
        .O(\out_b_reg[6]_3 [2]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__4
       (.I0(buffer_out0__60_carry__1_i_10__4_n_0),
        .I1(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I2(Q[6]),
        .I3(O[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[6]),
        .O(\out_b_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__7
       (.I0(buffer_out0__60_carry__1_i_10__7_n_0),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__60_carry__1_i_7__7_0[0]),
        .I4(buffer_out0__0_carry__0_0[4]),
        .I5(\out_b_reg[7]_1 [6]),
        .O(\out_b_reg[6]_3 [1]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__7
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__7_0[0]),
        .I5(buffer_out0__60_carry__1_1),
        .O(\out_b_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__3
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__3_n_0),
        .I2(D[7]),
        .I3(\out_a_reg[7]_2 [2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__4
       (.I0(buffer_out0__60_carry__1_i_12__4_n_0),
        .I1(buffer_out0__60_carry__1_i_13__4_n_0),
        .I2(Q[7]),
        .I3(CO),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__4_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__7
       (.I0(buffer_out0__60_carry__1_i_12__7_n_0),
        .I1(buffer_out0__60_carry__1_7),
        .I2(buffer_out0__0_carry__0_0[7]),
        .I3(buffer_out0__60_carry__1_2),
        .I4(buffer_out0__0_carry__0_0[6]),
        .I5(\out_b_reg[7]_1 [7]),
        .O(\doutB_reg[7] [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__4
       (.I0(\out_b_reg[6]_0 [0]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[6]),
        .I3(CO),
        .I4(buffer_out0__60_carry__1_6),
        .I5(buffer_out0__60_carry__1_i_15__4_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__7
       (.I0(\out_b_reg[6]_3 [1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [6]),
        .I3(buffer_out0__60_carry__1_2),
        .I4(buffer_out0__60_carry__1_i_14__7_n_0),
        .I5(buffer_out0__60_carry__1_i_15__7_n_0),
        .O(\doutB_reg[7] [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__4
       (.I0(buffer_out0__60_carry__1_5),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_i_1__4_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__4_n_0),
        .I4(buffer_out0__60_carry__1_i_16__4_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__7
       (.I0(\out_b_reg[6]_3 [0]),
        .I1(buffer_out0__0_carry__0_0[6]),
        .I2(\out_b_reg[7]_1 [6]),
        .I3(buffer_out0__60_carry__1_i_10__7_n_0),
        .I4(buffer_out0__60_carry__1_i_16__7_n_0),
        .O(\doutB_reg[7] [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__3
       (.I0(buffer_out0__60_carry__0_i_14__3_n_0),
        .I1(buffer_out0__60_carry__0_i_15__3_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_3),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_4),
        .O(buffer_out0__60_carry__1_i_8__3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__4
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__4_0[7]),
        .I2(CO),
        .O(buffer_out0__60_carry__1_i_9__4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__7
       (.I0(buffer_out0__0_carry__0_0[6]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_9__7_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__3_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__4
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_1__4_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__3
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__3
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(D[6]),
        .I3(\out_a_reg[7]_2 [0]),
        .O(buffer_out0__60_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__3
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__3
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__3
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__3 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__3 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(out_valid_reg_1),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__3 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__3 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__3 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__3_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__3 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_1),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__3 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__3 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__3 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__3 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__3 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__3 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__3 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__3 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__3 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__3 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__3 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__3_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__3 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__3_n_0 ,\NLW_buffer_out_reg[0]_i_1__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__3_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__3_n_4 ,\buffer_out_reg[0]_i_1__3_n_5 ,\buffer_out_reg[0]_i_1__3_n_6 ,\buffer_out_reg[0]_i_1__3_n_7 }),
        .S({\buffer_out[0]_i_3__3_n_0 ,\buffer_out[0]_i_4__3_n_0 ,\buffer_out[0]_i_5__3_n_0 ,\buffer_out[0]_i_6__3_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__3_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__3_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__3_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__3 
       (.CI(\buffer_out_reg[8]_i_1__3_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__3_n_4 ,\buffer_out_reg[12]_i_1__3_n_5 ,\buffer_out_reg[12]_i_1__3_n_6 ,\buffer_out_reg[12]_i_1__3_n_7 }),
        .S({\buffer_out[12]_i_2__3_n_0 ,\buffer_out[12]_i_3__3_n_0 ,\buffer_out[12]_i_4__3_n_0 ,\buffer_out[12]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__3_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__3_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__3_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__3_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__3_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__3_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__3_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__3 
       (.CI(\buffer_out_reg[0]_i_1__3_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__3_n_0 ,\NLW_buffer_out_reg[4]_i_1__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__3_n_4 ,\buffer_out_reg[4]_i_1__3_n_5 ,\buffer_out_reg[4]_i_1__3_n_6 ,\buffer_out_reg[4]_i_1__3_n_7 }),
        .S({\buffer_out[4]_i_2__3_n_0 ,\buffer_out[4]_i_3__3_n_0 ,\buffer_out[4]_i_4__3_n_0 ,\buffer_out[4]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__3_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__3_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__3_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__3_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__3 
       (.CI(\buffer_out_reg[4]_i_1__3_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__3_n_0 ,\NLW_buffer_out_reg[8]_i_1__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__3_n_4 ,\buffer_out_reg[8]_i_1__3_n_5 ,\buffer_out_reg[8]_i_1__3_n_6 ,\buffer_out_reg[8]_i_1__3_n_7 }),
        .S({\buffer_out[8]_i_2__3_n_0 ,\buffer_out[8]_i_3__3_n_0 ,\buffer_out[8]_i_4__3_n_0 ,\buffer_out[8]_i_5__3_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__3_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[0]),
        .Q(\out_data_reg[15]_0 [0]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[10]),
        .Q(\out_data_reg[15]_0 [10]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[11]),
        .Q(\out_data_reg[15]_0 [11]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[12]),
        .Q(\out_data_reg[15]_0 [12]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[13]),
        .Q(\out_data_reg[15]_0 [13]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[14]),
        .Q(\out_data_reg[15]_0 [14]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[15]),
        .Q(\out_data_reg[15]_0 [15]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[1]),
        .Q(\out_data_reg[15]_0 [1]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[2]),
        .Q(\out_data_reg[15]_0 [2]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[3]),
        .Q(\out_data_reg[15]_0 [3]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[4]),
        .Q(\out_data_reg[15]_0 [4]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[5]),
        .Q(\out_data_reg[15]_0 [5]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[6]),
        .Q(\out_data_reg[15]_0 [6]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[7]),
        .Q(\out_data_reg[15]_0 [7]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[8]),
        .Q(\out_data_reg[15]_0 [8]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[9]),
        .Q(\out_data_reg[15]_0 [9]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_reg_1),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_4
   (CO,
    O,
    \out_b_reg[7]_0 ,
    \out_a_reg[4]_0 ,
    \out_a_reg[7]_0 ,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6]_0 ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[6]_5 ,
    \out_b_reg[7]_3 ,
    \out_b_reg[6]_6 ,
    \out_b_reg[2]_1 ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5]_1 ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_2 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__4_0,
    buffer_out0__60_carry__0_i_10__4_1,
    \buffer_out[0]_i_3__4_0 ,
    \buffer_out[0]_i_3__4_1 ,
    buffer_out0__60_carry__0_i_7__4_0,
    buffer_out0__60_carry__0_i_7__4_1,
    buffer_out0__60_carry__1_i_3__4,
    buffer_out0__60_carry__1_i_3__4_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__4_0 ,
    Q,
    \out_b_reg[7]_4 ,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_1__5_0,
    buffer_out0__60_carry__1_i_7__5_0,
    buffer_out0__60_carry__1_i_5__5_0,
    buffer_out0__60_carry__1_i_1__5_1,
    buffer_out0__60_carry__1_i_13__8,
    buffer_out0__60_carry__1_i_7__8,
    buffer_out0__60_carry__1_i_7__8_0,
    \out_data_reg[0]_0 ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    D);
  output [0:0]CO;
  output [1:0]O;
  output \out_b_reg[7]_0 ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]\out_a_reg[7]_0 ;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6]_0 ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_1 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output \out_b_reg[6]_3 ;
  output [0:0]\out_b_reg[6]_4 ;
  output \out_b_reg[6]_5 ;
  output \out_b_reg[7]_3 ;
  output \out_b_reg[6]_6 ;
  output [1:0]\out_b_reg[2]_1 ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_2 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__4_0;
  input [1:0]buffer_out0__60_carry__0_i_10__4_1;
  input [2:0]\buffer_out[0]_i_3__4_0 ;
  input [3:0]\buffer_out[0]_i_3__4_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__4_0;
  input [3:0]buffer_out0__60_carry__0_i_7__4_1;
  input [1:0]buffer_out0__60_carry__1_i_3__4;
  input [1:0]buffer_out0__60_carry__1_i_3__4_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__4_0 ;
  input [7:0]Q;
  input [7:0]\out_b_reg[7]_4 ;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_1__5_0;
  input [1:0]buffer_out0__60_carry__1_i_7__5_0;
  input buffer_out0__60_carry__1_i_5__5_0;
  input [0:0]buffer_out0__60_carry__1_i_1__5_1;
  input [7:0]buffer_out0__60_carry__1_i_13__8;
  input [0:0]buffer_out0__60_carry__1_i_7__8;
  input buffer_out0__60_carry__1_i_7__8_0;
  input \out_data_reg[0]_0 ;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_10__5_n_0;
  wire buffer_out0__0_carry__0_i_12__8_n_0;
  wire buffer_out0__0_carry__0_i_13__5_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__5_n_0;
  wire buffer_out0__30_carry__0_i_11__8_n_0;
  wire buffer_out0__30_carry__0_i_13__5_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__4_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__4_1;
  wire buffer_out0__60_carry__0_i_10__4_n_0;
  wire buffer_out0__60_carry__0_i_11__4_n_0;
  wire buffer_out0__60_carry__0_i_14__4_n_0;
  wire buffer_out0__60_carry__0_i_15__4_n_0;
  wire buffer_out0__60_carry__0_i_16__4_n_0;
  wire buffer_out0__60_carry__0_i_1__4_n_0;
  wire buffer_out0__60_carry__0_i_2__4_n_0;
  wire buffer_out0__60_carry__0_i_3__4_n_0;
  wire buffer_out0__60_carry__0_i_4__4_n_0;
  wire buffer_out0__60_carry__0_i_5__4_n_0;
  wire buffer_out0__60_carry__0_i_6__4_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__4_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__4_1;
  wire buffer_out0__60_carry__0_i_7__4_n_0;
  wire buffer_out0__60_carry__0_i_8__4_n_0;
  wire buffer_out0__60_carry__0_i_9__4_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__5_n_0;
  wire buffer_out0__60_carry__1_i_12__5_n_0;
  wire buffer_out0__60_carry__1_i_13__5_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_13__8;
  wire buffer_out0__60_carry__1_i_15__5_n_0;
  wire buffer_out0__60_carry__1_i_16__5_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__5_0;
  wire [0:0]buffer_out0__60_carry__1_i_1__5_1;
  wire [1:0]buffer_out0__60_carry__1_i_3__4;
  wire [1:0]buffer_out0__60_carry__1_i_3__4_0;
  wire buffer_out0__60_carry__1_i_4__4_n_0;
  wire buffer_out0__60_carry__1_i_5__5_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__5_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__8;
  wire buffer_out0__60_carry__1_i_7__8_0;
  wire buffer_out0__60_carry__1_i_8__4_n_0;
  wire buffer_out0__60_carry__1_i_9__5_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__4_n_0;
  wire buffer_out0__60_carry_i_2__4_n_0;
  wire buffer_out0__60_carry_i_3__4_n_0;
  wire buffer_out0__60_carry_i_4__4_n_0;
  wire buffer_out0__60_carry_i_5__4_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__4_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__4_0 ;
  wire [3:0]\buffer_out[0]_i_3__4_1 ;
  wire \buffer_out[0]_i_3__4_n_0 ;
  wire \buffer_out[0]_i_4__4_n_0 ;
  wire \buffer_out[0]_i_5__4_n_0 ;
  wire \buffer_out[0]_i_6__4_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__4_0 ;
  wire \buffer_out[12]_i_2__4_n_0 ;
  wire \buffer_out[12]_i_3__4_n_0 ;
  wire \buffer_out[12]_i_4__4_n_0 ;
  wire \buffer_out[12]_i_5__4_n_0 ;
  wire \buffer_out[4]_i_2__4_n_0 ;
  wire \buffer_out[4]_i_3__4_n_0 ;
  wire \buffer_out[4]_i_4__4_n_0 ;
  wire \buffer_out[4]_i_5__4_n_0 ;
  wire \buffer_out[8]_i_2__4_n_0 ;
  wire \buffer_out[8]_i_3__4_n_0 ;
  wire \buffer_out[8]_i_4__4_n_0 ;
  wire \buffer_out[8]_i_5__4_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__4_n_0 ;
  wire \buffer_out_reg[0]_i_1__4_n_4 ;
  wire \buffer_out_reg[0]_i_1__4_n_5 ;
  wire \buffer_out_reg[0]_i_1__4_n_6 ;
  wire \buffer_out_reg[0]_i_1__4_n_7 ;
  wire \buffer_out_reg[12]_i_1__4_n_4 ;
  wire \buffer_out_reg[12]_i_1__4_n_5 ;
  wire \buffer_out_reg[12]_i_1__4_n_6 ;
  wire \buffer_out_reg[12]_i_1__4_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__4_n_0 ;
  wire \buffer_out_reg[4]_i_1__4_n_4 ;
  wire \buffer_out_reg[4]_i_1__4_n_5 ;
  wire \buffer_out_reg[4]_i_1__4_n_6 ;
  wire \buffer_out_reg[4]_i_1__4_n_7 ;
  wire \buffer_out_reg[8]_i_1__4_n_0 ;
  wire \buffer_out_reg[8]_i_1__4_n_4 ;
  wire \buffer_out_reg[8]_i_1__4_n_5 ;
  wire \buffer_out_reg[8]_i_1__4_n_6 ;
  wire \buffer_out_reg[8]_i_1__4_n_7 ;
  wire clkA;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [7:0]\out_a_reg[7]_0 ;
  wire [0:0]\out_a_reg[7]_1 ;
  wire [2:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [1:0]\out_b_reg[2]_1 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire [1:0]\out_b_reg[5]_1 ;
  wire [1:0]\out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire \out_b_reg[6]_3 ;
  wire [0:0]\out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[6]_6 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_b_reg[7]_3 ;
  wire [7:0]\out_b_reg[7]_4 ;
  wire \out_data[0]_i_1__2_n_0 ;
  wire \out_data[10]_i_1__2_n_0 ;
  wire \out_data[11]_i_1__2_n_0 ;
  wire \out_data[12]_i_1__2_n_0 ;
  wire \out_data[13]_i_1__2_n_0 ;
  wire \out_data[14]_i_1__2_n_0 ;
  wire \out_data[15]_i_1__2_n_0 ;
  wire \out_data[1]_i_1__2_n_0 ;
  wire \out_data[2]_i_1__2_n_0 ;
  wire \out_data[3]_i_1__2_n_0 ;
  wire \out_data[4]_i_1__2_n_0 ;
  wire \out_data[5]_i_1__2_n_0 ;
  wire \out_data[6]_i_1__2_n_0 ;
  wire \out_data[7]_i_1__2_n_0 ;
  wire \out_data[8]_i_1__2_n_0 ;
  wire \out_data[9]_i_1__2_n_0 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__4_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[1]),
        .O(buffer_out0__0_carry__0_i_10__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__5
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__8
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__8[5]),
        .I2(buffer_out0__60_carry__1_i_13__8[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__60_carry__1_i_13__8[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__5
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[1]),
        .O(buffer_out0__0_carry__0_i_13__5_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__8
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__8[5]),
        .I2(buffer_out0__60_carry__1_i_13__8[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__8[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__5
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[1]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[2]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__8
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__8[3]),
        .I2(buffer_out0__60_carry__1_i_13__8[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__60_carry__1_i_13__8[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__5
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[2]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__8
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_13__8[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__8[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__5
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[2]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0_i_10__5_n_0),
        .I4(\out_a_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_b_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__8
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__8[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__8[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__8_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__5
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[2]),
        .I2(\out_a_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_i_13__5_n_0),
        .I4(\out_a_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_b_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__4_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__4_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__8
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__8[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__8[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__5
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[1]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[2]),
        .I4(\out_a_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__5
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[2]),
        .I3(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__8
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__8[5]),
        .I2(buffer_out0__60_carry__1_i_13__8[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__8[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__8
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__8[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__8[1]),
        .I4(buffer_out0__60_carry__1_i_13__8[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__8
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__8[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__8[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__5
       (.I0(\out_a_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__5
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(\out_a_reg[7]_0 [3]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(\out_a_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__5
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[2]),
        .I2(\out_a_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__5_0[0]),
        .I5(\out_a_reg[7]_0 [2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__8
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__8[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__60_carry__1_i_13__8[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__5
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__8
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__8[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__4_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__4_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__4_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__4_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[4]),
        .O(buffer_out0__30_carry__0_i_10__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__8
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__8[4]),
        .O(buffer_out0__30_carry__0_i_11__8_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[4]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__5
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[4]),
        .O(buffer_out0__30_carry__0_i_13__5_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__8
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__8[5]),
        .I2(buffer_out0__60_carry__1_i_13__8[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__8[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__5
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[4]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I5(\out_a_reg[7]_0 [3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__8
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__8[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__60_carry__1_i_13__8[4]),
        .I4(buffer_out0__60_carry__1_i_13__8[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__5
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I5(\out_a_reg[7]_0 [3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__8
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__60_carry__1_i_13__8[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__8[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__5
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__30_carry__0_i_10__5_n_0),
        .I4(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I5(\out_a_reg[7]_0 [6]),
        .O(\out_b_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__8
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__8[2]),
        .I2(buffer_out0__30_carry__0_i_11__8_n_0),
        .I3(buffer_out0__60_carry__1_i_13__8[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__5
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I2(\out_a_reg[7]_0 [2]),
        .I3(buffer_out0__30_carry__0_i_13__5_n_0),
        .I4(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I5(\out_a_reg[7]_0 [4]),
        .O(\out_b_reg[5]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__4}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__4_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__8
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__8[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__8[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__5
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[4]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I5(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__5
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I3(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__8
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__8[5]),
        .I2(buffer_out0__60_carry__1_i_13__8[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__60_carry__1_i_13__8[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__5
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(\out_a_reg[7]_0 [2]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__8
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__8[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__8[0]),
        .O(\out_b_reg[4]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__5
       (.I0(\out_a_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__5
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I2(\out_a_reg[7]_0 [3]),
        .I3(buffer_out0__30_carry_0),
        .I4(\out_a_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__5
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[5]),
        .I2(\out_a_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__5_0[3]),
        .I5(\out_a_reg[7]_0 [2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__8
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__8[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__60_carry__1_i_13__8[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__5
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__8
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__8[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__4_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__4_n_0,buffer_out0__60_carry_i_3__4_n_0,buffer_out0__60_carry_i_4__4_n_0,buffer_out0__60_carry_i_5__4_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__4_n_0,buffer_out0__60_carry__0_i_2__4_n_0,buffer_out0__60_carry__0_i_3__4_n_0,buffer_out0__60_carry__0_i_4__4_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__4_n_0,buffer_out0__60_carry__0_i_6__4_n_0,buffer_out0__60_carry__0_i_7__4_n_0,buffer_out0__60_carry__0_i_8__4_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__4
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__4_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__4
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_11__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__8
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__8[3]),
        .O(\out_b_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__8
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__8[4]),
        .O(\out_b_reg[6]_3 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__4
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__4_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__4
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(Q[3]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_15__4_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__4
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_16__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__8
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__8[2]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__8
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__8[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__4
       (.I0(\out_b_reg[7]_4 [6]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__0_i_9__4_n_0),
        .I3(buffer_out0__60_carry__0_i_10__4_n_0),
        .O(buffer_out0__60_carry__0_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__4
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__0_i_11__4_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(Q[1]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__4
       (.I0(buffer_out0__60_carry__0_i_11__4_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__4
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(Q[0]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__4
       (.I0(buffer_out0__60_carry__0_i_10__4_n_0),
        .I1(buffer_out0__60_carry__0_i_9__4_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__4_n_0),
        .I5(buffer_out0__60_carry__0_i_15__4_n_0),
        .O(buffer_out0__60_carry__0_i_5__4_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__4
       (.I0(buffer_out0__60_carry__0_i_16__4_n_0),
        .I1(buffer_out0__60_carry__0_i_11__4_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__4_n_0),
        .I5(buffer_out0__60_carry__0_i_9__4_n_0),
        .O(buffer_out0__60_carry__0_i_6__4_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__4
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__4_n_0),
        .I2(buffer_out0__60_carry__0_i_11__4_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__4_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__4
       (.I0(buffer_out0__60_carry__0_i_4__4_n_0),
        .I1(\out_b_reg[7]_4 [6]),
        .I2(Q[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__4
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(Q[2]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_9__4_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__4_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__4_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__5_0[1]),
        .O(buffer_out0__60_carry__1_i_10__5_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__4
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__5
       (.I0(buffer_out0__60_carry__1_i_7__5_0[1]),
        .I1(\out_a_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I3(\out_a_reg[7]_0 [5]),
        .I4(buffer_out0__60_carry__1_i_1__5_0[6]),
        .O(buffer_out0__60_carry__1_i_12__5_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_7__5_0[1]),
        .I2(buffer_out0__60_carry__1_i_5__5_0),
        .I3(\out_a_reg[7]_0 [6]),
        .I4(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I5(buffer_out0__60_carry__1_i_1__5_1),
        .O(buffer_out0__60_carry__1_i_13__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__8
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__8[6]),
        .O(\out_b_reg[7]_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__5
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__5_0[1]),
        .O(buffer_out0__60_carry__1_i_15__5_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__5
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__5_0[0]),
        .O(buffer_out0__60_carry__1_i_16__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__8
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__8[5]),
        .O(\out_b_reg[6]_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__5
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__5_0[0]),
        .O(\out_a_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__8
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__8[7]),
        .O(\out_b_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__5
       (.I0(buffer_out0__60_carry__1_i_9__5_n_0),
        .I1(buffer_out0__60_carry__1_i_1__5_0[6]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I4(\out_a_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__1_i_7__5_0[1]),
        .O(\out_b_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__5
       (.I0(buffer_out0__60_carry__1_i_10__5_n_0),
        .I1(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I2(\out_a_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_i_7__5_0[0]),
        .I4(\out_a_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[6]),
        .O(\out_b_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__8
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__8[5]),
        .I2(buffer_out0__60_carry__1_i_13__8[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__8),
        .I5(buffer_out0__60_carry__1_i_7__8_0),
        .O(\out_b_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__4
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__4_n_0),
        .I2(\out_b_reg[7]_4 [7]),
        .I3(Q[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__5
       (.I0(buffer_out0__60_carry__1_i_12__5_n_0),
        .I1(buffer_out0__60_carry__1_i_13__5_n_0),
        .I2(\out_a_reg[7]_0 [7]),
        .I3(buffer_out0__60_carry__1_i_1__5_1),
        .I4(\out_a_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__1_i_1__5_0[7]),
        .O(\out_a_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__5
       (.I0(\out_b_reg[6]_0 [0]),
        .I1(\out_a_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[6]),
        .I3(buffer_out0__60_carry__1_i_1__5_1),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__5_n_0),
        .O(\out_a_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__5
       (.I0(buffer_out0__60_carry__1_3),
        .I1(\out_a_reg[7]_0 [6]),
        .I2(buffer_out0__60_carry__1_i_1__5_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__5_n_0),
        .I4(buffer_out0__60_carry__1_i_16__5_n_0),
        .O(\out_a_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__4
       (.I0(buffer_out0__60_carry__0_i_14__4_n_0),
        .I1(buffer_out0__60_carry__0_i_15__4_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__5
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__5_0[7]),
        .I2(buffer_out0__60_carry__1_i_1__5_1),
        .O(buffer_out0__60_carry__1_i_9__5_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__4_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__5
       (.I0(\out_a_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__1_i_1__5_1),
        .I2(\out_a_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_i_1__5_0[7]),
        .O(\out_a_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__4
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__4
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_4 [6]),
        .I3(Q[0]),
        .O(buffer_out0__60_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__4
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__4
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__4
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__4 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__4 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\out_data_reg[0]_0 ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__4 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__4 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__4 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__4_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__4 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__4 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__4 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__4 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__4 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__4 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__4 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__4 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__4 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__4 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__4 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__4 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__4_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__4 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__4_n_0 ,\NLW_buffer_out_reg[0]_i_1__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__4_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__4_n_4 ,\buffer_out_reg[0]_i_1__4_n_5 ,\buffer_out_reg[0]_i_1__4_n_6 ,\buffer_out_reg[0]_i_1__4_n_7 }),
        .S({\buffer_out[0]_i_3__4_n_0 ,\buffer_out[0]_i_4__4_n_0 ,\buffer_out[0]_i_5__4_n_0 ,\buffer_out[0]_i_6__4_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__4_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__4_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__4_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__4 
       (.CI(\buffer_out_reg[8]_i_1__4_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__4_n_4 ,\buffer_out_reg[12]_i_1__4_n_5 ,\buffer_out_reg[12]_i_1__4_n_6 ,\buffer_out_reg[12]_i_1__4_n_7 }),
        .S({\buffer_out[12]_i_2__4_n_0 ,\buffer_out[12]_i_3__4_n_0 ,\buffer_out[12]_i_4__4_n_0 ,\buffer_out[12]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__4_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__4_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__4_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__4_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__4_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__4_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__4_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__4 
       (.CI(\buffer_out_reg[0]_i_1__4_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__4_n_0 ,\NLW_buffer_out_reg[4]_i_1__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__4_n_4 ,\buffer_out_reg[4]_i_1__4_n_5 ,\buffer_out_reg[4]_i_1__4_n_6 ,\buffer_out_reg[4]_i_1__4_n_7 }),
        .S({\buffer_out[4]_i_2__4_n_0 ,\buffer_out[4]_i_3__4_n_0 ,\buffer_out[4]_i_4__4_n_0 ,\buffer_out[4]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__4_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__4_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__4_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__4_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__4 
       (.CI(\buffer_out_reg[4]_i_1__4_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__4_n_0 ,\NLW_buffer_out_reg[8]_i_1__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__4_n_4 ,\buffer_out_reg[8]_i_1__4_n_5 ,\buffer_out_reg[8]_i_1__4_n_6 ,\buffer_out_reg[8]_i_1__4_n_7 }),
        .S({\buffer_out[8]_i_2__4_n_0 ,\buffer_out[8]_i_3__4_n_0 ,\buffer_out[8]_i_4__4_n_0 ,\buffer_out[8]_i_5__4_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__4_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\out_a_reg[7]_0 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\out_a_reg[7]_0 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\out_a_reg[7]_0 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\out_a_reg[7]_0 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\out_a_reg[7]_0 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\out_a_reg[7]_0 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\out_a_reg[7]_0 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\out_a_reg[7]_0 [7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__2 
       (.I0(buffer_out_reg[0]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__2 
       (.I0(buffer_out_reg[10]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__2 
       (.I0(buffer_out_reg[11]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__2 
       (.I0(buffer_out_reg[12]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__2 
       (.I0(buffer_out_reg[13]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__2 
       (.I0(buffer_out_reg[14]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__2 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__2 
       (.I0(buffer_out_reg[1]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__2 
       (.I0(buffer_out_reg[2]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__2 
       (.I0(buffer_out_reg[3]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__2 
       (.I0(buffer_out_reg[4]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__2 
       (.I0(buffer_out_reg[5]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__2 
       (.I0(buffer_out_reg[6]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__2 
       (.I0(buffer_out_reg[7]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__2 
       (.I0(buffer_out_reg[8]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__2 
       (.I0(buffer_out_reg[9]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__2_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\out_data_reg[0]_0 ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_5
   (\out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_0 ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6]_0 ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[6]_5 ,
    \out_b_reg[7]_3 ,
    \out_b_reg[6]_6 ,
    \out_b_reg[2]_1 ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5]_1 ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_4 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_5 ,
    \out_b_reg[3]_1 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[0]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__5_0,
    buffer_out0__60_carry__0_i_10__5_1,
    \buffer_out[0]_i_3__5_0 ,
    \buffer_out[0]_i_3__5_1 ,
    buffer_out0__60_carry__0_i_7__5_0,
    buffer_out0__60_carry__0_i_7__5_1,
    buffer_out0__60_carry__1_i_3__5,
    buffer_out0__60_carry__1_i_3__5_0,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2__5_0 ,
    \out_a_reg[7]_2 ,
    \out_b_reg[7]_4 ,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_1__6_0,
    O,
    buffer_out0__60_carry__1_i_5__6_0,
    CO,
    buffer_out0__60_carry__1_i_13__9,
    buffer_out0__60_carry__1_i_7__9,
    buffer_out0__60_carry__1_i_7__9_0,
    \out_data_reg[0]_0 ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    D);
  output [0:0]\out_b_reg[4]_0 ;
  output [1:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_0 ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6]_0 ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[4]_3 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output \out_b_reg[6]_3 ;
  output [0:0]\out_b_reg[6]_4 ;
  output \out_b_reg[6]_5 ;
  output \out_b_reg[7]_3 ;
  output \out_b_reg[6]_6 ;
  output [1:0]\out_b_reg[2]_1 ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_4 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_5 ;
  output [0:0]\out_b_reg[3]_1 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[0]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__5_0;
  input [1:0]buffer_out0__60_carry__0_i_10__5_1;
  input [2:0]\buffer_out[0]_i_3__5_0 ;
  input [3:0]\buffer_out[0]_i_3__5_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__5_0;
  input [3:0]buffer_out0__60_carry__0_i_7__5_1;
  input [1:0]buffer_out0__60_carry__1_i_3__5;
  input [1:0]buffer_out0__60_carry__1_i_3__5_0;
  input [2:0]\buffer_out_reg[15]_0 ;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2__5_0 ;
  input [7:0]\out_a_reg[7]_2 ;
  input [7:0]\out_b_reg[7]_4 ;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_1__6_0;
  input [1:0]O;
  input buffer_out0__60_carry__1_i_5__6_0;
  input [0:0]CO;
  input [7:0]buffer_out0__60_carry__1_i_13__9;
  input [0:0]buffer_out0__60_carry__1_i_7__9;
  input buffer_out0__60_carry__1_i_7__9_0;
  input \out_data_reg[0]_0 ;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_10__6_n_0;
  wire buffer_out0__0_carry__0_i_12__9_n_0;
  wire buffer_out0__0_carry__0_i_13__6_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__6_n_0;
  wire buffer_out0__30_carry__0_i_11__9_n_0;
  wire buffer_out0__30_carry__0_i_13__6_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__5_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__5_1;
  wire buffer_out0__60_carry__0_i_10__5_n_0;
  wire buffer_out0__60_carry__0_i_11__5_n_0;
  wire buffer_out0__60_carry__0_i_14__5_n_0;
  wire buffer_out0__60_carry__0_i_15__5_n_0;
  wire buffer_out0__60_carry__0_i_16__5_n_0;
  wire buffer_out0__60_carry__0_i_1__5_n_0;
  wire buffer_out0__60_carry__0_i_2__5_n_0;
  wire buffer_out0__60_carry__0_i_3__5_n_0;
  wire buffer_out0__60_carry__0_i_4__5_n_0;
  wire buffer_out0__60_carry__0_i_5__5_n_0;
  wire buffer_out0__60_carry__0_i_6__5_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__5_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__5_1;
  wire buffer_out0__60_carry__0_i_7__5_n_0;
  wire buffer_out0__60_carry__0_i_8__5_n_0;
  wire buffer_out0__60_carry__0_i_9__5_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__6_n_0;
  wire buffer_out0__60_carry__1_i_12__6_n_0;
  wire buffer_out0__60_carry__1_i_13__6_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_13__9;
  wire buffer_out0__60_carry__1_i_15__6_n_0;
  wire buffer_out0__60_carry__1_i_16__6_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__6_0;
  wire [1:0]buffer_out0__60_carry__1_i_3__5;
  wire [1:0]buffer_out0__60_carry__1_i_3__5_0;
  wire buffer_out0__60_carry__1_i_4__5_n_0;
  wire buffer_out0__60_carry__1_i_5__6_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__9;
  wire buffer_out0__60_carry__1_i_7__9_0;
  wire buffer_out0__60_carry__1_i_8__5_n_0;
  wire buffer_out0__60_carry__1_i_9__6_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__5_n_0;
  wire buffer_out0__60_carry_i_2__5_n_0;
  wire buffer_out0__60_carry_i_3__5_n_0;
  wire buffer_out0__60_carry_i_4__5_n_0;
  wire buffer_out0__60_carry_i_5__5_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__5_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__5_0 ;
  wire [3:0]\buffer_out[0]_i_3__5_1 ;
  wire \buffer_out[0]_i_3__5_n_0 ;
  wire \buffer_out[0]_i_4__5_n_0 ;
  wire \buffer_out[0]_i_5__5_n_0 ;
  wire \buffer_out[0]_i_6__5_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__5_0 ;
  wire \buffer_out[12]_i_2__5_n_0 ;
  wire \buffer_out[12]_i_3__5_n_0 ;
  wire \buffer_out[12]_i_4__5_n_0 ;
  wire \buffer_out[12]_i_5__5_n_0 ;
  wire \buffer_out[4]_i_2__5_n_0 ;
  wire \buffer_out[4]_i_3__5_n_0 ;
  wire \buffer_out[4]_i_4__5_n_0 ;
  wire \buffer_out[4]_i_5__5_n_0 ;
  wire \buffer_out[8]_i_2__5_n_0 ;
  wire \buffer_out[8]_i_3__5_n_0 ;
  wire \buffer_out[8]_i_4__5_n_0 ;
  wire \buffer_out[8]_i_5__5_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1__5_n_0 ;
  wire \buffer_out_reg[0]_i_1__5_n_4 ;
  wire \buffer_out_reg[0]_i_1__5_n_5 ;
  wire \buffer_out_reg[0]_i_1__5_n_6 ;
  wire \buffer_out_reg[0]_i_1__5_n_7 ;
  wire \buffer_out_reg[12]_i_1__5_n_4 ;
  wire \buffer_out_reg[12]_i_1__5_n_5 ;
  wire \buffer_out_reg[12]_i_1__5_n_6 ;
  wire \buffer_out_reg[12]_i_1__5_n_7 ;
  wire [2:0]\buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire \buffer_out_reg[4]_i_1__5_n_0 ;
  wire \buffer_out_reg[4]_i_1__5_n_4 ;
  wire \buffer_out_reg[4]_i_1__5_n_5 ;
  wire \buffer_out_reg[4]_i_1__5_n_6 ;
  wire \buffer_out_reg[4]_i_1__5_n_7 ;
  wire \buffer_out_reg[8]_i_1__5_n_0 ;
  wire \buffer_out_reg[8]_i_1__5_n_4 ;
  wire \buffer_out_reg[8]_i_1__5_n_5 ;
  wire \buffer_out_reg[8]_i_1__5_n_6 ;
  wire \buffer_out_reg[8]_i_1__5_n_7 ;
  wire clkA;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [7:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [1:0]\out_b_reg[2]_1 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [0:0]\out_b_reg[4]_0 ;
  wire [1:0]\out_b_reg[4]_1 ;
  wire [1:0]\out_b_reg[4]_2 ;
  wire [0:0]\out_b_reg[4]_3 ;
  wire [0:0]\out_b_reg[4]_4 ;
  wire [1:0]\out_b_reg[4]_5 ;
  wire \out_b_reg[5]_0 ;
  wire [1:0]\out_b_reg[5]_1 ;
  wire [1:0]\out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire \out_b_reg[6]_3 ;
  wire [0:0]\out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[6]_6 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_b_reg[7]_3 ;
  wire [7:0]\out_b_reg[7]_4 ;
  wire \out_data[0]_i_1__3_n_0 ;
  wire \out_data[10]_i_1__3_n_0 ;
  wire \out_data[11]_i_1__3_n_0 ;
  wire \out_data[12]_i_1__3_n_0 ;
  wire \out_data[13]_i_1__3_n_0 ;
  wire \out_data[14]_i_1__3_n_0 ;
  wire \out_data[15]_i_1__3_n_0 ;
  wire \out_data[1]_i_1__3_n_0 ;
  wire \out_data[2]_i_1__3_n_0 ;
  wire \out_data[3]_i_1__3_n_0 ;
  wire \out_data[4]_i_1__3_n_0 ;
  wire \out_data[5]_i_1__3_n_0 ;
  wire \out_data[6]_i_1__3_n_0 ;
  wire \out_data[7]_i_1__3_n_0 ;
  wire \out_data[8]_i_1__3_n_0 ;
  wire \out_data[9]_i_1__3_n_0 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__5_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[1]),
        .O(buffer_out0__0_carry__0_i_10__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__9
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__9[5]),
        .I2(buffer_out0__60_carry__1_i_13__9[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__60_carry__1_i_13__9[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__6
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[1]),
        .O(buffer_out0__0_carry__0_i_13__6_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__9
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__9[5]),
        .I2(buffer_out0__60_carry__1_i_13__9[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__9[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__9
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__9[3]),
        .I2(buffer_out0__60_carry__1_i_13__9[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__60_carry__1_i_13__9[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__6
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__9
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_13__9[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__9[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__6
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__6_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_b_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__9
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__9[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__9[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__9_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__6
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__6_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_b_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__5_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__5_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__9
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__9[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__9[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__9
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__9[5]),
        .I2(buffer_out0__60_carry__1_i_13__9[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__9[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__9
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__9[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__9[1]),
        .I4(buffer_out0__60_carry__1_i_13__9[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__9
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__9[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__9[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__6
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__6
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__6_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__9
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__9[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__60_carry__1_i_13__9[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__9
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__9[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__5_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__5_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__5_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__5_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[4]),
        .O(buffer_out0__30_carry__0_i_10__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__9
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__9[4]),
        .O(buffer_out0__30_carry__0_i_11__9_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__6
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[4]),
        .O(buffer_out0__30_carry__0_i_13__6_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__9
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__9[5]),
        .I2(buffer_out0__60_carry__1_i_13__9[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__9[4]),
        .O(\out_b_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__9
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__9[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__60_carry__1_i_13__9[4]),
        .I4(buffer_out0__60_carry__1_i_13__9[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__6
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__9
       (.I0(\out_b_reg[4]_2 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__60_carry__1_i_13__9[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__9[7]),
        .O(\out_b_reg[4]_5 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__6
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__6_n_0),
        .I4(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I5(Q[6]),
        .O(\out_b_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__9
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__9[2]),
        .I2(buffer_out0__30_carry__0_i_11__9_n_0),
        .I3(buffer_out0__60_carry__1_i_13__9[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_5 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__6
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__6_n_0),
        .I4(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I5(Q[4]),
        .O(\out_b_reg[5]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\out_b_reg[4]_0 ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__5}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\out_b_reg[4]_1 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__5_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__9
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__9[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__9[6]),
        .O(\out_b_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__9
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__9[5]),
        .I2(buffer_out0__60_carry__1_i_13__9[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__60_carry__1_i_13__9[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__6
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__9
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__9[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__9[0]),
        .O(\out_b_reg[4]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__6
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__6
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__6_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__9
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__9[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__60_carry__1_i_13__9[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__6
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__9
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__9[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__5_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__5_n_0,buffer_out0__60_carry_i_3__5_n_0,buffer_out0__60_carry_i_4__5_n_0,buffer_out0__60_carry_i_5__5_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__5_n_0,buffer_out0__60_carry__0_i_2__5_n_0,buffer_out0__60_carry__0_i_3__5_n_0,buffer_out0__60_carry__0_i_4__5_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__5_n_0,buffer_out0__60_carry__0_i_6__5_n_0,buffer_out0__60_carry__0_i_7__5_n_0,buffer_out0__60_carry__0_i_8__5_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__5
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(\out_a_reg[7]_2 [1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__5_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__5
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_11__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__9
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__9[3]),
        .O(\out_b_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__9
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__9[4]),
        .O(\out_b_reg[6]_3 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__5
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(\out_a_reg[7]_2 [2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__5_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__5
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(\out_a_reg[7]_2 [3]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_15__5_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__5
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_16__5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__9
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__9[2]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__9
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__9[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__5
       (.I0(\out_b_reg[7]_4 [6]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__60_carry__0_i_9__5_n_0),
        .I3(buffer_out0__60_carry__0_i_10__5_n_0),
        .O(buffer_out0__60_carry__0_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__5
       (.I0(\out_a_reg[7]_2 [2]),
        .I1(buffer_out0__60_carry__0_i_11__5_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(\out_a_reg[7]_2 [1]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__5
       (.I0(buffer_out0__60_carry__0_i_11__5_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(\out_a_reg[7]_2 [1]),
        .I4(\out_a_reg[7]_2 [2]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__5
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(\out_a_reg[7]_2 [0]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__5
       (.I0(buffer_out0__60_carry__0_i_10__5_n_0),
        .I1(buffer_out0__60_carry__0_i_9__5_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__5_n_0),
        .I5(buffer_out0__60_carry__0_i_15__5_n_0),
        .O(buffer_out0__60_carry__0_i_5__5_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__5
       (.I0(buffer_out0__60_carry__0_i_16__5_n_0),
        .I1(buffer_out0__60_carry__0_i_11__5_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__5_n_0),
        .I5(buffer_out0__60_carry__0_i_9__5_n_0),
        .O(buffer_out0__60_carry__0_i_6__5_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__5
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__5_n_0),
        .I2(buffer_out0__60_carry__0_i_11__5_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__5_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__5
       (.I0(buffer_out0__60_carry__0_i_4__5_n_0),
        .I1(\out_b_reg[7]_4 [6]),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__5
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(\out_a_reg[7]_2 [2]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_9__5_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_0 ,buffer_out0__60_carry__1_i_4__5_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_8__5_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_10__6_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__5
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__6
       (.I0(O[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_i_1__6_0[6]),
        .O(buffer_out0__60_carry__1_i_12__6_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__6
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(buffer_out0__60_carry__1_i_5__6_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I5(CO),
        .O(buffer_out0__60_carry__1_i_13__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__9
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__9[6]),
        .O(\out_b_reg[7]_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__6
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_15__6_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I2(O[0]),
        .O(buffer_out0__60_carry__1_i_16__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__9
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__9[5]),
        .O(\out_b_reg[6]_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__6
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I2(O[0]),
        .O(\out_a_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__9
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__9[7]),
        .O(\out_b_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__6
       (.I0(buffer_out0__60_carry__1_i_9__6_n_0),
        .I1(buffer_out0__60_carry__1_i_1__6_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I4(Q[7]),
        .I5(O[1]),
        .O(\out_b_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__6
       (.I0(buffer_out0__60_carry__1_i_10__6_n_0),
        .I1(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I2(Q[6]),
        .I3(O[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[6]),
        .O(\out_b_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__9
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__9[5]),
        .I2(buffer_out0__60_carry__1_i_13__9[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__9),
        .I5(buffer_out0__60_carry__1_i_7__9_0),
        .O(\out_b_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__5
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__5_n_0),
        .I2(\out_b_reg[7]_4 [7]),
        .I3(\out_a_reg[7]_2 [2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__6
       (.I0(buffer_out0__60_carry__1_i_12__6_n_0),
        .I1(buffer_out0__60_carry__1_i_13__6_n_0),
        .I2(Q[7]),
        .I3(CO),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__6_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__6
       (.I0(\out_b_reg[6]_0 [0]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[6]),
        .I3(CO),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__6_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__6
       (.I0(buffer_out0__60_carry__1_3),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_i_1__6_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__6_n_0),
        .I4(buffer_out0__60_carry__1_i_16__6_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__5
       (.I0(buffer_out0__60_carry__0_i_14__5_n_0),
        .I1(buffer_out0__60_carry__0_i_15__5_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__5_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__6
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__6_0[7]),
        .I2(CO),
        .O(buffer_out0__60_carry__1_i_9__6_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__5_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__6
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_1__6_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__5
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__5
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_4 [6]),
        .I3(\out_a_reg[7]_2 [0]),
        .O(buffer_out0__60_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__5
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__5
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__5
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__5 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__5 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\out_data_reg[0]_0 ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__5 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__5 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__5 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__5_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__5 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__5 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__5 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__5 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__5 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__5 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__5 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__5 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__5 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__5 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__5 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__5 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__5_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__5_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__5 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__5_n_0 ,\NLW_buffer_out_reg[0]_i_1__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__5_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__5_n_4 ,\buffer_out_reg[0]_i_1__5_n_5 ,\buffer_out_reg[0]_i_1__5_n_6 ,\buffer_out_reg[0]_i_1__5_n_7 }),
        .S({\buffer_out[0]_i_3__5_n_0 ,\buffer_out[0]_i_4__5_n_0 ,\buffer_out[0]_i_5__5_n_0 ,\buffer_out[0]_i_6__5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__5_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__5_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__5_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__5 
       (.CI(\buffer_out_reg[8]_i_1__5_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__5_n_4 ,\buffer_out_reg[12]_i_1__5_n_5 ,\buffer_out_reg[12]_i_1__5_n_6 ,\buffer_out_reg[12]_i_1__5_n_7 }),
        .S({\buffer_out[12]_i_2__5_n_0 ,\buffer_out[12]_i_3__5_n_0 ,\buffer_out[12]_i_4__5_n_0 ,\buffer_out[12]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__5_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__5_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__5_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__5_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__5_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__5_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__5_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__5 
       (.CI(\buffer_out_reg[0]_i_1__5_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__5_n_0 ,\NLW_buffer_out_reg[4]_i_1__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__5_n_4 ,\buffer_out_reg[4]_i_1__5_n_5 ,\buffer_out_reg[4]_i_1__5_n_6 ,\buffer_out_reg[4]_i_1__5_n_7 }),
        .S({\buffer_out[4]_i_2__5_n_0 ,\buffer_out[4]_i_3__5_n_0 ,\buffer_out[4]_i_4__5_n_0 ,\buffer_out[4]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__5_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__5_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__5_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__5_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__5 
       (.CI(\buffer_out_reg[4]_i_1__5_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__5_n_0 ,\NLW_buffer_out_reg[8]_i_1__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__5_n_4 ,\buffer_out_reg[8]_i_1__5_n_5 ,\buffer_out_reg[8]_i_1__5_n_6 ,\buffer_out_reg[8]_i_1__5_n_7 }),
        .S({\buffer_out[8]_i_2__5_n_0 ,\buffer_out[8]_i_3__5_n_0 ,\buffer_out[8]_i_4__5_n_0 ,\buffer_out[8]_i_5__5_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__5_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__3 
       (.I0(buffer_out_reg[0]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__3 
       (.I0(buffer_out_reg[10]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__3 
       (.I0(buffer_out_reg[11]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__3 
       (.I0(buffer_out_reg[12]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__3 
       (.I0(buffer_out_reg[13]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__3 
       (.I0(buffer_out_reg[14]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__3 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__3 
       (.I0(buffer_out_reg[1]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__3 
       (.I0(buffer_out_reg[2]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__3 
       (.I0(buffer_out_reg[3]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__3 
       (.I0(buffer_out_reg[4]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__3 
       (.I0(buffer_out_reg[5]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__3 
       (.I0(buffer_out_reg[6]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__3 
       (.I0(buffer_out_reg[7]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__3 
       (.I0(buffer_out_reg[8]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__3 
       (.I0(buffer_out_reg[9]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__3_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\out_data_reg[0]_0 ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_6
   (CO,
    O,
    wr_en_D_bram,
    valid_D,
    \out_b_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_0 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[7]_3 ,
    \out_b_reg[6]_5 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__6_0,
    buffer_out0__60_carry__0_i_10__6_1,
    \buffer_out[0]_i_3__6_0 ,
    \buffer_out[0]_i_3__6_1 ,
    buffer_out0__60_carry__0_i_7__6_0,
    buffer_out0__60_carry__0_i_7__6_1,
    buffer_out0__60_carry__1_i_3__6,
    buffer_out0__60_carry__1_i_3__6_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__6_0 ,
    mm_rst_n,
    done_multiply,
    Q,
    \out_b_reg[7]_4 ,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_13__10,
    buffer_out0__60_carry__1_i_7__10,
    buffer_out0__60_carry__1_i_7__10_0,
    out_valid_reg_0,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    D);
  output [0:0]CO;
  output [1:0]O;
  output [0:0]wr_en_D_bram;
  output [0:0]valid_D;
  output \out_b_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_0 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output [0:0]\out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \out_b_reg[7]_3 ;
  output \out_b_reg[6]_5 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__6_0;
  input [1:0]buffer_out0__60_carry__0_i_10__6_1;
  input [2:0]\buffer_out[0]_i_3__6_0 ;
  input [3:0]\buffer_out[0]_i_3__6_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__6_0;
  input [3:0]buffer_out0__60_carry__0_i_7__6_1;
  input [1:0]buffer_out0__60_carry__1_i_3__6;
  input [1:0]buffer_out0__60_carry__1_i_3__6_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__6_0 ;
  input mm_rst_n;
  input done_multiply;
  input [3:0]Q;
  input [7:0]\out_b_reg[7]_4 ;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_13__10;
  input [0:0]buffer_out0__60_carry__1_i_7__10;
  input buffer_out0__60_carry__1_i_7__10_0;
  input out_valid_reg_0;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_12__10_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_11__10_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__6_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__6_1;
  wire buffer_out0__60_carry__0_i_10__6_n_0;
  wire buffer_out0__60_carry__0_i_11__6_n_0;
  wire buffer_out0__60_carry__0_i_14__6_n_0;
  wire buffer_out0__60_carry__0_i_15__6_n_0;
  wire buffer_out0__60_carry__0_i_16__6_n_0;
  wire buffer_out0__60_carry__0_i_1__6_n_0;
  wire buffer_out0__60_carry__0_i_2__6_n_0;
  wire buffer_out0__60_carry__0_i_3__6_n_0;
  wire buffer_out0__60_carry__0_i_4__6_n_0;
  wire buffer_out0__60_carry__0_i_5__6_n_0;
  wire buffer_out0__60_carry__0_i_6__6_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__6_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__6_1;
  wire buffer_out0__60_carry__0_i_7__6_n_0;
  wire buffer_out0__60_carry__0_i_8__6_n_0;
  wire buffer_out0__60_carry__0_i_9__6_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [7:0]buffer_out0__60_carry__1_i_13__10;
  wire [1:0]buffer_out0__60_carry__1_i_3__6;
  wire [1:0]buffer_out0__60_carry__1_i_3__6_0;
  wire buffer_out0__60_carry__1_i_4__6_n_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__10;
  wire buffer_out0__60_carry__1_i_7__10_0;
  wire buffer_out0__60_carry__1_i_8__6_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__6_n_0;
  wire buffer_out0__60_carry_i_2__6_n_0;
  wire buffer_out0__60_carry_i_3__6_n_0;
  wire buffer_out0__60_carry_i_4__6_n_0;
  wire buffer_out0__60_carry_i_5__6_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__6_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__6_0 ;
  wire [3:0]\buffer_out[0]_i_3__6_1 ;
  wire \buffer_out[0]_i_3__6_n_0 ;
  wire \buffer_out[0]_i_4__6_n_0 ;
  wire \buffer_out[0]_i_5__6_n_0 ;
  wire \buffer_out[0]_i_6__6_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__6_0 ;
  wire \buffer_out[12]_i_2__6_n_0 ;
  wire \buffer_out[12]_i_3__6_n_0 ;
  wire \buffer_out[12]_i_4__6_n_0 ;
  wire \buffer_out[12]_i_5__6_n_0 ;
  wire \buffer_out[4]_i_2__6_n_0 ;
  wire \buffer_out[4]_i_3__6_n_0 ;
  wire \buffer_out[4]_i_4__6_n_0 ;
  wire \buffer_out[4]_i_5__6_n_0 ;
  wire \buffer_out[8]_i_2__6_n_0 ;
  wire \buffer_out[8]_i_3__6_n_0 ;
  wire \buffer_out[8]_i_4__6_n_0 ;
  wire \buffer_out[8]_i_5__6_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__6_n_0 ;
  wire \buffer_out_reg[0]_i_1__6_n_4 ;
  wire \buffer_out_reg[0]_i_1__6_n_5 ;
  wire \buffer_out_reg[0]_i_1__6_n_6 ;
  wire \buffer_out_reg[0]_i_1__6_n_7 ;
  wire \buffer_out_reg[12]_i_1__6_n_4 ;
  wire \buffer_out_reg[12]_i_1__6_n_5 ;
  wire \buffer_out_reg[12]_i_1__6_n_6 ;
  wire \buffer_out_reg[12]_i_1__6_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__6_n_0 ;
  wire \buffer_out_reg[4]_i_1__6_n_4 ;
  wire \buffer_out_reg[4]_i_1__6_n_5 ;
  wire \buffer_out_reg[4]_i_1__6_n_6 ;
  wire \buffer_out_reg[4]_i_1__6_n_7 ;
  wire \buffer_out_reg[8]_i_1__6_n_0 ;
  wire \buffer_out_reg[8]_i_1__6_n_4 ;
  wire \buffer_out_reg[8]_i_1__6_n_5 ;
  wire \buffer_out_reg[8]_i_1__6_n_6 ;
  wire \buffer_out_reg[8]_i_1__6_n_7 ;
  wire clkA;
  wire done_multiply;
  wire in_reg_0;
  wire in_reg_n_0;
  wire mm_rst_n;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire \out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire [0:0]\out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_b_reg[7]_3 ;
  wire [7:0]\out_b_reg[7]_4 ;
  wire \out_data[0]_i_1__4_n_0 ;
  wire \out_data[10]_i_1__4_n_0 ;
  wire \out_data[11]_i_1__4_n_0 ;
  wire \out_data[12]_i_1__4_n_0 ;
  wire \out_data[13]_i_1__4_n_0 ;
  wire \out_data[14]_i_1__4_n_0 ;
  wire \out_data[15]_i_1__4_n_0 ;
  wire \out_data[1]_i_1__4_n_0 ;
  wire \out_data[2]_i_1__4_n_0 ;
  wire \out_data[3]_i_1__4_n_0 ;
  wire \out_data[4]_i_1__4_n_0 ;
  wire \out_data[5]_i_1__4_n_0 ;
  wire \out_data[6]_i_1__4_n_0 ;
  wire \out_data[7]_i_1__4_n_0 ;
  wire \out_data[8]_i_1__4_n_0 ;
  wire \out_data[9]_i_1__4_n_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire [0:0]valid_D;
  wire [0:0]wr_en_D_bram;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__6_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__10
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__10[5]),
        .I2(buffer_out0__60_carry__1_i_13__10[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__60_carry__1_i_13__10[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__10_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__10
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__10[5]),
        .I2(buffer_out0__60_carry__1_i_13__10[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__10[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__10
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__10[3]),
        .I2(buffer_out0__60_carry__1_i_13__10[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__60_carry__1_i_13__10[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__10
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_13__10[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__10[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__10
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__10[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__10[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__10_n_0),
        .O(\out_b_reg[1]_2 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__6_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__6_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__10
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__10[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__10[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__10
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__10[5]),
        .I2(buffer_out0__60_carry__1_i_13__10[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__10[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__10
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__10[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__10[1]),
        .I4(buffer_out0__60_carry__1_i_13__10[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__10
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__10[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__10[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__10
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__10[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__60_carry__1_i_13__10[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__10
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__10[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__6_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__6_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__6_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__6_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__10
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__10[4]),
        .O(buffer_out0__30_carry__0_i_11__10_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__10
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__10[5]),
        .I2(buffer_out0__60_carry__1_i_13__10[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__10[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__10
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__10[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__60_carry__1_i_13__10[4]),
        .I4(buffer_out0__60_carry__1_i_13__10[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__10
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__60_carry__1_i_13__10[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__10[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__10
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__10[2]),
        .I2(buffer_out0__30_carry__0_i_11__10_n_0),
        .I3(buffer_out0__60_carry__1_i_13__10[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__6}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__6_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__10
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__10[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__10[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__10
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__10[5]),
        .I2(buffer_out0__60_carry__1_i_13__10[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__60_carry__1_i_13__10[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__10
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__10[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__10[0]),
        .O(\out_b_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__10
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__10[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__60_carry__1_i_13__10[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__10
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__10[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__6_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__6_n_0,buffer_out0__60_carry_i_3__6_n_0,buffer_out0__60_carry_i_4__6_n_0,buffer_out0__60_carry_i_5__6_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__6_n_0,buffer_out0__60_carry__0_i_2__6_n_0,buffer_out0__60_carry__0_i_3__6_n_0,buffer_out0__60_carry__0_i_4__6_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__6_n_0,buffer_out0__60_carry__0_i_6__6_n_0,buffer_out0__60_carry__0_i_7__6_n_0,buffer_out0__60_carry__0_i_8__6_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__6
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__6_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__6
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_11__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__10
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__10[3]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__10
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__10[4]),
        .O(\out_b_reg[6]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__6
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__6_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__6
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(Q[3]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_15__6_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__6
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_16__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__10
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__10[2]),
        .O(\out_b_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__10
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__10[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__6
       (.I0(\out_b_reg[7]_4 [6]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__0_i_9__6_n_0),
        .I3(buffer_out0__60_carry__0_i_10__6_n_0),
        .O(buffer_out0__60_carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__6
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__0_i_11__6_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(Q[1]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__6
       (.I0(buffer_out0__60_carry__0_i_11__6_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__6
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(Q[0]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__6
       (.I0(buffer_out0__60_carry__0_i_10__6_n_0),
        .I1(buffer_out0__60_carry__0_i_9__6_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__6_n_0),
        .I5(buffer_out0__60_carry__0_i_15__6_n_0),
        .O(buffer_out0__60_carry__0_i_5__6_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__6
       (.I0(buffer_out0__60_carry__0_i_16__6_n_0),
        .I1(buffer_out0__60_carry__0_i_11__6_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__6_n_0),
        .I5(buffer_out0__60_carry__0_i_9__6_n_0),
        .O(buffer_out0__60_carry__0_i_6__6_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__6
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__6_n_0),
        .I2(buffer_out0__60_carry__0_i_11__6_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__6_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__6
       (.I0(buffer_out0__60_carry__0_i_4__6_n_0),
        .I1(\out_b_reg[7]_4 [6]),
        .I2(Q[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__6_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__6
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(Q[2]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_9__6_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__6_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__6_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__6
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__10
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__10[6]),
        .O(\out_b_reg[7]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__10
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__10[5]),
        .O(\out_b_reg[6]_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__10
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__10[7]),
        .O(\out_b_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__10
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__10[5]),
        .I2(buffer_out0__60_carry__1_i_13__10[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__10),
        .I5(buffer_out0__60_carry__1_i_7__10_0),
        .O(\out_b_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__6
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__6_n_0),
        .I2(\out_b_reg[7]_4 [7]),
        .I3(Q[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__6
       (.I0(buffer_out0__60_carry__0_i_14__6_n_0),
        .I1(buffer_out0__60_carry__0_i_15__6_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__6_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__6_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__6
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__6
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_4 [6]),
        .I3(Q[0]),
        .O(buffer_out0__60_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__6
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__6
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__6
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__6 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__6 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(out_valid_reg_0),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__6 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__6 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__6 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__6_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__6 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_0),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__6 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__6 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__6 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__6 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__6 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__6 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__6 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__6 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__6 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__6 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__6 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(out_valid_reg_0),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__6_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__6_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__6 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__6_n_0 ,\NLW_buffer_out_reg[0]_i_1__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__6_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__6_n_4 ,\buffer_out_reg[0]_i_1__6_n_5 ,\buffer_out_reg[0]_i_1__6_n_6 ,\buffer_out_reg[0]_i_1__6_n_7 }),
        .S({\buffer_out[0]_i_3__6_n_0 ,\buffer_out[0]_i_4__6_n_0 ,\buffer_out[0]_i_5__6_n_0 ,\buffer_out[0]_i_6__6_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__6_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__6_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__6_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__6 
       (.CI(\buffer_out_reg[8]_i_1__6_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__6_n_4 ,\buffer_out_reg[12]_i_1__6_n_5 ,\buffer_out_reg[12]_i_1__6_n_6 ,\buffer_out_reg[12]_i_1__6_n_7 }),
        .S({\buffer_out[12]_i_2__6_n_0 ,\buffer_out[12]_i_3__6_n_0 ,\buffer_out[12]_i_4__6_n_0 ,\buffer_out[12]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__6_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__6_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__6_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__6_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__6_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__6_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__6_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__6 
       (.CI(\buffer_out_reg[0]_i_1__6_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__6_n_0 ,\NLW_buffer_out_reg[4]_i_1__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__6_n_4 ,\buffer_out_reg[4]_i_1__6_n_5 ,\buffer_out_reg[4]_i_1__6_n_6 ,\buffer_out_reg[4]_i_1__6_n_7 }),
        .S({\buffer_out[4]_i_2__6_n_0 ,\buffer_out[4]_i_3__6_n_0 ,\buffer_out[4]_i_4__6_n_0 ,\buffer_out[4]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__6_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__6_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__6_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__6_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__6 
       (.CI(\buffer_out_reg[4]_i_1__6_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__6_n_0 ,\NLW_buffer_out_reg[8]_i_1__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__6_n_4 ,\buffer_out_reg[8]_i_1__6_n_5 ,\buffer_out_reg[8]_i_1__6_n_6 ,\buffer_out_reg[8]_i_1__6_n_7 }),
        .S({\buffer_out[8]_i_2__6_n_0 ,\buffer_out[8]_i_3__6_n_0 ,\buffer_out[8]_i_4__6_n_0 ,\buffer_out[8]_i_5__6_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__6_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_0_15_0_5_i_1__7
       (.I0(valid_D),
        .I1(mm_rst_n),
        .I2(done_multiply),
        .O(wr_en_D_bram));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__4 
       (.I0(buffer_out_reg[0]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__4 
       (.I0(buffer_out_reg[10]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__4 
       (.I0(buffer_out_reg[11]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__4 
       (.I0(buffer_out_reg[12]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__4 
       (.I0(buffer_out_reg[13]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__4 
       (.I0(buffer_out_reg[14]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__4 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__4 
       (.I0(buffer_out_reg[1]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__4 
       (.I0(buffer_out_reg[2]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__4 
       (.I0(buffer_out_reg[3]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__4 
       (.I0(buffer_out_reg[4]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__4 
       (.I0(buffer_out_reg[5]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__4 
       (.I0(buffer_out_reg[6]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__4 
       (.I0(buffer_out_reg[7]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__4 
       (.I0(buffer_out_reg[8]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__4 
       (.I0(buffer_out_reg[9]),
        .I1(out_valid_reg_0),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__4_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(out_valid_reg_0),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(valid_D),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_7
   (out_valid_reg_0,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_0 ,
    \doutB_reg[5] ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6]_0 ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[6]_5 ,
    \doutB_reg[4] ,
    \out_b_reg[6]_6 ,
    \out_b_reg[2]_1 ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5]_1 ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_4 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_5 ,
    \out_b_reg[3]_1 ,
    \doutB_reg[7] ,
    \out_data_reg[15]_0 ,
    \buffer_out_reg[0]_0 ,
    out_valid_reg_1,
    clkA,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__7_0,
    buffer_out0__60_carry__0_i_10__7_1,
    \buffer_out[0]_i_3__7_0 ,
    \buffer_out[0]_i_3__7_1 ,
    buffer_out0__60_carry__0_i_7__7_0,
    buffer_out0__60_carry__0_i_7__7_1,
    buffer_out0__60_carry__1_i_18__7,
    buffer_out0__60_carry__1_i_18__7_0,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2__7_0 ,
    \out_a_reg[7]_2 ,
    D,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_5__7,
    buffer_out0__60_carry__1_i_1__8_0,
    O,
    buffer_out0__60_carry__1_i_5__8_0,
    CO,
    buffer_out0__0_carry__0_0,
    buffer_out0__60_carry__1_i_7__11_0,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_5,
    buffer_out0__60_carry__1_6,
    buffer_out0__0_carry__0_1,
    buffer_out0__0_carry__0_2,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    buffer_out0__60_carry__1_7,
    \out_data_reg[0]_0 ,
    E);
  output out_valid_reg_0;
  output [0:0]\out_b_reg[4]_0 ;
  output [1:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_0 ;
  output \doutB_reg[5] ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6]_0 ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[4]_3 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output [2:0]\out_b_reg[6]_3 ;
  output \out_b_reg[6]_4 ;
  output \out_b_reg[6]_5 ;
  output \doutB_reg[4] ;
  output \out_b_reg[6]_6 ;
  output [1:0]\out_b_reg[2]_1 ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_4 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_5 ;
  output [0:0]\out_b_reg[3]_1 ;
  output [2:0]\doutB_reg[7] ;
  output [15:0]\out_data_reg[15]_0 ;
  input \buffer_out_reg[0]_0 ;
  input out_valid_reg_1;
  input clkA;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__7_0;
  input [1:0]buffer_out0__60_carry__0_i_10__7_1;
  input [2:0]\buffer_out[0]_i_3__7_0 ;
  input [3:0]\buffer_out[0]_i_3__7_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__7_0;
  input [3:0]buffer_out0__60_carry__0_i_7__7_1;
  input [1:0]buffer_out0__60_carry__1_i_18__7;
  input [1:0]buffer_out0__60_carry__1_i_18__7_0;
  input [2:0]\buffer_out_reg[15]_0 ;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2__7_0 ;
  input [7:0]\out_a_reg[7]_2 ;
  input [7:0]D;
  input buffer_out0__60_carry__1_0;
  input buffer_out0__60_carry__1_i_5__7;
  input [7:0]buffer_out0__60_carry__1_i_1__8_0;
  input [1:0]O;
  input buffer_out0__60_carry__1_i_5__8_0;
  input [0:0]CO;
  input [7:0]buffer_out0__0_carry__0_0;
  input [1:0]buffer_out0__60_carry__1_i_7__11_0;
  input buffer_out0__60_carry__1_1;
  input [0:0]buffer_out0__60_carry__1_2;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_5;
  input buffer_out0__60_carry__1_6;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__0_carry__0_2;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input buffer_out0__60_carry__1_7;
  input \out_data_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire buffer_out0__0_carry_0;
  wire [7:0]buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_2;
  wire buffer_out0__0_carry__0_i_10__8_n_0;
  wire buffer_out0__0_carry__0_i_12__11_n_0;
  wire buffer_out0__0_carry__0_i_13__8_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__8_n_0;
  wire buffer_out0__30_carry__0_i_11__11_n_0;
  wire buffer_out0__30_carry__0_i_13__8_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__7_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__7_1;
  wire buffer_out0__60_carry__0_i_10__7_n_0;
  wire buffer_out0__60_carry__0_i_11__7_n_0;
  wire buffer_out0__60_carry__0_i_14__7_n_0;
  wire buffer_out0__60_carry__0_i_15__7_n_0;
  wire buffer_out0__60_carry__0_i_16__7_n_0;
  wire buffer_out0__60_carry__0_i_1__7_n_0;
  wire buffer_out0__60_carry__0_i_2__7_n_0;
  wire buffer_out0__60_carry__0_i_3__7_n_0;
  wire buffer_out0__60_carry__0_i_4__7_n_0;
  wire buffer_out0__60_carry__0_i_5__7_n_0;
  wire buffer_out0__60_carry__0_i_6__7_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__7_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__7_1;
  wire buffer_out0__60_carry__0_i_7__7_n_0;
  wire buffer_out0__60_carry__0_i_8__7_n_0;
  wire buffer_out0__60_carry__0_i_9__7_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire [0:0]buffer_out0__60_carry__1_2;
  wire buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire [0:0]buffer_out0__60_carry__1_5;
  wire buffer_out0__60_carry__1_6;
  wire buffer_out0__60_carry__1_7;
  wire buffer_out0__60_carry__1_i_10__11_n_0;
  wire buffer_out0__60_carry__1_i_10__8_n_0;
  wire buffer_out0__60_carry__1_i_12__11_n_0;
  wire buffer_out0__60_carry__1_i_12__8_n_0;
  wire buffer_out0__60_carry__1_i_13__8_n_0;
  wire buffer_out0__60_carry__1_i_14__11_n_0;
  wire buffer_out0__60_carry__1_i_15__11_n_0;
  wire buffer_out0__60_carry__1_i_15__8_n_0;
  wire buffer_out0__60_carry__1_i_16__11_n_0;
  wire buffer_out0__60_carry__1_i_16__8_n_0;
  wire [1:0]buffer_out0__60_carry__1_i_18__7;
  wire [1:0]buffer_out0__60_carry__1_i_18__7_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__8_0;
  wire buffer_out0__60_carry__1_i_4__7_n_0;
  wire buffer_out0__60_carry__1_i_5__7;
  wire buffer_out0__60_carry__1_i_5__8_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__11_0;
  wire buffer_out0__60_carry__1_i_8__7_n_0;
  wire buffer_out0__60_carry__1_i_9__11_n_0;
  wire buffer_out0__60_carry__1_i_9__8_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__7_n_0;
  wire buffer_out0__60_carry_i_2__7_n_0;
  wire buffer_out0__60_carry_i_3__7_n_0;
  wire buffer_out0__60_carry_i_4__7_n_0;
  wire buffer_out0__60_carry_i_5__7_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__7_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__7_0 ;
  wire [3:0]\buffer_out[0]_i_3__7_1 ;
  wire \buffer_out[0]_i_3__7_n_0 ;
  wire \buffer_out[0]_i_4__7_n_0 ;
  wire \buffer_out[0]_i_5__7_n_0 ;
  wire \buffer_out[0]_i_6__7_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__7_0 ;
  wire \buffer_out[12]_i_2__7_n_0 ;
  wire \buffer_out[12]_i_3__7_n_0 ;
  wire \buffer_out[12]_i_4__7_n_0 ;
  wire \buffer_out[12]_i_5__7_n_0 ;
  wire \buffer_out[4]_i_2__7_n_0 ;
  wire \buffer_out[4]_i_3__7_n_0 ;
  wire \buffer_out[4]_i_4__7_n_0 ;
  wire \buffer_out[4]_i_5__7_n_0 ;
  wire \buffer_out[8]_i_2__7_n_0 ;
  wire \buffer_out[8]_i_3__7_n_0 ;
  wire \buffer_out[8]_i_4__7_n_0 ;
  wire \buffer_out[8]_i_5__7_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1__7_n_0 ;
  wire \buffer_out_reg[0]_i_1__7_n_4 ;
  wire \buffer_out_reg[0]_i_1__7_n_5 ;
  wire \buffer_out_reg[0]_i_1__7_n_6 ;
  wire \buffer_out_reg[0]_i_1__7_n_7 ;
  wire \buffer_out_reg[12]_i_1__7_n_4 ;
  wire \buffer_out_reg[12]_i_1__7_n_5 ;
  wire \buffer_out_reg[12]_i_1__7_n_6 ;
  wire \buffer_out_reg[12]_i_1__7_n_7 ;
  wire [2:0]\buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire \buffer_out_reg[4]_i_1__7_n_0 ;
  wire \buffer_out_reg[4]_i_1__7_n_4 ;
  wire \buffer_out_reg[4]_i_1__7_n_5 ;
  wire \buffer_out_reg[4]_i_1__7_n_6 ;
  wire \buffer_out_reg[4]_i_1__7_n_7 ;
  wire \buffer_out_reg[8]_i_1__7_n_0 ;
  wire \buffer_out_reg[8]_i_1__7_n_4 ;
  wire \buffer_out_reg[8]_i_1__7_n_5 ;
  wire \buffer_out_reg[8]_i_1__7_n_6 ;
  wire \buffer_out_reg[8]_i_1__7_n_7 ;
  wire clkA;
  wire \doutB_reg[4] ;
  wire \doutB_reg[5] ;
  wire [2:0]\doutB_reg[7] ;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [7:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [1:0]\out_b_reg[2]_1 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [0:0]\out_b_reg[4]_0 ;
  wire [1:0]\out_b_reg[4]_1 ;
  wire [1:0]\out_b_reg[4]_2 ;
  wire [0:0]\out_b_reg[4]_3 ;
  wire [0:0]\out_b_reg[4]_4 ;
  wire [1:0]\out_b_reg[4]_5 ;
  wire \out_b_reg[5]_0 ;
  wire [1:0]\out_b_reg[5]_1 ;
  wire [1:0]\out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire [2:0]\out_b_reg[6]_3 ;
  wire \out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[6]_6 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_reg_0;
  wire out_valid_reg_1;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__7_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__7_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__7_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__8
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[1]),
        .O(buffer_out0__0_carry__0_i_10__8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__8
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__11
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__0_carry__0_0[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__11_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__8
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[1]),
        .O(buffer_out0__0_carry__0_i_13__8_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__11
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__0_carry__0_0[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__8
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__11
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__8
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__11
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__0_carry__0_2),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__8
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__8_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_b_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__11
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .I2(buffer_out0__0_carry__0_1),
        .I3(buffer_out0__0_carry__0_0[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__11_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__8
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__8_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_b_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__8
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__7_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__7_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__11
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__0_carry__0_0[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__8
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__8
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__11
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__11
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__0_carry__0_0[1]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__11
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__8
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__8
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__8
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__8_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__11
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__8
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__11
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__7_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__7_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__7_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__7_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__8
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[4]),
        .O(buffer_out0__30_carry__0_i_10__8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__11
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__0_carry__0_0[4]),
        .O(buffer_out0__30_carry__0_i_11__11_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__8
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__8
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[4]),
        .O(buffer_out0__30_carry__0_i_13__8_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__11
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__0_carry__0_0[4]),
        .O(\out_b_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__8
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__11
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__0_carry__0_0[4]),
        .I4(buffer_out0__0_carry__0_0[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__8
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__11
       (.I0(\out_b_reg[4]_2 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__0_carry__0_0[7]),
        .O(\out_b_reg[4]_5 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__8
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__8_n_0),
        .I4(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I5(Q[6]),
        .O(\out_b_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__11
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .I2(buffer_out0__30_carry__0_i_11__11_n_0),
        .I3(buffer_out0__0_carry__0_0[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_5 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__8
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__8_n_0),
        .I4(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I5(Q[4]),
        .O(\out_b_reg[5]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__8
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\out_b_reg[4]_0 ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_18__7}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\out_b_reg[4]_1 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_18__7_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__11
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__0_carry__0_0[6]),
        .O(\out_b_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__8
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__8
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__11
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__8
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__11
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[4]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__8
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__8
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__8
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__8_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__11
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__8
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__11
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__0_carry__0_0[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__7_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__7_n_0,buffer_out0__60_carry_i_3__7_n_0,buffer_out0__60_carry_i_4__7_n_0,buffer_out0__60_carry_i_5__7_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__7_n_0,buffer_out0__60_carry__0_i_2__7_n_0,buffer_out0__60_carry__0_i_3__7_n_0,buffer_out0__60_carry__0_i_4__7_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__7_n_0,buffer_out0__60_carry__0_i_6__7_n_0,buffer_out0__60_carry__0_i_7__7_n_0,buffer_out0__60_carry__0_i_8__7_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__7
       (.I0(D[7]),
        .I1(\out_a_reg[7]_2 [1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__7_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__7
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_11__7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__11
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[3]),
        .O(\out_b_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__11
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[4]),
        .O(\out_b_reg[6]_4 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__7
       (.I0(D[7]),
        .I1(\out_a_reg[7]_2 [2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__7_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__7
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(\out_a_reg[7]_2 [3]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_15__7_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__7
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(D[6]),
        .O(buffer_out0__60_carry__0_i_16__7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__11
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[2]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__11
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__0_carry__0_0[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__7
       (.I0(D[6]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__60_carry__0_i_9__7_n_0),
        .I3(buffer_out0__60_carry__0_i_10__7_n_0),
        .O(buffer_out0__60_carry__0_i_1__7_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__7
       (.I0(\out_a_reg[7]_2 [2]),
        .I1(buffer_out0__60_carry__0_i_11__7_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(\out_a_reg[7]_2 [1]),
        .I5(D[6]),
        .O(buffer_out0__60_carry__0_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__7
       (.I0(buffer_out0__60_carry__0_i_11__7_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(\out_a_reg[7]_2 [1]),
        .I4(\out_a_reg[7]_2 [2]),
        .I5(D[6]),
        .O(buffer_out0__60_carry__0_i_3__7_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__7
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(\out_a_reg[7]_2 [0]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__7
       (.I0(buffer_out0__60_carry__0_i_10__7_n_0),
        .I1(buffer_out0__60_carry__0_i_9__7_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__7_n_0),
        .I5(buffer_out0__60_carry__0_i_15__7_n_0),
        .O(buffer_out0__60_carry__0_i_5__7_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__7
       (.I0(buffer_out0__60_carry__0_i_16__7_n_0),
        .I1(buffer_out0__60_carry__0_i_11__7_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__7_n_0),
        .I5(buffer_out0__60_carry__0_i_9__7_n_0),
        .O(buffer_out0__60_carry__0_i_6__7_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__7
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__7_n_0),
        .I2(buffer_out0__60_carry__0_i_11__7_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__7_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__7
       (.I0(buffer_out0__60_carry__0_i_4__7_n_0),
        .I1(D[6]),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__7_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__7
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(\out_a_reg[7]_2 [2]),
        .I3(D[7]),
        .O(buffer_out0__60_carry__0_i_9__7_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_0 ,buffer_out0__60_carry__1_i_4__7_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_8__7_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__11
       (.I0(buffer_out0__0_carry__0_0[5]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__11_0[1]),
        .O(buffer_out0__60_carry__1_i_10__11_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__8
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_10__8_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__7
       (.I0(D[7]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__11
       (.I0(buffer_out0__60_carry__1_i_7__11_0[1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [7]),
        .I3(buffer_out0__0_carry__0_0[5]),
        .I4(\out_b_reg[7]_1 [6]),
        .O(buffer_out0__60_carry__1_i_12__11_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__8
       (.I0(O[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_i_1__8_0[6]),
        .O(buffer_out0__60_carry__1_i_12__8_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__7
       (.I0(\out_a_reg[7]_2 [5]),
        .I1(\out_b_reg[4]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_5__7),
        .I3(\out_a_reg[7]_2 [6]),
        .I4(D[7]),
        .I5(\out_b_reg[4]_0 ),
        .O(\doutB_reg[5] ));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__8
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(buffer_out0__60_carry__1_i_5__8_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I5(CO),
        .O(buffer_out0__60_carry__1_i_13__8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__11
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__0_carry__0_0[6]),
        .O(buffer_out0__60_carry__1_i_14__11_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__11
       (.I0(buffer_out0__0_carry__0_0[5]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__11_0[1]),
        .O(buffer_out0__60_carry__1_i_15__11_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__8
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_15__8_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__11
       (.I0(buffer_out0__0_carry__0_0[4]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__11_0[0]),
        .O(buffer_out0__60_carry__1_i_16__11_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__8
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I2(O[0]),
        .O(buffer_out0__60_carry__1_i_16__8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__11
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .O(\out_b_reg[6]_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__11
       (.I0(buffer_out0__0_carry__0_0[4]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_i_7__11_0[0]),
        .O(\doutB_reg[4] ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__8
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I2(O[0]),
        .O(\out_a_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__11
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .O(\out_b_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__11
       (.I0(buffer_out0__60_carry__1_i_9__11_n_0),
        .I1(\out_b_reg[7]_1 [6]),
        .I2(buffer_out0__0_carry__0_0[5]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__0_carry__0_0[7]),
        .I5(buffer_out0__60_carry__1_i_7__11_0[1]),
        .O(\out_b_reg[6]_3 [2]));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__8
       (.I0(buffer_out0__60_carry__1_i_9__8_n_0),
        .I1(buffer_out0__60_carry__1_i_1__8_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I4(Q[7]),
        .I5(O[1]),
        .O(\out_b_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__11
       (.I0(buffer_out0__60_carry__1_i_10__11_n_0),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__0_carry__0_0[6]),
        .I3(buffer_out0__60_carry__1_i_7__11_0[0]),
        .I4(buffer_out0__0_carry__0_0[4]),
        .I5(\out_b_reg[7]_1 [6]),
        .O(\out_b_reg[6]_3 [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__8
       (.I0(buffer_out0__60_carry__1_i_10__8_n_0),
        .I1(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I2(Q[6]),
        .I3(O[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[6]),
        .O(\out_b_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__11
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__0_carry__0_0[5]),
        .I2(buffer_out0__0_carry__0_0[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__11_0[0]),
        .I5(buffer_out0__60_carry__1_1),
        .O(\out_b_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__7
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__7_n_0),
        .I2(D[7]),
        .I3(\out_a_reg[7]_2 [2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__7_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__11
       (.I0(buffer_out0__60_carry__1_i_12__11_n_0),
        .I1(buffer_out0__60_carry__1_7),
        .I2(buffer_out0__0_carry__0_0[7]),
        .I3(buffer_out0__60_carry__1_2),
        .I4(buffer_out0__0_carry__0_0[6]),
        .I5(\out_b_reg[7]_1 [7]),
        .O(\doutB_reg[7] [2]));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__8
       (.I0(buffer_out0__60_carry__1_i_12__8_n_0),
        .I1(buffer_out0__60_carry__1_i_13__8_n_0),
        .I2(Q[7]),
        .I3(CO),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__8_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__11
       (.I0(\out_b_reg[6]_3 [1]),
        .I1(buffer_out0__0_carry__0_0[7]),
        .I2(\out_b_reg[7]_1 [6]),
        .I3(buffer_out0__60_carry__1_2),
        .I4(buffer_out0__60_carry__1_i_14__11_n_0),
        .I5(buffer_out0__60_carry__1_i_15__11_n_0),
        .O(\doutB_reg[7] [1]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__8
       (.I0(\out_b_reg[6]_0 [0]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[6]),
        .I3(CO),
        .I4(buffer_out0__60_carry__1_6),
        .I5(buffer_out0__60_carry__1_i_15__8_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__11
       (.I0(\out_b_reg[6]_3 [0]),
        .I1(buffer_out0__0_carry__0_0[6]),
        .I2(\out_b_reg[7]_1 [6]),
        .I3(buffer_out0__60_carry__1_i_10__11_n_0),
        .I4(buffer_out0__60_carry__1_i_16__11_n_0),
        .O(\doutB_reg[7] [0]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__8
       (.I0(buffer_out0__60_carry__1_5),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_i_1__8_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__8_n_0),
        .I4(buffer_out0__60_carry__1_i_16__8_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__7
       (.I0(buffer_out0__60_carry__0_i_14__7_n_0),
        .I1(buffer_out0__60_carry__0_i_15__7_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_3),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_4),
        .O(buffer_out0__60_carry__1_i_8__7_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__11
       (.I0(buffer_out0__0_carry__0_0[6]),
        .I1(\out_b_reg[7]_1 [7]),
        .I2(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_9__11_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__8
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__8_0[7]),
        .I2(CO),
        .O(buffer_out0__60_carry__1_i_9__8_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__7_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__8
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_1__8_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__7
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__7
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(D[6]),
        .I3(\out_a_reg[7]_2 [0]),
        .O(buffer_out0__60_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__7
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__7
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__7
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__7 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__7 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(out_valid_reg_1),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__7 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__7 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__7 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__7_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__7 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_1),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__7 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__7 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__7 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__7 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__7 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__7 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__7 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__7 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__7 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__7 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__7 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__7_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__7_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__7 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__7_n_0 ,\NLW_buffer_out_reg[0]_i_1__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__7_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__7_n_4 ,\buffer_out_reg[0]_i_1__7_n_5 ,\buffer_out_reg[0]_i_1__7_n_6 ,\buffer_out_reg[0]_i_1__7_n_7 }),
        .S({\buffer_out[0]_i_3__7_n_0 ,\buffer_out[0]_i_4__7_n_0 ,\buffer_out[0]_i_5__7_n_0 ,\buffer_out[0]_i_6__7_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__7_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__7_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__7_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__7 
       (.CI(\buffer_out_reg[8]_i_1__7_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__7_n_4 ,\buffer_out_reg[12]_i_1__7_n_5 ,\buffer_out_reg[12]_i_1__7_n_6 ,\buffer_out_reg[12]_i_1__7_n_7 }),
        .S({\buffer_out[12]_i_2__7_n_0 ,\buffer_out[12]_i_3__7_n_0 ,\buffer_out[12]_i_4__7_n_0 ,\buffer_out[12]_i_5__7_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__7_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__7_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__7_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__7_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__7_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__7_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__7_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__7 
       (.CI(\buffer_out_reg[0]_i_1__7_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__7_n_0 ,\NLW_buffer_out_reg[4]_i_1__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__7_n_4 ,\buffer_out_reg[4]_i_1__7_n_5 ,\buffer_out_reg[4]_i_1__7_n_6 ,\buffer_out_reg[4]_i_1__7_n_7 }),
        .S({\buffer_out[4]_i_2__7_n_0 ,\buffer_out[4]_i_3__7_n_0 ,\buffer_out[4]_i_4__7_n_0 ,\buffer_out[4]_i_5__7_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__7_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__7_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__7_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__7_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__7 
       (.CI(\buffer_out_reg[4]_i_1__7_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__7_n_0 ,\NLW_buffer_out_reg[8]_i_1__7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__7_n_4 ,\buffer_out_reg[8]_i_1__7_n_5 ,\buffer_out_reg[8]_i_1__7_n_6 ,\buffer_out_reg[8]_i_1__7_n_7 }),
        .S({\buffer_out[8]_i_2__7_n_0 ,\buffer_out[8]_i_3__7_n_0 ,\buffer_out[8]_i_4__7_n_0 ,\buffer_out[8]_i_5__7_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__7_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(D[7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[0]),
        .Q(\out_data_reg[15]_0 [0]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[10]),
        .Q(\out_data_reg[15]_0 [10]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[11]),
        .Q(\out_data_reg[15]_0 [11]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[12]),
        .Q(\out_data_reg[15]_0 [12]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[13]),
        .Q(\out_data_reg[15]_0 [13]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[14]),
        .Q(\out_data_reg[15]_0 [14]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[15]),
        .Q(\out_data_reg[15]_0 [15]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[1]),
        .Q(\out_data_reg[15]_0 [1]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[2]),
        .Q(\out_data_reg[15]_0 [2]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[3]),
        .Q(\out_data_reg[15]_0 [3]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[4]),
        .Q(\out_data_reg[15]_0 [4]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[5]),
        .Q(\out_data_reg[15]_0 [5]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[6]),
        .Q(\out_data_reg[15]_0 [6]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[7]),
        .Q(\out_data_reg[15]_0 [7]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[8]),
        .Q(\out_data_reg[15]_0 [8]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(buffer_out_reg[9]),
        .Q(\out_data_reg[15]_0 [9]),
        .R(\out_data_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_reg_1),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_8
   (CO,
    O,
    \out_b_reg[7]_0 ,
    \out_a_reg[4]_0 ,
    \out_a_reg[7]_0 ,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6]_0 ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[6]_5 ,
    \out_b_reg[7]_3 ,
    \out_b_reg[6]_6 ,
    \out_b_reg[2]_1 ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5]_1 ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_2 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[3]_1 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[15]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__8_0,
    buffer_out0__60_carry__0_i_10__8_1,
    \buffer_out[0]_i_3__8_0 ,
    \buffer_out[0]_i_3__8_1 ,
    buffer_out0__60_carry__0_i_7__8_0,
    buffer_out0__60_carry__0_i_7__8_1,
    buffer_out0__60_carry__1_i_3__8,
    buffer_out0__60_carry__1_i_3__8_0,
    \buffer_out_reg[15]_1 ,
    \buffer_out_reg[15]_2 ,
    \buffer_out[12]_i_2__8_0 ,
    Q,
    \out_b_reg[7]_4 ,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_1__9_0,
    buffer_out0__60_carry__1_i_7__9_0,
    buffer_out0__60_carry__1_i_5__9_0,
    buffer_out0__60_carry__1_i_1__9_1,
    buffer_out0__60_carry__1_i_13__12,
    buffer_out0__60_carry__1_i_7__12,
    buffer_out0__60_carry__1_i_7__12_0,
    \out_data_reg[0]_0 ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    D);
  output [0:0]CO;
  output [1:0]O;
  output \out_b_reg[7]_0 ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]\out_a_reg[7]_0 ;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6]_0 ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_1 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output \out_b_reg[6]_3 ;
  output [0:0]\out_b_reg[6]_4 ;
  output \out_b_reg[6]_5 ;
  output \out_b_reg[7]_3 ;
  output \out_b_reg[6]_6 ;
  output [1:0]\out_b_reg[2]_1 ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_2 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_3 ;
  output [0:0]\out_b_reg[3]_1 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[15]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__8_0;
  input [1:0]buffer_out0__60_carry__0_i_10__8_1;
  input [2:0]\buffer_out[0]_i_3__8_0 ;
  input [3:0]\buffer_out[0]_i_3__8_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__8_0;
  input [3:0]buffer_out0__60_carry__0_i_7__8_1;
  input [1:0]buffer_out0__60_carry__1_i_3__8;
  input [1:0]buffer_out0__60_carry__1_i_3__8_0;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [2:0]\buffer_out_reg[15]_2 ;
  input [0:0]\buffer_out[12]_i_2__8_0 ;
  input [7:0]Q;
  input [7:0]\out_b_reg[7]_4 ;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_1__9_0;
  input [1:0]buffer_out0__60_carry__1_i_7__9_0;
  input buffer_out0__60_carry__1_i_5__9_0;
  input [0:0]buffer_out0__60_carry__1_i_1__9_1;
  input [7:0]buffer_out0__60_carry__1_i_13__12;
  input [0:0]buffer_out0__60_carry__1_i_7__12;
  input buffer_out0__60_carry__1_i_7__12_0;
  input \out_data_reg[0]_0 ;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_10__9_n_0;
  wire buffer_out0__0_carry__0_i_12__12_n_0;
  wire buffer_out0__0_carry__0_i_13__9_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__9_n_0;
  wire buffer_out0__30_carry__0_i_11__12_n_0;
  wire buffer_out0__30_carry__0_i_13__9_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__8_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__8_1;
  wire buffer_out0__60_carry__0_i_10__8_n_0;
  wire buffer_out0__60_carry__0_i_11__8_n_0;
  wire buffer_out0__60_carry__0_i_14__8_n_0;
  wire buffer_out0__60_carry__0_i_15__8_n_0;
  wire buffer_out0__60_carry__0_i_16__8_n_0;
  wire buffer_out0__60_carry__0_i_1__8_n_0;
  wire buffer_out0__60_carry__0_i_2__8_n_0;
  wire buffer_out0__60_carry__0_i_3__8_n_0;
  wire buffer_out0__60_carry__0_i_4__8_n_0;
  wire buffer_out0__60_carry__0_i_5__8_n_0;
  wire buffer_out0__60_carry__0_i_6__8_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__8_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__8_1;
  wire buffer_out0__60_carry__0_i_7__8_n_0;
  wire buffer_out0__60_carry__0_i_8__8_n_0;
  wire buffer_out0__60_carry__0_i_9__8_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__9_n_0;
  wire buffer_out0__60_carry__1_i_12__9_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_13__12;
  wire buffer_out0__60_carry__1_i_13__9_n_0;
  wire buffer_out0__60_carry__1_i_15__9_n_0;
  wire buffer_out0__60_carry__1_i_16__9_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__9_0;
  wire [0:0]buffer_out0__60_carry__1_i_1__9_1;
  wire [1:0]buffer_out0__60_carry__1_i_3__8;
  wire [1:0]buffer_out0__60_carry__1_i_3__8_0;
  wire buffer_out0__60_carry__1_i_4__8_n_0;
  wire buffer_out0__60_carry__1_i_5__9_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__12;
  wire buffer_out0__60_carry__1_i_7__12_0;
  wire [1:0]buffer_out0__60_carry__1_i_7__9_0;
  wire buffer_out0__60_carry__1_i_8__8_n_0;
  wire buffer_out0__60_carry__1_i_9__9_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__8_n_0;
  wire buffer_out0__60_carry_i_2__8_n_0;
  wire buffer_out0__60_carry_i_3__8_n_0;
  wire buffer_out0__60_carry_i_4__8_n_0;
  wire buffer_out0__60_carry_i_5__8_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__8_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__8_0 ;
  wire [3:0]\buffer_out[0]_i_3__8_1 ;
  wire \buffer_out[0]_i_3__8_n_0 ;
  wire \buffer_out[0]_i_4__8_n_0 ;
  wire \buffer_out[0]_i_5__8_n_0 ;
  wire \buffer_out[0]_i_6__8_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__8_0 ;
  wire \buffer_out[12]_i_2__8_n_0 ;
  wire \buffer_out[12]_i_3__8_n_0 ;
  wire \buffer_out[12]_i_4__8_n_0 ;
  wire \buffer_out[12]_i_5__8_n_0 ;
  wire \buffer_out[4]_i_2__8_n_0 ;
  wire \buffer_out[4]_i_3__8_n_0 ;
  wire \buffer_out[4]_i_4__8_n_0 ;
  wire \buffer_out[4]_i_5__8_n_0 ;
  wire \buffer_out[8]_i_2__8_n_0 ;
  wire \buffer_out[8]_i_3__8_n_0 ;
  wire \buffer_out[8]_i_4__8_n_0 ;
  wire \buffer_out[8]_i_5__8_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_i_1__8_n_0 ;
  wire \buffer_out_reg[0]_i_1__8_n_4 ;
  wire \buffer_out_reg[0]_i_1__8_n_5 ;
  wire \buffer_out_reg[0]_i_1__8_n_6 ;
  wire \buffer_out_reg[0]_i_1__8_n_7 ;
  wire \buffer_out_reg[12]_i_1__8_n_4 ;
  wire \buffer_out_reg[12]_i_1__8_n_5 ;
  wire \buffer_out_reg[12]_i_1__8_n_6 ;
  wire \buffer_out_reg[12]_i_1__8_n_7 ;
  wire \buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[15]_2 ;
  wire \buffer_out_reg[4]_i_1__8_n_0 ;
  wire \buffer_out_reg[4]_i_1__8_n_4 ;
  wire \buffer_out_reg[4]_i_1__8_n_5 ;
  wire \buffer_out_reg[4]_i_1__8_n_6 ;
  wire \buffer_out_reg[4]_i_1__8_n_7 ;
  wire \buffer_out_reg[8]_i_1__8_n_0 ;
  wire \buffer_out_reg[8]_i_1__8_n_4 ;
  wire \buffer_out_reg[8]_i_1__8_n_5 ;
  wire \buffer_out_reg[8]_i_1__8_n_6 ;
  wire \buffer_out_reg[8]_i_1__8_n_7 ;
  wire clkA;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [7:0]\out_a_reg[7]_0 ;
  wire [0:0]\out_a_reg[7]_1 ;
  wire [2:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [1:0]\out_b_reg[2]_1 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [1:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire [0:0]\out_b_reg[4]_2 ;
  wire [1:0]\out_b_reg[4]_3 ;
  wire \out_b_reg[5]_0 ;
  wire [1:0]\out_b_reg[5]_1 ;
  wire [1:0]\out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire \out_b_reg[6]_3 ;
  wire [0:0]\out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[6]_6 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_b_reg[7]_3 ;
  wire [7:0]\out_b_reg[7]_4 ;
  wire \out_data[0]_i_1__5_n_0 ;
  wire \out_data[10]_i_1__5_n_0 ;
  wire \out_data[11]_i_1__5_n_0 ;
  wire \out_data[12]_i_1__5_n_0 ;
  wire \out_data[13]_i_1__5_n_0 ;
  wire \out_data[14]_i_1__5_n_0 ;
  wire \out_data[15]_i_1__5_n_0 ;
  wire \out_data[1]_i_1__5_n_0 ;
  wire \out_data[2]_i_1__5_n_0 ;
  wire \out_data[3]_i_1__5_n_0 ;
  wire \out_data[4]_i_1__5_n_0 ;
  wire \out_data[5]_i_1__5_n_0 ;
  wire \out_data[6]_i_1__5_n_0 ;
  wire \out_data[7]_i_1__5_n_0 ;
  wire \out_data[8]_i_1__5_n_0 ;
  wire \out_data[9]_i_1__5_n_0 ;
  wire \out_data_reg[0]_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__8_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__8_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__8_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[1]),
        .O(buffer_out0__0_carry__0_i_10__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__9
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__12
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__12[5]),
        .I2(buffer_out0__60_carry__1_i_13__12[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__60_carry__1_i_13__12[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__12_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__9
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[1]),
        .O(buffer_out0__0_carry__0_i_13__9_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__12
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__12[5]),
        .I2(buffer_out0__60_carry__1_i_13__12[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__12[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__9
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[1]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[2]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__12
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__12[3]),
        .I2(buffer_out0__60_carry__1_i_13__12[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__60_carry__1_i_13__12[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__9
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[2]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__12
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_13__12[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__12[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__9
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[2]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__0_carry__0_i_10__9_n_0),
        .I4(\out_a_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_b_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__12
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__12[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__12[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__12_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__9
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[2]),
        .I2(\out_a_reg[7]_0 [2]),
        .I3(buffer_out0__0_carry__0_i_13__9_n_0),
        .I4(\out_a_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_b_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__8_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__8_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__12
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__12[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__12[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__9
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[1]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[2]),
        .I4(\out_a_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__9
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[2]),
        .I3(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__12
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__12[5]),
        .I2(buffer_out0__60_carry__1_i_13__12[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__12[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__12
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__12[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__12[1]),
        .I4(buffer_out0__60_carry__1_i_13__12[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__12
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__12[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__12[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__9
       (.I0(\out_a_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__9
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(\out_a_reg[7]_0 [3]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(\out_a_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__9
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[2]),
        .I2(\out_a_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__9_0[0]),
        .I5(\out_a_reg[7]_0 [2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__12
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__12[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__60_carry__1_i_13__12[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__9
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__12
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__12[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__8_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__8_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__8_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__8_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[4]),
        .O(buffer_out0__30_carry__0_i_10__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__12
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__12[4]),
        .O(buffer_out0__30_carry__0_i_11__12_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[4]),
        .I4(\out_a_reg[7]_0 [3]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__9
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[4]),
        .O(buffer_out0__30_carry__0_i_13__9_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__12
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__12[5]),
        .I2(buffer_out0__60_carry__1_i_13__12[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__12[4]),
        .O(\out_b_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__9
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[4]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I5(\out_a_reg[7]_0 [3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__12
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__12[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__60_carry__1_i_13__12[4]),
        .I4(buffer_out0__60_carry__1_i_13__12[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__9
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I5(\out_a_reg[7]_0 [3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__12
       (.I0(\out_b_reg[4]_0 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__60_carry__1_i_13__12[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__12[7]),
        .O(\out_b_reg[4]_3 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__9
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I2(\out_a_reg[7]_0 [4]),
        .I3(buffer_out0__30_carry__0_i_10__9_n_0),
        .I4(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I5(\out_a_reg[7]_0 [6]),
        .O(\out_b_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__12
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__12[2]),
        .I2(buffer_out0__30_carry__0_i_11__12_n_0),
        .I3(buffer_out0__60_carry__1_i_13__12[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_3 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__9
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I2(\out_a_reg[7]_0 [2]),
        .I3(buffer_out0__30_carry__0_i_13__9_n_0),
        .I4(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I5(\out_a_reg[7]_0 [4]),
        .O(\out_b_reg[5]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],CO,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__8}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],O}),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__8_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__12
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__12[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__12[6]),
        .O(\out_b_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__9
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[4]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I5(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__9
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I3(\out_a_reg[7]_0 [7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__12
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__12[5]),
        .I2(buffer_out0__60_carry__1_i_13__12[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__60_carry__1_i_13__12[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__9
       (.I0(\out_a_reg[7]_0 [3]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I3(\out_a_reg[7]_0 [1]),
        .I4(\out_a_reg[7]_0 [2]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__12
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__12[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__12[0]),
        .O(\out_b_reg[4]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__9
       (.I0(\out_a_reg[7]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__9
       (.I0(\out_a_reg[7]_0 [2]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I2(\out_a_reg[7]_0 [3]),
        .I3(buffer_out0__30_carry_0),
        .I4(\out_a_reg[7]_0 [0]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__9
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[5]),
        .I2(\out_a_reg[7]_0 [1]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__9_0[3]),
        .I5(\out_a_reg[7]_0 [2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__12
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__12[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__60_carry__1_i_13__12[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__9
       (.I0(\out_a_reg[7]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__12
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__12[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__8_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__8_n_0,buffer_out0__60_carry_i_3__8_n_0,buffer_out0__60_carry_i_4__8_n_0,buffer_out0__60_carry_i_5__8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__8_n_0,buffer_out0__60_carry__0_i_2__8_n_0,buffer_out0__60_carry__0_i_3__8_n_0,buffer_out0__60_carry__0_i_4__8_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__8_n_0,buffer_out0__60_carry__0_i_6__8_n_0,buffer_out0__60_carry__0_i_7__8_n_0,buffer_out0__60_carry__0_i_8__8_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__8
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__8_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__8
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_11__8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__12
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__12[3]),
        .O(\out_b_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__12
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__12[4]),
        .O(\out_b_reg[6]_3 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__8
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__8_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__8
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(Q[3]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_15__8_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__8
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(Q[1]),
        .I3(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_16__8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__12
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__12[2]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__12
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__12[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__8
       (.I0(\out_b_reg[7]_4 [6]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__0_i_9__8_n_0),
        .I3(buffer_out0__60_carry__0_i_10__8_n_0),
        .O(buffer_out0__60_carry__0_i_1__8_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__8
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__0_i_11__8_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(Q[1]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__8
       (.I0(buffer_out0__60_carry__0_i_11__8_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_3__8_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__8
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(Q[0]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__8
       (.I0(buffer_out0__60_carry__0_i_10__8_n_0),
        .I1(buffer_out0__60_carry__0_i_9__8_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__8_n_0),
        .I5(buffer_out0__60_carry__0_i_15__8_n_0),
        .O(buffer_out0__60_carry__0_i_5__8_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__8
       (.I0(buffer_out0__60_carry__0_i_16__8_n_0),
        .I1(buffer_out0__60_carry__0_i_11__8_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__8_n_0),
        .I5(buffer_out0__60_carry__0_i_9__8_n_0),
        .O(buffer_out0__60_carry__0_i_6__8_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__8
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__8_n_0),
        .I2(buffer_out0__60_carry__0_i_11__8_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__8_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__8
       (.I0(buffer_out0__60_carry__0_i_4__8_n_0),
        .I1(\out_b_reg[7]_4 [6]),
        .I2(Q[1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__8_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__8
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(Q[2]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_9__8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_4__8_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_2 ,buffer_out0__60_carry__1_i_8__8_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__9_0[1]),
        .O(buffer_out0__60_carry__1_i_10__9_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__8
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(Q[3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__9
       (.I0(buffer_out0__60_carry__1_i_7__9_0[1]),
        .I1(\out_a_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I3(\out_a_reg[7]_0 [5]),
        .I4(buffer_out0__60_carry__1_i_1__9_0[6]),
        .O(buffer_out0__60_carry__1_i_12__9_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_7__9_0[1]),
        .I2(buffer_out0__60_carry__1_i_5__9_0),
        .I3(\out_a_reg[7]_0 [6]),
        .I4(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I5(buffer_out0__60_carry__1_i_1__9_1),
        .O(buffer_out0__60_carry__1_i_13__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__12
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__12[6]),
        .O(\out_b_reg[7]_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__9
       (.I0(\out_a_reg[7]_0 [5]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__9_0[1]),
        .O(buffer_out0__60_carry__1_i_15__9_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__9
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__9_0[0]),
        .O(buffer_out0__60_carry__1_i_16__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__12
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__12[5]),
        .O(\out_b_reg[6]_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__9
       (.I0(\out_a_reg[7]_0 [4]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I2(buffer_out0__60_carry__1_i_7__9_0[0]),
        .O(\out_a_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__12
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__12[7]),
        .O(\out_b_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__9
       (.I0(buffer_out0__60_carry__1_i_9__9_n_0),
        .I1(buffer_out0__60_carry__1_i_1__9_0[6]),
        .I2(\out_a_reg[7]_0 [5]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I4(\out_a_reg[7]_0 [7]),
        .I5(buffer_out0__60_carry__1_i_7__9_0[1]),
        .O(\out_b_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__9
       (.I0(buffer_out0__60_carry__1_i_10__9_n_0),
        .I1(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I2(\out_a_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_i_7__9_0[0]),
        .I4(\out_a_reg[7]_0 [4]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[6]),
        .O(\out_b_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__12
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__12[5]),
        .I2(buffer_out0__60_carry__1_i_13__12[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__12),
        .I5(buffer_out0__60_carry__1_i_7__12_0),
        .O(\out_b_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__8
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__8_n_0),
        .I2(\out_b_reg[7]_4 [7]),
        .I3(Q[2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__8_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__9
       (.I0(buffer_out0__60_carry__1_i_12__9_n_0),
        .I1(buffer_out0__60_carry__1_i_13__9_n_0),
        .I2(\out_a_reg[7]_0 [7]),
        .I3(buffer_out0__60_carry__1_i_1__9_1),
        .I4(\out_a_reg[7]_0 [6]),
        .I5(buffer_out0__60_carry__1_i_1__9_0[7]),
        .O(\out_a_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__9
       (.I0(\out_b_reg[6]_0 [0]),
        .I1(\out_a_reg[7]_0 [7]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[6]),
        .I3(buffer_out0__60_carry__1_i_1__9_1),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__9_n_0),
        .O(\out_a_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__9
       (.I0(buffer_out0__60_carry__1_3),
        .I1(\out_a_reg[7]_0 [6]),
        .I2(buffer_out0__60_carry__1_i_1__9_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__9_n_0),
        .I4(buffer_out0__60_carry__1_i_16__9_n_0),
        .O(\out_a_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__8
       (.I0(buffer_out0__60_carry__0_i_14__8_n_0),
        .I1(buffer_out0__60_carry__0_i_15__8_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__8_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__9
       (.I0(\out_a_reg[7]_0 [6]),
        .I1(buffer_out0__60_carry__1_i_1__9_0[7]),
        .I2(buffer_out0__60_carry__1_i_1__9_1),
        .O(buffer_out0__60_carry__1_i_9__9_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__8_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__9
       (.I0(\out_a_reg[7]_0 [7]),
        .I1(buffer_out0__60_carry__1_i_1__9_1),
        .I2(\out_a_reg[7]_0 [6]),
        .I3(buffer_out0__60_carry__1_i_1__9_0[7]),
        .O(\out_a_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__8
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__8
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_4 [6]),
        .I3(Q[0]),
        .O(buffer_out0__60_carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__8
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__8
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__8
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__8 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__8 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(\out_data_reg[0]_0 ),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__8 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__8 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__8 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__8_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__8 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__8 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__8 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__8 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__8 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__8 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__8 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__8 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__8 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__8 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__8 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__8 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(\out_data_reg[0]_0 ),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__8_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__8_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__8 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__8_n_0 ,\NLW_buffer_out_reg[0]_i_1__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__8_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__8_n_4 ,\buffer_out_reg[0]_i_1__8_n_5 ,\buffer_out_reg[0]_i_1__8_n_6 ,\buffer_out_reg[0]_i_1__8_n_7 }),
        .S({\buffer_out[0]_i_3__8_n_0 ,\buffer_out[0]_i_4__8_n_0 ,\buffer_out[0]_i_5__8_n_0 ,\buffer_out[0]_i_6__8_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__8_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__8_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__8_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__8 
       (.CI(\buffer_out_reg[8]_i_1__8_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__8_n_4 ,\buffer_out_reg[12]_i_1__8_n_5 ,\buffer_out_reg[12]_i_1__8_n_6 ,\buffer_out_reg[12]_i_1__8_n_7 }),
        .S({\buffer_out[12]_i_2__8_n_0 ,\buffer_out[12]_i_3__8_n_0 ,\buffer_out[12]_i_4__8_n_0 ,\buffer_out[12]_i_5__8_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__8_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__8_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__8_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__8_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__8_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__8_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__8_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__8 
       (.CI(\buffer_out_reg[0]_i_1__8_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__8_n_0 ,\NLW_buffer_out_reg[4]_i_1__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__8_n_4 ,\buffer_out_reg[4]_i_1__8_n_5 ,\buffer_out_reg[4]_i_1__8_n_6 ,\buffer_out_reg[4]_i_1__8_n_7 }),
        .S({\buffer_out[4]_i_2__8_n_0 ,\buffer_out[4]_i_3__8_n_0 ,\buffer_out[4]_i_4__8_n_0 ,\buffer_out[4]_i_5__8_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__8_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__8_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__8_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__8_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[15]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__8 
       (.CI(\buffer_out_reg[4]_i_1__8_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__8_n_0 ,\NLW_buffer_out_reg[8]_i_1__8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__8_n_4 ,\buffer_out_reg[8]_i_1__8_n_5 ,\buffer_out_reg[8]_i_1__8_n_6 ,\buffer_out_reg[8]_i_1__8_n_7 }),
        .S({\buffer_out[8]_i_2__8_n_0 ,\buffer_out[8]_i_3__8_n_0 ,\buffer_out[8]_i_4__8_n_0 ,\buffer_out[8]_i_5__8_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__8_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\out_a_reg[7]_0 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\out_a_reg[7]_0 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\out_a_reg[7]_0 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\out_a_reg[7]_0 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\out_a_reg[7]_0 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\out_a_reg[7]_0 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\out_a_reg[7]_0 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\out_a_reg[7]_0 [7]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__5 
       (.I0(buffer_out_reg[0]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__5 
       (.I0(buffer_out_reg[10]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__5 
       (.I0(buffer_out_reg[11]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__5 
       (.I0(buffer_out_reg[12]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__5 
       (.I0(buffer_out_reg[13]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__5 
       (.I0(buffer_out_reg[14]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__5 
       (.I0(buffer_out_reg[15]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__5 
       (.I0(buffer_out_reg[1]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__5 
       (.I0(buffer_out_reg[2]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__5 
       (.I0(buffer_out_reg[3]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__5 
       (.I0(buffer_out_reg[4]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__5 
       (.I0(buffer_out_reg[5]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__5 
       (.I0(buffer_out_reg[6]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__5 
       (.I0(buffer_out_reg[7]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__5 
       (.I0(buffer_out_reg[8]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__5 
       (.I0(buffer_out_reg[9]),
        .I1(\out_data_reg[0]_0 ),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__5_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(\out_data_reg[0]_0 ),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module pe_9
   (\out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    \out_b_reg[7]_0 ,
    \out_a_reg[4]_0 ,
    Q,
    \out_a_reg[4]_1 ,
    \out_a_reg[6]_0 ,
    \out_a_reg[5]_0 ,
    \out_a_reg[2]_0 ,
    \out_a_reg[1]_0 ,
    \out_a_reg[4]_2 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[6]_1 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[2]_1 ,
    \out_a_reg[3]_0 ,
    \out_b_reg[6]_0 ,
    \out_a_reg[4]_3 ,
    \out_a_reg[7]_0 ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[1]_0 ,
    \out_b_reg[1]_1 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[4]_2 ,
    \out_b_reg[4]_3 ,
    \out_b_reg[7]_2 ,
    \out_b_reg[6]_1 ,
    \out_b_reg[6]_2 ,
    \out_b_reg[6]_3 ,
    \out_b_reg[6]_4 ,
    \out_b_reg[6]_5 ,
    \out_b_reg[7]_3 ,
    \out_b_reg[6]_6 ,
    \out_b_reg[2]_1 ,
    \out_a_reg[6]_2 ,
    \out_b_reg[5]_1 ,
    \out_a_reg[6]_3 ,
    \out_a_reg[7]_1 ,
    \out_b_reg[0]_0 ,
    \out_b_reg[0]_1 ,
    \out_b_reg[1]_2 ,
    \out_b_reg[0]_2 ,
    \out_b_reg[4]_4 ,
    \out_b_reg[3]_0 ,
    \out_b_reg[4]_5 ,
    \out_b_reg[3]_1 ,
    out_valid_reg_0,
    \out_data_reg[15]_0 ,
    E,
    in_reg_0,
    clkA,
    \buffer_out_reg[0]_0 ,
    DI,
    S,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__9_0,
    buffer_out0__60_carry__0_i_10__9_1,
    \buffer_out[0]_i_3__9_0 ,
    \buffer_out[0]_i_3__9_1 ,
    buffer_out0__60_carry__0_i_7__9_0,
    buffer_out0__60_carry__0_i_7__9_1,
    buffer_out0__60_carry__1_i_3__9,
    buffer_out0__60_carry__1_i_3__9_0,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2__9_0 ,
    \out_a_reg[7]_2 ,
    \out_b_reg[7]_4 ,
    buffer_out0__60_carry__1_0,
    buffer_out0__60_carry__1_i_1__10_0,
    O,
    buffer_out0__60_carry__1_i_5__10_0,
    CO,
    buffer_out0__60_carry__1_i_13__13,
    buffer_out0__60_carry__1_i_7__13,
    buffer_out0__60_carry__1_i_7__13_0,
    out_valid_reg_1,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__30_carry__0_0,
    buffer_out0__30_carry__0_1,
    D);
  output [0:0]\out_b_reg[4]_0 ;
  output [1:0]\out_b_reg[4]_1 ;
  output \out_b_reg[7]_0 ;
  output [1:0]\out_a_reg[4]_0 ;
  output [7:0]Q;
  output \out_a_reg[4]_1 ;
  output [0:0]\out_a_reg[6]_0 ;
  output \out_a_reg[5]_0 ;
  output [2:0]\out_a_reg[2]_0 ;
  output [0:0]\out_a_reg[1]_0 ;
  output [1:0]\out_a_reg[4]_2 ;
  output \out_a_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_1 ;
  output \out_a_reg[5]_2 ;
  output [2:0]\out_a_reg[2]_1 ;
  output [1:0]\out_a_reg[3]_0 ;
  output [1:0]\out_b_reg[6]_0 ;
  output \out_a_reg[4]_3 ;
  output [0:0]\out_a_reg[7]_0 ;
  output \out_b_reg[2]_0 ;
  output [7:0]\out_b_reg[7]_1 ;
  output [1:0]\out_b_reg[1]_0 ;
  output [0:0]\out_b_reg[1]_1 ;
  output \out_b_reg[5]_0 ;
  output [1:0]\out_b_reg[4]_2 ;
  output [0:0]\out_b_reg[4]_3 ;
  output \out_b_reg[7]_2 ;
  output \out_b_reg[6]_1 ;
  output \out_b_reg[6]_2 ;
  output \out_b_reg[6]_3 ;
  output [0:0]\out_b_reg[6]_4 ;
  output \out_b_reg[6]_5 ;
  output \out_b_reg[7]_3 ;
  output \out_b_reg[6]_6 ;
  output [1:0]\out_b_reg[2]_1 ;
  output [0:0]\out_a_reg[6]_2 ;
  output [1:0]\out_b_reg[5]_1 ;
  output [0:0]\out_a_reg[6]_3 ;
  output [2:0]\out_a_reg[7]_1 ;
  output [1:0]\out_b_reg[0]_0 ;
  output [0:0]\out_b_reg[0]_1 ;
  output [1:0]\out_b_reg[1]_2 ;
  output [0:0]\out_b_reg[0]_2 ;
  output [0:0]\out_b_reg[4]_4 ;
  output [0:0]\out_b_reg[3]_0 ;
  output [1:0]\out_b_reg[4]_5 ;
  output [0:0]\out_b_reg[3]_1 ;
  output out_valid_reg_0;
  output [15:0]\out_data_reg[15]_0 ;
  input [0:0]E;
  input in_reg_0;
  input clkA;
  input \buffer_out_reg[0]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]buffer_out0__60_carry_0;
  input [3:0]buffer_out0__60_carry_1;
  input [1:0]buffer_out0__60_carry__0_i_10__9_0;
  input [1:0]buffer_out0__60_carry__0_i_10__9_1;
  input [2:0]\buffer_out[0]_i_3__9_0 ;
  input [3:0]\buffer_out[0]_i_3__9_1 ;
  input [3:0]buffer_out0__60_carry__0_i_7__9_0;
  input [3:0]buffer_out0__60_carry__0_i_7__9_1;
  input [1:0]buffer_out0__60_carry__1_i_3__9;
  input [1:0]buffer_out0__60_carry__1_i_3__9_0;
  input [2:0]\buffer_out_reg[15]_0 ;
  input [2:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2__9_0 ;
  input [7:0]\out_a_reg[7]_2 ;
  input [7:0]\out_b_reg[7]_4 ;
  input buffer_out0__60_carry__1_0;
  input [7:0]buffer_out0__60_carry__1_i_1__10_0;
  input [1:0]O;
  input buffer_out0__60_carry__1_i_5__10_0;
  input [0:0]CO;
  input [7:0]buffer_out0__60_carry__1_i_13__13;
  input [0:0]buffer_out0__60_carry__1_i_7__13;
  input buffer_out0__60_carry__1_i_7__13_0;
  input out_valid_reg_1;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input [0:0]buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__30_carry__0_1;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire \buffer_in_reg_n_0_[0] ;
  wire \buffer_in_reg_n_0_[10] ;
  wire \buffer_in_reg_n_0_[11] ;
  wire \buffer_in_reg_n_0_[12] ;
  wire \buffer_in_reg_n_0_[13] ;
  wire \buffer_in_reg_n_0_[14] ;
  wire \buffer_in_reg_n_0_[15] ;
  wire \buffer_in_reg_n_0_[1] ;
  wire \buffer_in_reg_n_0_[2] ;
  wire \buffer_in_reg_n_0_[3] ;
  wire \buffer_in_reg_n_0_[4] ;
  wire \buffer_in_reg_n_0_[5] ;
  wire \buffer_in_reg_n_0_[6] ;
  wire \buffer_in_reg_n_0_[7] ;
  wire \buffer_in_reg_n_0_[8] ;
  wire \buffer_in_reg_n_0_[9] ;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_i_10__10_n_0;
  wire buffer_out0__0_carry__0_i_12__13_n_0;
  wire buffer_out0__0_carry__0_i_13__10_n_0;
  wire buffer_out0__0_carry__0_n_0;
  wire buffer_out0__0_carry__0_n_4;
  wire buffer_out0__0_carry__0_n_5;
  wire buffer_out0__0_carry__0_n_6;
  wire buffer_out0__0_carry__0_n_7;
  wire buffer_out0__0_carry__1_n_1;
  wire buffer_out0__0_carry__1_n_6;
  wire buffer_out0__0_carry__1_n_7;
  wire buffer_out0__0_carry_n_0;
  wire buffer_out0__0_carry_n_4;
  wire buffer_out0__0_carry_n_5;
  wire buffer_out0__0_carry_n_6;
  wire buffer_out0__0_carry_n_7;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_i_10__10_n_0;
  wire buffer_out0__30_carry__0_i_11__13_n_0;
  wire buffer_out0__30_carry__0_i_13__10_n_0;
  wire buffer_out0__30_carry__0_n_0;
  wire buffer_out0__30_carry__0_n_4;
  wire buffer_out0__30_carry__0_n_5;
  wire buffer_out0__30_carry__0_n_6;
  wire buffer_out0__30_carry__0_n_7;
  wire buffer_out0__30_carry_n_0;
  wire buffer_out0__30_carry_n_4;
  wire buffer_out0__30_carry_n_5;
  wire buffer_out0__30_carry_n_6;
  wire buffer_out0__30_carry_n_7;
  wire [3:0]buffer_out0__60_carry_0;
  wire [3:0]buffer_out0__60_carry_1;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__0_i_10__9_0;
  wire [1:0]buffer_out0__60_carry__0_i_10__9_1;
  wire buffer_out0__60_carry__0_i_10__9_n_0;
  wire buffer_out0__60_carry__0_i_11__9_n_0;
  wire buffer_out0__60_carry__0_i_14__9_n_0;
  wire buffer_out0__60_carry__0_i_15__9_n_0;
  wire buffer_out0__60_carry__0_i_16__9_n_0;
  wire buffer_out0__60_carry__0_i_1__9_n_0;
  wire buffer_out0__60_carry__0_i_2__9_n_0;
  wire buffer_out0__60_carry__0_i_3__9_n_0;
  wire buffer_out0__60_carry__0_i_4__9_n_0;
  wire buffer_out0__60_carry__0_i_5__9_n_0;
  wire buffer_out0__60_carry__0_i_6__9_n_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__9_0;
  wire [3:0]buffer_out0__60_carry__0_i_7__9_1;
  wire buffer_out0__60_carry__0_i_7__9_n_0;
  wire buffer_out0__60_carry__0_i_8__9_n_0;
  wire buffer_out0__60_carry__0_i_9__9_n_0;
  wire buffer_out0__60_carry__0_n_0;
  wire buffer_out0__60_carry__0_n_4;
  wire buffer_out0__60_carry__0_n_5;
  wire buffer_out0__60_carry__0_n_6;
  wire buffer_out0__60_carry__0_n_7;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire [0:0]buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire buffer_out0__60_carry__1_i_10__10_n_0;
  wire buffer_out0__60_carry__1_i_12__10_n_0;
  wire buffer_out0__60_carry__1_i_13__10_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_13__13;
  wire buffer_out0__60_carry__1_i_15__10_n_0;
  wire buffer_out0__60_carry__1_i_16__10_n_0;
  wire [7:0]buffer_out0__60_carry__1_i_1__10_0;
  wire [1:0]buffer_out0__60_carry__1_i_3__9;
  wire [1:0]buffer_out0__60_carry__1_i_3__9_0;
  wire buffer_out0__60_carry__1_i_4__9_n_0;
  wire buffer_out0__60_carry__1_i_5__10_0;
  wire [0:0]buffer_out0__60_carry__1_i_7__13;
  wire buffer_out0__60_carry__1_i_7__13_0;
  wire buffer_out0__60_carry__1_i_8__9_n_0;
  wire buffer_out0__60_carry__1_i_9__10_n_0;
  wire buffer_out0__60_carry__1_n_0;
  wire buffer_out0__60_carry__1_n_4;
  wire buffer_out0__60_carry__1_n_5;
  wire buffer_out0__60_carry__1_n_6;
  wire buffer_out0__60_carry__1_n_7;
  wire buffer_out0__60_carry__2_n_7;
  wire buffer_out0__60_carry_i_1__9_n_0;
  wire buffer_out0__60_carry_i_2__9_n_0;
  wire buffer_out0__60_carry_i_3__9_n_0;
  wire buffer_out0__60_carry_i_4__9_n_0;
  wire buffer_out0__60_carry_i_5__9_n_0;
  wire buffer_out0__60_carry_n_0;
  wire buffer_out0__60_carry_n_4;
  wire buffer_out0__60_carry_n_5;
  wire buffer_out0__60_carry_n_6;
  wire \buffer_out[0]_i_2__9_n_0 ;
  wire [2:0]\buffer_out[0]_i_3__9_0 ;
  wire [3:0]\buffer_out[0]_i_3__9_1 ;
  wire \buffer_out[0]_i_3__9_n_0 ;
  wire \buffer_out[0]_i_4__9_n_0 ;
  wire \buffer_out[0]_i_5__9_n_0 ;
  wire \buffer_out[0]_i_6__9_n_0 ;
  wire [0:0]\buffer_out[12]_i_2__9_0 ;
  wire \buffer_out[12]_i_2__9_n_0 ;
  wire \buffer_out[12]_i_3__9_n_0 ;
  wire \buffer_out[12]_i_4__9_n_0 ;
  wire \buffer_out[12]_i_5__9_n_0 ;
  wire \buffer_out[4]_i_2__9_n_0 ;
  wire \buffer_out[4]_i_3__9_n_0 ;
  wire \buffer_out[4]_i_4__9_n_0 ;
  wire \buffer_out[4]_i_5__9_n_0 ;
  wire \buffer_out[8]_i_2__9_n_0 ;
  wire \buffer_out[8]_i_3__9_n_0 ;
  wire \buffer_out[8]_i_4__9_n_0 ;
  wire \buffer_out[8]_i_5__9_n_0 ;
  wire [15:0]buffer_out_reg;
  wire \buffer_out_reg[0]_0 ;
  wire \buffer_out_reg[0]_i_1__9_n_0 ;
  wire \buffer_out_reg[0]_i_1__9_n_4 ;
  wire \buffer_out_reg[0]_i_1__9_n_5 ;
  wire \buffer_out_reg[0]_i_1__9_n_6 ;
  wire \buffer_out_reg[0]_i_1__9_n_7 ;
  wire \buffer_out_reg[12]_i_1__9_n_4 ;
  wire \buffer_out_reg[12]_i_1__9_n_5 ;
  wire \buffer_out_reg[12]_i_1__9_n_6 ;
  wire \buffer_out_reg[12]_i_1__9_n_7 ;
  wire [2:0]\buffer_out_reg[15]_0 ;
  wire [2:0]\buffer_out_reg[15]_1 ;
  wire \buffer_out_reg[4]_i_1__9_n_0 ;
  wire \buffer_out_reg[4]_i_1__9_n_4 ;
  wire \buffer_out_reg[4]_i_1__9_n_5 ;
  wire \buffer_out_reg[4]_i_1__9_n_6 ;
  wire \buffer_out_reg[4]_i_1__9_n_7 ;
  wire \buffer_out_reg[8]_i_1__9_n_0 ;
  wire \buffer_out_reg[8]_i_1__9_n_4 ;
  wire \buffer_out_reg[8]_i_1__9_n_5 ;
  wire \buffer_out_reg[8]_i_1__9_n_6 ;
  wire \buffer_out_reg[8]_i_1__9_n_7 ;
  wire clkA;
  wire in_reg_0;
  wire in_reg_n_0;
  wire [0:0]\out_a_reg[1]_0 ;
  wire [2:0]\out_a_reg[2]_0 ;
  wire [2:0]\out_a_reg[2]_1 ;
  wire [1:0]\out_a_reg[3]_0 ;
  wire [1:0]\out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire [1:0]\out_a_reg[4]_2 ;
  wire \out_a_reg[4]_3 ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire [0:0]\out_a_reg[6]_0 ;
  wire [0:0]\out_a_reg[6]_1 ;
  wire [0:0]\out_a_reg[6]_2 ;
  wire [0:0]\out_a_reg[6]_3 ;
  wire [0:0]\out_a_reg[7]_0 ;
  wire [2:0]\out_a_reg[7]_1 ;
  wire [7:0]\out_a_reg[7]_2 ;
  wire [1:0]\out_b_reg[0]_0 ;
  wire [0:0]\out_b_reg[0]_1 ;
  wire [0:0]\out_b_reg[0]_2 ;
  wire [1:0]\out_b_reg[1]_0 ;
  wire [0:0]\out_b_reg[1]_1 ;
  wire [1:0]\out_b_reg[1]_2 ;
  wire \out_b_reg[2]_0 ;
  wire [1:0]\out_b_reg[2]_1 ;
  wire [0:0]\out_b_reg[3]_0 ;
  wire [0:0]\out_b_reg[3]_1 ;
  wire [0:0]\out_b_reg[4]_0 ;
  wire [1:0]\out_b_reg[4]_1 ;
  wire [1:0]\out_b_reg[4]_2 ;
  wire [0:0]\out_b_reg[4]_3 ;
  wire [0:0]\out_b_reg[4]_4 ;
  wire [1:0]\out_b_reg[4]_5 ;
  wire \out_b_reg[5]_0 ;
  wire [1:0]\out_b_reg[5]_1 ;
  wire [1:0]\out_b_reg[6]_0 ;
  wire \out_b_reg[6]_1 ;
  wire \out_b_reg[6]_2 ;
  wire \out_b_reg[6]_3 ;
  wire [0:0]\out_b_reg[6]_4 ;
  wire \out_b_reg[6]_5 ;
  wire \out_b_reg[6]_6 ;
  wire \out_b_reg[7]_0 ;
  wire [7:0]\out_b_reg[7]_1 ;
  wire \out_b_reg[7]_2 ;
  wire \out_b_reg[7]_3 ;
  wire [7:0]\out_b_reg[7]_4 ;
  wire \out_data[0]_i_1__6_n_0 ;
  wire \out_data[10]_i_1__6_n_0 ;
  wire \out_data[11]_i_1__6_n_0 ;
  wire \out_data[12]_i_1__6_n_0 ;
  wire \out_data[13]_i_1__6_n_0 ;
  wire \out_data[14]_i_1__6_n_0 ;
  wire \out_data[15]_i_1__6_n_0 ;
  wire \out_data[1]_i_1__6_n_0 ;
  wire \out_data[2]_i_1__6_n_0 ;
  wire \out_data[3]_i_1__6_n_0 ;
  wire \out_data[4]_i_1__6_n_0 ;
  wire \out_data[5]_i_1__6_n_0 ;
  wire \out_data[6]_i_1__6_n_0 ;
  wire \out_data[7]_i_1__6_n_0 ;
  wire \out_data[8]_i_1__6_n_0 ;
  wire \out_data[9]_i_1__6_n_0 ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire out_valid_i_1_n_0;
  wire out_valid_reg_0;
  wire out_valid_reg_1;
  wire [2:0]NLW_buffer_out0__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_buffer_out0__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_buffer_out0__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_buffer_out0__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_buffer_out0__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_buffer_out0__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_buffer_out_reg[0]_i_1__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_buffer_out_reg[12]_i_1__9_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[4]_i_1__9_CO_UNCONNECTED ;
  wire [2:0]\NLW_buffer_out_reg[8]_i_1__9_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(D[0]),
        .Q(\buffer_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(D[10]),
        .Q(\buffer_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(D[11]),
        .Q(\buffer_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(D[12]),
        .Q(\buffer_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(D[13]),
        .Q(\buffer_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(D[14]),
        .Q(\buffer_in_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(D[15]),
        .Q(\buffer_in_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(D[1]),
        .Q(\buffer_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(D[2]),
        .Q(\buffer_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(D[3]),
        .Q(\buffer_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(D[4]),
        .Q(\buffer_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(D[5]),
        .Q(\buffer_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(D[6]),
        .Q(\buffer_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(D[7]),
        .Q(\buffer_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(D[8]),
        .Q(\buffer_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_in_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(D[9]),
        .Q(\buffer_in_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__0_carry
       (.CI(1'b0),
        .CO({buffer_out0__0_carry_n_0,NLW_buffer_out0__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({buffer_out0__0_carry_n_4,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .S(S));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__0
       (.CI(buffer_out0__0_carry_n_0),
        .CO({buffer_out0__0_carry__0_n_0,NLW_buffer_out0__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry_0),
        .O({buffer_out0__0_carry__0_n_4,buffer_out0__0_carry__0_n_5,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7}),
        .S(buffer_out0__60_carry_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_10__10
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[1]),
        .O(buffer_out0__0_carry__0_i_10__10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_11__10
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_a_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry__0_i_12__13
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__13[5]),
        .I2(buffer_out0__60_carry__1_i_13__13[4]),
        .I3(\out_b_reg[7]_1 [1]),
        .I4(buffer_out0__60_carry__1_i_13__13[3]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(buffer_out0__0_carry__0_i_12__13_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_13__10
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[1]),
        .O(buffer_out0__0_carry__0_i_13__10_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_1__13
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__13[5]),
        .I2(buffer_out0__60_carry__1_i_13__13[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__13[4]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    buffer_out0__0_carry__0_i_2__10
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[2]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_a_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_3__13
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__13[3]),
        .I2(buffer_out0__60_carry__1_i_13__13[4]),
        .I3(\out_b_reg[7]_1 [0]),
        .I4(buffer_out0__60_carry__1_i_13__13[2]),
        .I5(\out_b_reg[7]_1 [2]),
        .O(\out_b_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__0_i_4__10
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_a_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_5__13
       (.I0(\out_b_reg[1]_0 [1]),
        .I1(\out_b_reg[7]_1 [1]),
        .I2(buffer_out0__60_carry__1_i_13__13[6]),
        .I3(buffer_out0__0_carry__0_1),
        .I4(buffer_out0__60_carry__1_i_13__13[7]),
        .I5(\out_b_reg[7]_1 [0]),
        .O(\out_b_reg[1]_2 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_6__10
       (.I0(\out_a_reg[4]_0 [1]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[2]),
        .I2(Q[4]),
        .I3(buffer_out0__0_carry__0_i_10__10_n_0),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_b_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__0_carry__0_i_7__13
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__13[2]),
        .I2(buffer_out0__0_carry__0_0),
        .I3(buffer_out0__60_carry__1_i_13__13[3]),
        .I4(\out_b_reg[7]_1 [1]),
        .I5(buffer_out0__0_carry__0_i_12__13_n_0),
        .O(\out_b_reg[1]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__0_carry__0_i_8__10
       (.I0(\out_a_reg[4]_0 [0]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[2]),
        .I2(Q[2]),
        .I3(buffer_out0__0_carry__0_i_13__10_n_0),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_b_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry__0_i_9__10
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[2]),
        .O(\out_a_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__0_carry__1
       (.CI(buffer_out0__0_carry__0_n_0),
        .CO({NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[3],buffer_out0__0_carry__1_n_1,NLW_buffer_out0__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__0_i_10__9_0}),
        .O({NLW_buffer_out0__0_carry__1_O_UNCONNECTED[3:2],buffer_out0__0_carry__1_n_6,buffer_out0__0_carry__1_n_7}),
        .S({1'b0,1'b1,buffer_out0__60_carry__0_i_10__9_1}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__0_carry__1_i_1__13
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__13[7]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__13[6]),
        .O(\out_b_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__0_carry__1_i_2__10
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[1]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[2]),
        .I4(Q[7]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_a_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__0_carry__1_i_3__10
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[1]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[2]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__0_carry__1_i_4__13
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__13[5]),
        .I2(buffer_out0__60_carry__1_i_13__13[6]),
        .I3(\out_b_reg[7]_1 [2]),
        .I4(buffer_out0__60_carry__1_i_13__13[7]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_1__13
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__13[3]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__13[1]),
        .I4(buffer_out0__60_carry__1_i_13__13[2]),
        .I5(\out_b_reg[7]_1 [1]),
        .O(\out_b_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_2__13
       (.I0(\out_b_reg[7]_1 [1]),
        .I1(buffer_out0__60_carry__1_i_13__13[1]),
        .I2(\out_b_reg[7]_1 [2]),
        .I3(buffer_out0__60_carry__1_i_13__13[0]),
        .O(\out_b_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_3__10
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_a_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__0_carry_i_4__10
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[0]),
        .I3(buffer_out0__0_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[1]),
        .O(\out_a_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__0_carry_i_5__10
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[2]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[1]),
        .I4(buffer_out0__60_carry__1_i_1__10_0[0]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__0_carry_i_6__13
       (.I0(\out_b_reg[7]_1 [0]),
        .I1(buffer_out0__60_carry__1_i_13__13[1]),
        .I2(\out_b_reg[7]_1 [1]),
        .I3(buffer_out0__60_carry__1_i_13__13[0]),
        .O(\out_b_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__0_carry_i_7__10
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[0]),
        .O(\out_a_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__0_carry_i_8__13
       (.I0(\out_b_reg[7]_1 [2]),
        .I1(buffer_out0__60_carry__1_i_13__13[1]),
        .O(\out_b_reg[2]_0 ));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 buffer_out0__30_carry
       (.CI(1'b0),
        .CO({buffer_out0__30_carry_n_0,NLW_buffer_out0__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_3__9_0 ,1'b0}),
        .O({buffer_out0__30_carry_n_4,buffer_out0__30_carry_n_5,buffer_out0__30_carry_n_6,buffer_out0__30_carry_n_7}),
        .S(\buffer_out[0]_i_3__9_1 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__0
       (.CI(buffer_out0__30_carry_n_0),
        .CO({buffer_out0__30_carry__0_n_0,NLW_buffer_out0__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(buffer_out0__60_carry__0_i_7__9_0),
        .O({buffer_out0__30_carry__0_n_4,buffer_out0__30_carry__0_n_5,buffer_out0__30_carry__0_n_6,buffer_out0__30_carry__0_n_7}),
        .S(buffer_out0__60_carry__0_i_7__9_1));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_10__10
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[4]),
        .O(buffer_out0__30_carry__0_i_10__10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_11__13
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__13[4]),
        .O(buffer_out0__30_carry__0_i_11__13_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry__0_i_12__10
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I2(Q[4]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[4]),
        .I4(Q[3]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[5]),
        .O(\out_a_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_13__10
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[4]),
        .O(buffer_out0__30_carry__0_i_13__10_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_1__13
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__13[5]),
        .I2(buffer_out0__60_carry__1_i_13__13[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__13[4]),
        .O(\out_b_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    buffer_out0__30_carry__0_i_2__10
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_3__13
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__13[3]),
        .I2(\out_b_reg[7]_1 [3]),
        .I3(buffer_out0__60_carry__1_i_13__13[4]),
        .I4(buffer_out0__60_carry__1_i_13__13[2]),
        .I5(\out_b_reg[7]_1 [5]),
        .O(\out_b_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__0_i_4__10
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I3(Q[1]),
        .I4(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I5(Q[3]),
        .O(\out_a_reg[4]_2 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_5__13
       (.I0(\out_b_reg[4]_2 [1]),
        .I1(\out_b_reg[7]_1 [4]),
        .I2(buffer_out0__60_carry__1_i_13__13[6]),
        .I3(buffer_out0__30_carry__0_1),
        .I4(\out_b_reg[7]_1 [3]),
        .I5(buffer_out0__60_carry__1_i_13__13[7]),
        .O(\out_b_reg[4]_5 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_6__10
       (.I0(\out_a_reg[4]_2 [1]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I2(Q[4]),
        .I3(buffer_out0__30_carry__0_i_10__10_n_0),
        .I4(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I5(Q[6]),
        .O(\out_b_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h70F7F7F78F080808)) 
    buffer_out0__30_carry__0_i_7__13
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__13[2]),
        .I2(buffer_out0__30_carry__0_i_11__13_n_0),
        .I3(buffer_out0__60_carry__1_i_13__13[3]),
        .I4(\out_b_reg[7]_1 [4]),
        .I5(buffer_out0__30_carry__0_0),
        .O(\out_b_reg[4]_5 [0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    buffer_out0__30_carry__0_i_8__10
       (.I0(\out_a_reg[4]_2 [0]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I2(Q[2]),
        .I3(buffer_out0__30_carry__0_i_13__10_n_0),
        .I4(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I5(Q[4]),
        .O(\out_b_reg[5]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry__0_i_9__10
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[5]),
        .O(\out_a_reg[5]_2 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__30_carry__1
       (.CI(buffer_out0__30_carry__0_n_0),
        .CO({NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[3],\out_b_reg[4]_0 ,NLW_buffer_out0__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buffer_out0__60_carry__1_i_3__9}),
        .O({NLW_buffer_out0__30_carry__1_O_UNCONNECTED[3:2],\out_b_reg[4]_1 }),
        .S({1'b0,1'b1,buffer_out0__60_carry__1_i_3__9_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__30_carry__1_i_1__13
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__13[7]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__13[6]),
        .O(\out_b_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    buffer_out0__30_carry__1_i_2__10
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[4]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I4(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I5(Q[7]),
        .O(\out_a_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    buffer_out0__30_carry__1_i_3__10
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[4]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I3(Q[7]),
        .O(\out_a_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    buffer_out0__30_carry__1_i_4__13
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__13[5]),
        .I2(buffer_out0__60_carry__1_i_13__13[6]),
        .I3(\out_b_reg[7]_1 [5]),
        .I4(buffer_out0__60_carry__1_i_13__13[7]),
        .I5(\out_b_reg[7]_1 [4]),
        .O(\out_b_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_1__10
       (.I0(Q[3]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[4]),
        .O(\out_a_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_2__13
       (.I0(\out_b_reg[7]_1 [4]),
        .I1(buffer_out0__60_carry__1_i_13__13[1]),
        .I2(\out_b_reg[7]_1 [5]),
        .I3(buffer_out0__60_carry__1_i_13__13[0]),
        .O(\out_b_reg[4]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_3__10
       (.I0(Q[1]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[3]),
        .O(\out_a_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h6A6A6A95C03FC03F)) 
    buffer_out0__30_carry_i_4__10
       (.I0(Q[2]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I2(Q[3]),
        .I3(buffer_out0__30_carry_0),
        .I4(Q[0]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[4]),
        .O(\out_a_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    buffer_out0__30_carry_i_5__10
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[5]),
        .I2(Q[1]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[4]),
        .I4(buffer_out0__60_carry__1_i_1__10_0[3]),
        .I5(Q[2]),
        .O(\out_a_reg[2]_1 [1]));
  LUT4 #(
    .INIT(16'h7888)) 
    buffer_out0__30_carry_i_6__13
       (.I0(\out_b_reg[7]_1 [3]),
        .I1(buffer_out0__60_carry__1_i_13__13[1]),
        .I2(\out_b_reg[7]_1 [4]),
        .I3(buffer_out0__60_carry__1_i_13__13[0]),
        .O(\out_b_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    buffer_out0__30_carry_i_7__10
       (.I0(Q[0]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[3]),
        .O(\out_a_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__30_carry_i_8__13
       (.I0(\out_b_reg[7]_1 [5]),
        .I1(buffer_out0__60_carry__1_i_13__13[1]),
        .O(\out_b_reg[5]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry
       (.CI(1'b0),
        .CO({buffer_out0__60_carry_n_0,NLW_buffer_out0__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry_i_1__9_n_0,buffer_out0__0_carry__0_n_6,buffer_out0__0_carry__0_n_7,buffer_out0__0_carry_n_4}),
        .O({buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6,NLW_buffer_out0__60_carry_O_UNCONNECTED[0]}),
        .S({buffer_out0__60_carry_i_2__9_n_0,buffer_out0__60_carry_i_3__9_n_0,buffer_out0__60_carry_i_4__9_n_0,buffer_out0__60_carry_i_5__9_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__0
       (.CI(buffer_out0__60_carry_n_0),
        .CO({buffer_out0__60_carry__0_n_0,NLW_buffer_out0__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_i_1__9_n_0,buffer_out0__60_carry__0_i_2__9_n_0,buffer_out0__60_carry__0_i_3__9_n_0,buffer_out0__60_carry__0_i_4__9_n_0}),
        .O({buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6,buffer_out0__60_carry__0_n_7}),
        .S({buffer_out0__60_carry__0_i_5__9_n_0,buffer_out0__60_carry__0_i_6__9_n_0,buffer_out0__60_carry__0_i_7__9_n_0,buffer_out0__60_carry__0_i_8__9_n_0}));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_10__9
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(\out_a_reg[7]_2 [1]),
        .I2(buffer_out0__30_carry__0_n_6),
        .I3(buffer_out0__0_carry__1_n_7),
        .O(buffer_out0__60_carry__0_i_10__9_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_11__9
       (.I0(buffer_out0__30_carry__0_n_6),
        .I1(buffer_out0__0_carry__1_n_7),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_11__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_12__13
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__13[3]),
        .O(\out_b_reg[6]_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_13__13
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__13[4]),
        .O(\out_b_reg[6]_3 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_14__9
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(\out_a_reg[7]_2 [2]),
        .I2(buffer_out0__30_carry__0_n_5),
        .I3(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__0_i_14__9_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_15__9
       (.I0(buffer_out0__30_carry__0_n_4),
        .I1(buffer_out0__0_carry__1_n_1),
        .I2(\out_a_reg[7]_2 [3]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_15__9_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__0_i_16__9
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_16__9_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_17__13
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__13[2]),
        .O(\out_b_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__0_i_18__13
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__13[0]),
        .O(\out_b_reg[7]_2 ));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__0_i_1__9
       (.I0(\out_b_reg[7]_4 [6]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__60_carry__0_i_9__9_n_0),
        .I3(buffer_out0__60_carry__0_i_10__9_n_0),
        .O(buffer_out0__60_carry__0_i_1__9_n_0));
  LUT6 #(
    .INIT(64'hE888888800000000)) 
    buffer_out0__60_carry__0_i_2__9
       (.I0(\out_a_reg[7]_2 [2]),
        .I1(buffer_out0__60_carry__0_i_11__9_n_0),
        .I2(buffer_out0__0_carry__0_n_5),
        .I3(buffer_out0__30_carry_n_4),
        .I4(\out_a_reg[7]_2 [1]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h95556AAAAAAAAAAA)) 
    buffer_out0__60_carry__0_i_3__9
       (.I0(buffer_out0__60_carry__0_i_11__9_n_0),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(buffer_out0__30_carry_n_4),
        .I3(\out_a_reg[7]_2 [1]),
        .I4(\out_a_reg[7]_2 [2]),
        .I5(\out_b_reg[7]_4 [6]),
        .O(buffer_out0__60_carry__0_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_4__9
       (.I0(buffer_out0__30_carry__0_n_7),
        .I1(buffer_out0__0_carry__0_n_4),
        .I2(\out_a_reg[7]_2 [0]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_4__9_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_5__9
       (.I0(buffer_out0__60_carry__0_i_10__9_n_0),
        .I1(buffer_out0__60_carry__0_i_9__9_n_0),
        .I2(buffer_out0__60_carry__0_2),
        .I3(buffer_out0__60_carry__1_0),
        .I4(buffer_out0__60_carry__0_i_14__9_n_0),
        .I5(buffer_out0__60_carry__0_i_15__9_n_0),
        .O(buffer_out0__60_carry__0_i_5__9_n_0));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__0_i_6__9
       (.I0(buffer_out0__60_carry__0_i_16__9_n_0),
        .I1(buffer_out0__60_carry__0_i_11__9_n_0),
        .I2(buffer_out0__60_carry__0_0),
        .I3(buffer_out0__60_carry__0_2),
        .I4(buffer_out0__60_carry__0_i_10__9_n_0),
        .I5(buffer_out0__60_carry__0_i_9__9_n_0),
        .O(buffer_out0__60_carry__0_i_6__9_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    buffer_out0__60_carry__0_i_7__9
       (.I0(buffer_out0__60_carry__0_0),
        .I1(buffer_out0__60_carry__0_i_16__9_n_0),
        .I2(buffer_out0__60_carry__0_i_11__9_n_0),
        .I3(buffer_out0__0_carry__0_n_4),
        .I4(buffer_out0__30_carry__0_n_7),
        .I5(buffer_out0__60_carry__0_1),
        .O(buffer_out0__60_carry__0_i_7__9_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    buffer_out0__60_carry__0_i_8__9
       (.I0(buffer_out0__60_carry__0_i_4__9_n_0),
        .I1(\out_b_reg[7]_4 [6]),
        .I2(\out_a_reg[7]_2 [1]),
        .I3(buffer_out0__30_carry_n_4),
        .I4(buffer_out0__0_carry__0_n_5),
        .O(buffer_out0__60_carry__0_i_8__9_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry__0_i_9__9
       (.I0(buffer_out0__30_carry__0_n_5),
        .I1(buffer_out0__0_carry__1_n_6),
        .I2(\out_a_reg[7]_2 [2]),
        .I3(\out_b_reg[7]_4 [7]),
        .O(buffer_out0__60_carry__0_i_9__9_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 buffer_out0__60_carry__1
       (.CI(buffer_out0__60_carry__0_n_0),
        .CO({buffer_out0__60_carry__1_n_0,NLW_buffer_out0__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out_reg[15]_0 ,buffer_out0__60_carry__1_i_4__9_n_0}),
        .O({buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6,buffer_out0__60_carry__1_n_7}),
        .S({\buffer_out_reg[15]_1 ,buffer_out0__60_carry__1_i_8__9_n_0}));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_10__10
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_10__10_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    buffer_out0__60_carry__1_i_11__9
       (.I0(\out_b_reg[7]_4 [7]),
        .I1(\out_a_reg[7]_2 [3]),
        .I2(buffer_out0__30_carry__0_n_4),
        .I3(buffer_out0__0_carry__1_n_1),
        .O(\out_b_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    buffer_out0__60_carry__1_i_12__10
       (.I0(O[1]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I3(Q[5]),
        .I4(buffer_out0__60_carry__1_i_1__10_0[6]),
        .O(buffer_out0__60_carry__1_i_12__10_n_0));
  LUT6 #(
    .INIT(64'h008F0F0F8F000000)) 
    buffer_out0__60_carry__1_i_13__10
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(buffer_out0__60_carry__1_i_5__10_0),
        .I3(Q[6]),
        .I4(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I5(CO),
        .O(buffer_out0__60_carry__1_i_13__10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_14__13
       (.I0(\out_b_reg[7]_1 [7]),
        .I1(buffer_out0__60_carry__1_i_13__13[6]),
        .O(\out_b_reg[7]_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_15__10
       (.I0(Q[5]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I2(O[1]),
        .O(buffer_out0__60_carry__1_i_15__10_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    buffer_out0__60_carry__1_i_16__10
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I2(O[0]),
        .O(buffer_out0__60_carry__1_i_16__10_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_17__13
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__13[5]),
        .O(\out_b_reg[6]_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_18__10
       (.I0(Q[4]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I2(O[0]),
        .O(\out_a_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    buffer_out0__60_carry__1_i_19__13
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__13[7]),
        .O(\out_b_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hE888A00088880000)) 
    buffer_out0__60_carry__1_i_1__10
       (.I0(buffer_out0__60_carry__1_i_9__10_n_0),
        .I1(buffer_out0__60_carry__1_i_1__10_0[6]),
        .I2(Q[5]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I4(Q[7]),
        .I5(O[1]),
        .O(\out_b_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hE8A0A0A088000000)) 
    buffer_out0__60_carry__1_i_2__10
       (.I0(buffer_out0__60_carry__1_i_10__10_n_0),
        .I1(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I2(Q[6]),
        .I3(O[0]),
        .I4(Q[4]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[6]),
        .O(\out_b_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h8FFFF88808888000)) 
    buffer_out0__60_carry__1_i_3__13
       (.I0(\out_b_reg[7]_1 [6]),
        .I1(buffer_out0__60_carry__1_i_13__13[5]),
        .I2(buffer_out0__60_carry__1_i_13__13[4]),
        .I3(\out_b_reg[7]_1 [7]),
        .I4(buffer_out0__60_carry__1_i_7__13),
        .I5(buffer_out0__60_carry__1_i_7__13_0),
        .O(\out_b_reg[6]_4 ));
  LUT6 #(
    .INIT(64'hDDDDD444D4444444)) 
    buffer_out0__60_carry__1_i_4__9
       (.I0(buffer_out0__60_carry__1_0),
        .I1(buffer_out0__60_carry__0_i_15__9_n_0),
        .I2(\out_b_reg[7]_4 [7]),
        .I3(\out_a_reg[7]_2 [2]),
        .I4(buffer_out0__30_carry__0_n_5),
        .I5(buffer_out0__0_carry__1_n_6),
        .O(buffer_out0__60_carry__1_i_4__9_n_0));
  LUT6 #(
    .INIT(64'hE11E1E1EEEEEEEEE)) 
    buffer_out0__60_carry__1_i_5__10
       (.I0(buffer_out0__60_carry__1_i_12__10_n_0),
        .I1(buffer_out0__60_carry__1_i_13__10_n_0),
        .I2(Q[7]),
        .I3(CO),
        .I4(Q[6]),
        .I5(buffer_out0__60_carry__1_i_1__10_0[7]),
        .O(\out_a_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    buffer_out0__60_carry__1_i_6__10
       (.I0(\out_b_reg[6]_0 [0]),
        .I1(Q[7]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[6]),
        .I3(CO),
        .I4(buffer_out0__60_carry__1_4),
        .I5(buffer_out0__60_carry__1_i_15__10_n_0),
        .O(\out_a_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'h956A6A95)) 
    buffer_out0__60_carry__1_i_7__10
       (.I0(buffer_out0__60_carry__1_3),
        .I1(Q[6]),
        .I2(buffer_out0__60_carry__1_i_1__10_0[6]),
        .I3(buffer_out0__60_carry__1_i_10__10_n_0),
        .I4(buffer_out0__60_carry__1_i_16__10_n_0),
        .O(\out_a_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    buffer_out0__60_carry__1_i_8__9
       (.I0(buffer_out0__60_carry__0_i_14__9_n_0),
        .I1(buffer_out0__60_carry__0_i_15__9_n_0),
        .I2(buffer_out0__60_carry__1_0),
        .I3(buffer_out0__60_carry__1_1),
        .I4(\out_b_reg[7]_0 ),
        .I5(buffer_out0__60_carry__1_2),
        .O(buffer_out0__60_carry__1_i_8__9_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    buffer_out0__60_carry__1_i_9__10
       (.I0(Q[6]),
        .I1(buffer_out0__60_carry__1_i_1__10_0[7]),
        .I2(CO),
        .O(buffer_out0__60_carry__1_i_9__10_n_0));
  CARRY4 buffer_out0__60_carry__2
       (.CI(buffer_out0__60_carry__1_n_0),
        .CO(NLW_buffer_out0__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_buffer_out0__60_carry__2_O_UNCONNECTED[3:1],buffer_out0__60_carry__2_n_7}),
        .S({1'b0,1'b0,1'b0,\buffer_out[12]_i_2__9_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    buffer_out0__60_carry__2_i_1__10
       (.I0(Q[7]),
        .I1(CO),
        .I2(Q[6]),
        .I3(buffer_out0__60_carry__1_i_1__10_0[7]),
        .O(\out_a_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_1__9
       (.I0(buffer_out0__0_carry__0_n_5),
        .I1(buffer_out0__30_carry_n_4),
        .O(buffer_out0__60_carry_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    buffer_out0__60_carry_i_2__9
       (.I0(buffer_out0__30_carry_n_4),
        .I1(buffer_out0__0_carry__0_n_5),
        .I2(\out_b_reg[7]_4 [6]),
        .I3(\out_a_reg[7]_2 [0]),
        .O(buffer_out0__60_carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_3__9
       (.I0(buffer_out0__0_carry__0_n_6),
        .I1(buffer_out0__30_carry_n_5),
        .O(buffer_out0__60_carry_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_4__9
       (.I0(buffer_out0__0_carry__0_n_7),
        .I1(buffer_out0__30_carry_n_6),
        .O(buffer_out0__60_carry_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buffer_out0__60_carry_i_5__9
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(buffer_out0__60_carry_i_5__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_out[0]_i_2__9 
       (.I0(buffer_out0__0_carry_n_4),
        .I1(buffer_out0__30_carry_n_7),
        .O(\buffer_out[0]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \buffer_out[0]_i_3__9 
       (.I0(buffer_out0__30_carry_n_7),
        .I1(buffer_out0__0_carry_n_4),
        .I2(out_valid_reg_1),
        .I3(buffer_out_reg[3]),
        .O(\buffer_out[0]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_4__9 
       (.I0(buffer_out0__0_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[2]),
        .O(\buffer_out[0]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_5__9 
       (.I0(buffer_out0__0_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[1]),
        .O(\buffer_out[0]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[0]_i_6__9 
       (.I0(buffer_out0__0_carry_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[0]),
        .O(\buffer_out[0]_i_6__9_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \buffer_out[12]_i_2__9 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_1),
        .I2(buffer_out0__60_carry__2_n_7),
        .O(\buffer_out[12]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_3__9 
       (.I0(buffer_out0__60_carry__1_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[14]),
        .O(\buffer_out[12]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_4__9 
       (.I0(buffer_out0__60_carry__1_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[13]),
        .O(\buffer_out[12]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[12]_i_5__9 
       (.I0(buffer_out0__60_carry__1_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[12]),
        .O(\buffer_out[12]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_2__9 
       (.I0(buffer_out0__60_carry__0_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[7]),
        .O(\buffer_out[4]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_3__9 
       (.I0(buffer_out0__60_carry_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[6]),
        .O(\buffer_out[4]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_4__9 
       (.I0(buffer_out0__60_carry_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[5]),
        .O(\buffer_out[4]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[4]_i_5__9 
       (.I0(buffer_out0__60_carry_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[4]),
        .O(\buffer_out[4]_i_5__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_2__9 
       (.I0(buffer_out0__60_carry__1_n_7),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[11]),
        .O(\buffer_out[8]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_3__9 
       (.I0(buffer_out0__60_carry__0_n_4),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[10]),
        .O(\buffer_out[8]_i_3__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_4__9 
       (.I0(buffer_out0__60_carry__0_n_5),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[9]),
        .O(\buffer_out[8]_i_4__9_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \buffer_out[8]_i_5__9 
       (.I0(buffer_out0__60_carry__0_n_6),
        .I1(out_valid_reg_1),
        .I2(buffer_out_reg[8]),
        .O(\buffer_out[8]_i_5__9_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__9_n_7 ),
        .Q(buffer_out_reg[0]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[0]_i_1__9 
       (.CI(1'b0),
        .CO({\buffer_out_reg[0]_i_1__9_n_0 ,\NLW_buffer_out_reg[0]_i_1__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\buffer_out[0]_i_2__9_n_0 ,buffer_out0__0_carry_n_5,buffer_out0__0_carry_n_6,buffer_out0__0_carry_n_7}),
        .O({\buffer_out_reg[0]_i_1__9_n_4 ,\buffer_out_reg[0]_i_1__9_n_5 ,\buffer_out_reg[0]_i_1__9_n_6 ,\buffer_out_reg[0]_i_1__9_n_7 }),
        .S({\buffer_out[0]_i_3__9_n_0 ,\buffer_out[0]_i_4__9_n_0 ,\buffer_out[0]_i_5__9_n_0 ,\buffer_out[0]_i_6__9_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[10] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__9_n_5 ),
        .Q(buffer_out_reg[10]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[11] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__9_n_4 ),
        .Q(buffer_out_reg[11]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[12] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__9_n_7 ),
        .Q(buffer_out_reg[12]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[12]_i_1__9 
       (.CI(\buffer_out_reg[8]_i_1__9_n_0 ),
        .CO(\NLW_buffer_out_reg[12]_i_1__9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_out0__60_carry__1_n_4,buffer_out0__60_carry__1_n_5,buffer_out0__60_carry__1_n_6}),
        .O({\buffer_out_reg[12]_i_1__9_n_4 ,\buffer_out_reg[12]_i_1__9_n_5 ,\buffer_out_reg[12]_i_1__9_n_6 ,\buffer_out_reg[12]_i_1__9_n_7 }),
        .S({\buffer_out[12]_i_2__9_n_0 ,\buffer_out[12]_i_3__9_n_0 ,\buffer_out[12]_i_4__9_n_0 ,\buffer_out[12]_i_5__9_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[13] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__9_n_6 ),
        .Q(buffer_out_reg[13]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[14] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__9_n_5 ),
        .Q(buffer_out_reg[14]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[15] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[12]_i_1__9_n_4 ),
        .Q(buffer_out_reg[15]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__9_n_6 ),
        .Q(buffer_out_reg[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__9_n_5 ),
        .Q(buffer_out_reg[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[0]_i_1__9_n_4 ),
        .Q(buffer_out_reg[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__9_n_7 ),
        .Q(buffer_out_reg[4]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[4]_i_1__9 
       (.CI(\buffer_out_reg[0]_i_1__9_n_0 ),
        .CO({\buffer_out_reg[4]_i_1__9_n_0 ,\NLW_buffer_out_reg[4]_i_1__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__0_n_7,buffer_out0__60_carry_n_4,buffer_out0__60_carry_n_5,buffer_out0__60_carry_n_6}),
        .O({\buffer_out_reg[4]_i_1__9_n_4 ,\buffer_out_reg[4]_i_1__9_n_5 ,\buffer_out_reg[4]_i_1__9_n_6 ,\buffer_out_reg[4]_i_1__9_n_7 }),
        .S({\buffer_out[4]_i_2__9_n_0 ,\buffer_out[4]_i_3__9_n_0 ,\buffer_out[4]_i_4__9_n_0 ,\buffer_out[4]_i_5__9_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__9_n_6 ),
        .Q(buffer_out_reg[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__9_n_5 ),
        .Q(buffer_out_reg[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[4]_i_1__9_n_4 ),
        .Q(buffer_out_reg[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[8] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__9_n_7 ),
        .Q(buffer_out_reg[8]),
        .R(\buffer_out_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \buffer_out_reg[8]_i_1__9 
       (.CI(\buffer_out_reg[4]_i_1__9_n_0 ),
        .CO({\buffer_out_reg[8]_i_1__9_n_0 ,\NLW_buffer_out_reg[8]_i_1__9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({buffer_out0__60_carry__1_n_7,buffer_out0__60_carry__0_n_4,buffer_out0__60_carry__0_n_5,buffer_out0__60_carry__0_n_6}),
        .O({\buffer_out_reg[8]_i_1__9_n_4 ,\buffer_out_reg[8]_i_1__9_n_5 ,\buffer_out_reg[8]_i_1__9_n_6 ,\buffer_out_reg[8]_i_1__9_n_7 }),
        .S({\buffer_out[8]_i_2__9_n_0 ,\buffer_out[8]_i_3__9_n_0 ,\buffer_out[8]_i_4__9_n_0 ,\buffer_out[8]_i_5__9_n_0 }));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \buffer_out_reg[9] 
       (.C(clkA),
        .CE(1'b1),
        .D(\buffer_out_reg[8]_i_1__9_n_6 ),
        .Q(buffer_out_reg[9]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    in_reg
       (.C(clkA),
        .CE(E),
        .D(in_reg_0),
        .Q(in_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [0]),
        .Q(Q[0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [1]),
        .Q(Q[1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [2]),
        .Q(Q[2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [3]),
        .Q(Q[3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [4]),
        .Q(Q[4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [5]),
        .Q(Q[5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [6]),
        .Q(Q[6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_a_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_a_reg[7]_2 [7]),
        .Q(Q[7]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[0] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [0]),
        .Q(\out_b_reg[7]_1 [0]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[1] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [1]),
        .Q(\out_b_reg[7]_1 [1]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[2] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [2]),
        .Q(\out_b_reg[7]_1 [2]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[3] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [3]),
        .Q(\out_b_reg[7]_1 [3]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[4] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [4]),
        .Q(\out_b_reg[7]_1 [4]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[5] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [5]),
        .Q(\out_b_reg[7]_1 [5]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[6] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [6]),
        .Q(\out_b_reg[7]_1 [6]),
        .R(\buffer_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_b_reg[7] 
       (.C(clkA),
        .CE(1'b1),
        .D(\out_b_reg[7]_4 [7]),
        .Q(\out_b_reg[7]_1 [7]),
        .R(\buffer_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[0]_i_1__6 
       (.I0(buffer_out_reg[0]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[0] ),
        .O(\out_data[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[10]_i_1__6 
       (.I0(buffer_out_reg[10]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[10] ),
        .O(\out_data[10]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[11]_i_1__6 
       (.I0(buffer_out_reg[11]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[11] ),
        .O(\out_data[11]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[12]_i_1__6 
       (.I0(buffer_out_reg[12]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[12] ),
        .O(\out_data[12]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[13]_i_1__6 
       (.I0(buffer_out_reg[13]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[13] ),
        .O(\out_data[13]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[14]_i_1__6 
       (.I0(buffer_out_reg[14]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[14] ),
        .O(\out_data[14]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[15]_i_1__6 
       (.I0(buffer_out_reg[15]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[15] ),
        .O(\out_data[15]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[1]_i_1__6 
       (.I0(buffer_out_reg[1]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[1] ),
        .O(\out_data[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[2]_i_1__6 
       (.I0(buffer_out_reg[2]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[2] ),
        .O(\out_data[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[3]_i_1__6 
       (.I0(buffer_out_reg[3]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[3] ),
        .O(\out_data[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[4]_i_1__6 
       (.I0(buffer_out_reg[4]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[4] ),
        .O(\out_data[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[5]_i_1__6 
       (.I0(buffer_out_reg[5]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[5] ),
        .O(\out_data[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[6]_i_1__6 
       (.I0(buffer_out_reg[6]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[6] ),
        .O(\out_data[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[7]_i_1__6 
       (.I0(buffer_out_reg[7]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[7] ),
        .O(\out_data[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[8]_i_1__6 
       (.I0(buffer_out_reg[8]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[8] ),
        .O(\out_data[8]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_data[9]_i_1__6 
       (.I0(buffer_out_reg[9]),
        .I1(out_valid_reg_1),
        .I2(\buffer_in_reg_n_0_[9] ),
        .O(\out_data[9]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[0] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[0]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[10] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[10]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[11] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[11]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[12] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[12]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[13] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[13]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[14] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[14]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[15] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[15]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[1] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[1]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[2] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[2]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[3] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[3]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[4] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[4]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[5] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[5]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[6] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[6]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[7] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[7]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[8] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[8]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \out_data_reg[9] 
       (.C(clkA),
        .CE(E),
        .D(\out_data[9]_i_1__6_n_0 ),
        .Q(\out_data_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    out_valid_i_1
       (.I0(in_reg_n_0),
        .I1(out_valid_reg_1),
        .O(out_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_valid_reg
       (.C(clkA),
        .CE(1'b1),
        .D(out_valid_i_1_n_0),
        .Q(out_valid_reg_0),
        .R(\buffer_out_reg[0]_0 ));
endmodule

module s2mm
   (E,
    start_multiply_reg_0,
    s_axis_s2mm_tready,
    SR,
    DI,
    A,
    B,
    \doutB_reg[1] ,
    S,
    \doutB_reg[0] ,
    \doutB_reg[4] ,
    \doutB_reg[4]_0 ,
    \doutB_reg[2] ,
    \doutB_reg[3] ,
    \doutB_reg[7] ,
    \doutB_reg[6] ,
    \doutB_reg[6]_0 ,
    \doutB_reg[7]_0 ,
    \doutB_reg[6]_1 ,
    \doutB_reg[6]_2 ,
    \doutB_reg[7]_1 ,
    \doutB_reg[2]_0 ,
    \doutB_reg[7]_2 ,
    \doutB_reg[1]_0 ,
    \doutB_reg[1]_1 ,
    \doutB_reg[5] ,
    \doutB_reg[4]_1 ,
    \doutB_reg[4]_2 ,
    \doutB_reg[7]_3 ,
    \doutB_reg[6]_3 ,
    \doutB_reg[6]_4 ,
    \doutB_reg[6]_5 ,
    \doutB_reg[6]_6 ,
    \doutB_reg[7]_4 ,
    \doutB_reg[6]_7 ,
    \doutB_reg[2]_1 ,
    \doutB_reg[7]_5 ,
    \doutB_reg[1]_2 ,
    \doutB_reg[1]_3 ,
    \doutB_reg[5]_0 ,
    \doutB_reg[4]_3 ,
    \doutB_reg[4]_4 ,
    \doutB_reg[7]_6 ,
    \doutB_reg[6]_8 ,
    \doutB_reg[6]_9 ,
    \doutB_reg[6]_10 ,
    \doutB_reg[6]_11 ,
    \doutB_reg[7]_7 ,
    \doutB_reg[6]_12 ,
    \doutB_reg[2]_2 ,
    \doutB_reg[7]_8 ,
    \doutB_reg[1]_4 ,
    \doutB_reg[1]_5 ,
    \doutB_reg[5]_1 ,
    \doutB_reg[4]_5 ,
    \doutB_reg[4]_6 ,
    \doutB_reg[7]_9 ,
    \doutB_reg[6]_13 ,
    \doutB_reg[6]_14 ,
    \doutB_reg[6]_15 ,
    \doutB_reg[6]_16 ,
    \doutB_reg[7]_10 ,
    \doutB_reg[6]_17 ,
    \doutB_reg[4]_7 ,
    \doutB_reg[7]_11 ,
    \doutB_reg[4]_8 ,
    \doutB_reg[6]_18 ,
    \doutB_reg[5]_2 ,
    \doutB_reg[2]_3 ,
    \doutB_reg[1]_6 ,
    \doutB_reg[4]_9 ,
    \doutB_reg[5]_3 ,
    \doutB_reg[6]_19 ,
    \doutB_reg[5]_4 ,
    \doutB_reg[2]_4 ,
    \doutB_reg[3]_0 ,
    \doutB_reg[7]_12 ,
    \doutB_reg[4]_10 ,
    \doutB_reg[7]_13 ,
    \doutB_reg[4]_11 ,
    \doutB_reg[6]_20 ,
    \doutB_reg[5]_5 ,
    \doutB_reg[2]_5 ,
    \doutB_reg[1]_7 ,
    \doutB_reg[4]_12 ,
    \doutB_reg[5]_6 ,
    \doutB_reg[6]_21 ,
    \doutB_reg[5]_7 ,
    \doutB_reg[2]_6 ,
    \doutB_reg[3]_1 ,
    \doutB_reg[7]_14 ,
    \doutB_reg[4]_13 ,
    \doutB_reg[7]_15 ,
    \doutB_reg[4]_14 ,
    \doutB_reg[6]_22 ,
    \doutB_reg[5]_8 ,
    \doutB_reg[2]_7 ,
    \doutB_reg[1]_8 ,
    \doutB_reg[4]_15 ,
    \doutB_reg[5]_9 ,
    \doutB_reg[6]_23 ,
    \doutB_reg[5]_10 ,
    \doutB_reg[2]_8 ,
    \doutB_reg[3]_2 ,
    \doutB_reg[7]_16 ,
    \doutB_reg[1]_9 ,
    \doutB_reg[6]_24 ,
    \doutB_reg[4]_16 ,
    \doutB_reg[6]_25 ,
    \doutB_reg[7]_17 ,
    \doutB_reg[7]_18 ,
    \doutB_reg[0]_0 ,
    \doutB_reg[0]_1 ,
    \doutB_reg[1]_10 ,
    \doutB_reg[0]_2 ,
    \doutB_reg[4]_17 ,
    \doutB_reg[3]_3 ,
    \doutB_reg[4]_18 ,
    \doutB_reg[3]_4 ,
    \doutB_reg[0]_3 ,
    \doutB_reg[0]_4 ,
    \doutB_reg[1]_11 ,
    \doutB_reg[0]_5 ,
    \doutB_reg[4]_19 ,
    \doutB_reg[3]_5 ,
    \doutB_reg[4]_20 ,
    \doutB_reg[3]_6 ,
    \doutB_reg[0]_6 ,
    \doutB_reg[0]_7 ,
    \doutB_reg[1]_12 ,
    \doutB_reg[0]_8 ,
    \doutB_reg[4]_21 ,
    \doutB_reg[3]_7 ,
    \doutB_reg[4]_22 ,
    \doutB_reg[3]_8 ,
    \out_b_reg[2] ,
    \doutB_reg[6]_26 ,
    \out_b_reg[5] ,
    \doutB_reg[6]_27 ,
    \out_b_reg[2]_0 ,
    \doutB_reg[6]_28 ,
    \out_b_reg[5]_0 ,
    \doutB_reg[6]_29 ,
    \out_b_reg[2]_1 ,
    \doutB_reg[6]_30 ,
    \out_b_reg[5]_1 ,
    \doutB_reg[6]_31 ,
    start_multiply_reg_1,
    mm_rst_n_0,
    mm_rst_n_1,
    mm_rst_n_2,
    mm_rst_n_3,
    s_axis_s2mm_tvalid,
    clkA0_in,
    clkA,
    Q,
    ADDRA,
    \genblk1[1].rd_addr_bram_reg_reg[1][2] ,
    \genblk1[1].rd_addr_bram_reg_reg[1][3] ,
    mm_rst_n,
    buffer_out0__60_carry__0,
    O,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__1_i_8,
    buffer_out0__60_carry__1,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__1_0,
    CO,
    buffer_out0__60_carry__1_1,
    buffer_out0__0_carry__0,
    buffer_out0__0_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__60_carry__2,
    buffer_out0__60_carry__2_0,
    buffer_out0__60_carry__2_1,
    buffer_out0__60_carry__2_2,
    buffer_out0__60_carry__2_3,
    buffer_out0__60_carry__2_4,
    buffer_out0__0_carry__0_2,
    buffer_out0__0_carry__0_3,
    buffer_out0__30_carry__0,
    buffer_out0__30_carry__0_0,
    buffer_out0__0_carry__0_4,
    buffer_out0__0_carry__0_5,
    buffer_out0__30_carry__0_1,
    buffer_out0__30_carry__0_2,
    buffer_out0__0_carry__0_6,
    buffer_out0__0_carry__0_7,
    buffer_out0__30_carry__0_3,
    buffer_out0__30_carry__0_4,
    buffer_out0__0_carry,
    buffer_out0__30_carry,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__0_carry_1,
    buffer_out0__30_carry_1,
    p_2_out,
    init,
    \out_data_reg[0] ,
    \out_data_reg[0]_0 ,
    s_axis_s2mm_tdata,
    lopt);
  output [0:0]E;
  output start_multiply_reg_0;
  output s_axis_s2mm_tready;
  output [0:0]SR;
  output [3:0]DI;
  output [7:0]A;
  output [7:0]B;
  output [1:0]\doutB_reg[1] ;
  output [3:0]S;
  output [2:0]\doutB_reg[0] ;
  output [3:0]\doutB_reg[4] ;
  output [1:0]\doutB_reg[4]_0 ;
  output [3:0]\doutB_reg[2] ;
  output [2:0]\doutB_reg[3] ;
  output \doutB_reg[7] ;
  output [1:0]\doutB_reg[6] ;
  output \doutB_reg[6]_0 ;
  output \doutB_reg[7]_0 ;
  output \doutB_reg[6]_1 ;
  output [3:0]\doutB_reg[6]_2 ;
  output [0:0]\doutB_reg[7]_1 ;
  output \doutB_reg[2]_0 ;
  output [7:0]\doutB_reg[7]_2 ;
  output [1:0]\doutB_reg[1]_0 ;
  output [0:0]\doutB_reg[1]_1 ;
  output \doutB_reg[5] ;
  output [1:0]\doutB_reg[4]_1 ;
  output [0:0]\doutB_reg[4]_2 ;
  output \doutB_reg[7]_3 ;
  output \doutB_reg[6]_3 ;
  output \doutB_reg[6]_4 ;
  output \doutB_reg[6]_5 ;
  output \doutB_reg[6]_6 ;
  output \doutB_reg[7]_4 ;
  output \doutB_reg[6]_7 ;
  output \doutB_reg[2]_1 ;
  output [7:0]\doutB_reg[7]_5 ;
  output [1:0]\doutB_reg[1]_2 ;
  output [0:0]\doutB_reg[1]_3 ;
  output \doutB_reg[5]_0 ;
  output [1:0]\doutB_reg[4]_3 ;
  output [0:0]\doutB_reg[4]_4 ;
  output \doutB_reg[7]_6 ;
  output \doutB_reg[6]_8 ;
  output \doutB_reg[6]_9 ;
  output \doutB_reg[6]_10 ;
  output \doutB_reg[6]_11 ;
  output \doutB_reg[7]_7 ;
  output \doutB_reg[6]_12 ;
  output \doutB_reg[2]_2 ;
  output [7:0]\doutB_reg[7]_8 ;
  output [1:0]\doutB_reg[1]_4 ;
  output [0:0]\doutB_reg[1]_5 ;
  output \doutB_reg[5]_1 ;
  output [1:0]\doutB_reg[4]_5 ;
  output [0:0]\doutB_reg[4]_6 ;
  output \doutB_reg[7]_9 ;
  output \doutB_reg[6]_13 ;
  output \doutB_reg[6]_14 ;
  output \doutB_reg[6]_15 ;
  output \doutB_reg[6]_16 ;
  output \doutB_reg[7]_10 ;
  output \doutB_reg[6]_17 ;
  output [1:0]\doutB_reg[4]_7 ;
  output [7:0]\doutB_reg[7]_11 ;
  output \doutB_reg[4]_8 ;
  output [0:0]\doutB_reg[6]_18 ;
  output \doutB_reg[5]_2 ;
  output [2:0]\doutB_reg[2]_3 ;
  output [0:0]\doutB_reg[1]_6 ;
  output [1:0]\doutB_reg[4]_9 ;
  output \doutB_reg[5]_3 ;
  output [0:0]\doutB_reg[6]_19 ;
  output \doutB_reg[5]_4 ;
  output [2:0]\doutB_reg[2]_4 ;
  output [1:0]\doutB_reg[3]_0 ;
  output [0:0]\doutB_reg[7]_12 ;
  output [1:0]\doutB_reg[4]_10 ;
  output [7:0]\doutB_reg[7]_13 ;
  output \doutB_reg[4]_11 ;
  output [0:0]\doutB_reg[6]_20 ;
  output \doutB_reg[5]_5 ;
  output [2:0]\doutB_reg[2]_5 ;
  output [0:0]\doutB_reg[1]_7 ;
  output [1:0]\doutB_reg[4]_12 ;
  output \doutB_reg[5]_6 ;
  output [0:0]\doutB_reg[6]_21 ;
  output \doutB_reg[5]_7 ;
  output [2:0]\doutB_reg[2]_6 ;
  output [1:0]\doutB_reg[3]_1 ;
  output [0:0]\doutB_reg[7]_14 ;
  output [1:0]\doutB_reg[4]_13 ;
  output [7:0]\doutB_reg[7]_15 ;
  output \doutB_reg[4]_14 ;
  output [0:0]\doutB_reg[6]_22 ;
  output \doutB_reg[5]_8 ;
  output [2:0]\doutB_reg[2]_7 ;
  output [0:0]\doutB_reg[1]_8 ;
  output [1:0]\doutB_reg[4]_15 ;
  output \doutB_reg[5]_9 ;
  output [0:0]\doutB_reg[6]_23 ;
  output \doutB_reg[5]_10 ;
  output [2:0]\doutB_reg[2]_8 ;
  output [1:0]\doutB_reg[3]_2 ;
  output [0:0]\doutB_reg[7]_16 ;
  output [3:0]\doutB_reg[1]_9 ;
  output [1:0]\doutB_reg[6]_24 ;
  output [3:0]\doutB_reg[4]_16 ;
  output [1:0]\doutB_reg[6]_25 ;
  output [0:0]\doutB_reg[7]_17 ;
  output [3:0]\doutB_reg[7]_18 ;
  output [1:0]\doutB_reg[0]_0 ;
  output [0:0]\doutB_reg[0]_1 ;
  output [1:0]\doutB_reg[1]_10 ;
  output [0:0]\doutB_reg[0]_2 ;
  output [0:0]\doutB_reg[4]_17 ;
  output [0:0]\doutB_reg[3]_3 ;
  output [1:0]\doutB_reg[4]_18 ;
  output [0:0]\doutB_reg[3]_4 ;
  output [1:0]\doutB_reg[0]_3 ;
  output [0:0]\doutB_reg[0]_4 ;
  output [1:0]\doutB_reg[1]_11 ;
  output [0:0]\doutB_reg[0]_5 ;
  output [0:0]\doutB_reg[4]_19 ;
  output [0:0]\doutB_reg[3]_5 ;
  output [1:0]\doutB_reg[4]_20 ;
  output [0:0]\doutB_reg[3]_6 ;
  output [1:0]\doutB_reg[0]_6 ;
  output [0:0]\doutB_reg[0]_7 ;
  output [1:0]\doutB_reg[1]_12 ;
  output [0:0]\doutB_reg[0]_8 ;
  output [0:0]\doutB_reg[4]_21 ;
  output [0:0]\doutB_reg[3]_7 ;
  output [1:0]\doutB_reg[4]_22 ;
  output [0:0]\doutB_reg[3]_8 ;
  output [1:0]\out_b_reg[2] ;
  output [0:0]\doutB_reg[6]_26 ;
  output [1:0]\out_b_reg[5] ;
  output [0:0]\doutB_reg[6]_27 ;
  output [1:0]\out_b_reg[2]_0 ;
  output [0:0]\doutB_reg[6]_28 ;
  output [1:0]\out_b_reg[5]_0 ;
  output [0:0]\doutB_reg[6]_29 ;
  output [1:0]\out_b_reg[2]_1 ;
  output [0:0]\doutB_reg[6]_30 ;
  output [1:0]\out_b_reg[5]_1 ;
  output [0:0]\doutB_reg[6]_31 ;
  output start_multiply_reg_1;
  output mm_rst_n_0;
  output mm_rst_n_1;
  output mm_rst_n_2;
  output mm_rst_n_3;
  input s_axis_s2mm_tvalid;
  input clkA0_in;
  input clkA;
  input [2:0]Q;
  input [0:0]ADDRA;
  input [2:0]\genblk1[1].rd_addr_bram_reg_reg[1][2] ;
  input [0:0]\genblk1[1].rd_addr_bram_reg_reg[1][3] ;
  input mm_rst_n;
  input buffer_out0__60_carry__0;
  input [0:0]O;
  input [0:0]buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__0_1;
  input [2:0]buffer_out0__60_carry__1_i_8;
  input [1:0]buffer_out0__60_carry__1;
  input buffer_out0__60_carry__0_2;
  input [1:0]buffer_out0__60_carry__1_0;
  input [0:0]CO;
  input [0:0]buffer_out0__60_carry__1_1;
  input [7:0]buffer_out0__0_carry__0;
  input [7:0]buffer_out0__0_carry__0_0;
  input [7:0]buffer_out0__0_carry__0_1;
  input [6:0]buffer_out0__60_carry__2;
  input [0:0]buffer_out0__60_carry__2_0;
  input [6:0]buffer_out0__60_carry__2_1;
  input [0:0]buffer_out0__60_carry__2_2;
  input [6:0]buffer_out0__60_carry__2_3;
  input [0:0]buffer_out0__60_carry__2_4;
  input buffer_out0__0_carry__0_2;
  input buffer_out0__0_carry__0_3;
  input buffer_out0__30_carry__0;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__0_carry__0_4;
  input buffer_out0__0_carry__0_5;
  input buffer_out0__30_carry__0_1;
  input buffer_out0__30_carry__0_2;
  input buffer_out0__0_carry__0_6;
  input buffer_out0__0_carry__0_7;
  input buffer_out0__30_carry__0_3;
  input buffer_out0__30_carry__0_4;
  input buffer_out0__0_carry;
  input buffer_out0__30_carry;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input buffer_out0__0_carry_1;
  input buffer_out0__30_carry_1;
  input [0:0]p_2_out;
  input init;
  input \out_data_reg[0] ;
  input \out_data_reg[0]_0 ;
  input [7:0]s_axis_s2mm_tdata;
  input lopt;

  wire [7:0]A;
  wire [0:0]ADDRA;
  wire [7:0]B;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire buffer_out0__0_carry;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry_1;
  wire [7:0]buffer_out0__0_carry__0;
  wire [7:0]buffer_out0__0_carry__0_0;
  wire [7:0]buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_2;
  wire buffer_out0__0_carry__0_3;
  wire buffer_out0__0_carry__0_4;
  wire buffer_out0__0_carry__0_5;
  wire buffer_out0__0_carry__0_6;
  wire buffer_out0__0_carry__0_7;
  wire buffer_out0__30_carry;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry_1;
  wire buffer_out0__30_carry__0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_2;
  wire buffer_out0__30_carry__0_3;
  wire buffer_out0__30_carry__0_4;
  wire buffer_out0__60_carry__0;
  wire [0:0]buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_2;
  wire [1:0]buffer_out0__60_carry__1;
  wire [1:0]buffer_out0__60_carry__1_0;
  wire [0:0]buffer_out0__60_carry__1_1;
  wire [2:0]buffer_out0__60_carry__1_i_8;
  wire [6:0]buffer_out0__60_carry__2;
  wire [0:0]buffer_out0__60_carry__2_0;
  wire [6:0]buffer_out0__60_carry__2_1;
  wire [0:0]buffer_out0__60_carry__2_2;
  wire [6:0]buffer_out0__60_carry__2_3;
  wire [0:0]buffer_out0__60_carry__2_4;
  wire clkA;
  wire clkA0_in;
  wire [2:0]\doutB_reg[0] ;
  wire [1:0]\doutB_reg[0]_0 ;
  wire [0:0]\doutB_reg[0]_1 ;
  wire [0:0]\doutB_reg[0]_2 ;
  wire [1:0]\doutB_reg[0]_3 ;
  wire [0:0]\doutB_reg[0]_4 ;
  wire [0:0]\doutB_reg[0]_5 ;
  wire [1:0]\doutB_reg[0]_6 ;
  wire [0:0]\doutB_reg[0]_7 ;
  wire [0:0]\doutB_reg[0]_8 ;
  wire [1:0]\doutB_reg[1] ;
  wire [1:0]\doutB_reg[1]_0 ;
  wire [0:0]\doutB_reg[1]_1 ;
  wire [1:0]\doutB_reg[1]_10 ;
  wire [1:0]\doutB_reg[1]_11 ;
  wire [1:0]\doutB_reg[1]_12 ;
  wire [1:0]\doutB_reg[1]_2 ;
  wire [0:0]\doutB_reg[1]_3 ;
  wire [1:0]\doutB_reg[1]_4 ;
  wire [0:0]\doutB_reg[1]_5 ;
  wire [0:0]\doutB_reg[1]_6 ;
  wire [0:0]\doutB_reg[1]_7 ;
  wire [0:0]\doutB_reg[1]_8 ;
  wire [3:0]\doutB_reg[1]_9 ;
  wire [3:0]\doutB_reg[2] ;
  wire \doutB_reg[2]_0 ;
  wire \doutB_reg[2]_1 ;
  wire \doutB_reg[2]_2 ;
  wire [2:0]\doutB_reg[2]_3 ;
  wire [2:0]\doutB_reg[2]_4 ;
  wire [2:0]\doutB_reg[2]_5 ;
  wire [2:0]\doutB_reg[2]_6 ;
  wire [2:0]\doutB_reg[2]_7 ;
  wire [2:0]\doutB_reg[2]_8 ;
  wire [2:0]\doutB_reg[3] ;
  wire [1:0]\doutB_reg[3]_0 ;
  wire [1:0]\doutB_reg[3]_1 ;
  wire [1:0]\doutB_reg[3]_2 ;
  wire [0:0]\doutB_reg[3]_3 ;
  wire [0:0]\doutB_reg[3]_4 ;
  wire [0:0]\doutB_reg[3]_5 ;
  wire [0:0]\doutB_reg[3]_6 ;
  wire [0:0]\doutB_reg[3]_7 ;
  wire [0:0]\doutB_reg[3]_8 ;
  wire [3:0]\doutB_reg[4] ;
  wire [1:0]\doutB_reg[4]_0 ;
  wire [1:0]\doutB_reg[4]_1 ;
  wire [1:0]\doutB_reg[4]_10 ;
  wire \doutB_reg[4]_11 ;
  wire [1:0]\doutB_reg[4]_12 ;
  wire [1:0]\doutB_reg[4]_13 ;
  wire \doutB_reg[4]_14 ;
  wire [1:0]\doutB_reg[4]_15 ;
  wire [3:0]\doutB_reg[4]_16 ;
  wire [0:0]\doutB_reg[4]_17 ;
  wire [1:0]\doutB_reg[4]_18 ;
  wire [0:0]\doutB_reg[4]_19 ;
  wire [0:0]\doutB_reg[4]_2 ;
  wire [1:0]\doutB_reg[4]_20 ;
  wire [0:0]\doutB_reg[4]_21 ;
  wire [1:0]\doutB_reg[4]_22 ;
  wire [1:0]\doutB_reg[4]_3 ;
  wire [0:0]\doutB_reg[4]_4 ;
  wire [1:0]\doutB_reg[4]_5 ;
  wire [0:0]\doutB_reg[4]_6 ;
  wire [1:0]\doutB_reg[4]_7 ;
  wire \doutB_reg[4]_8 ;
  wire [1:0]\doutB_reg[4]_9 ;
  wire \doutB_reg[5] ;
  wire \doutB_reg[5]_0 ;
  wire \doutB_reg[5]_1 ;
  wire \doutB_reg[5]_10 ;
  wire \doutB_reg[5]_2 ;
  wire \doutB_reg[5]_3 ;
  wire \doutB_reg[5]_4 ;
  wire \doutB_reg[5]_5 ;
  wire \doutB_reg[5]_6 ;
  wire \doutB_reg[5]_7 ;
  wire \doutB_reg[5]_8 ;
  wire \doutB_reg[5]_9 ;
  wire [1:0]\doutB_reg[6] ;
  wire \doutB_reg[6]_0 ;
  wire \doutB_reg[6]_1 ;
  wire \doutB_reg[6]_10 ;
  wire \doutB_reg[6]_11 ;
  wire \doutB_reg[6]_12 ;
  wire \doutB_reg[6]_13 ;
  wire \doutB_reg[6]_14 ;
  wire \doutB_reg[6]_15 ;
  wire \doutB_reg[6]_16 ;
  wire \doutB_reg[6]_17 ;
  wire [0:0]\doutB_reg[6]_18 ;
  wire [0:0]\doutB_reg[6]_19 ;
  wire [3:0]\doutB_reg[6]_2 ;
  wire [0:0]\doutB_reg[6]_20 ;
  wire [0:0]\doutB_reg[6]_21 ;
  wire [0:0]\doutB_reg[6]_22 ;
  wire [0:0]\doutB_reg[6]_23 ;
  wire [1:0]\doutB_reg[6]_24 ;
  wire [1:0]\doutB_reg[6]_25 ;
  wire [0:0]\doutB_reg[6]_26 ;
  wire [0:0]\doutB_reg[6]_27 ;
  wire [0:0]\doutB_reg[6]_28 ;
  wire [0:0]\doutB_reg[6]_29 ;
  wire \doutB_reg[6]_3 ;
  wire [0:0]\doutB_reg[6]_30 ;
  wire [0:0]\doutB_reg[6]_31 ;
  wire \doutB_reg[6]_4 ;
  wire \doutB_reg[6]_5 ;
  wire \doutB_reg[6]_6 ;
  wire \doutB_reg[6]_7 ;
  wire \doutB_reg[6]_8 ;
  wire \doutB_reg[6]_9 ;
  wire \doutB_reg[7] ;
  wire \doutB_reg[7]_0 ;
  wire [0:0]\doutB_reg[7]_1 ;
  wire \doutB_reg[7]_10 ;
  wire [7:0]\doutB_reg[7]_11 ;
  wire [0:0]\doutB_reg[7]_12 ;
  wire [7:0]\doutB_reg[7]_13 ;
  wire [0:0]\doutB_reg[7]_14 ;
  wire [7:0]\doutB_reg[7]_15 ;
  wire [0:0]\doutB_reg[7]_16 ;
  wire [0:0]\doutB_reg[7]_17 ;
  wire [3:0]\doutB_reg[7]_18 ;
  wire [7:0]\doutB_reg[7]_2 ;
  wire \doutB_reg[7]_3 ;
  wire \doutB_reg[7]_4 ;
  wire [7:0]\doutB_reg[7]_5 ;
  wire \doutB_reg[7]_6 ;
  wire \doutB_reg[7]_7 ;
  wire [7:0]\doutB_reg[7]_8 ;
  wire \doutB_reg[7]_9 ;
  wire [2:0]\genblk1[1].rd_addr_bram_reg_reg[1][2] ;
  wire [0:0]\genblk1[1].rd_addr_bram_reg_reg[1][3] ;
  wire \genblk1[1].rd_en_bram_reg_reg ;
  wire \genblk1[2].rd_en_bram_reg_reg ;
  wire [3:0]\genblk1[3].rd_addr_bram_reg_reg[3] ;
  wire \genblk1[3].rd_en_bram_reg_reg ;
  wire init;
  wire lopt;
  wire mem_read_A_inst_n_10;
  wire mem_read_A_inst_n_3;
  wire mem_read_A_inst_n_4;
  wire mem_read_A_inst_n_5;
  wire mem_read_A_inst_n_6;
  wire mem_read_A_inst_n_7;
  wire mem_read_A_inst_n_8;
  wire mem_read_A_inst_n_9;
  wire mem_read_B_inst_n_0;
  wire mem_read_B_inst_n_1;
  wire mem_read_B_inst_n_10;
  wire mem_read_B_inst_n_11;
  wire mem_read_B_inst_n_2;
  wire mem_read_B_inst_n_3;
  wire mem_read_B_inst_n_4;
  wire mem_read_B_inst_n_5;
  wire mem_read_B_inst_n_6;
  wire mem_read_B_inst_n_7;
  wire mem_read_B_inst_n_8;
  wire mem_read_B_inst_n_9;
  wire mm_rst_n;
  wire mm_rst_n_0;
  wire mm_rst_n_1;
  wire mm_rst_n_2;
  wire mm_rst_n_3;
  wire [1:0]\out_b_reg[2] ;
  wire [1:0]\out_b_reg[2]_0 ;
  wire [1:0]\out_b_reg[2]_1 ;
  wire [1:0]\out_b_reg[5] ;
  wire [1:0]\out_b_reg[5]_0 ;
  wire [1:0]\out_b_reg[5]_1 ;
  wire \out_data_reg[0] ;
  wire \out_data_reg[0]_0 ;
  wire [6:0]p_0_in__0;
  wire [0:0]p_2_out;
  wire \ram_A[0].read_ram_A_n_10 ;
  wire \ram_A[0].read_ram_A_n_12 ;
  wire \ram_A[0].read_ram_A_n_19 ;
  wire \ram_A[0].read_ram_A_n_21 ;
  wire \ram_A[0].read_ram_A_n_30 ;
  wire [7:0]\ram_A[0].reg_banked_data_A_reg[0] ;
  wire \ram_A[0].reg_banked_valid_A_reg[0]__0 ;
  wire [6:0]\ram_A[0].reg_banked_write_addr_A_reg[0] ;
  wire [7:0]\ram_A[1].reg_banked_data_A_reg[1] ;
  wire \ram_A[1].reg_banked_valid_A_reg[1]__0 ;
  wire [6:0]\ram_A[1].reg_banked_write_addr_A_reg[1] ;
  wire [7:0]\ram_A[2].reg_banked_data_A_reg[2] ;
  wire \ram_A[2].reg_banked_valid_A_reg[2]__0 ;
  wire [6:0]\ram_A[2].reg_banked_write_addr_A_reg[2] ;
  wire [7:0]\ram_A[3].reg_banked_data_A_reg[3] ;
  wire \ram_A[3].reg_banked_valid_A_reg[3]__0 ;
  wire [6:0]\ram_A[3].reg_banked_write_addr_A_reg[3] ;
  wire \ram_B[0].read_ram_B_n_0 ;
  wire \ram_B[0].read_ram_B_n_12 ;
  wire \ram_B[0].read_ram_B_n_23 ;
  wire \ram_B[0].read_ram_B_n_24 ;
  wire [7:0]\ram_B[0].reg_banked_data_B_reg[0] ;
  wire \ram_B[0].reg_banked_valid_B_reg[0]__0 ;
  wire [6:0]\ram_B[0].reg_banked_write_addr_B_reg[0] ;
  wire [7:0]\ram_B[1].reg_banked_data_B_reg[1] ;
  wire \ram_B[1].reg_banked_valid_B_reg[1]__0 ;
  wire [6:0]\ram_B[1].reg_banked_write_addr_B_reg[1] ;
  wire [7:0]\ram_B[2].reg_banked_data_B_reg[2] ;
  wire \ram_B[2].reg_banked_valid_B_reg[2]__0 ;
  wire [6:0]\ram_B[2].reg_banked_write_addr_B_reg[2] ;
  wire [7:0]\ram_B[3].reg_banked_data_B_reg[3] ;
  wire \ram_B[3].reg_banked_valid_B_reg[3]__0 ;
  wire [6:0]\ram_B[3].reg_banked_write_addr_B_reg[3] ;
  wire [7:0]s_axis_s2mm_tdata;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire start_multiply_i_1_n_0;
  wire start_multiply_i_2_n_0;
  wire start_multiply_reg_0;
  wire start_multiply_reg_1;
  wire write_addr0;
  wire \write_addr[6]_i_3_n_0 ;
  wire [6:0]write_addr_reg__0;
  wire \NLW_ram_A[0].read_ram_A_clkA0_in_UNCONNECTED ;
  wire \NLW_ram_A[1].read_ram_A_clkA0_in_UNCONNECTED ;
  wire \NLW_ram_A[2].read_ram_A_clkA0_in_UNCONNECTED ;
  wire \NLW_ram_A[3].read_ram_A_clkA0_in_UNCONNECTED ;
  wire \NLW_ram_B[0].read_ram_B_clkA0_in_UNCONNECTED ;
  wire \NLW_ram_B[1].read_ram_B_clkA0_in_UNCONNECTED ;
  wire \NLW_ram_B[2].read_ram_B_clkA0_in_UNCONNECTED ;
  wire \NLW_ram_B[3].read_ram_B_clkA0_in_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \init_d[0][0]_i_1 
       (.I0(mm_rst_n),
        .I1(start_multiply_reg_0),
        .O(E));
  mem_read_A mem_read_A_inst
       (.D({mem_read_A_inst_n_7,mem_read_A_inst_n_8,mem_read_A_inst_n_9,mem_read_A_inst_n_10}),
        .E(\genblk1[1].rd_en_bram_reg_reg ),
        .Q(\genblk1[3].rd_addr_bram_reg_reg[3] ),
        .addrB({\genblk1[1].rd_addr_bram_reg_reg[1][3] ,\genblk1[1].rd_addr_bram_reg_reg[1][2] }),
        .clkA(clkA),
        .\genblk1[1].rd_addr_bram_reg_reg[1] ({mem_read_A_inst_n_3,mem_read_A_inst_n_4,mem_read_A_inst_n_5,mem_read_A_inst_n_6}),
        .\genblk1[1].rd_en_bram_reg_reg[1]_0 (E),
        .\genblk1[2].rd_en_bram_reg_reg[2]_0 (\genblk1[2].rd_en_bram_reg_reg ),
        .\genblk1[3].rd_en_bram_reg_reg[3]_0 (\genblk1[3].rd_en_bram_reg_reg ));
  mem_read_B mem_read_B_inst
       (.D({mem_read_B_inst_n_4,mem_read_B_inst_n_5,mem_read_B_inst_n_6,mem_read_B_inst_n_7}),
        .Q({mem_read_B_inst_n_8,mem_read_B_inst_n_9,mem_read_B_inst_n_10,mem_read_B_inst_n_11}),
        .addrB({ADDRA,Q}),
        .clkA(clkA),
        .\genblk1[1].rd_addr_bram_reg_reg[1] ({mem_read_B_inst_n_0,mem_read_B_inst_n_1,mem_read_B_inst_n_2,mem_read_B_inst_n_3}));
  LUT3 #(
    .INIT(8'h08)) 
    \out_data[15]_i_1__11 
       (.I0(mm_rst_n),
        .I1(start_multiply_reg_0),
        .I2(p_2_out),
        .O(mm_rst_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \out_data[15]_i_1__12 
       (.I0(mm_rst_n),
        .I1(start_multiply_reg_0),
        .I2(init),
        .O(mm_rst_n_1));
  LUT3 #(
    .INIT(8'h08)) 
    \out_data[15]_i_1__13 
       (.I0(mm_rst_n),
        .I1(start_multiply_reg_0),
        .I2(\out_data_reg[0] ),
        .O(mm_rst_n_2));
  LUT3 #(
    .INIT(8'h08)) 
    \out_data[15]_i_1__14 
       (.I0(mm_rst_n),
        .I1(start_multiply_reg_0),
        .I2(\out_data_reg[0]_0 ),
        .O(mm_rst_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    out_valid_i_1
       (.I0(start_multiply_reg_0),
        .I1(mm_rst_n),
        .O(start_multiply_reg_1));
  mem \ram_A[0].read_ram_A 
       (.A(A),
        .B(B),
        .DI({DI[2],DI[0]}),
        .O(O),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] ),
        .S({S[3:2],S[0]}),
        .addrB({\genblk1[1].rd_addr_bram_reg_reg[1][3] ,\genblk1[1].rd_addr_bram_reg_reg[1][2] }),
        .buffer_out0__0_carry(\ram_B[0].read_ram_B_n_0 ),
        .buffer_out0__30_carry(\ram_B[0].read_ram_B_n_12 ),
        .buffer_out0__60_carry__0(buffer_out0__60_carry__0),
        .buffer_out0__60_carry__0_0(buffer_out0__60_carry__0_0),
        .buffer_out0__60_carry__1(buffer_out0__60_carry__1_0),
        .buffer_out0__60_carry__1_0(buffer_out0__60_carry__1_1),
        .buffer_out0__60_carry__1_1(\doutB_reg[6]_2 [1]),
        .buffer_out0__60_carry__1_2(\ram_B[0].read_ram_B_n_23 ),
        .buffer_out0__60_carry__1_i_5_0(\ram_B[0].read_ram_B_n_24 ),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_A[0].read_ram_A_clkA0_in_UNCONNECTED ),
        .\doutB_reg[1]_0 (\doutB_reg[0] [0]),
        .\doutB_reg[2]_0 ({\doutB_reg[2] [3:2],\doutB_reg[2] [0]}),
        .\doutB_reg[2]_1 (\doutB_reg[6] [0]),
        .\doutB_reg[2]_2 ({\doutB_reg[1]_9 [2],\doutB_reg[1]_9 [0]}),
        .\doutB_reg[3]_0 ({\doutB_reg[3] [2],\doutB_reg[3] [0]}),
        .\doutB_reg[4]_0 (\ram_A[0].read_ram_A_n_10 ),
        .\doutB_reg[4]_1 ({\doutB_reg[4] [2],\doutB_reg[4] [0]}),
        .\doutB_reg[4]_2 (\ram_A[0].read_ram_A_n_30 ),
        .\doutB_reg[5]_0 (\ram_A[0].read_ram_A_n_12 ),
        .\doutB_reg[5]_1 (\ram_A[0].read_ram_A_n_19 ),
        .\doutB_reg[5]_2 (\ram_A[0].read_ram_A_n_21 ),
        .\doutB_reg[5]_3 ({\doutB_reg[4]_16 [2],\doutB_reg[4]_16 [0]}),
        .\doutB_reg[6]_0 (\doutB_reg[1] [0]),
        .\doutB_reg[6]_1 (\doutB_reg[4]_0 [0]),
        .\doutB_reg[6]_2 (\doutB_reg[6]_2 [3:2]),
        .\doutB_reg[6]_3 (\doutB_reg[6]_24 [1]),
        .\doutB_reg[6]_4 (\doutB_reg[6]_25 [1]),
        .\doutB_reg[7]_0 (\doutB_reg[7]_1 ),
        .\doutB_reg[7]_1 (\doutB_reg[7]_18 [3:1]),
        .\doutB_reg[7]_2 (\ram_A[0].reg_banked_data_A_reg[0] ),
        .lopt(lopt),
        .\ram_A[0].reg_banked_valid_A_reg[0]__0 (\ram_A[0].reg_banked_valid_A_reg[0]__0 ),
        .rd_en_bram(start_multiply_reg_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[0]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[1]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[2]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[3]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[4]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[5]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[6]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_data_A_reg[0][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tdata[7]),
        .Q(\ram_A[0].reg_banked_data_A_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_valid_A_reg[0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(s_axis_s2mm_tvalid),
        .Q(\ram_A[0].reg_banked_valid_A_reg[0]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_write_addr_A_reg[0][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(write_addr_reg__0[0]),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_write_addr_A_reg[0][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(write_addr_reg__0[1]),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_write_addr_A_reg[0][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(write_addr_reg__0[2]),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_write_addr_A_reg[0][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(write_addr_reg__0[3]),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_write_addr_A_reg[0][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(write_addr_reg__0[4]),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_write_addr_A_reg[0][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(write_addr_reg__0[5]),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[0].reg_banked_write_addr_A_reg[0][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(write_addr_reg__0[6]),
        .Q(\ram_A[0].reg_banked_write_addr_A_reg[0] [6]),
        .R(1'b0));
  mem_16 \ram_A[1].read_ram_A 
       (.E(\genblk1[1].rd_en_bram_reg_reg ),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] ),
        .buffer_out0__0_carry(buffer_out0__0_carry),
        .buffer_out0__30_carry(buffer_out0__30_carry),
        .buffer_out0__60_carry__2(buffer_out0__60_carry__2),
        .buffer_out0__60_carry__2_0(buffer_out0__60_carry__2_0),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_A[1].read_ram_A_clkA0_in_UNCONNECTED ),
        .\doutB_reg[1]_0 (\doutB_reg[1]_6 ),
        .\doutB_reg[2]_0 (\doutB_reg[2]_3 ),
        .\doutB_reg[2]_1 (\doutB_reg[2]_4 ),
        .\doutB_reg[3]_0 (\doutB_reg[3]_0 ),
        .\doutB_reg[4]_0 (\doutB_reg[4]_7 ),
        .\doutB_reg[4]_1 (\doutB_reg[4]_8 ),
        .\doutB_reg[4]_2 (\doutB_reg[4]_9 ),
        .\doutB_reg[5]_0 (\doutB_reg[5]_2 ),
        .\doutB_reg[5]_1 (\doutB_reg[5]_3 ),
        .\doutB_reg[5]_2 (\doutB_reg[5]_4 ),
        .\doutB_reg[6]_0 (\doutB_reg[6]_18 ),
        .\doutB_reg[6]_1 (\doutB_reg[6]_19 ),
        .\doutB_reg[6]_2 (\doutB_reg[6]_26 ),
        .\doutB_reg[6]_3 (\doutB_reg[6]_27 ),
        .\doutB_reg[7]_0 (\doutB_reg[7]_11 ),
        .\doutB_reg[7]_1 (\doutB_reg[7]_12 ),
        .\doutB_reg[7]_2 (\ram_A[1].reg_banked_data_A_reg[1] ),
        .\genblk1[1].rd_addr_bram_reg_reg[1] ({mem_read_A_inst_n_3,mem_read_A_inst_n_4,mem_read_A_inst_n_5,mem_read_A_inst_n_6}),
        .lopt(lopt),
        .\out_b_reg[2] (\out_b_reg[2] ),
        .\out_b_reg[5] (\out_b_reg[5] ),
        .\ram_A[1].reg_banked_valid_A_reg[1]__0 (\ram_A[1].reg_banked_valid_A_reg[1]__0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [0]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [1]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [2]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [3]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [4]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [5]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [6]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_data_A_reg[1][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_data_A_reg[0] [7]),
        .Q(\ram_A[1].reg_banked_data_A_reg[1] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_valid_A_reg[1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_valid_A_reg[0]__0 ),
        .Q(\ram_A[1].reg_banked_valid_A_reg[1]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_write_addr_A_reg[1][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_write_addr_A_reg[0] [0]),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_write_addr_A_reg[1][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_write_addr_A_reg[0] [1]),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_write_addr_A_reg[1][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_write_addr_A_reg[0] [2]),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_write_addr_A_reg[1][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_write_addr_A_reg[0] [3]),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_write_addr_A_reg[1][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_write_addr_A_reg[0] [4]),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_write_addr_A_reg[1][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_write_addr_A_reg[0] [5]),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[1].reg_banked_write_addr_A_reg[1][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[0].reg_banked_write_addr_A_reg[0] [6]),
        .Q(\ram_A[1].reg_banked_write_addr_A_reg[1] [6]),
        .R(1'b0));
  mem_17 \ram_A[2].read_ram_A 
       (.E(\genblk1[2].rd_en_bram_reg_reg ),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] ),
        .buffer_out0__0_carry(buffer_out0__0_carry_0),
        .buffer_out0__30_carry(buffer_out0__30_carry_0),
        .buffer_out0__60_carry__2(buffer_out0__60_carry__2_1),
        .buffer_out0__60_carry__2_0(buffer_out0__60_carry__2_2),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_A[2].read_ram_A_clkA0_in_UNCONNECTED ),
        .\doutB_reg[1]_0 (\doutB_reg[1]_7 ),
        .\doutB_reg[2]_0 (\doutB_reg[2]_5 ),
        .\doutB_reg[2]_1 (\doutB_reg[2]_6 ),
        .\doutB_reg[3]_0 (\doutB_reg[3]_1 ),
        .\doutB_reg[4]_0 (\doutB_reg[4]_10 ),
        .\doutB_reg[4]_1 (\doutB_reg[4]_11 ),
        .\doutB_reg[4]_2 (\doutB_reg[4]_12 ),
        .\doutB_reg[5]_0 (\doutB_reg[5]_5 ),
        .\doutB_reg[5]_1 (\doutB_reg[5]_6 ),
        .\doutB_reg[5]_2 (\doutB_reg[5]_7 ),
        .\doutB_reg[6]_0 (\doutB_reg[6]_20 ),
        .\doutB_reg[6]_1 (\doutB_reg[6]_21 ),
        .\doutB_reg[6]_2 (\doutB_reg[6]_28 ),
        .\doutB_reg[6]_3 (\doutB_reg[6]_29 ),
        .\doutB_reg[7]_0 (\doutB_reg[7]_13 ),
        .\doutB_reg[7]_1 (\doutB_reg[7]_14 ),
        .\doutB_reg[7]_2 (\ram_A[2].reg_banked_data_A_reg[2] ),
        .\genblk1[2].rd_addr_bram_reg_reg[2] ({mem_read_A_inst_n_7,mem_read_A_inst_n_8,mem_read_A_inst_n_9,mem_read_A_inst_n_10}),
        .lopt(lopt),
        .\out_b_reg[2] (\out_b_reg[2]_0 ),
        .\out_b_reg[5] (\out_b_reg[5]_0 ),
        .\ram_A[2].reg_banked_valid_A_reg[2]__0 (\ram_A[2].reg_banked_valid_A_reg[2]__0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [0]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [1]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [2]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [3]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [4]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [5]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [6]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_data_A_reg[2][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_data_A_reg[1] [7]),
        .Q(\ram_A[2].reg_banked_data_A_reg[2] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_valid_A_reg[2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_valid_A_reg[1]__0 ),
        .Q(\ram_A[2].reg_banked_valid_A_reg[2]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_write_addr_A_reg[2][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_write_addr_A_reg[1] [0]),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_write_addr_A_reg[2][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_write_addr_A_reg[1] [1]),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_write_addr_A_reg[2][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_write_addr_A_reg[1] [2]),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_write_addr_A_reg[2][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_write_addr_A_reg[1] [3]),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_write_addr_A_reg[2][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_write_addr_A_reg[1] [4]),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_write_addr_A_reg[2][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_write_addr_A_reg[1] [5]),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[2].reg_banked_write_addr_A_reg[2][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[1].reg_banked_write_addr_A_reg[1] [6]),
        .Q(\ram_A[2].reg_banked_write_addr_A_reg[2] [6]),
        .R(1'b0));
  mem_18 \ram_A[3].read_ram_A 
       (.E(\genblk1[3].rd_en_bram_reg_reg ),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] ),
        .buffer_out0__0_carry(buffer_out0__0_carry_1),
        .buffer_out0__30_carry(buffer_out0__30_carry_1),
        .buffer_out0__60_carry__2(buffer_out0__60_carry__2_3),
        .buffer_out0__60_carry__2_0(buffer_out0__60_carry__2_4),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_A[3].read_ram_A_clkA0_in_UNCONNECTED ),
        .\doutB_reg[1]_0 (\doutB_reg[1]_8 ),
        .\doutB_reg[2]_0 (\doutB_reg[2]_7 ),
        .\doutB_reg[2]_1 (\doutB_reg[2]_8 ),
        .\doutB_reg[3]_0 (\doutB_reg[3]_2 ),
        .\doutB_reg[4]_0 (\doutB_reg[4]_13 ),
        .\doutB_reg[4]_1 (\doutB_reg[4]_14 ),
        .\doutB_reg[4]_2 (\doutB_reg[4]_15 ),
        .\doutB_reg[5]_0 (\doutB_reg[5]_8 ),
        .\doutB_reg[5]_1 (\doutB_reg[5]_9 ),
        .\doutB_reg[5]_2 (\doutB_reg[5]_10 ),
        .\doutB_reg[6]_0 (\doutB_reg[6]_22 ),
        .\doutB_reg[6]_1 (\doutB_reg[6]_23 ),
        .\doutB_reg[6]_2 (\doutB_reg[6]_30 ),
        .\doutB_reg[6]_3 (\doutB_reg[6]_31 ),
        .\doutB_reg[7]_0 (\doutB_reg[7]_15 ),
        .\doutB_reg[7]_1 (\doutB_reg[7]_16 ),
        .\doutB_reg[7]_2 (\ram_A[3].reg_banked_data_A_reg[3] ),
        .\doutB_reg[7]_3 (\genblk1[3].rd_addr_bram_reg_reg[3] ),
        .lopt(lopt),
        .mm_rst_n(mm_rst_n),
        .\out_b_reg[2] (\out_b_reg[2]_1 ),
        .\out_b_reg[5] (\out_b_reg[5]_1 ),
        .\ram_A[3].reg_banked_valid_A_reg[3]__0 (\ram_A[3].reg_banked_valid_A_reg[3]__0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [0]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [1]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [2]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [3]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [4]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [5]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [6]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_data_A_reg[3][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_data_A_reg[2] [7]),
        .Q(\ram_A[3].reg_banked_data_A_reg[3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_valid_A_reg[3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_valid_A_reg[2]__0 ),
        .Q(\ram_A[3].reg_banked_valid_A_reg[3]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_write_addr_A_reg[3][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_write_addr_A_reg[2] [0]),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_write_addr_A_reg[3][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_write_addr_A_reg[2] [1]),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_write_addr_A_reg[3][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_write_addr_A_reg[2] [2]),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_write_addr_A_reg[3][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_write_addr_A_reg[2] [3]),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_write_addr_A_reg[3][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_write_addr_A_reg[2] [4]),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_write_addr_A_reg[3][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_write_addr_A_reg[2] [5]),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_A[3].reg_banked_write_addr_A_reg[3][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[2].reg_banked_write_addr_A_reg[2] [6]),
        .Q(\ram_A[3].reg_banked_write_addr_A_reg[3] [6]),
        .R(1'b0));
  mem_19 \ram_B[0].read_ram_B 
       (.A(A),
        .CO(CO),
        .DI({DI[3],DI[1]}),
        .E(start_multiply_reg_0),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] ),
        .S(S[1]),
        .addrB({ADDRA,Q}),
        .buffer_out0__0_carry__0(\ram_A[0].read_ram_A_n_10 ),
        .buffer_out0__0_carry__0_0(\ram_A[0].read_ram_A_n_12 ),
        .buffer_out0__30_carry__0(\ram_A[0].read_ram_A_n_19 ),
        .buffer_out0__30_carry__0_0(\ram_A[0].read_ram_A_n_21 ),
        .buffer_out0__60_carry__0(buffer_out0__60_carry__0_1),
        .buffer_out0__60_carry__0_0(buffer_out0__60_carry__0_2),
        .buffer_out0__60_carry__1(buffer_out0__60_carry__1),
        .buffer_out0__60_carry__1_0(buffer_out0__60_carry__1_0[0]),
        .buffer_out0__60_carry__1_1(\ram_A[0].read_ram_A_n_30 ),
        .buffer_out0__60_carry__1_i_8_0(buffer_out0__60_carry__1_i_8),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_B[0].read_ram_B_clkA0_in_UNCONNECTED ),
        .\doutB_reg[0]_0 (\doutB_reg[0] [2:1]),
        .\doutB_reg[0]_1 (\doutB_reg[6]_24 [0]),
        .\doutB_reg[1]_0 (\doutB_reg[1] [1]),
        .\doutB_reg[1]_1 ({\doutB_reg[1]_9 [3],\doutB_reg[1]_9 [1]}),
        .\doutB_reg[2]_0 (\ram_B[0].read_ram_B_n_0 ),
        .\doutB_reg[3]_0 (\doutB_reg[2] [1]),
        .\doutB_reg[3]_1 (\doutB_reg[6]_25 [0]),
        .\doutB_reg[4]_0 ({\doutB_reg[4] [3],\doutB_reg[4] [1]}),
        .\doutB_reg[4]_1 (\doutB_reg[4]_0 [1]),
        .\doutB_reg[4]_2 (\doutB_reg[3] [1]),
        .\doutB_reg[4]_3 ({\doutB_reg[4]_16 [3],\doutB_reg[4]_16 [1]}),
        .\doutB_reg[5]_0 (\ram_B[0].read_ram_B_n_12 ),
        .\doutB_reg[6]_0 (\doutB_reg[6]_0 ),
        .\doutB_reg[6]_1 (\doutB_reg[6] [1]),
        .\doutB_reg[6]_2 (\doutB_reg[6]_1 ),
        .\doutB_reg[6]_3 (\doutB_reg[6]_2 [1:0]),
        .\doutB_reg[6]_4 (\ram_B[0].read_ram_B_n_24 ),
        .\doutB_reg[7]_0 (B),
        .\doutB_reg[7]_1 (\doutB_reg[7] ),
        .\doutB_reg[7]_2 (\doutB_reg[7]_0 ),
        .\doutB_reg[7]_3 (\ram_B[0].read_ram_B_n_23 ),
        .\doutB_reg[7]_4 (\doutB_reg[7]_17 ),
        .\doutB_reg[7]_5 (\doutB_reg[7]_18 [0]),
        .\doutB_reg[7]_6 (\ram_B[0].reg_banked_data_B_reg[0] ),
        .lopt(lopt),
        .\ram_B[0].reg_banked_valid_B_reg[0]__0 (\ram_B[0].reg_banked_valid_B_reg[0]__0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [0]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [1]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [2]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [3]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [4]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [5]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [6]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_data_B_reg[0][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_data_A_reg[3] [7]),
        .Q(\ram_B[0].reg_banked_data_B_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_valid_B_reg[0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_valid_A_reg[3]__0 ),
        .Q(\ram_B[0].reg_banked_valid_B_reg[0]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_write_addr_B_reg[0][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_write_addr_A_reg[3] [0]),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_write_addr_B_reg[0][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_write_addr_A_reg[3] [1]),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_write_addr_B_reg[0][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_write_addr_A_reg[3] [2]),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_write_addr_B_reg[0][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_write_addr_A_reg[3] [3]),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_write_addr_B_reg[0][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_write_addr_A_reg[3] [4]),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_write_addr_B_reg[0][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_write_addr_A_reg[3] [5]),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[0].reg_banked_write_addr_B_reg[0][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_A[3].reg_banked_write_addr_A_reg[3] [6]),
        .Q(\ram_B[0].reg_banked_write_addr_B_reg[0] [6]),
        .R(1'b0));
  mem_20 \ram_B[1].read_ram_B 
       (.E(\genblk1[1].rd_en_bram_reg_reg ),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] ),
        .buffer_out0__0_carry__0(buffer_out0__0_carry__0),
        .buffer_out0__0_carry__0_0(buffer_out0__0_carry__0_2),
        .buffer_out0__0_carry__0_1(buffer_out0__0_carry__0_3),
        .buffer_out0__30_carry__0(buffer_out0__30_carry__0),
        .buffer_out0__30_carry__0_0(buffer_out0__30_carry__0_0),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_B[1].read_ram_B_clkA0_in_UNCONNECTED ),
        .\doutB_reg[0]_0 (\doutB_reg[0]_0 ),
        .\doutB_reg[0]_1 (\doutB_reg[0]_1 ),
        .\doutB_reg[0]_2 (\doutB_reg[0]_2 ),
        .\doutB_reg[1]_0 (\doutB_reg[1]_0 ),
        .\doutB_reg[1]_1 (\doutB_reg[1]_1 ),
        .\doutB_reg[1]_2 (\doutB_reg[1]_10 ),
        .\doutB_reg[2]_0 (\doutB_reg[2]_0 ),
        .\doutB_reg[3]_0 (\doutB_reg[3]_3 ),
        .\doutB_reg[3]_1 (\doutB_reg[3]_4 ),
        .\doutB_reg[4]_0 (\doutB_reg[4]_1 ),
        .\doutB_reg[4]_1 (\doutB_reg[4]_2 ),
        .\doutB_reg[4]_2 (\doutB_reg[4]_17 ),
        .\doutB_reg[4]_3 (\doutB_reg[4]_18 ),
        .\doutB_reg[5]_0 (\doutB_reg[5] ),
        .\doutB_reg[6]_0 (\doutB_reg[6]_3 ),
        .\doutB_reg[6]_1 (\doutB_reg[6]_4 ),
        .\doutB_reg[6]_2 (\doutB_reg[6]_5 ),
        .\doutB_reg[6]_3 (\doutB_reg[6]_6 ),
        .\doutB_reg[6]_4 (\doutB_reg[6]_7 ),
        .\doutB_reg[7]_0 (\doutB_reg[7]_2 ),
        .\doutB_reg[7]_1 (\doutB_reg[7]_3 ),
        .\doutB_reg[7]_2 (\doutB_reg[7]_4 ),
        .\doutB_reg[7]_3 (\ram_B[1].reg_banked_data_B_reg[1] ),
        .\genblk1[1].rd_addr_bram_reg_reg[1] ({mem_read_B_inst_n_0,mem_read_B_inst_n_1,mem_read_B_inst_n_2,mem_read_B_inst_n_3}),
        .lopt(lopt),
        .\ram_B[1].reg_banked_valid_B_reg[1]__0 (\ram_B[1].reg_banked_valid_B_reg[1]__0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [0]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [1]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [2]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [3]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [4]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [5]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [6]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_data_B_reg[1][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_data_B_reg[0] [7]),
        .Q(\ram_B[1].reg_banked_data_B_reg[1] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_valid_B_reg[1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_valid_B_reg[0]__0 ),
        .Q(\ram_B[1].reg_banked_valid_B_reg[1]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_write_addr_B_reg[1][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_write_addr_B_reg[0] [0]),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_write_addr_B_reg[1][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_write_addr_B_reg[0] [1]),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_write_addr_B_reg[1][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_write_addr_B_reg[0] [2]),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_write_addr_B_reg[1][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_write_addr_B_reg[0] [3]),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_write_addr_B_reg[1][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_write_addr_B_reg[0] [4]),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_write_addr_B_reg[1][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_write_addr_B_reg[0] [5]),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[1].reg_banked_write_addr_B_reg[1][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[0].reg_banked_write_addr_B_reg[0] [6]),
        .Q(\ram_B[1].reg_banked_write_addr_B_reg[1] [6]),
        .R(1'b0));
  mem_21 \ram_B[2].read_ram_B 
       (.E(\genblk1[2].rd_en_bram_reg_reg ),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] ),
        .buffer_out0__0_carry__0(buffer_out0__0_carry__0_0),
        .buffer_out0__0_carry__0_0(buffer_out0__0_carry__0_4),
        .buffer_out0__0_carry__0_1(buffer_out0__0_carry__0_5),
        .buffer_out0__30_carry__0(buffer_out0__30_carry__0_1),
        .buffer_out0__30_carry__0_0(buffer_out0__30_carry__0_2),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_B[2].read_ram_B_clkA0_in_UNCONNECTED ),
        .\doutB_reg[0]_0 (\doutB_reg[0]_3 ),
        .\doutB_reg[0]_1 (\doutB_reg[0]_4 ),
        .\doutB_reg[0]_2 (\doutB_reg[0]_5 ),
        .\doutB_reg[1]_0 (\doutB_reg[1]_2 ),
        .\doutB_reg[1]_1 (\doutB_reg[1]_3 ),
        .\doutB_reg[1]_2 (\doutB_reg[1]_11 ),
        .\doutB_reg[2]_0 (\doutB_reg[2]_1 ),
        .\doutB_reg[3]_0 (\doutB_reg[3]_5 ),
        .\doutB_reg[3]_1 (\doutB_reg[3]_6 ),
        .\doutB_reg[4]_0 (\doutB_reg[4]_3 ),
        .\doutB_reg[4]_1 (\doutB_reg[4]_4 ),
        .\doutB_reg[4]_2 (\doutB_reg[4]_19 ),
        .\doutB_reg[4]_3 (\doutB_reg[4]_20 ),
        .\doutB_reg[5]_0 (\doutB_reg[5]_0 ),
        .\doutB_reg[6]_0 (\doutB_reg[6]_8 ),
        .\doutB_reg[6]_1 (\doutB_reg[6]_9 ),
        .\doutB_reg[6]_2 (\doutB_reg[6]_10 ),
        .\doutB_reg[6]_3 (\doutB_reg[6]_11 ),
        .\doutB_reg[6]_4 (\doutB_reg[6]_12 ),
        .\doutB_reg[7]_0 (\doutB_reg[7]_5 ),
        .\doutB_reg[7]_1 (\doutB_reg[7]_6 ),
        .\doutB_reg[7]_2 (\doutB_reg[7]_7 ),
        .\doutB_reg[7]_3 (\ram_B[2].reg_banked_data_B_reg[2] ),
        .\genblk1[2].rd_addr_bram_reg_reg[2] ({mem_read_B_inst_n_4,mem_read_B_inst_n_5,mem_read_B_inst_n_6,mem_read_B_inst_n_7}),
        .lopt(lopt),
        .\ram_B[2].reg_banked_valid_B_reg[2]__0 (\ram_B[2].reg_banked_valid_B_reg[2]__0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [0]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [1]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [2]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [3]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [4]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [5]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [6]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_data_B_reg[2][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_data_B_reg[1] [7]),
        .Q(\ram_B[2].reg_banked_data_B_reg[2] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_valid_B_reg[2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_valid_B_reg[1]__0 ),
        .Q(\ram_B[2].reg_banked_valid_B_reg[2]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_write_addr_B_reg[2][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_write_addr_B_reg[1] [0]),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_write_addr_B_reg[2][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_write_addr_B_reg[1] [1]),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_write_addr_B_reg[2][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_write_addr_B_reg[1] [2]),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_write_addr_B_reg[2][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_write_addr_B_reg[1] [3]),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_write_addr_B_reg[2][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_write_addr_B_reg[1] [4]),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_write_addr_B_reg[2][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_write_addr_B_reg[1] [5]),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[2].reg_banked_write_addr_B_reg[2][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[1].reg_banked_write_addr_B_reg[1] [6]),
        .Q(\ram_B[2].reg_banked_write_addr_B_reg[2] [6]),
        .R(1'b0));
  mem_22 \ram_B[3].read_ram_B 
       (.E(\genblk1[3].rd_en_bram_reg_reg ),
        .Q(\doutB_reg[7]_8 ),
        .buffer_out0__0_carry__0(buffer_out0__0_carry__0_1),
        .buffer_out0__0_carry__0_0(buffer_out0__0_carry__0_6),
        .buffer_out0__0_carry__0_1(buffer_out0__0_carry__0_7),
        .buffer_out0__30_carry__0(buffer_out0__30_carry__0_3),
        .buffer_out0__30_carry__0_0(buffer_out0__30_carry__0_4),
        .clear(SR),
        .clkA(clkA),
        .clkA0_in(\NLW_ram_B[3].read_ram_B_clkA0_in_UNCONNECTED ),
        .\doutB_reg[0]_0 (\doutB_reg[0]_6 ),
        .\doutB_reg[0]_1 (\doutB_reg[0]_7 ),
        .\doutB_reg[0]_2 (\doutB_reg[0]_8 ),
        .\doutB_reg[1]_0 (\doutB_reg[1]_4 ),
        .\doutB_reg[1]_1 (\doutB_reg[1]_5 ),
        .\doutB_reg[1]_2 (\doutB_reg[1]_12 ),
        .\doutB_reg[1]_3 (\ram_B[3].reg_banked_write_addr_B_reg[3] ),
        .\doutB_reg[2]_0 (\doutB_reg[2]_2 ),
        .\doutB_reg[3]_0 (\doutB_reg[3]_7 ),
        .\doutB_reg[3]_1 (\doutB_reg[3]_8 ),
        .\doutB_reg[4]_0 (\doutB_reg[4]_5 ),
        .\doutB_reg[4]_1 (\doutB_reg[4]_6 ),
        .\doutB_reg[4]_2 (\doutB_reg[4]_21 ),
        .\doutB_reg[4]_3 (\doutB_reg[4]_22 ),
        .\doutB_reg[5]_0 (\doutB_reg[5]_1 ),
        .\doutB_reg[6]_0 (\doutB_reg[6]_13 ),
        .\doutB_reg[6]_1 (\doutB_reg[6]_14 ),
        .\doutB_reg[6]_2 (\doutB_reg[6]_15 ),
        .\doutB_reg[6]_3 (\doutB_reg[6]_16 ),
        .\doutB_reg[6]_4 (\doutB_reg[6]_17 ),
        .\doutB_reg[7]_0 (\doutB_reg[7]_9 ),
        .\doutB_reg[7]_1 (\doutB_reg[7]_10 ),
        .\doutB_reg[7]_2 (\ram_B[3].reg_banked_data_B_reg[3] ),
        .\genblk1[3].rd_addr_bram_reg_reg[3] ({mem_read_B_inst_n_8,mem_read_B_inst_n_9,mem_read_B_inst_n_10,mem_read_B_inst_n_11}),
        .lopt(lopt),
        .\ram_B[3].reg_banked_valid_B_reg[3]__0 (\ram_B[3].reg_banked_valid_B_reg[3]__0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [0]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [1]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [2]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [3]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [4]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [5]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [6]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_data_B_reg[3][7] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_data_B_reg[2] [7]),
        .Q(\ram_B[3].reg_banked_data_B_reg[3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_valid_B_reg[3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_valid_B_reg[2]__0 ),
        .Q(\ram_B[3].reg_banked_valid_B_reg[3]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_write_addr_B_reg[3][0] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_write_addr_B_reg[2] [0]),
        .Q(\ram_B[3].reg_banked_write_addr_B_reg[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_write_addr_B_reg[3][1] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_write_addr_B_reg[2] [1]),
        .Q(\ram_B[3].reg_banked_write_addr_B_reg[3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_write_addr_B_reg[3][2] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_write_addr_B_reg[2] [2]),
        .Q(\ram_B[3].reg_banked_write_addr_B_reg[3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_write_addr_B_reg[3][3] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_write_addr_B_reg[2] [3]),
        .Q(\ram_B[3].reg_banked_write_addr_B_reg[3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_write_addr_B_reg[3][4] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_write_addr_B_reg[2] [4]),
        .Q(\ram_B[3].reg_banked_write_addr_B_reg[3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_write_addr_B_reg[3][5] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_write_addr_B_reg[2] [5]),
        .Q(\ram_B[3].reg_banked_write_addr_B_reg[3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ram_B[3].reg_banked_write_addr_B_reg[3][6] 
       (.C(clkA0_in),
        .CE(1'b1),
        .D(\ram_B[2].reg_banked_write_addr_B_reg[2] [6]),
        .Q(\ram_B[3].reg_banked_write_addr_B_reg[3] [6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_s2mm_tready_INST_0
       (.I0(start_multiply_reg_0),
        .O(s_axis_s2mm_tready));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    start_multiply_i_1
       (.I0(mm_rst_n),
        .I1(start_multiply_reg_0),
        .I2(start_multiply_i_2_n_0),
        .I3(\ram_B[3].reg_banked_write_addr_B_reg[3] [5]),
        .I4(\ram_B[3].reg_banked_write_addr_B_reg[3] [4]),
        .I5(\ram_B[3].reg_banked_write_addr_B_reg[3] [6]),
        .O(start_multiply_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_multiply_i_2
       (.I0(\ram_B[3].reg_banked_write_addr_B_reg[3] [2]),
        .I1(\ram_B[3].reg_banked_write_addr_B_reg[3] [3]),
        .I2(\ram_B[3].reg_banked_write_addr_B_reg[3] [0]),
        .I3(\ram_B[3].reg_banked_write_addr_B_reg[3] [1]),
        .O(start_multiply_i_2_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    start_multiply_reg
       (.C(clkA),
        .CE(1'b1),
        .D(start_multiply_i_1_n_0),
        .Q(start_multiply_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \write_addr[0]_i_1 
       (.I0(write_addr_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_addr[1]_i_1 
       (.I0(write_addr_reg__0[0]),
        .I1(write_addr_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_addr[2]_i_1 
       (.I0(write_addr_reg__0[0]),
        .I1(write_addr_reg__0[1]),
        .I2(write_addr_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_addr[3]_i_1 
       (.I0(write_addr_reg__0[1]),
        .I1(write_addr_reg__0[0]),
        .I2(write_addr_reg__0[2]),
        .I3(write_addr_reg__0[3]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \write_addr[4]_i_1 
       (.I0(write_addr_reg__0[2]),
        .I1(write_addr_reg__0[0]),
        .I2(write_addr_reg__0[1]),
        .I3(write_addr_reg__0[3]),
        .I4(write_addr_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \write_addr[5]_i_1 
       (.I0(write_addr_reg__0[4]),
        .I1(write_addr_reg__0[3]),
        .I2(write_addr_reg__0[1]),
        .I3(write_addr_reg__0[0]),
        .I4(write_addr_reg__0[2]),
        .I5(write_addr_reg__0[5]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \write_addr[6]_i_1 
       (.I0(s_axis_s2mm_tvalid),
        .I1(start_multiply_reg_0),
        .O(write_addr0));
  LUT3 #(
    .INIT(8'hD2)) 
    \write_addr[6]_i_2 
       (.I0(write_addr_reg__0[5]),
        .I1(\write_addr[6]_i_3_n_0 ),
        .I2(write_addr_reg__0[6]),
        .O(p_0_in__0[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \write_addr[6]_i_3 
       (.I0(write_addr_reg__0[2]),
        .I1(write_addr_reg__0[0]),
        .I2(write_addr_reg__0[1]),
        .I3(write_addr_reg__0[3]),
        .I4(write_addr_reg__0[4]),
        .O(\write_addr[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \write_addr_reg[0] 
       (.C(clkA0_in),
        .CE(write_addr0),
        .D(p_0_in__0[0]),
        .Q(write_addr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \write_addr_reg[1] 
       (.C(clkA0_in),
        .CE(write_addr0),
        .D(p_0_in__0[1]),
        .Q(write_addr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \write_addr_reg[2] 
       (.C(clkA0_in),
        .CE(write_addr0),
        .D(p_0_in__0[2]),
        .Q(write_addr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \write_addr_reg[3] 
       (.C(clkA0_in),
        .CE(write_addr0),
        .D(p_0_in__0[3]),
        .Q(write_addr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \write_addr_reg[4] 
       (.C(clkA0_in),
        .CE(write_addr0),
        .D(p_0_in__0[4]),
        .Q(write_addr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \write_addr_reg[5] 
       (.C(clkA0_in),
        .CE(write_addr0),
        .D(p_0_in__0[5]),
        .Q(write_addr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \write_addr_reg[6] 
       (.C(clkA0_in),
        .CE(write_addr0),
        .D(p_0_in__0[6]),
        .Q(write_addr_reg__0[6]),
        .R(SR));
endmodule

module systolic
   (p_2_out,
    \init_d_reg[0][3]_0 ,
    init,
    \init_d_reg[0][2]_0 ,
    O,
    CO,
    \doutB_reg[1] ,
    \doutB_reg[3] ,
    \doutB_reg[4] ,
    \doutB_reg[4]_0 ,
    \doutB_reg[4]_1 ,
    \out_b_reg[4] ,
    \out_b_reg[4]_0 ,
    \out_b_reg[4]_1 ,
    ADDRA,
    \slice_cntr_reg[0] ,
    wr_en_D_bram,
    valid_D,
    Q,
    patch,
    \doutB_reg[1]_0 ,
    \doutB_reg[2] ,
    \doutB_reg[3]_0 ,
    \out_a_reg[7] ,
    \out_a_reg[4] ,
    \out_a_reg[5] ,
    \out_a_reg[5]_0 ,
    \out_a_reg[5]_1 ,
    \out_a_reg[7]_0 ,
    \out_a_reg[4]_0 ,
    \out_a_reg[5]_2 ,
    \out_a_reg[5]_3 ,
    \out_a_reg[5]_4 ,
    \out_a_reg[7]_1 ,
    \out_a_reg[4]_1 ,
    \out_a_reg[5]_5 ,
    \out_a_reg[5]_6 ,
    \out_a_reg[5]_7 ,
    \out_b_reg[2] ,
    \out_b_reg[7] ,
    \out_b_reg[5] ,
    \out_b_reg[2]_0 ,
    \out_b_reg[7]_0 ,
    \out_b_reg[5]_0 ,
    \out_b_reg[2]_1 ,
    \out_b_reg[7]_1 ,
    \out_b_reg[5]_1 ,
    enable_row_count_A_reg,
    \pixel_cntr_reg[2] ,
    enable_row_count_A_reg_0,
    \out_data_reg[15] ,
    \out_data_reg[15]_0 ,
    \out_data_reg[15]_1 ,
    \out_data_reg[15]_2 ,
    E,
    clkA,
    \buffer_out_reg[15] ,
    \buffer_out_reg[3] ,
    S,
    DI,
    buffer_out0__60_carry,
    buffer_out0__60_carry__0_i_10,
    buffer_out0__60_carry__0_i_10_0,
    \buffer_out[0]_i_3 ,
    \buffer_out[0]_i_3_0 ,
    buffer_out0__60_carry__0_i_7,
    buffer_out0__60_carry__0_i_7_0,
    buffer_out0__60_carry__1_i_2,
    buffer_out0__60_carry__1_i_2_0,
    \buffer_out_reg[11] ,
    \buffer_out_reg[11]_0 ,
    \buffer_out_reg[15]_0 ,
    \buffer_out_reg[15]_1 ,
    \buffer_out[12]_i_2 ,
    \buffer_out_reg[3]_0 ,
    \buffer_out_reg[3]_1 ,
    buffer_out0__60_carry_0,
    buffer_out0__60_carry_1,
    buffer_out0__60_carry__0_i_10__0,
    buffer_out0__60_carry__0_i_10__0_0,
    \buffer_out[0]_i_3__0 ,
    \buffer_out[0]_i_3__0_0 ,
    buffer_out0__60_carry__0_i_7__0,
    buffer_out0__60_carry__0_i_7__0_0,
    buffer_out0__60_carry__1_i_18__0,
    buffer_out0__60_carry__1_i_18__0_0,
    \buffer_out_reg[3]_2 ,
    \buffer_out_reg[3]_3 ,
    buffer_out0__60_carry_2,
    buffer_out0__60_carry_3,
    buffer_out0__60_carry__0_i_10__1,
    buffer_out0__60_carry__0_i_10__1_0,
    \buffer_out[0]_i_3__1 ,
    \buffer_out[0]_i_3__1_0 ,
    buffer_out0__60_carry__0_i_7__1,
    buffer_out0__60_carry__0_i_7__1_0,
    buffer_out0__60_carry__1_i_18__1,
    buffer_out0__60_carry__1_i_18__1_0,
    \buffer_out_reg[3]_4 ,
    \buffer_out_reg[3]_5 ,
    buffer_out0__60_carry_4,
    buffer_out0__60_carry_5,
    buffer_out0__60_carry__0_i_10__2,
    buffer_out0__60_carry__0_i_10__2_0,
    \buffer_out[0]_i_3__2 ,
    \buffer_out[0]_i_3__2_0 ,
    buffer_out0__60_carry__0_i_7__2,
    buffer_out0__60_carry__0_i_7__2_0,
    buffer_out0__60_carry__1_i_18__2,
    buffer_out0__60_carry__1_i_18__2_0,
    \buffer_out_reg[3]_6 ,
    \buffer_out_reg[3]_7 ,
    buffer_out0__60_carry_6,
    buffer_out0__60_carry_7,
    buffer_out0__60_carry__0_i_10__3,
    buffer_out0__60_carry__0_i_10__3_0,
    \buffer_out[0]_i_3__3 ,
    \buffer_out[0]_i_3__3_0 ,
    buffer_out0__60_carry__0_i_7__3,
    buffer_out0__60_carry__0_i_7__3_0,
    buffer_out0__60_carry__1_i_18__3,
    buffer_out0__60_carry__1_i_18__3_0,
    \buffer_out[12]_i_2__3 ,
    \buffer_out_reg[3]_8 ,
    \buffer_out_reg[3]_9 ,
    buffer_out0__60_carry_8,
    buffer_out0__60_carry_9,
    buffer_out0__60_carry__0_i_10__7,
    buffer_out0__60_carry__0_i_10__7_0,
    \buffer_out[0]_i_3__7 ,
    \buffer_out[0]_i_3__7_0 ,
    buffer_out0__60_carry__0_i_7__7,
    buffer_out0__60_carry__0_i_7__7_0,
    buffer_out0__60_carry__1_i_18__7,
    buffer_out0__60_carry__1_i_18__7_0,
    \buffer_out[12]_i_2__7 ,
    \buffer_out_reg[3]_10 ,
    \buffer_out_reg[3]_11 ,
    buffer_out0__60_carry_10,
    buffer_out0__60_carry_11,
    buffer_out0__60_carry__0_i_10__11,
    buffer_out0__60_carry__0_i_10__11_0,
    \buffer_out[0]_i_3__11 ,
    \buffer_out[0]_i_3__11_0 ,
    buffer_out0__60_carry__0_i_7__11,
    buffer_out0__60_carry__0_i_7__11_0,
    buffer_out0__60_carry__1_i_18__11,
    buffer_out0__60_carry__1_i_18__11_0,
    \buffer_out[12]_i_2__11 ,
    mm_rst_n,
    done_multiply,
    enable_row_count_A_reg_1,
    \patch_reg[0] ,
    \patch_reg[0]_0 ,
    D,
    B,
    \out_b_reg[7]_2 ,
    buffer_out0__60_carry__0,
    buffer_out0__60_carry__1_i_5__0,
    \out_b_reg[7]_3 ,
    buffer_out0__60_carry__0_0,
    buffer_out0__60_carry__1_i_5__1,
    \out_b_reg[7]_4 ,
    buffer_out0__60_carry__0_1,
    buffer_out0__60_carry__1_i_5__2,
    \out_a_reg[7]_2 ,
    \out_a_reg[7]_3 ,
    \out_a_reg[7]_4 ,
    buffer_out0__60_carry__0_2,
    buffer_out0__60_carry__0_3,
    buffer_out0__60_carry__0_4,
    buffer_out0__60_carry__0_5,
    buffer_out0__0_carry,
    buffer_out0__30_carry,
    buffer_out0__60_carry__0_6,
    buffer_out0__60_carry__0_7,
    buffer_out0__60_carry__0_8,
    buffer_out0__60_carry__1,
    buffer_out0__60_carry__1_0,
    buffer_out0__0_carry_0,
    buffer_out0__30_carry_0,
    buffer_out0__60_carry__0_9,
    buffer_out0__60_carry__0_10,
    buffer_out0__60_carry__0_11,
    buffer_out0__60_carry__1_1,
    buffer_out0__60_carry__1_2,
    buffer_out0__0_carry_1,
    buffer_out0__30_carry_1,
    buffer_out0__60_carry__0_12,
    buffer_out0__60_carry__0_13,
    buffer_out0__60_carry__0_14,
    buffer_out0__60_carry__1_3,
    buffer_out0__60_carry__1_4,
    buffer_out0__0_carry__0,
    buffer_out0__0_carry__0_0,
    buffer_out0__30_carry__0,
    buffer_out0__30_carry__0_0,
    buffer_out0__0_carry__0_1,
    buffer_out0__0_carry__0_2,
    buffer_out0__30_carry__0_1,
    buffer_out0__30_carry__0_2,
    buffer_out0__0_carry__0_3,
    buffer_out0__0_carry__0_4,
    buffer_out0__30_carry__0_3,
    buffer_out0__30_carry__0_4,
    enable_row_count_A_reg_2,
    enable_row_count_A_reg_3,
    enable_row_count_A_reg_4,
    lag_reg_0,
    \out_data_reg[0] ,
    \out_data_reg[0]_0 ,
    \out_data_reg[0]_1 ,
    \out_data_reg[0]_2 );
  output [0:0]p_2_out;
  output \init_d_reg[0][3]_0 ;
  output init;
  output \init_d_reg[0][2]_0 ;
  output [0:0]O;
  output [0:0]CO;
  output [1:0]\doutB_reg[1] ;
  output [0:0]\doutB_reg[3] ;
  output [2:0]\doutB_reg[4] ;
  output [0:0]\doutB_reg[4]_0 ;
  output [1:0]\doutB_reg[4]_1 ;
  output [0:0]\out_b_reg[4] ;
  output [0:0]\out_b_reg[4]_0 ;
  output [0:0]\out_b_reg[4]_1 ;
  output [0:0]ADDRA;
  output [0:0]\slice_cntr_reg[0] ;
  output [3:0]wr_en_D_bram;
  output [3:0]valid_D;
  output [2:0]Q;
  output patch;
  output \doutB_reg[1]_0 ;
  output \doutB_reg[2] ;
  output \doutB_reg[3]_0 ;
  output [7:0]\out_a_reg[7] ;
  output \out_a_reg[4] ;
  output \out_a_reg[5] ;
  output \out_a_reg[5]_0 ;
  output \out_a_reg[5]_1 ;
  output [7:0]\out_a_reg[7]_0 ;
  output \out_a_reg[4]_0 ;
  output \out_a_reg[5]_2 ;
  output \out_a_reg[5]_3 ;
  output \out_a_reg[5]_4 ;
  output [7:0]\out_a_reg[7]_1 ;
  output \out_a_reg[4]_1 ;
  output \out_a_reg[5]_5 ;
  output \out_a_reg[5]_6 ;
  output \out_a_reg[5]_7 ;
  output \out_b_reg[2] ;
  output [6:0]\out_b_reg[7] ;
  output \out_b_reg[5] ;
  output \out_b_reg[2]_0 ;
  output [6:0]\out_b_reg[7]_0 ;
  output \out_b_reg[5]_0 ;
  output \out_b_reg[2]_1 ;
  output [6:0]\out_b_reg[7]_1 ;
  output \out_b_reg[5]_1 ;
  output enable_row_count_A_reg;
  output [2:0]\pixel_cntr_reg[2] ;
  output enable_row_count_A_reg_0;
  output [15:0]\out_data_reg[15] ;
  output [15:0]\out_data_reg[15]_0 ;
  output [15:0]\out_data_reg[15]_1 ;
  output [15:0]\out_data_reg[15]_2 ;
  input [0:0]E;
  input clkA;
  input \buffer_out_reg[15] ;
  input [2:0]\buffer_out_reg[3] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]buffer_out0__60_carry;
  input [1:0]buffer_out0__60_carry__0_i_10;
  input [1:0]buffer_out0__60_carry__0_i_10_0;
  input [2:0]\buffer_out[0]_i_3 ;
  input [3:0]\buffer_out[0]_i_3_0 ;
  input [3:0]buffer_out0__60_carry__0_i_7;
  input [3:0]buffer_out0__60_carry__0_i_7_0;
  input [1:0]buffer_out0__60_carry__1_i_2;
  input [1:0]buffer_out0__60_carry__1_i_2_0;
  input [1:0]\buffer_out_reg[11] ;
  input [0:0]\buffer_out_reg[11]_0 ;
  input [3:0]\buffer_out_reg[15]_0 ;
  input [3:0]\buffer_out_reg[15]_1 ;
  input [0:0]\buffer_out[12]_i_2 ;
  input [1:0]\buffer_out_reg[3]_0 ;
  input [0:0]\buffer_out_reg[3]_1 ;
  input [1:0]buffer_out0__60_carry_0;
  input [1:0]buffer_out0__60_carry_1;
  input [0:0]buffer_out0__60_carry__0_i_10__0;
  input [0:0]buffer_out0__60_carry__0_i_10__0_0;
  input [0:0]\buffer_out[0]_i_3__0 ;
  input [0:0]\buffer_out[0]_i_3__0_0 ;
  input [1:0]buffer_out0__60_carry__0_i_7__0;
  input [1:0]buffer_out0__60_carry__0_i_7__0_0;
  input [0:0]buffer_out0__60_carry__1_i_18__0;
  input [0:0]buffer_out0__60_carry__1_i_18__0_0;
  input [1:0]\buffer_out_reg[3]_2 ;
  input [0:0]\buffer_out_reg[3]_3 ;
  input [1:0]buffer_out0__60_carry_2;
  input [1:0]buffer_out0__60_carry_3;
  input [0:0]buffer_out0__60_carry__0_i_10__1;
  input [0:0]buffer_out0__60_carry__0_i_10__1_0;
  input [0:0]\buffer_out[0]_i_3__1 ;
  input [0:0]\buffer_out[0]_i_3__1_0 ;
  input [1:0]buffer_out0__60_carry__0_i_7__1;
  input [1:0]buffer_out0__60_carry__0_i_7__1_0;
  input [0:0]buffer_out0__60_carry__1_i_18__1;
  input [0:0]buffer_out0__60_carry__1_i_18__1_0;
  input [1:0]\buffer_out_reg[3]_4 ;
  input [0:0]\buffer_out_reg[3]_5 ;
  input [1:0]buffer_out0__60_carry_4;
  input [1:0]buffer_out0__60_carry_5;
  input [0:0]buffer_out0__60_carry__0_i_10__2;
  input [0:0]buffer_out0__60_carry__0_i_10__2_0;
  input [0:0]\buffer_out[0]_i_3__2 ;
  input [0:0]\buffer_out[0]_i_3__2_0 ;
  input [1:0]buffer_out0__60_carry__0_i_7__2;
  input [1:0]buffer_out0__60_carry__0_i_7__2_0;
  input [0:0]buffer_out0__60_carry__1_i_18__2;
  input [0:0]buffer_out0__60_carry__1_i_18__2_0;
  input [0:0]\buffer_out_reg[3]_6 ;
  input [2:0]\buffer_out_reg[3]_7 ;
  input [1:0]buffer_out0__60_carry_6;
  input [1:0]buffer_out0__60_carry_7;
  input [0:0]buffer_out0__60_carry__0_i_10__3;
  input [0:0]buffer_out0__60_carry__0_i_10__3_0;
  input [1:0]\buffer_out[0]_i_3__3 ;
  input [2:0]\buffer_out[0]_i_3__3_0 ;
  input [1:0]buffer_out0__60_carry__0_i_7__3;
  input [1:0]buffer_out0__60_carry__0_i_7__3_0;
  input [0:0]buffer_out0__60_carry__1_i_18__3;
  input [0:0]buffer_out0__60_carry__1_i_18__3_0;
  input [0:0]\buffer_out[12]_i_2__3 ;
  input [0:0]\buffer_out_reg[3]_8 ;
  input [2:0]\buffer_out_reg[3]_9 ;
  input [1:0]buffer_out0__60_carry_8;
  input [1:0]buffer_out0__60_carry_9;
  input [0:0]buffer_out0__60_carry__0_i_10__7;
  input [0:0]buffer_out0__60_carry__0_i_10__7_0;
  input [1:0]\buffer_out[0]_i_3__7 ;
  input [2:0]\buffer_out[0]_i_3__7_0 ;
  input [1:0]buffer_out0__60_carry__0_i_7__7;
  input [1:0]buffer_out0__60_carry__0_i_7__7_0;
  input [0:0]buffer_out0__60_carry__1_i_18__7;
  input [0:0]buffer_out0__60_carry__1_i_18__7_0;
  input [0:0]\buffer_out[12]_i_2__7 ;
  input [0:0]\buffer_out_reg[3]_10 ;
  input [2:0]\buffer_out_reg[3]_11 ;
  input [1:0]buffer_out0__60_carry_10;
  input [1:0]buffer_out0__60_carry_11;
  input [0:0]buffer_out0__60_carry__0_i_10__11;
  input [0:0]buffer_out0__60_carry__0_i_10__11_0;
  input [1:0]\buffer_out[0]_i_3__11 ;
  input [2:0]\buffer_out[0]_i_3__11_0 ;
  input [1:0]buffer_out0__60_carry__0_i_7__11;
  input [1:0]buffer_out0__60_carry__0_i_7__11_0;
  input [0:0]buffer_out0__60_carry__1_i_18__11;
  input [0:0]buffer_out0__60_carry__1_i_18__11_0;
  input [0:0]\buffer_out[12]_i_2__11 ;
  input mm_rst_n;
  input done_multiply;
  input enable_row_count_A_reg_1;
  input \patch_reg[0] ;
  input \patch_reg[0]_0 ;
  input [7:0]D;
  input [7:0]B;
  input [7:0]\out_b_reg[7]_2 ;
  input buffer_out0__60_carry__0;
  input buffer_out0__60_carry__1_i_5__0;
  input [7:0]\out_b_reg[7]_3 ;
  input buffer_out0__60_carry__0_0;
  input buffer_out0__60_carry__1_i_5__1;
  input [7:0]\out_b_reg[7]_4 ;
  input buffer_out0__60_carry__0_1;
  input buffer_out0__60_carry__1_i_5__2;
  input [7:0]\out_a_reg[7]_2 ;
  input [7:0]\out_a_reg[7]_3 ;
  input [7:0]\out_a_reg[7]_4 ;
  input buffer_out0__60_carry__0_2;
  input buffer_out0__60_carry__0_3;
  input buffer_out0__60_carry__0_4;
  input buffer_out0__60_carry__0_5;
  input buffer_out0__0_carry;
  input buffer_out0__30_carry;
  input buffer_out0__60_carry__0_6;
  input buffer_out0__60_carry__0_7;
  input buffer_out0__60_carry__0_8;
  input buffer_out0__60_carry__1;
  input buffer_out0__60_carry__1_0;
  input buffer_out0__0_carry_0;
  input buffer_out0__30_carry_0;
  input buffer_out0__60_carry__0_9;
  input buffer_out0__60_carry__0_10;
  input buffer_out0__60_carry__0_11;
  input buffer_out0__60_carry__1_1;
  input buffer_out0__60_carry__1_2;
  input buffer_out0__0_carry_1;
  input buffer_out0__30_carry_1;
  input buffer_out0__60_carry__0_12;
  input buffer_out0__60_carry__0_13;
  input buffer_out0__60_carry__0_14;
  input buffer_out0__60_carry__1_3;
  input buffer_out0__60_carry__1_4;
  input buffer_out0__0_carry__0;
  input buffer_out0__0_carry__0_0;
  input buffer_out0__30_carry__0;
  input buffer_out0__30_carry__0_0;
  input buffer_out0__0_carry__0_1;
  input buffer_out0__0_carry__0_2;
  input buffer_out0__30_carry__0_1;
  input buffer_out0__30_carry__0_2;
  input buffer_out0__0_carry__0_3;
  input buffer_out0__0_carry__0_4;
  input buffer_out0__30_carry__0_3;
  input buffer_out0__30_carry__0_4;
  input enable_row_count_A_reg_2;
  input enable_row_count_A_reg_3;
  input enable_row_count_A_reg_4;
  input lag_reg_0;
  input \out_data_reg[0] ;
  input \out_data_reg[0]_0 ;
  input \out_data_reg[0]_1 ;
  input \out_data_reg[0]_2 ;

  wire [0:0]ADDRA;
  wire [7:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire buffer_out0__0_carry;
  wire buffer_out0__0_carry_0;
  wire buffer_out0__0_carry_1;
  wire buffer_out0__0_carry__0;
  wire buffer_out0__0_carry__0_0;
  wire buffer_out0__0_carry__0_1;
  wire buffer_out0__0_carry__0_2;
  wire buffer_out0__0_carry__0_3;
  wire buffer_out0__0_carry__0_4;
  wire buffer_out0__30_carry;
  wire buffer_out0__30_carry_0;
  wire buffer_out0__30_carry_1;
  wire buffer_out0__30_carry__0;
  wire buffer_out0__30_carry__0_0;
  wire buffer_out0__30_carry__0_1;
  wire buffer_out0__30_carry__0_2;
  wire buffer_out0__30_carry__0_3;
  wire buffer_out0__30_carry__0_4;
  wire [3:0]buffer_out0__60_carry;
  wire [1:0]buffer_out0__60_carry_0;
  wire [1:0]buffer_out0__60_carry_1;
  wire [1:0]buffer_out0__60_carry_10;
  wire [1:0]buffer_out0__60_carry_11;
  wire [1:0]buffer_out0__60_carry_2;
  wire [1:0]buffer_out0__60_carry_3;
  wire [1:0]buffer_out0__60_carry_4;
  wire [1:0]buffer_out0__60_carry_5;
  wire [1:0]buffer_out0__60_carry_6;
  wire [1:0]buffer_out0__60_carry_7;
  wire [1:0]buffer_out0__60_carry_8;
  wire [1:0]buffer_out0__60_carry_9;
  wire buffer_out0__60_carry__0;
  wire buffer_out0__60_carry__0_0;
  wire buffer_out0__60_carry__0_1;
  wire buffer_out0__60_carry__0_10;
  wire buffer_out0__60_carry__0_11;
  wire buffer_out0__60_carry__0_12;
  wire buffer_out0__60_carry__0_13;
  wire buffer_out0__60_carry__0_14;
  wire buffer_out0__60_carry__0_2;
  wire buffer_out0__60_carry__0_3;
  wire buffer_out0__60_carry__0_4;
  wire buffer_out0__60_carry__0_5;
  wire buffer_out0__60_carry__0_6;
  wire buffer_out0__60_carry__0_7;
  wire buffer_out0__60_carry__0_8;
  wire buffer_out0__60_carry__0_9;
  wire [1:0]buffer_out0__60_carry__0_i_10;
  wire [1:0]buffer_out0__60_carry__0_i_10_0;
  wire [0:0]buffer_out0__60_carry__0_i_10__0;
  wire [0:0]buffer_out0__60_carry__0_i_10__0_0;
  wire [0:0]buffer_out0__60_carry__0_i_10__1;
  wire [0:0]buffer_out0__60_carry__0_i_10__11;
  wire [0:0]buffer_out0__60_carry__0_i_10__11_0;
  wire [0:0]buffer_out0__60_carry__0_i_10__1_0;
  wire [0:0]buffer_out0__60_carry__0_i_10__2;
  wire [0:0]buffer_out0__60_carry__0_i_10__2_0;
  wire [0:0]buffer_out0__60_carry__0_i_10__3;
  wire [0:0]buffer_out0__60_carry__0_i_10__3_0;
  wire [0:0]buffer_out0__60_carry__0_i_10__7;
  wire [0:0]buffer_out0__60_carry__0_i_10__7_0;
  wire [3:0]buffer_out0__60_carry__0_i_7;
  wire [3:0]buffer_out0__60_carry__0_i_7_0;
  wire [1:0]buffer_out0__60_carry__0_i_7__0;
  wire [1:0]buffer_out0__60_carry__0_i_7__0_0;
  wire [1:0]buffer_out0__60_carry__0_i_7__1;
  wire [1:0]buffer_out0__60_carry__0_i_7__11;
  wire [1:0]buffer_out0__60_carry__0_i_7__11_0;
  wire [1:0]buffer_out0__60_carry__0_i_7__1_0;
  wire [1:0]buffer_out0__60_carry__0_i_7__2;
  wire [1:0]buffer_out0__60_carry__0_i_7__2_0;
  wire [1:0]buffer_out0__60_carry__0_i_7__3;
  wire [1:0]buffer_out0__60_carry__0_i_7__3_0;
  wire [1:0]buffer_out0__60_carry__0_i_7__7;
  wire [1:0]buffer_out0__60_carry__0_i_7__7_0;
  wire buffer_out0__60_carry__1;
  wire buffer_out0__60_carry__1_0;
  wire buffer_out0__60_carry__1_1;
  wire buffer_out0__60_carry__1_2;
  wire buffer_out0__60_carry__1_3;
  wire buffer_out0__60_carry__1_4;
  wire [0:0]buffer_out0__60_carry__1_i_18__0;
  wire [0:0]buffer_out0__60_carry__1_i_18__0_0;
  wire [0:0]buffer_out0__60_carry__1_i_18__1;
  wire [0:0]buffer_out0__60_carry__1_i_18__11;
  wire [0:0]buffer_out0__60_carry__1_i_18__11_0;
  wire [0:0]buffer_out0__60_carry__1_i_18__1_0;
  wire [0:0]buffer_out0__60_carry__1_i_18__2;
  wire [0:0]buffer_out0__60_carry__1_i_18__2_0;
  wire [0:0]buffer_out0__60_carry__1_i_18__3;
  wire [0:0]buffer_out0__60_carry__1_i_18__3_0;
  wire [0:0]buffer_out0__60_carry__1_i_18__7;
  wire [0:0]buffer_out0__60_carry__1_i_18__7_0;
  wire [1:0]buffer_out0__60_carry__1_i_2;
  wire [1:0]buffer_out0__60_carry__1_i_2_0;
  wire buffer_out0__60_carry__1_i_5__0;
  wire buffer_out0__60_carry__1_i_5__1;
  wire buffer_out0__60_carry__1_i_5__2;
  wire [2:0]\buffer_out[0]_i_3 ;
  wire [3:0]\buffer_out[0]_i_3_0 ;
  wire [0:0]\buffer_out[0]_i_3__0 ;
  wire [0:0]\buffer_out[0]_i_3__0_0 ;
  wire [0:0]\buffer_out[0]_i_3__1 ;
  wire [1:0]\buffer_out[0]_i_3__11 ;
  wire [2:0]\buffer_out[0]_i_3__11_0 ;
  wire [0:0]\buffer_out[0]_i_3__1_0 ;
  wire [0:0]\buffer_out[0]_i_3__2 ;
  wire [0:0]\buffer_out[0]_i_3__2_0 ;
  wire [1:0]\buffer_out[0]_i_3__3 ;
  wire [2:0]\buffer_out[0]_i_3__3_0 ;
  wire [1:0]\buffer_out[0]_i_3__7 ;
  wire [2:0]\buffer_out[0]_i_3__7_0 ;
  wire [0:0]\buffer_out[12]_i_2 ;
  wire [0:0]\buffer_out[12]_i_2__11 ;
  wire [0:0]\buffer_out[12]_i_2__3 ;
  wire [0:0]\buffer_out[12]_i_2__7 ;
  wire [1:0]\buffer_out_reg[11] ;
  wire [0:0]\buffer_out_reg[11]_0 ;
  wire \buffer_out_reg[15] ;
  wire [3:0]\buffer_out_reg[15]_0 ;
  wire [3:0]\buffer_out_reg[15]_1 ;
  wire [2:0]\buffer_out_reg[3] ;
  wire [1:0]\buffer_out_reg[3]_0 ;
  wire [0:0]\buffer_out_reg[3]_1 ;
  wire [0:0]\buffer_out_reg[3]_10 ;
  wire [2:0]\buffer_out_reg[3]_11 ;
  wire [1:0]\buffer_out_reg[3]_2 ;
  wire [0:0]\buffer_out_reg[3]_3 ;
  wire [1:0]\buffer_out_reg[3]_4 ;
  wire [0:0]\buffer_out_reg[3]_5 ;
  wire [0:0]\buffer_out_reg[3]_6 ;
  wire [2:0]\buffer_out_reg[3]_7 ;
  wire [0:0]\buffer_out_reg[3]_8 ;
  wire [2:0]\buffer_out_reg[3]_9 ;
  wire clkA;
  wire control_inst_n_11;
  wire done_multiply;
  wire [1:0]\doutB_reg[1] ;
  wire \doutB_reg[1]_0 ;
  wire \doutB_reg[2] ;
  wire [0:0]\doutB_reg[3] ;
  wire \doutB_reg[3]_0 ;
  wire [2:0]\doutB_reg[4] ;
  wire [0:0]\doutB_reg[4]_0 ;
  wire [1:0]\doutB_reg[4]_1 ;
  wire enable_row_count_A_reg;
  wire enable_row_count_A_reg_0;
  wire enable_row_count_A_reg_1;
  wire enable_row_count_A_reg_2;
  wire enable_row_count_A_reg_3;
  wire enable_row_count_A_reg_4;
  wire \genblk1[0].genblk1[0].pe_1_n_15 ;
  wire \genblk1[0].genblk1[0].pe_1_n_16 ;
  wire \genblk1[0].genblk1[0].pe_1_n_26 ;
  wire \genblk1[0].genblk1[0].pe_1_n_28 ;
  wire \genblk1[0].genblk1[0].pe_1_n_29 ;
  wire \genblk1[0].genblk1[0].pe_1_n_30 ;
  wire \genblk1[0].genblk1[0].pe_1_n_31 ;
  wire \genblk1[0].genblk1[0].pe_1_n_32 ;
  wire \genblk1[0].genblk1[0].pe_1_n_33 ;
  wire \genblk1[0].genblk1[0].pe_1_n_35 ;
  wire \genblk1[0].genblk1[0].pe_1_n_37 ;
  wire \genblk1[0].genblk1[0].pe_1_n_38 ;
  wire \genblk1[0].genblk1[0].pe_1_n_39 ;
  wire \genblk1[0].genblk1[0].pe_1_n_40 ;
  wire \genblk1[0].genblk1[0].pe_1_n_41 ;
  wire \genblk1[0].genblk1[0].pe_1_n_42 ;
  wire \genblk1[0].genblk1[0].pe_1_n_43 ;
  wire \genblk1[0].genblk1[0].pe_1_n_44 ;
  wire \genblk1[0].genblk1[0].pe_1_n_45 ;
  wire \genblk1[0].genblk1[0].pe_1_n_46 ;
  wire \genblk1[0].genblk1[0].pe_1_n_56 ;
  wire \genblk1[0].genblk1[0].pe_1_n_57 ;
  wire \genblk1[0].genblk1[0].pe_1_n_58 ;
  wire \genblk1[0].genblk1[0].pe_1_n_60 ;
  wire \genblk1[0].genblk1[0].pe_1_n_61 ;
  wire \genblk1[0].genblk1[0].pe_1_n_62 ;
  wire \genblk1[0].genblk1[0].pe_1_n_63 ;
  wire \genblk1[0].genblk1[0].pe_1_n_64 ;
  wire \genblk1[0].genblk1[0].pe_1_n_65 ;
  wire \genblk1[0].genblk1[0].pe_1_n_66 ;
  wire \genblk1[0].genblk1[0].pe_1_n_67 ;
  wire \genblk1[0].genblk1[0].pe_1_n_68 ;
  wire \genblk1[0].genblk1[0].pe_1_n_69 ;
  wire \genblk1[0].genblk1[0].pe_1_n_70 ;
  wire \genblk1[0].genblk1[0].pe_1_n_71 ;
  wire \genblk1[0].genblk1[0].pe_1_n_72 ;
  wire \genblk1[0].genblk1[0].pe_1_n_73 ;
  wire \genblk1[0].genblk1[0].pe_1_n_74 ;
  wire \genblk1[0].genblk1[0].pe_1_n_75 ;
  wire \genblk1[0].genblk1[0].pe_1_n_76 ;
  wire \genblk1[0].genblk1[0].pe_1_n_77 ;
  wire \genblk1[0].genblk1[0].pe_1_n_78 ;
  wire \genblk1[0].genblk1[0].pe_1_n_79 ;
  wire \genblk1[0].genblk1[0].pe_1_n_80 ;
  wire \genblk1[0].genblk1[0].pe_1_n_81 ;
  wire \genblk1[0].genblk1[0].pe_1_n_82 ;
  wire \genblk1[0].genblk1[0].pe_1_n_83 ;
  wire \genblk1[0].genblk1[0].pe_1_n_84 ;
  wire \genblk1[0].genblk1[0].pe_1_n_85 ;
  wire \genblk1[0].genblk1[0].pe_1_n_86 ;
  wire \genblk1[0].genblk1[0].pe_1_n_87 ;
  wire \genblk1[0].genblk1[0].pe_1_n_88 ;
  wire \genblk1[0].genblk1[0].pe_1_n_89 ;
  wire \genblk1[0].genblk1[0].pe_1_n_90 ;
  wire \genblk1[0].genblk1[0].pe_1_n_91 ;
  wire \genblk1[0].genblk1[0].pe_1_n_92 ;
  wire \genblk1[0].genblk1[0].pe_1_n_93 ;
  wire \genblk1[0].genblk1[0].pe_1_n_94 ;
  wire \genblk1[0].genblk1[0].pe_1_n_95 ;
  wire \genblk1[0].genblk1[1].pe_1_n_0 ;
  wire \genblk1[0].genblk1[1].pe_1_n_1 ;
  wire \genblk1[0].genblk1[1].pe_1_n_15 ;
  wire \genblk1[0].genblk1[1].pe_1_n_17 ;
  wire \genblk1[0].genblk1[1].pe_1_n_18 ;
  wire \genblk1[0].genblk1[1].pe_1_n_19 ;
  wire \genblk1[0].genblk1[1].pe_1_n_2 ;
  wire \genblk1[0].genblk1[1].pe_1_n_20 ;
  wire \genblk1[0].genblk1[1].pe_1_n_21 ;
  wire \genblk1[0].genblk1[1].pe_1_n_22 ;
  wire \genblk1[0].genblk1[1].pe_1_n_24 ;
  wire \genblk1[0].genblk1[1].pe_1_n_26 ;
  wire \genblk1[0].genblk1[1].pe_1_n_27 ;
  wire \genblk1[0].genblk1[1].pe_1_n_28 ;
  wire \genblk1[0].genblk1[1].pe_1_n_29 ;
  wire \genblk1[0].genblk1[1].pe_1_n_3 ;
  wire \genblk1[0].genblk1[1].pe_1_n_30 ;
  wire \genblk1[0].genblk1[1].pe_1_n_31 ;
  wire \genblk1[0].genblk1[1].pe_1_n_32 ;
  wire \genblk1[0].genblk1[1].pe_1_n_33 ;
  wire \genblk1[0].genblk1[1].pe_1_n_34 ;
  wire \genblk1[0].genblk1[1].pe_1_n_35 ;
  wire \genblk1[0].genblk1[1].pe_1_n_36 ;
  wire \genblk1[0].genblk1[1].pe_1_n_37 ;
  wire \genblk1[0].genblk1[1].pe_1_n_38 ;
  wire \genblk1[0].genblk1[1].pe_1_n_39 ;
  wire \genblk1[0].genblk1[1].pe_1_n_4 ;
  wire \genblk1[0].genblk1[1].pe_1_n_40 ;
  wire \genblk1[0].genblk1[1].pe_1_n_41 ;
  wire \genblk1[0].genblk1[1].pe_1_n_42 ;
  wire \genblk1[0].genblk1[1].pe_1_n_43 ;
  wire \genblk1[0].genblk1[1].pe_1_n_44 ;
  wire \genblk1[0].genblk1[1].pe_1_n_45 ;
  wire \genblk1[0].genblk1[1].pe_1_n_46 ;
  wire \genblk1[0].genblk1[1].pe_1_n_47 ;
  wire \genblk1[0].genblk1[1].pe_1_n_48 ;
  wire \genblk1[0].genblk1[1].pe_1_n_49 ;
  wire \genblk1[0].genblk1[1].pe_1_n_5 ;
  wire \genblk1[0].genblk1[1].pe_1_n_50 ;
  wire \genblk1[0].genblk1[1].pe_1_n_51 ;
  wire \genblk1[0].genblk1[1].pe_1_n_52 ;
  wire \genblk1[0].genblk1[1].pe_1_n_53 ;
  wire \genblk1[0].genblk1[1].pe_1_n_54 ;
  wire \genblk1[0].genblk1[1].pe_1_n_55 ;
  wire \genblk1[0].genblk1[1].pe_1_n_56 ;
  wire \genblk1[0].genblk1[1].pe_1_n_57 ;
  wire \genblk1[0].genblk1[1].pe_1_n_58 ;
  wire \genblk1[0].genblk1[1].pe_1_n_59 ;
  wire \genblk1[0].genblk1[1].pe_1_n_60 ;
  wire \genblk1[0].genblk1[1].pe_1_n_61 ;
  wire \genblk1[0].genblk1[1].pe_1_n_62 ;
  wire \genblk1[0].genblk1[1].pe_1_n_63 ;
  wire \genblk1[0].genblk1[1].pe_1_n_64 ;
  wire \genblk1[0].genblk1[1].pe_1_n_65 ;
  wire \genblk1[0].genblk1[1].pe_1_n_66 ;
  wire \genblk1[0].genblk1[1].pe_1_n_67 ;
  wire \genblk1[0].genblk1[1].pe_1_n_68 ;
  wire \genblk1[0].genblk1[1].pe_1_n_69 ;
  wire \genblk1[0].genblk1[1].pe_1_n_70 ;
  wire \genblk1[0].genblk1[1].pe_1_n_71 ;
  wire \genblk1[0].genblk1[1].pe_1_n_72 ;
  wire \genblk1[0].genblk1[1].pe_1_n_73 ;
  wire \genblk1[0].genblk1[1].pe_1_n_74 ;
  wire \genblk1[0].genblk1[1].pe_1_n_75 ;
  wire \genblk1[0].genblk1[1].pe_1_n_76 ;
  wire \genblk1[0].genblk1[1].pe_1_n_77 ;
  wire \genblk1[0].genblk1[1].pe_1_n_78 ;
  wire \genblk1[0].genblk1[1].pe_1_n_79 ;
  wire \genblk1[0].genblk1[1].pe_1_n_80 ;
  wire \genblk1[0].genblk1[1].pe_1_n_81 ;
  wire \genblk1[0].genblk1[1].pe_1_n_82 ;
  wire \genblk1[0].genblk1[1].pe_1_n_83 ;
  wire \genblk1[0].genblk1[1].pe_1_n_84 ;
  wire \genblk1[0].genblk1[1].pe_1_n_85 ;
  wire \genblk1[0].genblk1[1].pe_1_n_86 ;
  wire \genblk1[0].genblk1[1].pe_1_n_87 ;
  wire \genblk1[0].genblk1[1].pe_1_n_88 ;
  wire \genblk1[0].genblk1[1].pe_1_n_89 ;
  wire \genblk1[0].genblk1[1].pe_1_n_90 ;
  wire \genblk1[0].genblk1[1].pe_1_n_91 ;
  wire \genblk1[0].genblk1[1].pe_1_n_92 ;
  wire \genblk1[0].genblk1[1].pe_1_n_93 ;
  wire \genblk1[0].genblk1[1].pe_1_n_94 ;
  wire \genblk1[0].genblk1[1].pe_1_n_95 ;
  wire \genblk1[0].genblk1[1].pe_1_n_96 ;
  wire \genblk1[0].genblk1[2].pe_1_n_0 ;
  wire \genblk1[0].genblk1[2].pe_1_n_1 ;
  wire \genblk1[0].genblk1[2].pe_1_n_15 ;
  wire \genblk1[0].genblk1[2].pe_1_n_17 ;
  wire \genblk1[0].genblk1[2].pe_1_n_18 ;
  wire \genblk1[0].genblk1[2].pe_1_n_19 ;
  wire \genblk1[0].genblk1[2].pe_1_n_2 ;
  wire \genblk1[0].genblk1[2].pe_1_n_20 ;
  wire \genblk1[0].genblk1[2].pe_1_n_21 ;
  wire \genblk1[0].genblk1[2].pe_1_n_22 ;
  wire \genblk1[0].genblk1[2].pe_1_n_24 ;
  wire \genblk1[0].genblk1[2].pe_1_n_26 ;
  wire \genblk1[0].genblk1[2].pe_1_n_27 ;
  wire \genblk1[0].genblk1[2].pe_1_n_28 ;
  wire \genblk1[0].genblk1[2].pe_1_n_29 ;
  wire \genblk1[0].genblk1[2].pe_1_n_3 ;
  wire \genblk1[0].genblk1[2].pe_1_n_30 ;
  wire \genblk1[0].genblk1[2].pe_1_n_31 ;
  wire \genblk1[0].genblk1[2].pe_1_n_32 ;
  wire \genblk1[0].genblk1[2].pe_1_n_33 ;
  wire \genblk1[0].genblk1[2].pe_1_n_34 ;
  wire \genblk1[0].genblk1[2].pe_1_n_35 ;
  wire \genblk1[0].genblk1[2].pe_1_n_36 ;
  wire \genblk1[0].genblk1[2].pe_1_n_37 ;
  wire \genblk1[0].genblk1[2].pe_1_n_38 ;
  wire \genblk1[0].genblk1[2].pe_1_n_39 ;
  wire \genblk1[0].genblk1[2].pe_1_n_4 ;
  wire \genblk1[0].genblk1[2].pe_1_n_40 ;
  wire \genblk1[0].genblk1[2].pe_1_n_41 ;
  wire \genblk1[0].genblk1[2].pe_1_n_42 ;
  wire \genblk1[0].genblk1[2].pe_1_n_43 ;
  wire \genblk1[0].genblk1[2].pe_1_n_44 ;
  wire \genblk1[0].genblk1[2].pe_1_n_45 ;
  wire \genblk1[0].genblk1[2].pe_1_n_46 ;
  wire \genblk1[0].genblk1[2].pe_1_n_47 ;
  wire \genblk1[0].genblk1[2].pe_1_n_48 ;
  wire \genblk1[0].genblk1[2].pe_1_n_49 ;
  wire \genblk1[0].genblk1[2].pe_1_n_5 ;
  wire \genblk1[0].genblk1[2].pe_1_n_50 ;
  wire \genblk1[0].genblk1[2].pe_1_n_51 ;
  wire \genblk1[0].genblk1[2].pe_1_n_52 ;
  wire \genblk1[0].genblk1[2].pe_1_n_53 ;
  wire \genblk1[0].genblk1[2].pe_1_n_54 ;
  wire \genblk1[0].genblk1[2].pe_1_n_55 ;
  wire \genblk1[0].genblk1[2].pe_1_n_56 ;
  wire \genblk1[0].genblk1[2].pe_1_n_57 ;
  wire \genblk1[0].genblk1[2].pe_1_n_58 ;
  wire \genblk1[0].genblk1[2].pe_1_n_59 ;
  wire \genblk1[0].genblk1[2].pe_1_n_60 ;
  wire \genblk1[0].genblk1[2].pe_1_n_61 ;
  wire \genblk1[0].genblk1[2].pe_1_n_62 ;
  wire \genblk1[0].genblk1[2].pe_1_n_63 ;
  wire \genblk1[0].genblk1[2].pe_1_n_64 ;
  wire \genblk1[0].genblk1[2].pe_1_n_65 ;
  wire \genblk1[0].genblk1[2].pe_1_n_66 ;
  wire \genblk1[0].genblk1[2].pe_1_n_67 ;
  wire \genblk1[0].genblk1[2].pe_1_n_68 ;
  wire \genblk1[0].genblk1[2].pe_1_n_69 ;
  wire \genblk1[0].genblk1[2].pe_1_n_70 ;
  wire \genblk1[0].genblk1[2].pe_1_n_71 ;
  wire \genblk1[0].genblk1[2].pe_1_n_72 ;
  wire \genblk1[0].genblk1[2].pe_1_n_73 ;
  wire \genblk1[0].genblk1[2].pe_1_n_74 ;
  wire \genblk1[0].genblk1[2].pe_1_n_75 ;
  wire \genblk1[0].genblk1[2].pe_1_n_76 ;
  wire \genblk1[0].genblk1[2].pe_1_n_77 ;
  wire \genblk1[0].genblk1[2].pe_1_n_78 ;
  wire \genblk1[0].genblk1[2].pe_1_n_79 ;
  wire \genblk1[0].genblk1[2].pe_1_n_80 ;
  wire \genblk1[0].genblk1[2].pe_1_n_81 ;
  wire \genblk1[0].genblk1[2].pe_1_n_82 ;
  wire \genblk1[0].genblk1[2].pe_1_n_83 ;
  wire \genblk1[0].genblk1[2].pe_1_n_84 ;
  wire \genblk1[0].genblk1[2].pe_1_n_85 ;
  wire \genblk1[0].genblk1[2].pe_1_n_86 ;
  wire \genblk1[0].genblk1[2].pe_1_n_87 ;
  wire \genblk1[0].genblk1[2].pe_1_n_88 ;
  wire \genblk1[0].genblk1[2].pe_1_n_89 ;
  wire \genblk1[0].genblk1[2].pe_1_n_90 ;
  wire \genblk1[0].genblk1[2].pe_1_n_91 ;
  wire \genblk1[0].genblk1[2].pe_1_n_92 ;
  wire \genblk1[0].genblk1[2].pe_1_n_93 ;
  wire \genblk1[0].genblk1[2].pe_1_n_94 ;
  wire \genblk1[0].genblk1[2].pe_1_n_95 ;
  wire \genblk1[0].genblk1[2].pe_1_n_96 ;
  wire \genblk1[0].genblk1[3].pe_1_n_0 ;
  wire \genblk1[0].genblk1[3].pe_1_n_1 ;
  wire \genblk1[0].genblk1[3].pe_1_n_10 ;
  wire \genblk1[0].genblk1[3].pe_1_n_11 ;
  wire \genblk1[0].genblk1[3].pe_1_n_12 ;
  wire \genblk1[0].genblk1[3].pe_1_n_13 ;
  wire \genblk1[0].genblk1[3].pe_1_n_14 ;
  wire \genblk1[0].genblk1[3].pe_1_n_15 ;
  wire \genblk1[0].genblk1[3].pe_1_n_16 ;
  wire \genblk1[0].genblk1[3].pe_1_n_17 ;
  wire \genblk1[0].genblk1[3].pe_1_n_18 ;
  wire \genblk1[0].genblk1[3].pe_1_n_19 ;
  wire \genblk1[0].genblk1[3].pe_1_n_2 ;
  wire \genblk1[0].genblk1[3].pe_1_n_20 ;
  wire \genblk1[0].genblk1[3].pe_1_n_21 ;
  wire \genblk1[0].genblk1[3].pe_1_n_22 ;
  wire \genblk1[0].genblk1[3].pe_1_n_23 ;
  wire \genblk1[0].genblk1[3].pe_1_n_24 ;
  wire \genblk1[0].genblk1[3].pe_1_n_25 ;
  wire \genblk1[0].genblk1[3].pe_1_n_26 ;
  wire \genblk1[0].genblk1[3].pe_1_n_27 ;
  wire \genblk1[0].genblk1[3].pe_1_n_28 ;
  wire \genblk1[0].genblk1[3].pe_1_n_29 ;
  wire \genblk1[0].genblk1[3].pe_1_n_30 ;
  wire \genblk1[0].genblk1[3].pe_1_n_31 ;
  wire \genblk1[0].genblk1[3].pe_1_n_32 ;
  wire \genblk1[0].genblk1[3].pe_1_n_33 ;
  wire \genblk1[0].genblk1[3].pe_1_n_34 ;
  wire \genblk1[0].genblk1[3].pe_1_n_35 ;
  wire \genblk1[0].genblk1[3].pe_1_n_36 ;
  wire \genblk1[0].genblk1[3].pe_1_n_37 ;
  wire \genblk1[0].genblk1[3].pe_1_n_38 ;
  wire \genblk1[0].genblk1[3].pe_1_n_39 ;
  wire \genblk1[0].genblk1[3].pe_1_n_40 ;
  wire \genblk1[0].genblk1[3].pe_1_n_5 ;
  wire \genblk1[0].genblk1[3].pe_1_n_6 ;
  wire \genblk1[0].genblk1[3].pe_1_n_7 ;
  wire \genblk1[0].genblk1[3].pe_1_n_8 ;
  wire \genblk1[0].genblk1[3].pe_1_n_9 ;
  wire \genblk1[1].genblk1[0].pe_1_n_0 ;
  wire \genblk1[1].genblk1[0].pe_1_n_10 ;
  wire \genblk1[1].genblk1[0].pe_1_n_100 ;
  wire \genblk1[1].genblk1[0].pe_1_n_101 ;
  wire \genblk1[1].genblk1[0].pe_1_n_11 ;
  wire \genblk1[1].genblk1[0].pe_1_n_12 ;
  wire \genblk1[1].genblk1[0].pe_1_n_13 ;
  wire \genblk1[1].genblk1[0].pe_1_n_14 ;
  wire \genblk1[1].genblk1[0].pe_1_n_15 ;
  wire \genblk1[1].genblk1[0].pe_1_n_16 ;
  wire \genblk1[1].genblk1[0].pe_1_n_17 ;
  wire \genblk1[1].genblk1[0].pe_1_n_18 ;
  wire \genblk1[1].genblk1[0].pe_1_n_19 ;
  wire \genblk1[1].genblk1[0].pe_1_n_2 ;
  wire \genblk1[1].genblk1[0].pe_1_n_20 ;
  wire \genblk1[1].genblk1[0].pe_1_n_21 ;
  wire \genblk1[1].genblk1[0].pe_1_n_22 ;
  wire \genblk1[1].genblk1[0].pe_1_n_23 ;
  wire \genblk1[1].genblk1[0].pe_1_n_24 ;
  wire \genblk1[1].genblk1[0].pe_1_n_25 ;
  wire \genblk1[1].genblk1[0].pe_1_n_26 ;
  wire \genblk1[1].genblk1[0].pe_1_n_27 ;
  wire \genblk1[1].genblk1[0].pe_1_n_28 ;
  wire \genblk1[1].genblk1[0].pe_1_n_29 ;
  wire \genblk1[1].genblk1[0].pe_1_n_3 ;
  wire \genblk1[1].genblk1[0].pe_1_n_30 ;
  wire \genblk1[1].genblk1[0].pe_1_n_31 ;
  wire \genblk1[1].genblk1[0].pe_1_n_32 ;
  wire \genblk1[1].genblk1[0].pe_1_n_33 ;
  wire \genblk1[1].genblk1[0].pe_1_n_34 ;
  wire \genblk1[1].genblk1[0].pe_1_n_35 ;
  wire \genblk1[1].genblk1[0].pe_1_n_36 ;
  wire \genblk1[1].genblk1[0].pe_1_n_39 ;
  wire \genblk1[1].genblk1[0].pe_1_n_4 ;
  wire \genblk1[1].genblk1[0].pe_1_n_46 ;
  wire \genblk1[1].genblk1[0].pe_1_n_47 ;
  wire \genblk1[1].genblk1[0].pe_1_n_48 ;
  wire \genblk1[1].genblk1[0].pe_1_n_5 ;
  wire \genblk1[1].genblk1[0].pe_1_n_50 ;
  wire \genblk1[1].genblk1[0].pe_1_n_51 ;
  wire \genblk1[1].genblk1[0].pe_1_n_52 ;
  wire \genblk1[1].genblk1[0].pe_1_n_53 ;
  wire \genblk1[1].genblk1[0].pe_1_n_54 ;
  wire \genblk1[1].genblk1[0].pe_1_n_55 ;
  wire \genblk1[1].genblk1[0].pe_1_n_56 ;
  wire \genblk1[1].genblk1[0].pe_1_n_57 ;
  wire \genblk1[1].genblk1[0].pe_1_n_58 ;
  wire \genblk1[1].genblk1[0].pe_1_n_59 ;
  wire \genblk1[1].genblk1[0].pe_1_n_6 ;
  wire \genblk1[1].genblk1[0].pe_1_n_60 ;
  wire \genblk1[1].genblk1[0].pe_1_n_61 ;
  wire \genblk1[1].genblk1[0].pe_1_n_62 ;
  wire \genblk1[1].genblk1[0].pe_1_n_63 ;
  wire \genblk1[1].genblk1[0].pe_1_n_64 ;
  wire \genblk1[1].genblk1[0].pe_1_n_65 ;
  wire \genblk1[1].genblk1[0].pe_1_n_66 ;
  wire \genblk1[1].genblk1[0].pe_1_n_67 ;
  wire \genblk1[1].genblk1[0].pe_1_n_68 ;
  wire \genblk1[1].genblk1[0].pe_1_n_69 ;
  wire \genblk1[1].genblk1[0].pe_1_n_7 ;
  wire \genblk1[1].genblk1[0].pe_1_n_70 ;
  wire \genblk1[1].genblk1[0].pe_1_n_71 ;
  wire \genblk1[1].genblk1[0].pe_1_n_72 ;
  wire \genblk1[1].genblk1[0].pe_1_n_73 ;
  wire \genblk1[1].genblk1[0].pe_1_n_74 ;
  wire \genblk1[1].genblk1[0].pe_1_n_75 ;
  wire \genblk1[1].genblk1[0].pe_1_n_76 ;
  wire \genblk1[1].genblk1[0].pe_1_n_77 ;
  wire \genblk1[1].genblk1[0].pe_1_n_78 ;
  wire \genblk1[1].genblk1[0].pe_1_n_79 ;
  wire \genblk1[1].genblk1[0].pe_1_n_8 ;
  wire \genblk1[1].genblk1[0].pe_1_n_80 ;
  wire \genblk1[1].genblk1[0].pe_1_n_81 ;
  wire \genblk1[1].genblk1[0].pe_1_n_82 ;
  wire \genblk1[1].genblk1[0].pe_1_n_83 ;
  wire \genblk1[1].genblk1[0].pe_1_n_84 ;
  wire \genblk1[1].genblk1[0].pe_1_n_85 ;
  wire \genblk1[1].genblk1[0].pe_1_n_86 ;
  wire \genblk1[1].genblk1[0].pe_1_n_87 ;
  wire \genblk1[1].genblk1[0].pe_1_n_88 ;
  wire \genblk1[1].genblk1[0].pe_1_n_89 ;
  wire \genblk1[1].genblk1[0].pe_1_n_9 ;
  wire \genblk1[1].genblk1[0].pe_1_n_90 ;
  wire \genblk1[1].genblk1[0].pe_1_n_91 ;
  wire \genblk1[1].genblk1[0].pe_1_n_92 ;
  wire \genblk1[1].genblk1[0].pe_1_n_93 ;
  wire \genblk1[1].genblk1[0].pe_1_n_94 ;
  wire \genblk1[1].genblk1[0].pe_1_n_95 ;
  wire \genblk1[1].genblk1[0].pe_1_n_96 ;
  wire \genblk1[1].genblk1[0].pe_1_n_97 ;
  wire \genblk1[1].genblk1[0].pe_1_n_98 ;
  wire \genblk1[1].genblk1[0].pe_1_n_99 ;
  wire \genblk1[1].genblk1[1].pe_1_n_0 ;
  wire \genblk1[1].genblk1[1].pe_1_n_1 ;
  wire \genblk1[1].genblk1[1].pe_1_n_10 ;
  wire \genblk1[1].genblk1[1].pe_1_n_11 ;
  wire \genblk1[1].genblk1[1].pe_1_n_12 ;
  wire \genblk1[1].genblk1[1].pe_1_n_13 ;
  wire \genblk1[1].genblk1[1].pe_1_n_14 ;
  wire \genblk1[1].genblk1[1].pe_1_n_15 ;
  wire \genblk1[1].genblk1[1].pe_1_n_16 ;
  wire \genblk1[1].genblk1[1].pe_1_n_17 ;
  wire \genblk1[1].genblk1[1].pe_1_n_18 ;
  wire \genblk1[1].genblk1[1].pe_1_n_19 ;
  wire \genblk1[1].genblk1[1].pe_1_n_2 ;
  wire \genblk1[1].genblk1[1].pe_1_n_20 ;
  wire \genblk1[1].genblk1[1].pe_1_n_21 ;
  wire \genblk1[1].genblk1[1].pe_1_n_22 ;
  wire \genblk1[1].genblk1[1].pe_1_n_23 ;
  wire \genblk1[1].genblk1[1].pe_1_n_24 ;
  wire \genblk1[1].genblk1[1].pe_1_n_25 ;
  wire \genblk1[1].genblk1[1].pe_1_n_26 ;
  wire \genblk1[1].genblk1[1].pe_1_n_27 ;
  wire \genblk1[1].genblk1[1].pe_1_n_28 ;
  wire \genblk1[1].genblk1[1].pe_1_n_29 ;
  wire \genblk1[1].genblk1[1].pe_1_n_3 ;
  wire \genblk1[1].genblk1[1].pe_1_n_30 ;
  wire \genblk1[1].genblk1[1].pe_1_n_31 ;
  wire \genblk1[1].genblk1[1].pe_1_n_32 ;
  wire \genblk1[1].genblk1[1].pe_1_n_33 ;
  wire \genblk1[1].genblk1[1].pe_1_n_34 ;
  wire \genblk1[1].genblk1[1].pe_1_n_35 ;
  wire \genblk1[1].genblk1[1].pe_1_n_36 ;
  wire \genblk1[1].genblk1[1].pe_1_n_37 ;
  wire \genblk1[1].genblk1[1].pe_1_n_38 ;
  wire \genblk1[1].genblk1[1].pe_1_n_39 ;
  wire \genblk1[1].genblk1[1].pe_1_n_4 ;
  wire \genblk1[1].genblk1[1].pe_1_n_40 ;
  wire \genblk1[1].genblk1[1].pe_1_n_41 ;
  wire \genblk1[1].genblk1[1].pe_1_n_42 ;
  wire \genblk1[1].genblk1[1].pe_1_n_43 ;
  wire \genblk1[1].genblk1[1].pe_1_n_44 ;
  wire \genblk1[1].genblk1[1].pe_1_n_45 ;
  wire \genblk1[1].genblk1[1].pe_1_n_46 ;
  wire \genblk1[1].genblk1[1].pe_1_n_47 ;
  wire \genblk1[1].genblk1[1].pe_1_n_48 ;
  wire \genblk1[1].genblk1[1].pe_1_n_49 ;
  wire \genblk1[1].genblk1[1].pe_1_n_5 ;
  wire \genblk1[1].genblk1[1].pe_1_n_50 ;
  wire \genblk1[1].genblk1[1].pe_1_n_51 ;
  wire \genblk1[1].genblk1[1].pe_1_n_52 ;
  wire \genblk1[1].genblk1[1].pe_1_n_53 ;
  wire \genblk1[1].genblk1[1].pe_1_n_54 ;
  wire \genblk1[1].genblk1[1].pe_1_n_55 ;
  wire \genblk1[1].genblk1[1].pe_1_n_56 ;
  wire \genblk1[1].genblk1[1].pe_1_n_57 ;
  wire \genblk1[1].genblk1[1].pe_1_n_58 ;
  wire \genblk1[1].genblk1[1].pe_1_n_59 ;
  wire \genblk1[1].genblk1[1].pe_1_n_6 ;
  wire \genblk1[1].genblk1[1].pe_1_n_60 ;
  wire \genblk1[1].genblk1[1].pe_1_n_61 ;
  wire \genblk1[1].genblk1[1].pe_1_n_62 ;
  wire \genblk1[1].genblk1[1].pe_1_n_63 ;
  wire \genblk1[1].genblk1[1].pe_1_n_64 ;
  wire \genblk1[1].genblk1[1].pe_1_n_65 ;
  wire \genblk1[1].genblk1[1].pe_1_n_66 ;
  wire \genblk1[1].genblk1[1].pe_1_n_67 ;
  wire \genblk1[1].genblk1[1].pe_1_n_68 ;
  wire \genblk1[1].genblk1[1].pe_1_n_69 ;
  wire \genblk1[1].genblk1[1].pe_1_n_7 ;
  wire \genblk1[1].genblk1[1].pe_1_n_70 ;
  wire \genblk1[1].genblk1[1].pe_1_n_71 ;
  wire \genblk1[1].genblk1[1].pe_1_n_72 ;
  wire \genblk1[1].genblk1[1].pe_1_n_73 ;
  wire \genblk1[1].genblk1[1].pe_1_n_74 ;
  wire \genblk1[1].genblk1[1].pe_1_n_75 ;
  wire \genblk1[1].genblk1[1].pe_1_n_76 ;
  wire \genblk1[1].genblk1[1].pe_1_n_77 ;
  wire \genblk1[1].genblk1[1].pe_1_n_78 ;
  wire \genblk1[1].genblk1[1].pe_1_n_79 ;
  wire \genblk1[1].genblk1[1].pe_1_n_8 ;
  wire \genblk1[1].genblk1[1].pe_1_n_80 ;
  wire \genblk1[1].genblk1[1].pe_1_n_81 ;
  wire \genblk1[1].genblk1[1].pe_1_n_82 ;
  wire \genblk1[1].genblk1[1].pe_1_n_83 ;
  wire \genblk1[1].genblk1[1].pe_1_n_84 ;
  wire \genblk1[1].genblk1[1].pe_1_n_85 ;
  wire \genblk1[1].genblk1[1].pe_1_n_86 ;
  wire \genblk1[1].genblk1[1].pe_1_n_87 ;
  wire \genblk1[1].genblk1[1].pe_1_n_88 ;
  wire \genblk1[1].genblk1[1].pe_1_n_89 ;
  wire \genblk1[1].genblk1[1].pe_1_n_9 ;
  wire \genblk1[1].genblk1[1].pe_1_n_90 ;
  wire \genblk1[1].genblk1[1].pe_1_n_91 ;
  wire \genblk1[1].genblk1[1].pe_1_n_92 ;
  wire \genblk1[1].genblk1[1].pe_1_n_93 ;
  wire \genblk1[1].genblk1[1].pe_1_n_94 ;
  wire \genblk1[1].genblk1[1].pe_1_n_95 ;
  wire \genblk1[1].genblk1[2].pe_1_n_0 ;
  wire \genblk1[1].genblk1[2].pe_1_n_1 ;
  wire \genblk1[1].genblk1[2].pe_1_n_10 ;
  wire \genblk1[1].genblk1[2].pe_1_n_11 ;
  wire \genblk1[1].genblk1[2].pe_1_n_12 ;
  wire \genblk1[1].genblk1[2].pe_1_n_13 ;
  wire \genblk1[1].genblk1[2].pe_1_n_14 ;
  wire \genblk1[1].genblk1[2].pe_1_n_15 ;
  wire \genblk1[1].genblk1[2].pe_1_n_16 ;
  wire \genblk1[1].genblk1[2].pe_1_n_17 ;
  wire \genblk1[1].genblk1[2].pe_1_n_18 ;
  wire \genblk1[1].genblk1[2].pe_1_n_19 ;
  wire \genblk1[1].genblk1[2].pe_1_n_2 ;
  wire \genblk1[1].genblk1[2].pe_1_n_20 ;
  wire \genblk1[1].genblk1[2].pe_1_n_21 ;
  wire \genblk1[1].genblk1[2].pe_1_n_22 ;
  wire \genblk1[1].genblk1[2].pe_1_n_23 ;
  wire \genblk1[1].genblk1[2].pe_1_n_24 ;
  wire \genblk1[1].genblk1[2].pe_1_n_25 ;
  wire \genblk1[1].genblk1[2].pe_1_n_26 ;
  wire \genblk1[1].genblk1[2].pe_1_n_27 ;
  wire \genblk1[1].genblk1[2].pe_1_n_28 ;
  wire \genblk1[1].genblk1[2].pe_1_n_29 ;
  wire \genblk1[1].genblk1[2].pe_1_n_3 ;
  wire \genblk1[1].genblk1[2].pe_1_n_30 ;
  wire \genblk1[1].genblk1[2].pe_1_n_31 ;
  wire \genblk1[1].genblk1[2].pe_1_n_32 ;
  wire \genblk1[1].genblk1[2].pe_1_n_33 ;
  wire \genblk1[1].genblk1[2].pe_1_n_34 ;
  wire \genblk1[1].genblk1[2].pe_1_n_35 ;
  wire \genblk1[1].genblk1[2].pe_1_n_36 ;
  wire \genblk1[1].genblk1[2].pe_1_n_37 ;
  wire \genblk1[1].genblk1[2].pe_1_n_38 ;
  wire \genblk1[1].genblk1[2].pe_1_n_39 ;
  wire \genblk1[1].genblk1[2].pe_1_n_4 ;
  wire \genblk1[1].genblk1[2].pe_1_n_40 ;
  wire \genblk1[1].genblk1[2].pe_1_n_41 ;
  wire \genblk1[1].genblk1[2].pe_1_n_42 ;
  wire \genblk1[1].genblk1[2].pe_1_n_43 ;
  wire \genblk1[1].genblk1[2].pe_1_n_44 ;
  wire \genblk1[1].genblk1[2].pe_1_n_45 ;
  wire \genblk1[1].genblk1[2].pe_1_n_46 ;
  wire \genblk1[1].genblk1[2].pe_1_n_47 ;
  wire \genblk1[1].genblk1[2].pe_1_n_48 ;
  wire \genblk1[1].genblk1[2].pe_1_n_49 ;
  wire \genblk1[1].genblk1[2].pe_1_n_5 ;
  wire \genblk1[1].genblk1[2].pe_1_n_50 ;
  wire \genblk1[1].genblk1[2].pe_1_n_51 ;
  wire \genblk1[1].genblk1[2].pe_1_n_52 ;
  wire \genblk1[1].genblk1[2].pe_1_n_53 ;
  wire \genblk1[1].genblk1[2].pe_1_n_54 ;
  wire \genblk1[1].genblk1[2].pe_1_n_55 ;
  wire \genblk1[1].genblk1[2].pe_1_n_56 ;
  wire \genblk1[1].genblk1[2].pe_1_n_57 ;
  wire \genblk1[1].genblk1[2].pe_1_n_58 ;
  wire \genblk1[1].genblk1[2].pe_1_n_59 ;
  wire \genblk1[1].genblk1[2].pe_1_n_6 ;
  wire \genblk1[1].genblk1[2].pe_1_n_60 ;
  wire \genblk1[1].genblk1[2].pe_1_n_61 ;
  wire \genblk1[1].genblk1[2].pe_1_n_62 ;
  wire \genblk1[1].genblk1[2].pe_1_n_63 ;
  wire \genblk1[1].genblk1[2].pe_1_n_64 ;
  wire \genblk1[1].genblk1[2].pe_1_n_65 ;
  wire \genblk1[1].genblk1[2].pe_1_n_66 ;
  wire \genblk1[1].genblk1[2].pe_1_n_67 ;
  wire \genblk1[1].genblk1[2].pe_1_n_68 ;
  wire \genblk1[1].genblk1[2].pe_1_n_69 ;
  wire \genblk1[1].genblk1[2].pe_1_n_7 ;
  wire \genblk1[1].genblk1[2].pe_1_n_70 ;
  wire \genblk1[1].genblk1[2].pe_1_n_71 ;
  wire \genblk1[1].genblk1[2].pe_1_n_72 ;
  wire \genblk1[1].genblk1[2].pe_1_n_73 ;
  wire \genblk1[1].genblk1[2].pe_1_n_74 ;
  wire \genblk1[1].genblk1[2].pe_1_n_75 ;
  wire \genblk1[1].genblk1[2].pe_1_n_76 ;
  wire \genblk1[1].genblk1[2].pe_1_n_77 ;
  wire \genblk1[1].genblk1[2].pe_1_n_78 ;
  wire \genblk1[1].genblk1[2].pe_1_n_79 ;
  wire \genblk1[1].genblk1[2].pe_1_n_8 ;
  wire \genblk1[1].genblk1[2].pe_1_n_80 ;
  wire \genblk1[1].genblk1[2].pe_1_n_81 ;
  wire \genblk1[1].genblk1[2].pe_1_n_82 ;
  wire \genblk1[1].genblk1[2].pe_1_n_83 ;
  wire \genblk1[1].genblk1[2].pe_1_n_84 ;
  wire \genblk1[1].genblk1[2].pe_1_n_85 ;
  wire \genblk1[1].genblk1[2].pe_1_n_86 ;
  wire \genblk1[1].genblk1[2].pe_1_n_87 ;
  wire \genblk1[1].genblk1[2].pe_1_n_88 ;
  wire \genblk1[1].genblk1[2].pe_1_n_89 ;
  wire \genblk1[1].genblk1[2].pe_1_n_9 ;
  wire \genblk1[1].genblk1[2].pe_1_n_90 ;
  wire \genblk1[1].genblk1[2].pe_1_n_91 ;
  wire \genblk1[1].genblk1[2].pe_1_n_92 ;
  wire \genblk1[1].genblk1[2].pe_1_n_93 ;
  wire \genblk1[1].genblk1[2].pe_1_n_94 ;
  wire \genblk1[1].genblk1[2].pe_1_n_95 ;
  wire \genblk1[1].genblk1[3].pe_1_n_0 ;
  wire \genblk1[1].genblk1[3].pe_1_n_1 ;
  wire \genblk1[1].genblk1[3].pe_1_n_10 ;
  wire \genblk1[1].genblk1[3].pe_1_n_11 ;
  wire \genblk1[1].genblk1[3].pe_1_n_12 ;
  wire \genblk1[1].genblk1[3].pe_1_n_13 ;
  wire \genblk1[1].genblk1[3].pe_1_n_14 ;
  wire \genblk1[1].genblk1[3].pe_1_n_15 ;
  wire \genblk1[1].genblk1[3].pe_1_n_16 ;
  wire \genblk1[1].genblk1[3].pe_1_n_17 ;
  wire \genblk1[1].genblk1[3].pe_1_n_18 ;
  wire \genblk1[1].genblk1[3].pe_1_n_19 ;
  wire \genblk1[1].genblk1[3].pe_1_n_2 ;
  wire \genblk1[1].genblk1[3].pe_1_n_20 ;
  wire \genblk1[1].genblk1[3].pe_1_n_21 ;
  wire \genblk1[1].genblk1[3].pe_1_n_22 ;
  wire \genblk1[1].genblk1[3].pe_1_n_23 ;
  wire \genblk1[1].genblk1[3].pe_1_n_24 ;
  wire \genblk1[1].genblk1[3].pe_1_n_25 ;
  wire \genblk1[1].genblk1[3].pe_1_n_26 ;
  wire \genblk1[1].genblk1[3].pe_1_n_27 ;
  wire \genblk1[1].genblk1[3].pe_1_n_28 ;
  wire \genblk1[1].genblk1[3].pe_1_n_29 ;
  wire \genblk1[1].genblk1[3].pe_1_n_30 ;
  wire \genblk1[1].genblk1[3].pe_1_n_31 ;
  wire \genblk1[1].genblk1[3].pe_1_n_32 ;
  wire \genblk1[1].genblk1[3].pe_1_n_33 ;
  wire \genblk1[1].genblk1[3].pe_1_n_34 ;
  wire \genblk1[1].genblk1[3].pe_1_n_35 ;
  wire \genblk1[1].genblk1[3].pe_1_n_36 ;
  wire \genblk1[1].genblk1[3].pe_1_n_37 ;
  wire \genblk1[1].genblk1[3].pe_1_n_38 ;
  wire \genblk1[1].genblk1[3].pe_1_n_39 ;
  wire \genblk1[1].genblk1[3].pe_1_n_40 ;
  wire \genblk1[1].genblk1[3].pe_1_n_5 ;
  wire \genblk1[1].genblk1[3].pe_1_n_6 ;
  wire \genblk1[1].genblk1[3].pe_1_n_7 ;
  wire \genblk1[1].genblk1[3].pe_1_n_8 ;
  wire \genblk1[1].genblk1[3].pe_1_n_9 ;
  wire \genblk1[2].genblk1[0].pe_1_n_0 ;
  wire \genblk1[2].genblk1[0].pe_1_n_10 ;
  wire \genblk1[2].genblk1[0].pe_1_n_100 ;
  wire \genblk1[2].genblk1[0].pe_1_n_101 ;
  wire \genblk1[2].genblk1[0].pe_1_n_11 ;
  wire \genblk1[2].genblk1[0].pe_1_n_12 ;
  wire \genblk1[2].genblk1[0].pe_1_n_13 ;
  wire \genblk1[2].genblk1[0].pe_1_n_14 ;
  wire \genblk1[2].genblk1[0].pe_1_n_15 ;
  wire \genblk1[2].genblk1[0].pe_1_n_16 ;
  wire \genblk1[2].genblk1[0].pe_1_n_17 ;
  wire \genblk1[2].genblk1[0].pe_1_n_18 ;
  wire \genblk1[2].genblk1[0].pe_1_n_19 ;
  wire \genblk1[2].genblk1[0].pe_1_n_2 ;
  wire \genblk1[2].genblk1[0].pe_1_n_20 ;
  wire \genblk1[2].genblk1[0].pe_1_n_21 ;
  wire \genblk1[2].genblk1[0].pe_1_n_22 ;
  wire \genblk1[2].genblk1[0].pe_1_n_23 ;
  wire \genblk1[2].genblk1[0].pe_1_n_24 ;
  wire \genblk1[2].genblk1[0].pe_1_n_25 ;
  wire \genblk1[2].genblk1[0].pe_1_n_26 ;
  wire \genblk1[2].genblk1[0].pe_1_n_27 ;
  wire \genblk1[2].genblk1[0].pe_1_n_28 ;
  wire \genblk1[2].genblk1[0].pe_1_n_29 ;
  wire \genblk1[2].genblk1[0].pe_1_n_3 ;
  wire \genblk1[2].genblk1[0].pe_1_n_30 ;
  wire \genblk1[2].genblk1[0].pe_1_n_31 ;
  wire \genblk1[2].genblk1[0].pe_1_n_32 ;
  wire \genblk1[2].genblk1[0].pe_1_n_33 ;
  wire \genblk1[2].genblk1[0].pe_1_n_34 ;
  wire \genblk1[2].genblk1[0].pe_1_n_35 ;
  wire \genblk1[2].genblk1[0].pe_1_n_36 ;
  wire \genblk1[2].genblk1[0].pe_1_n_39 ;
  wire \genblk1[2].genblk1[0].pe_1_n_4 ;
  wire \genblk1[2].genblk1[0].pe_1_n_46 ;
  wire \genblk1[2].genblk1[0].pe_1_n_47 ;
  wire \genblk1[2].genblk1[0].pe_1_n_48 ;
  wire \genblk1[2].genblk1[0].pe_1_n_5 ;
  wire \genblk1[2].genblk1[0].pe_1_n_50 ;
  wire \genblk1[2].genblk1[0].pe_1_n_51 ;
  wire \genblk1[2].genblk1[0].pe_1_n_52 ;
  wire \genblk1[2].genblk1[0].pe_1_n_53 ;
  wire \genblk1[2].genblk1[0].pe_1_n_54 ;
  wire \genblk1[2].genblk1[0].pe_1_n_55 ;
  wire \genblk1[2].genblk1[0].pe_1_n_56 ;
  wire \genblk1[2].genblk1[0].pe_1_n_57 ;
  wire \genblk1[2].genblk1[0].pe_1_n_58 ;
  wire \genblk1[2].genblk1[0].pe_1_n_59 ;
  wire \genblk1[2].genblk1[0].pe_1_n_6 ;
  wire \genblk1[2].genblk1[0].pe_1_n_60 ;
  wire \genblk1[2].genblk1[0].pe_1_n_61 ;
  wire \genblk1[2].genblk1[0].pe_1_n_62 ;
  wire \genblk1[2].genblk1[0].pe_1_n_63 ;
  wire \genblk1[2].genblk1[0].pe_1_n_64 ;
  wire \genblk1[2].genblk1[0].pe_1_n_65 ;
  wire \genblk1[2].genblk1[0].pe_1_n_66 ;
  wire \genblk1[2].genblk1[0].pe_1_n_67 ;
  wire \genblk1[2].genblk1[0].pe_1_n_68 ;
  wire \genblk1[2].genblk1[0].pe_1_n_69 ;
  wire \genblk1[2].genblk1[0].pe_1_n_7 ;
  wire \genblk1[2].genblk1[0].pe_1_n_70 ;
  wire \genblk1[2].genblk1[0].pe_1_n_71 ;
  wire \genblk1[2].genblk1[0].pe_1_n_72 ;
  wire \genblk1[2].genblk1[0].pe_1_n_73 ;
  wire \genblk1[2].genblk1[0].pe_1_n_74 ;
  wire \genblk1[2].genblk1[0].pe_1_n_75 ;
  wire \genblk1[2].genblk1[0].pe_1_n_76 ;
  wire \genblk1[2].genblk1[0].pe_1_n_77 ;
  wire \genblk1[2].genblk1[0].pe_1_n_78 ;
  wire \genblk1[2].genblk1[0].pe_1_n_79 ;
  wire \genblk1[2].genblk1[0].pe_1_n_8 ;
  wire \genblk1[2].genblk1[0].pe_1_n_80 ;
  wire \genblk1[2].genblk1[0].pe_1_n_81 ;
  wire \genblk1[2].genblk1[0].pe_1_n_82 ;
  wire \genblk1[2].genblk1[0].pe_1_n_83 ;
  wire \genblk1[2].genblk1[0].pe_1_n_84 ;
  wire \genblk1[2].genblk1[0].pe_1_n_85 ;
  wire \genblk1[2].genblk1[0].pe_1_n_86 ;
  wire \genblk1[2].genblk1[0].pe_1_n_87 ;
  wire \genblk1[2].genblk1[0].pe_1_n_88 ;
  wire \genblk1[2].genblk1[0].pe_1_n_89 ;
  wire \genblk1[2].genblk1[0].pe_1_n_9 ;
  wire \genblk1[2].genblk1[0].pe_1_n_90 ;
  wire \genblk1[2].genblk1[0].pe_1_n_91 ;
  wire \genblk1[2].genblk1[0].pe_1_n_92 ;
  wire \genblk1[2].genblk1[0].pe_1_n_93 ;
  wire \genblk1[2].genblk1[0].pe_1_n_94 ;
  wire \genblk1[2].genblk1[0].pe_1_n_95 ;
  wire \genblk1[2].genblk1[0].pe_1_n_96 ;
  wire \genblk1[2].genblk1[0].pe_1_n_97 ;
  wire \genblk1[2].genblk1[0].pe_1_n_98 ;
  wire \genblk1[2].genblk1[0].pe_1_n_99 ;
  wire \genblk1[2].genblk1[1].pe_1_n_0 ;
  wire \genblk1[2].genblk1[1].pe_1_n_1 ;
  wire \genblk1[2].genblk1[1].pe_1_n_10 ;
  wire \genblk1[2].genblk1[1].pe_1_n_11 ;
  wire \genblk1[2].genblk1[1].pe_1_n_12 ;
  wire \genblk1[2].genblk1[1].pe_1_n_13 ;
  wire \genblk1[2].genblk1[1].pe_1_n_14 ;
  wire \genblk1[2].genblk1[1].pe_1_n_15 ;
  wire \genblk1[2].genblk1[1].pe_1_n_16 ;
  wire \genblk1[2].genblk1[1].pe_1_n_17 ;
  wire \genblk1[2].genblk1[1].pe_1_n_18 ;
  wire \genblk1[2].genblk1[1].pe_1_n_19 ;
  wire \genblk1[2].genblk1[1].pe_1_n_2 ;
  wire \genblk1[2].genblk1[1].pe_1_n_20 ;
  wire \genblk1[2].genblk1[1].pe_1_n_21 ;
  wire \genblk1[2].genblk1[1].pe_1_n_22 ;
  wire \genblk1[2].genblk1[1].pe_1_n_23 ;
  wire \genblk1[2].genblk1[1].pe_1_n_24 ;
  wire \genblk1[2].genblk1[1].pe_1_n_25 ;
  wire \genblk1[2].genblk1[1].pe_1_n_26 ;
  wire \genblk1[2].genblk1[1].pe_1_n_27 ;
  wire \genblk1[2].genblk1[1].pe_1_n_28 ;
  wire \genblk1[2].genblk1[1].pe_1_n_29 ;
  wire \genblk1[2].genblk1[1].pe_1_n_3 ;
  wire \genblk1[2].genblk1[1].pe_1_n_30 ;
  wire \genblk1[2].genblk1[1].pe_1_n_31 ;
  wire \genblk1[2].genblk1[1].pe_1_n_32 ;
  wire \genblk1[2].genblk1[1].pe_1_n_33 ;
  wire \genblk1[2].genblk1[1].pe_1_n_34 ;
  wire \genblk1[2].genblk1[1].pe_1_n_35 ;
  wire \genblk1[2].genblk1[1].pe_1_n_36 ;
  wire \genblk1[2].genblk1[1].pe_1_n_37 ;
  wire \genblk1[2].genblk1[1].pe_1_n_38 ;
  wire \genblk1[2].genblk1[1].pe_1_n_39 ;
  wire \genblk1[2].genblk1[1].pe_1_n_4 ;
  wire \genblk1[2].genblk1[1].pe_1_n_40 ;
  wire \genblk1[2].genblk1[1].pe_1_n_41 ;
  wire \genblk1[2].genblk1[1].pe_1_n_42 ;
  wire \genblk1[2].genblk1[1].pe_1_n_43 ;
  wire \genblk1[2].genblk1[1].pe_1_n_44 ;
  wire \genblk1[2].genblk1[1].pe_1_n_45 ;
  wire \genblk1[2].genblk1[1].pe_1_n_46 ;
  wire \genblk1[2].genblk1[1].pe_1_n_47 ;
  wire \genblk1[2].genblk1[1].pe_1_n_48 ;
  wire \genblk1[2].genblk1[1].pe_1_n_49 ;
  wire \genblk1[2].genblk1[1].pe_1_n_5 ;
  wire \genblk1[2].genblk1[1].pe_1_n_50 ;
  wire \genblk1[2].genblk1[1].pe_1_n_51 ;
  wire \genblk1[2].genblk1[1].pe_1_n_52 ;
  wire \genblk1[2].genblk1[1].pe_1_n_53 ;
  wire \genblk1[2].genblk1[1].pe_1_n_54 ;
  wire \genblk1[2].genblk1[1].pe_1_n_55 ;
  wire \genblk1[2].genblk1[1].pe_1_n_56 ;
  wire \genblk1[2].genblk1[1].pe_1_n_57 ;
  wire \genblk1[2].genblk1[1].pe_1_n_58 ;
  wire \genblk1[2].genblk1[1].pe_1_n_59 ;
  wire \genblk1[2].genblk1[1].pe_1_n_6 ;
  wire \genblk1[2].genblk1[1].pe_1_n_60 ;
  wire \genblk1[2].genblk1[1].pe_1_n_61 ;
  wire \genblk1[2].genblk1[1].pe_1_n_62 ;
  wire \genblk1[2].genblk1[1].pe_1_n_63 ;
  wire \genblk1[2].genblk1[1].pe_1_n_64 ;
  wire \genblk1[2].genblk1[1].pe_1_n_65 ;
  wire \genblk1[2].genblk1[1].pe_1_n_66 ;
  wire \genblk1[2].genblk1[1].pe_1_n_67 ;
  wire \genblk1[2].genblk1[1].pe_1_n_68 ;
  wire \genblk1[2].genblk1[1].pe_1_n_69 ;
  wire \genblk1[2].genblk1[1].pe_1_n_7 ;
  wire \genblk1[2].genblk1[1].pe_1_n_70 ;
  wire \genblk1[2].genblk1[1].pe_1_n_71 ;
  wire \genblk1[2].genblk1[1].pe_1_n_72 ;
  wire \genblk1[2].genblk1[1].pe_1_n_73 ;
  wire \genblk1[2].genblk1[1].pe_1_n_74 ;
  wire \genblk1[2].genblk1[1].pe_1_n_75 ;
  wire \genblk1[2].genblk1[1].pe_1_n_76 ;
  wire \genblk1[2].genblk1[1].pe_1_n_77 ;
  wire \genblk1[2].genblk1[1].pe_1_n_78 ;
  wire \genblk1[2].genblk1[1].pe_1_n_79 ;
  wire \genblk1[2].genblk1[1].pe_1_n_8 ;
  wire \genblk1[2].genblk1[1].pe_1_n_80 ;
  wire \genblk1[2].genblk1[1].pe_1_n_81 ;
  wire \genblk1[2].genblk1[1].pe_1_n_82 ;
  wire \genblk1[2].genblk1[1].pe_1_n_83 ;
  wire \genblk1[2].genblk1[1].pe_1_n_84 ;
  wire \genblk1[2].genblk1[1].pe_1_n_85 ;
  wire \genblk1[2].genblk1[1].pe_1_n_86 ;
  wire \genblk1[2].genblk1[1].pe_1_n_87 ;
  wire \genblk1[2].genblk1[1].pe_1_n_88 ;
  wire \genblk1[2].genblk1[1].pe_1_n_89 ;
  wire \genblk1[2].genblk1[1].pe_1_n_9 ;
  wire \genblk1[2].genblk1[1].pe_1_n_90 ;
  wire \genblk1[2].genblk1[1].pe_1_n_91 ;
  wire \genblk1[2].genblk1[1].pe_1_n_92 ;
  wire \genblk1[2].genblk1[1].pe_1_n_93 ;
  wire \genblk1[2].genblk1[1].pe_1_n_94 ;
  wire \genblk1[2].genblk1[1].pe_1_n_95 ;
  wire \genblk1[2].genblk1[2].pe_1_n_0 ;
  wire \genblk1[2].genblk1[2].pe_1_n_1 ;
  wire \genblk1[2].genblk1[2].pe_1_n_10 ;
  wire \genblk1[2].genblk1[2].pe_1_n_11 ;
  wire \genblk1[2].genblk1[2].pe_1_n_12 ;
  wire \genblk1[2].genblk1[2].pe_1_n_13 ;
  wire \genblk1[2].genblk1[2].pe_1_n_14 ;
  wire \genblk1[2].genblk1[2].pe_1_n_15 ;
  wire \genblk1[2].genblk1[2].pe_1_n_16 ;
  wire \genblk1[2].genblk1[2].pe_1_n_17 ;
  wire \genblk1[2].genblk1[2].pe_1_n_18 ;
  wire \genblk1[2].genblk1[2].pe_1_n_19 ;
  wire \genblk1[2].genblk1[2].pe_1_n_2 ;
  wire \genblk1[2].genblk1[2].pe_1_n_20 ;
  wire \genblk1[2].genblk1[2].pe_1_n_21 ;
  wire \genblk1[2].genblk1[2].pe_1_n_22 ;
  wire \genblk1[2].genblk1[2].pe_1_n_23 ;
  wire \genblk1[2].genblk1[2].pe_1_n_24 ;
  wire \genblk1[2].genblk1[2].pe_1_n_25 ;
  wire \genblk1[2].genblk1[2].pe_1_n_26 ;
  wire \genblk1[2].genblk1[2].pe_1_n_27 ;
  wire \genblk1[2].genblk1[2].pe_1_n_28 ;
  wire \genblk1[2].genblk1[2].pe_1_n_29 ;
  wire \genblk1[2].genblk1[2].pe_1_n_3 ;
  wire \genblk1[2].genblk1[2].pe_1_n_30 ;
  wire \genblk1[2].genblk1[2].pe_1_n_31 ;
  wire \genblk1[2].genblk1[2].pe_1_n_32 ;
  wire \genblk1[2].genblk1[2].pe_1_n_33 ;
  wire \genblk1[2].genblk1[2].pe_1_n_34 ;
  wire \genblk1[2].genblk1[2].pe_1_n_35 ;
  wire \genblk1[2].genblk1[2].pe_1_n_36 ;
  wire \genblk1[2].genblk1[2].pe_1_n_37 ;
  wire \genblk1[2].genblk1[2].pe_1_n_38 ;
  wire \genblk1[2].genblk1[2].pe_1_n_39 ;
  wire \genblk1[2].genblk1[2].pe_1_n_4 ;
  wire \genblk1[2].genblk1[2].pe_1_n_40 ;
  wire \genblk1[2].genblk1[2].pe_1_n_41 ;
  wire \genblk1[2].genblk1[2].pe_1_n_42 ;
  wire \genblk1[2].genblk1[2].pe_1_n_43 ;
  wire \genblk1[2].genblk1[2].pe_1_n_44 ;
  wire \genblk1[2].genblk1[2].pe_1_n_45 ;
  wire \genblk1[2].genblk1[2].pe_1_n_46 ;
  wire \genblk1[2].genblk1[2].pe_1_n_47 ;
  wire \genblk1[2].genblk1[2].pe_1_n_48 ;
  wire \genblk1[2].genblk1[2].pe_1_n_49 ;
  wire \genblk1[2].genblk1[2].pe_1_n_5 ;
  wire \genblk1[2].genblk1[2].pe_1_n_50 ;
  wire \genblk1[2].genblk1[2].pe_1_n_51 ;
  wire \genblk1[2].genblk1[2].pe_1_n_52 ;
  wire \genblk1[2].genblk1[2].pe_1_n_53 ;
  wire \genblk1[2].genblk1[2].pe_1_n_54 ;
  wire \genblk1[2].genblk1[2].pe_1_n_55 ;
  wire \genblk1[2].genblk1[2].pe_1_n_56 ;
  wire \genblk1[2].genblk1[2].pe_1_n_57 ;
  wire \genblk1[2].genblk1[2].pe_1_n_58 ;
  wire \genblk1[2].genblk1[2].pe_1_n_59 ;
  wire \genblk1[2].genblk1[2].pe_1_n_6 ;
  wire \genblk1[2].genblk1[2].pe_1_n_60 ;
  wire \genblk1[2].genblk1[2].pe_1_n_61 ;
  wire \genblk1[2].genblk1[2].pe_1_n_62 ;
  wire \genblk1[2].genblk1[2].pe_1_n_63 ;
  wire \genblk1[2].genblk1[2].pe_1_n_64 ;
  wire \genblk1[2].genblk1[2].pe_1_n_65 ;
  wire \genblk1[2].genblk1[2].pe_1_n_66 ;
  wire \genblk1[2].genblk1[2].pe_1_n_67 ;
  wire \genblk1[2].genblk1[2].pe_1_n_68 ;
  wire \genblk1[2].genblk1[2].pe_1_n_69 ;
  wire \genblk1[2].genblk1[2].pe_1_n_7 ;
  wire \genblk1[2].genblk1[2].pe_1_n_70 ;
  wire \genblk1[2].genblk1[2].pe_1_n_71 ;
  wire \genblk1[2].genblk1[2].pe_1_n_72 ;
  wire \genblk1[2].genblk1[2].pe_1_n_73 ;
  wire \genblk1[2].genblk1[2].pe_1_n_74 ;
  wire \genblk1[2].genblk1[2].pe_1_n_75 ;
  wire \genblk1[2].genblk1[2].pe_1_n_76 ;
  wire \genblk1[2].genblk1[2].pe_1_n_77 ;
  wire \genblk1[2].genblk1[2].pe_1_n_78 ;
  wire \genblk1[2].genblk1[2].pe_1_n_79 ;
  wire \genblk1[2].genblk1[2].pe_1_n_8 ;
  wire \genblk1[2].genblk1[2].pe_1_n_80 ;
  wire \genblk1[2].genblk1[2].pe_1_n_81 ;
  wire \genblk1[2].genblk1[2].pe_1_n_82 ;
  wire \genblk1[2].genblk1[2].pe_1_n_83 ;
  wire \genblk1[2].genblk1[2].pe_1_n_84 ;
  wire \genblk1[2].genblk1[2].pe_1_n_85 ;
  wire \genblk1[2].genblk1[2].pe_1_n_86 ;
  wire \genblk1[2].genblk1[2].pe_1_n_87 ;
  wire \genblk1[2].genblk1[2].pe_1_n_88 ;
  wire \genblk1[2].genblk1[2].pe_1_n_89 ;
  wire \genblk1[2].genblk1[2].pe_1_n_9 ;
  wire \genblk1[2].genblk1[2].pe_1_n_90 ;
  wire \genblk1[2].genblk1[2].pe_1_n_91 ;
  wire \genblk1[2].genblk1[2].pe_1_n_92 ;
  wire \genblk1[2].genblk1[2].pe_1_n_93 ;
  wire \genblk1[2].genblk1[2].pe_1_n_94 ;
  wire \genblk1[2].genblk1[2].pe_1_n_95 ;
  wire \genblk1[2].genblk1[3].pe_1_n_0 ;
  wire \genblk1[2].genblk1[3].pe_1_n_1 ;
  wire \genblk1[2].genblk1[3].pe_1_n_10 ;
  wire \genblk1[2].genblk1[3].pe_1_n_11 ;
  wire \genblk1[2].genblk1[3].pe_1_n_12 ;
  wire \genblk1[2].genblk1[3].pe_1_n_13 ;
  wire \genblk1[2].genblk1[3].pe_1_n_14 ;
  wire \genblk1[2].genblk1[3].pe_1_n_15 ;
  wire \genblk1[2].genblk1[3].pe_1_n_16 ;
  wire \genblk1[2].genblk1[3].pe_1_n_17 ;
  wire \genblk1[2].genblk1[3].pe_1_n_18 ;
  wire \genblk1[2].genblk1[3].pe_1_n_19 ;
  wire \genblk1[2].genblk1[3].pe_1_n_2 ;
  wire \genblk1[2].genblk1[3].pe_1_n_20 ;
  wire \genblk1[2].genblk1[3].pe_1_n_21 ;
  wire \genblk1[2].genblk1[3].pe_1_n_22 ;
  wire \genblk1[2].genblk1[3].pe_1_n_23 ;
  wire \genblk1[2].genblk1[3].pe_1_n_24 ;
  wire \genblk1[2].genblk1[3].pe_1_n_25 ;
  wire \genblk1[2].genblk1[3].pe_1_n_26 ;
  wire \genblk1[2].genblk1[3].pe_1_n_27 ;
  wire \genblk1[2].genblk1[3].pe_1_n_28 ;
  wire \genblk1[2].genblk1[3].pe_1_n_29 ;
  wire \genblk1[2].genblk1[3].pe_1_n_30 ;
  wire \genblk1[2].genblk1[3].pe_1_n_31 ;
  wire \genblk1[2].genblk1[3].pe_1_n_32 ;
  wire \genblk1[2].genblk1[3].pe_1_n_33 ;
  wire \genblk1[2].genblk1[3].pe_1_n_34 ;
  wire \genblk1[2].genblk1[3].pe_1_n_35 ;
  wire \genblk1[2].genblk1[3].pe_1_n_36 ;
  wire \genblk1[2].genblk1[3].pe_1_n_37 ;
  wire \genblk1[2].genblk1[3].pe_1_n_38 ;
  wire \genblk1[2].genblk1[3].pe_1_n_39 ;
  wire \genblk1[2].genblk1[3].pe_1_n_40 ;
  wire \genblk1[2].genblk1[3].pe_1_n_5 ;
  wire \genblk1[2].genblk1[3].pe_1_n_6 ;
  wire \genblk1[2].genblk1[3].pe_1_n_7 ;
  wire \genblk1[2].genblk1[3].pe_1_n_8 ;
  wire \genblk1[2].genblk1[3].pe_1_n_9 ;
  wire \genblk1[3].genblk1[0].pe_1_n_0 ;
  wire \genblk1[3].genblk1[0].pe_1_n_10 ;
  wire \genblk1[3].genblk1[0].pe_1_n_11 ;
  wire \genblk1[3].genblk1[0].pe_1_n_12 ;
  wire \genblk1[3].genblk1[0].pe_1_n_13 ;
  wire \genblk1[3].genblk1[0].pe_1_n_14 ;
  wire \genblk1[3].genblk1[0].pe_1_n_15 ;
  wire \genblk1[3].genblk1[0].pe_1_n_16 ;
  wire \genblk1[3].genblk1[0].pe_1_n_17 ;
  wire \genblk1[3].genblk1[0].pe_1_n_18 ;
  wire \genblk1[3].genblk1[0].pe_1_n_19 ;
  wire \genblk1[3].genblk1[0].pe_1_n_2 ;
  wire \genblk1[3].genblk1[0].pe_1_n_20 ;
  wire \genblk1[3].genblk1[0].pe_1_n_21 ;
  wire \genblk1[3].genblk1[0].pe_1_n_22 ;
  wire \genblk1[3].genblk1[0].pe_1_n_23 ;
  wire \genblk1[3].genblk1[0].pe_1_n_24 ;
  wire \genblk1[3].genblk1[0].pe_1_n_25 ;
  wire \genblk1[3].genblk1[0].pe_1_n_26 ;
  wire \genblk1[3].genblk1[0].pe_1_n_27 ;
  wire \genblk1[3].genblk1[0].pe_1_n_28 ;
  wire \genblk1[3].genblk1[0].pe_1_n_29 ;
  wire \genblk1[3].genblk1[0].pe_1_n_3 ;
  wire \genblk1[3].genblk1[0].pe_1_n_30 ;
  wire \genblk1[3].genblk1[0].pe_1_n_31 ;
  wire \genblk1[3].genblk1[0].pe_1_n_32 ;
  wire \genblk1[3].genblk1[0].pe_1_n_33 ;
  wire \genblk1[3].genblk1[0].pe_1_n_34 ;
  wire \genblk1[3].genblk1[0].pe_1_n_35 ;
  wire \genblk1[3].genblk1[0].pe_1_n_36 ;
  wire \genblk1[3].genblk1[0].pe_1_n_37 ;
  wire \genblk1[3].genblk1[0].pe_1_n_38 ;
  wire \genblk1[3].genblk1[0].pe_1_n_39 ;
  wire \genblk1[3].genblk1[0].pe_1_n_4 ;
  wire \genblk1[3].genblk1[0].pe_1_n_40 ;
  wire \genblk1[3].genblk1[0].pe_1_n_41 ;
  wire \genblk1[3].genblk1[0].pe_1_n_42 ;
  wire \genblk1[3].genblk1[0].pe_1_n_43 ;
  wire \genblk1[3].genblk1[0].pe_1_n_44 ;
  wire \genblk1[3].genblk1[0].pe_1_n_45 ;
  wire \genblk1[3].genblk1[0].pe_1_n_46 ;
  wire \genblk1[3].genblk1[0].pe_1_n_47 ;
  wire \genblk1[3].genblk1[0].pe_1_n_48 ;
  wire \genblk1[3].genblk1[0].pe_1_n_49 ;
  wire \genblk1[3].genblk1[0].pe_1_n_5 ;
  wire \genblk1[3].genblk1[0].pe_1_n_50 ;
  wire \genblk1[3].genblk1[0].pe_1_n_51 ;
  wire \genblk1[3].genblk1[0].pe_1_n_52 ;
  wire \genblk1[3].genblk1[0].pe_1_n_53 ;
  wire \genblk1[3].genblk1[0].pe_1_n_54 ;
  wire \genblk1[3].genblk1[0].pe_1_n_55 ;
  wire \genblk1[3].genblk1[0].pe_1_n_56 ;
  wire \genblk1[3].genblk1[0].pe_1_n_57 ;
  wire \genblk1[3].genblk1[0].pe_1_n_58 ;
  wire \genblk1[3].genblk1[0].pe_1_n_59 ;
  wire \genblk1[3].genblk1[0].pe_1_n_6 ;
  wire \genblk1[3].genblk1[0].pe_1_n_60 ;
  wire \genblk1[3].genblk1[0].pe_1_n_61 ;
  wire \genblk1[3].genblk1[0].pe_1_n_7 ;
  wire \genblk1[3].genblk1[0].pe_1_n_8 ;
  wire \genblk1[3].genblk1[0].pe_1_n_9 ;
  wire \genblk1[3].genblk1[1].pe_1_n_0 ;
  wire \genblk1[3].genblk1[1].pe_1_n_1 ;
  wire \genblk1[3].genblk1[1].pe_1_n_10 ;
  wire \genblk1[3].genblk1[1].pe_1_n_11 ;
  wire \genblk1[3].genblk1[1].pe_1_n_12 ;
  wire \genblk1[3].genblk1[1].pe_1_n_13 ;
  wire \genblk1[3].genblk1[1].pe_1_n_14 ;
  wire \genblk1[3].genblk1[1].pe_1_n_15 ;
  wire \genblk1[3].genblk1[1].pe_1_n_16 ;
  wire \genblk1[3].genblk1[1].pe_1_n_17 ;
  wire \genblk1[3].genblk1[1].pe_1_n_18 ;
  wire \genblk1[3].genblk1[1].pe_1_n_19 ;
  wire \genblk1[3].genblk1[1].pe_1_n_2 ;
  wire \genblk1[3].genblk1[1].pe_1_n_20 ;
  wire \genblk1[3].genblk1[1].pe_1_n_21 ;
  wire \genblk1[3].genblk1[1].pe_1_n_22 ;
  wire \genblk1[3].genblk1[1].pe_1_n_23 ;
  wire \genblk1[3].genblk1[1].pe_1_n_24 ;
  wire \genblk1[3].genblk1[1].pe_1_n_25 ;
  wire \genblk1[3].genblk1[1].pe_1_n_26 ;
  wire \genblk1[3].genblk1[1].pe_1_n_27 ;
  wire \genblk1[3].genblk1[1].pe_1_n_28 ;
  wire \genblk1[3].genblk1[1].pe_1_n_29 ;
  wire \genblk1[3].genblk1[1].pe_1_n_3 ;
  wire \genblk1[3].genblk1[1].pe_1_n_30 ;
  wire \genblk1[3].genblk1[1].pe_1_n_31 ;
  wire \genblk1[3].genblk1[1].pe_1_n_32 ;
  wire \genblk1[3].genblk1[1].pe_1_n_33 ;
  wire \genblk1[3].genblk1[1].pe_1_n_34 ;
  wire \genblk1[3].genblk1[1].pe_1_n_35 ;
  wire \genblk1[3].genblk1[1].pe_1_n_36 ;
  wire \genblk1[3].genblk1[1].pe_1_n_37 ;
  wire \genblk1[3].genblk1[1].pe_1_n_38 ;
  wire \genblk1[3].genblk1[1].pe_1_n_39 ;
  wire \genblk1[3].genblk1[1].pe_1_n_4 ;
  wire \genblk1[3].genblk1[1].pe_1_n_40 ;
  wire \genblk1[3].genblk1[1].pe_1_n_41 ;
  wire \genblk1[3].genblk1[1].pe_1_n_42 ;
  wire \genblk1[3].genblk1[1].pe_1_n_43 ;
  wire \genblk1[3].genblk1[1].pe_1_n_44 ;
  wire \genblk1[3].genblk1[1].pe_1_n_45 ;
  wire \genblk1[3].genblk1[1].pe_1_n_46 ;
  wire \genblk1[3].genblk1[1].pe_1_n_47 ;
  wire \genblk1[3].genblk1[1].pe_1_n_48 ;
  wire \genblk1[3].genblk1[1].pe_1_n_49 ;
  wire \genblk1[3].genblk1[1].pe_1_n_5 ;
  wire \genblk1[3].genblk1[1].pe_1_n_50 ;
  wire \genblk1[3].genblk1[1].pe_1_n_51 ;
  wire \genblk1[3].genblk1[1].pe_1_n_52 ;
  wire \genblk1[3].genblk1[1].pe_1_n_53 ;
  wire \genblk1[3].genblk1[1].pe_1_n_54 ;
  wire \genblk1[3].genblk1[1].pe_1_n_55 ;
  wire \genblk1[3].genblk1[1].pe_1_n_56 ;
  wire \genblk1[3].genblk1[1].pe_1_n_57 ;
  wire \genblk1[3].genblk1[1].pe_1_n_58 ;
  wire \genblk1[3].genblk1[1].pe_1_n_59 ;
  wire \genblk1[3].genblk1[1].pe_1_n_6 ;
  wire \genblk1[3].genblk1[1].pe_1_n_60 ;
  wire \genblk1[3].genblk1[1].pe_1_n_7 ;
  wire \genblk1[3].genblk1[1].pe_1_n_8 ;
  wire \genblk1[3].genblk1[1].pe_1_n_9 ;
  wire \genblk1[3].genblk1[2].pe_1_n_0 ;
  wire \genblk1[3].genblk1[2].pe_1_n_1 ;
  wire \genblk1[3].genblk1[2].pe_1_n_10 ;
  wire \genblk1[3].genblk1[2].pe_1_n_11 ;
  wire \genblk1[3].genblk1[2].pe_1_n_12 ;
  wire \genblk1[3].genblk1[2].pe_1_n_13 ;
  wire \genblk1[3].genblk1[2].pe_1_n_14 ;
  wire \genblk1[3].genblk1[2].pe_1_n_15 ;
  wire \genblk1[3].genblk1[2].pe_1_n_16 ;
  wire \genblk1[3].genblk1[2].pe_1_n_17 ;
  wire \genblk1[3].genblk1[2].pe_1_n_18 ;
  wire \genblk1[3].genblk1[2].pe_1_n_19 ;
  wire \genblk1[3].genblk1[2].pe_1_n_2 ;
  wire \genblk1[3].genblk1[2].pe_1_n_20 ;
  wire \genblk1[3].genblk1[2].pe_1_n_21 ;
  wire \genblk1[3].genblk1[2].pe_1_n_22 ;
  wire \genblk1[3].genblk1[2].pe_1_n_23 ;
  wire \genblk1[3].genblk1[2].pe_1_n_24 ;
  wire \genblk1[3].genblk1[2].pe_1_n_25 ;
  wire \genblk1[3].genblk1[2].pe_1_n_26 ;
  wire \genblk1[3].genblk1[2].pe_1_n_27 ;
  wire \genblk1[3].genblk1[2].pe_1_n_28 ;
  wire \genblk1[3].genblk1[2].pe_1_n_29 ;
  wire \genblk1[3].genblk1[2].pe_1_n_3 ;
  wire \genblk1[3].genblk1[2].pe_1_n_30 ;
  wire \genblk1[3].genblk1[2].pe_1_n_31 ;
  wire \genblk1[3].genblk1[2].pe_1_n_32 ;
  wire \genblk1[3].genblk1[2].pe_1_n_33 ;
  wire \genblk1[3].genblk1[2].pe_1_n_34 ;
  wire \genblk1[3].genblk1[2].pe_1_n_35 ;
  wire \genblk1[3].genblk1[2].pe_1_n_36 ;
  wire \genblk1[3].genblk1[2].pe_1_n_37 ;
  wire \genblk1[3].genblk1[2].pe_1_n_38 ;
  wire \genblk1[3].genblk1[2].pe_1_n_39 ;
  wire \genblk1[3].genblk1[2].pe_1_n_4 ;
  wire \genblk1[3].genblk1[2].pe_1_n_40 ;
  wire \genblk1[3].genblk1[2].pe_1_n_41 ;
  wire \genblk1[3].genblk1[2].pe_1_n_42 ;
  wire \genblk1[3].genblk1[2].pe_1_n_43 ;
  wire \genblk1[3].genblk1[2].pe_1_n_44 ;
  wire \genblk1[3].genblk1[2].pe_1_n_45 ;
  wire \genblk1[3].genblk1[2].pe_1_n_46 ;
  wire \genblk1[3].genblk1[2].pe_1_n_47 ;
  wire \genblk1[3].genblk1[2].pe_1_n_48 ;
  wire \genblk1[3].genblk1[2].pe_1_n_49 ;
  wire \genblk1[3].genblk1[2].pe_1_n_5 ;
  wire \genblk1[3].genblk1[2].pe_1_n_50 ;
  wire \genblk1[3].genblk1[2].pe_1_n_51 ;
  wire \genblk1[3].genblk1[2].pe_1_n_52 ;
  wire \genblk1[3].genblk1[2].pe_1_n_53 ;
  wire \genblk1[3].genblk1[2].pe_1_n_54 ;
  wire \genblk1[3].genblk1[2].pe_1_n_55 ;
  wire \genblk1[3].genblk1[2].pe_1_n_56 ;
  wire \genblk1[3].genblk1[2].pe_1_n_57 ;
  wire \genblk1[3].genblk1[2].pe_1_n_58 ;
  wire \genblk1[3].genblk1[2].pe_1_n_59 ;
  wire \genblk1[3].genblk1[2].pe_1_n_6 ;
  wire \genblk1[3].genblk1[2].pe_1_n_60 ;
  wire \genblk1[3].genblk1[2].pe_1_n_7 ;
  wire \genblk1[3].genblk1[2].pe_1_n_8 ;
  wire \genblk1[3].genblk1[2].pe_1_n_9 ;
  wire \genblk1[3].genblk1[3].pe_1_n_0 ;
  wire \genblk1[3].genblk1[3].pe_1_n_1 ;
  wire \genblk1[3].genblk1[3].pe_1_n_2 ;
  wire \genblk1[3].genblk1[3].pe_1_n_5 ;
  wire init;
  wire \init_d_reg[0][2]_0 ;
  wire \init_d_reg[0][3]_0 ;
  wire [3:3]\init_d_reg[2] ;
  wire [3:3]\init_d_reg[3] ;
  wire \init_d_reg_n_0_[1][3] ;
  wire lag;
  wire lag_reg_0;
  wire mm_rst_n;
  wire \out_a_reg[4] ;
  wire \out_a_reg[4]_0 ;
  wire \out_a_reg[4]_1 ;
  wire \out_a_reg[5] ;
  wire \out_a_reg[5]_0 ;
  wire \out_a_reg[5]_1 ;
  wire \out_a_reg[5]_2 ;
  wire \out_a_reg[5]_3 ;
  wire \out_a_reg[5]_4 ;
  wire \out_a_reg[5]_5 ;
  wire \out_a_reg[5]_6 ;
  wire \out_a_reg[5]_7 ;
  wire [7:0]\out_a_reg[7] ;
  wire [7:0]\out_a_reg[7]_0 ;
  wire [7:0]\out_a_reg[7]_1 ;
  wire [7:0]\out_a_reg[7]_2 ;
  wire [7:0]\out_a_reg[7]_3 ;
  wire [7:0]\out_a_reg[7]_4 ;
  wire [6:6]out_b;
  wire \out_b_reg[2] ;
  wire \out_b_reg[2]_0 ;
  wire \out_b_reg[2]_1 ;
  wire [0:0]\out_b_reg[4] ;
  wire [0:0]\out_b_reg[4]_0 ;
  wire [0:0]\out_b_reg[4]_1 ;
  wire \out_b_reg[5] ;
  wire \out_b_reg[5]_0 ;
  wire \out_b_reg[5]_1 ;
  wire [6:0]\out_b_reg[7] ;
  wire [6:0]\out_b_reg[7]_0 ;
  wire [6:0]\out_b_reg[7]_1 ;
  wire [7:0]\out_b_reg[7]_2 ;
  wire [7:0]\out_b_reg[7]_3 ;
  wire [7:0]\out_b_reg[7]_4 ;
  wire [15:0]out_data;
  wire \out_data_reg[0] ;
  wire \out_data_reg[0]_0 ;
  wire \out_data_reg[0]_1 ;
  wire \out_data_reg[0]_2 ;
  wire [15:0]\out_data_reg[15] ;
  wire [15:0]\out_data_reg[15]_0 ;
  wire [15:0]\out_data_reg[15]_1 ;
  wire [15:0]\out_data_reg[15]_2 ;
  wire out_valid;
  wire [0:0]p_2_out;
  wire patch;
  wire \patch_reg[0] ;
  wire \patch_reg[0]_0 ;
  wire [2:0]\pixel_cntr_reg[2] ;
  wire [0:0]\slice_cntr_reg[0] ;
  wire [3:0]valid_D;
  wire [3:0]wr_en_D_bram;

  control control_inst
       (.ADDRA(ADDRA),
        .Q(Q),
        .clkA(clkA),
        .enable_row_count_A_reg(enable_row_count_A_reg),
        .enable_row_count_A_reg_0(enable_row_count_A_reg_0),
        .enable_row_count_A_reg_1(enable_row_count_A_reg_1),
        .enable_row_count_A_reg_2(enable_row_count_A_reg_2),
        .enable_row_count_A_reg_3(enable_row_count_A_reg_3),
        .enable_row_count_A_reg_4(enable_row_count_A_reg_4),
        .lag(lag),
        .lag_reg(lag_reg_0),
        .mm_rst_n(mm_rst_n),
        .mm_rst_n_0(control_inst_n_11),
        .patch(patch),
        .\patch_reg[0] (\patch_reg[0] ),
        .\patch_reg[0]_0 (\patch_reg[0]_0 ),
        .\pixel_cntr_reg[2] (\pixel_cntr_reg[2] ),
        .\slice_cntr_reg[0] (\slice_cntr_reg[0] ),
        .\slice_cntr_reg[0]_0 (\buffer_out_reg[15] ));
  pe \genblk1[0].genblk1[0].pe_1 
       (.B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .O(O),
        .Q(\out_a_reg[7] ),
        .S(S),
        .buffer_out0__0_carry_0(buffer_out0__0_carry),
        .buffer_out0__0_carry__0_0(\out_a_reg[7]_2 ),
        .buffer_out0__0_carry__0_1(buffer_out0__0_carry__0),
        .buffer_out0__0_carry__0_2(buffer_out0__0_carry__0_0),
        .buffer_out0__30_carry_0(buffer_out0__30_carry),
        .buffer_out0__30_carry__0_0(buffer_out0__30_carry__0),
        .buffer_out0__30_carry__0_1(buffer_out0__30_carry__0_0),
        .buffer_out0__60_carry_0(buffer_out0__60_carry),
        .buffer_out0__60_carry__0_0(buffer_out0__60_carry__0_2),
        .buffer_out0__60_carry__0_1(buffer_out0__60_carry__0_3),
        .buffer_out0__60_carry__0_2(buffer_out0__60_carry__0_4),
        .buffer_out0__60_carry__0_3(buffer_out0__60_carry__0_5),
        .buffer_out0__60_carry__0_i_10(buffer_out0__60_carry__0_i_10),
        .buffer_out0__60_carry__0_i_10_0(buffer_out0__60_carry__0_i_10_0),
        .buffer_out0__60_carry__0_i_7_0(buffer_out0__60_carry__0_i_7),
        .buffer_out0__60_carry__0_i_7_1(buffer_out0__60_carry__0_i_7_0),
        .buffer_out0__60_carry__1_0(\out_b_reg[7]_2 ),
        .buffer_out0__60_carry__1_1(\genblk1[0].genblk1[1].pe_1_n_3 ),
        .buffer_out0__60_carry__1_2(\genblk1[1].genblk1[0].pe_1_n_4 ),
        .buffer_out0__60_carry__1_3(\out_b_reg[4] ),
        .buffer_out0__60_carry__1_4(buffer_out0__60_carry__1_0),
        .buffer_out0__60_carry__1_5(\genblk1[1].genblk1[0].pe_1_n_5 ),
        .buffer_out0__60_carry__1_i_1__0_0(\genblk1[0].genblk1[1].pe_1_n_0 ),
        .buffer_out0__60_carry__1_i_2(buffer_out0__60_carry__1_i_2),
        .buffer_out0__60_carry__1_i_2_0(buffer_out0__60_carry__1_i_2_0),
        .buffer_out0__60_carry__1_i_5__0_0(buffer_out0__60_carry__1_i_5__0),
        .buffer_out0__60_carry__1_i_7__0_0({\genblk1[0].genblk1[1].pe_1_n_1 ,\genblk1[0].genblk1[1].pe_1_n_2 }),
        .buffer_out0__60_carry__1_i_7__3_0({\genblk1[1].genblk1[0].pe_1_n_2 ,\genblk1[1].genblk1[0].pe_1_n_3 }),
        .\buffer_out[0]_i_3_0 (\buffer_out[0]_i_3 ),
        .\buffer_out[0]_i_3_1 (\buffer_out[0]_i_3_0 ),
        .\buffer_out[12]_i_2_0 (\buffer_out[12]_i_2 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[11]_0 (\buffer_out_reg[11] ),
        .\buffer_out_reg[11]_1 (\buffer_out_reg[11]_0 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15]_0 ),
        .\buffer_out_reg[15]_1 (\buffer_out_reg[15]_1 ),
        .\buffer_out_reg[3]_0 (\buffer_out_reg[3] ),
        .clkA(clkA),
        .\doutB_reg[1] (\doutB_reg[1] ),
        .\doutB_reg[1]_0 (\doutB_reg[1]_0 ),
        .\doutB_reg[2] (\doutB_reg[2] ),
        .\doutB_reg[2]_0 ({\genblk1[0].genblk1[0].pe_1_n_73 ,\genblk1[0].genblk1[0].pe_1_n_74 }),
        .\doutB_reg[3] (\doutB_reg[3] ),
        .\doutB_reg[3]_0 (\doutB_reg[3]_0 ),
        .\doutB_reg[4] (\doutB_reg[4] ),
        .\doutB_reg[4]_0 (\doutB_reg[4]_0 ),
        .\doutB_reg[4]_1 (\doutB_reg[4]_1 ),
        .\doutB_reg[4]_2 (\genblk1[0].genblk1[0].pe_1_n_71 ),
        .\doutB_reg[5] ({\genblk1[0].genblk1[0].pe_1_n_76 ,\genblk1[0].genblk1[0].pe_1_n_77 }),
        .\doutB_reg[6] ({\genblk1[0].genblk1[0].pe_1_n_42 ,\genblk1[0].genblk1[0].pe_1_n_43 ,\genblk1[0].genblk1[0].pe_1_n_44 }),
        .\doutB_reg[7] ({\genblk1[0].genblk1[0].pe_1_n_93 ,\genblk1[0].genblk1[0].pe_1_n_94 ,\genblk1[0].genblk1[0].pe_1_n_95 }),
        .\out_a_reg[1]_0 (\genblk1[0].genblk1[0].pe_1_n_31 ),
        .\out_a_reg[2]_0 ({\genblk1[0].genblk1[0].pe_1_n_28 ,\genblk1[0].genblk1[0].pe_1_n_29 ,\genblk1[0].genblk1[0].pe_1_n_30 }),
        .\out_a_reg[2]_1 ({\genblk1[0].genblk1[0].pe_1_n_37 ,\genblk1[0].genblk1[0].pe_1_n_38 ,\genblk1[0].genblk1[0].pe_1_n_39 }),
        .\out_a_reg[3]_0 ({\genblk1[0].genblk1[0].pe_1_n_40 ,\genblk1[0].genblk1[0].pe_1_n_41 }),
        .\out_a_reg[4]_0 ({\genblk1[0].genblk1[0].pe_1_n_15 ,\genblk1[0].genblk1[0].pe_1_n_16 }),
        .\out_a_reg[4]_1 (\out_a_reg[4] ),
        .\out_a_reg[4]_2 ({\genblk1[0].genblk1[0].pe_1_n_32 ,\genblk1[0].genblk1[0].pe_1_n_33 }),
        .\out_a_reg[4]_3 (\genblk1[0].genblk1[0].pe_1_n_45 ),
        .\out_a_reg[5]_0 (\out_a_reg[5] ),
        .\out_a_reg[5]_1 (\out_a_reg[5]_0 ),
        .\out_a_reg[5]_2 (\out_a_reg[5]_1 ),
        .\out_a_reg[6]_0 (\genblk1[0].genblk1[0].pe_1_n_26 ),
        .\out_a_reg[6]_1 (\genblk1[0].genblk1[0].pe_1_n_35 ),
        .\out_a_reg[6]_2 (\genblk1[0].genblk1[0].pe_1_n_75 ),
        .\out_a_reg[6]_3 (\genblk1[0].genblk1[0].pe_1_n_78 ),
        .\out_a_reg[7]_0 (\genblk1[0].genblk1[0].pe_1_n_46 ),
        .\out_a_reg[7]_1 ({\genblk1[0].genblk1[0].pe_1_n_79 ,\genblk1[0].genblk1[0].pe_1_n_80 ,\genblk1[0].genblk1[0].pe_1_n_81 }),
        .\out_b_reg[0]_0 ({\genblk1[0].genblk1[0].pe_1_n_82 ,\genblk1[0].genblk1[0].pe_1_n_83 }),
        .\out_b_reg[0]_1 (\genblk1[0].genblk1[0].pe_1_n_84 ),
        .\out_b_reg[0]_2 (\genblk1[0].genblk1[0].pe_1_n_87 ),
        .\out_b_reg[1]_0 ({\genblk1[0].genblk1[0].pe_1_n_56 ,\genblk1[0].genblk1[0].pe_1_n_57 }),
        .\out_b_reg[1]_1 (\genblk1[0].genblk1[0].pe_1_n_58 ),
        .\out_b_reg[1]_2 ({\genblk1[0].genblk1[0].pe_1_n_85 ,\genblk1[0].genblk1[0].pe_1_n_86 }),
        .\out_b_reg[2]_0 (\out_b_reg[2] ),
        .\out_b_reg[3]_0 (\genblk1[0].genblk1[0].pe_1_n_89 ),
        .\out_b_reg[3]_1 (\genblk1[0].genblk1[0].pe_1_n_92 ),
        .\out_b_reg[4]_0 ({\genblk1[0].genblk1[0].pe_1_n_60 ,\genblk1[0].genblk1[0].pe_1_n_61 }),
        .\out_b_reg[4]_1 (\genblk1[0].genblk1[0].pe_1_n_62 ),
        .\out_b_reg[4]_2 (\genblk1[0].genblk1[0].pe_1_n_88 ),
        .\out_b_reg[4]_3 ({\genblk1[0].genblk1[0].pe_1_n_90 ,\genblk1[0].genblk1[0].pe_1_n_91 }),
        .\out_b_reg[5]_0 (\out_b_reg[5] ),
        .\out_b_reg[6]_0 (\genblk1[0].genblk1[0].pe_1_n_64 ),
        .\out_b_reg[6]_1 (\genblk1[0].genblk1[0].pe_1_n_65 ),
        .\out_b_reg[6]_2 ({\genblk1[0].genblk1[0].pe_1_n_66 ,\genblk1[0].genblk1[0].pe_1_n_67 ,\genblk1[0].genblk1[0].pe_1_n_68 }),
        .\out_b_reg[6]_3 (\genblk1[0].genblk1[0].pe_1_n_69 ),
        .\out_b_reg[6]_4 (\genblk1[0].genblk1[0].pe_1_n_70 ),
        .\out_b_reg[6]_5 (\genblk1[0].genblk1[0].pe_1_n_72 ),
        .\out_b_reg[7]_0 ({\out_b_reg[7] [6],out_b,\out_b_reg[7] [5:0]}),
        .\out_b_reg[7]_1 (\genblk1[0].genblk1[0].pe_1_n_63 ),
        .\out_data_reg[0]_0 (\out_data_reg[0] ),
        .\out_data_reg[15]_0 (out_data),
        .out_valid(out_valid),
        .out_valid_reg_0(p_2_out));
  pe_0 \genblk1[0].genblk1[1].pe_1 
       (.CO(\genblk1[0].genblk1[2].pe_1_n_0 ),
        .D(\out_a_reg[7] ),
        .DI({\buffer_out_reg[3]_0 ,\genblk1[0].genblk1[0].pe_1_n_31 }),
        .E(E),
        .O({\genblk1[0].genblk1[2].pe_1_n_1 ,\genblk1[0].genblk1[2].pe_1_n_2 }),
        .Q(\out_a_reg[7]_0 ),
        .S({\genblk1[0].genblk1[0].pe_1_n_28 ,\genblk1[0].genblk1[0].pe_1_n_29 ,\buffer_out_reg[3]_1 ,\genblk1[0].genblk1[0].pe_1_n_30 }),
        .\buffer_in_reg[15]_0 (out_data),
        .buffer_out0__0_carry_0(buffer_out0__0_carry_0),
        .buffer_out0__0_carry__0_0(\genblk1[1].genblk1[0].pe_1_n_16 ),
        .buffer_out0__0_carry__0_1(\genblk1[1].genblk1[0].pe_1_n_18 ),
        .buffer_out0__30_carry_0(buffer_out0__30_carry_0),
        .buffer_out0__30_carry__0_0(\genblk1[1].genblk1[0].pe_1_n_25 ),
        .buffer_out0__30_carry__0_1(\genblk1[1].genblk1[0].pe_1_n_27 ),
        .buffer_out0__60_carry_0({buffer_out0__60_carry_0[1],\genblk1[0].genblk1[0].pe_1_n_15 ,buffer_out0__60_carry_0[0],\genblk1[0].genblk1[0].pe_1_n_16 }),
        .buffer_out0__60_carry_1({buffer_out0__60_carry_1[1],\genblk1[0].genblk1[0].pe_1_n_73 ,buffer_out0__60_carry_1[0],\genblk1[0].genblk1[0].pe_1_n_74 }),
        .buffer_out0__60_carry__0_0(buffer_out0__60_carry__0),
        .buffer_out0__60_carry__0_1(buffer_out0__60_carry__0_6),
        .buffer_out0__60_carry__0_2(buffer_out0__60_carry__0_7),
        .buffer_out0__60_carry__0_3(buffer_out0__60_carry__0_8),
        .buffer_out0__60_carry__0_i_10__0_0({buffer_out0__60_carry__0_i_10__0,\genblk1[0].genblk1[0].pe_1_n_26 }),
        .buffer_out0__60_carry__0_i_10__0_1({\genblk1[0].genblk1[0].pe_1_n_75 ,buffer_out0__60_carry__0_i_10__0_0}),
        .buffer_out0__60_carry__0_i_7__0_0({buffer_out0__60_carry__0_i_7__0[1],\genblk1[0].genblk1[0].pe_1_n_32 ,buffer_out0__60_carry__0_i_7__0[0],\genblk1[0].genblk1[0].pe_1_n_33 }),
        .buffer_out0__60_carry__0_i_7__0_1({buffer_out0__60_carry__0_i_7__0_0[1],\genblk1[0].genblk1[0].pe_1_n_76 ,buffer_out0__60_carry__0_i_7__0_0[0],\genblk1[0].genblk1[0].pe_1_n_77 }),
        .buffer_out0__60_carry__1_0(\out_b_reg[7]_3 ),
        .buffer_out0__60_carry__1_1(\genblk1[0].genblk1[2].pe_1_n_3 ),
        .buffer_out0__60_carry__1_2(buffer_out0__60_carry__1),
        .buffer_out0__60_carry__1_3(\genblk1[0].genblk1[0].pe_1_n_45 ),
        .buffer_out0__60_carry__1_4(buffer_out0__60_carry__1_2),
        .buffer_out0__60_carry__1_i_13__4({\genblk1[1].genblk1[0].pe_1_n_8 ,\genblk1[1].genblk1[0].pe_1_n_9 ,\genblk1[1].genblk1[0].pe_1_n_10 ,\genblk1[1].genblk1[0].pe_1_n_11 ,\genblk1[1].genblk1[0].pe_1_n_12 ,\genblk1[1].genblk1[0].pe_1_n_13 ,\genblk1[1].genblk1[0].pe_1_n_14 ,\genblk1[1].genblk1[0].pe_1_n_15 }),
        .buffer_out0__60_carry__1_i_18__0({buffer_out0__60_carry__1_i_18__0,\genblk1[0].genblk1[0].pe_1_n_35 }),
        .buffer_out0__60_carry__1_i_18__0_0({\genblk1[0].genblk1[0].pe_1_n_78 ,buffer_out0__60_carry__1_i_18__0_0}),
        .buffer_out0__60_carry__1_i_5__1_0(buffer_out0__60_carry__1_i_5__1),
        .buffer_out0__60_carry__1_i_7__4(\genblk1[1].genblk1[1].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__4_0(\genblk1[1].genblk1[1].pe_1_n_3 ),
        .\buffer_out[0]_i_3__0_0 ({\genblk1[0].genblk1[0].pe_1_n_40 ,\buffer_out[0]_i_3__0 ,\genblk1[0].genblk1[0].pe_1_n_41 }),
        .\buffer_out[0]_i_3__0_1 ({\genblk1[0].genblk1[0].pe_1_n_37 ,\genblk1[0].genblk1[0].pe_1_n_38 ,\buffer_out[0]_i_3__0_0 ,\genblk1[0].genblk1[0].pe_1_n_39 }),
        .\buffer_out[12]_i_2__0_0 (\genblk1[0].genblk1[0].pe_1_n_46 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[0].genblk1[0].pe_1_n_42 ,\genblk1[0].genblk1[0].pe_1_n_43 ,\genblk1[0].genblk1[0].pe_1_n_44 }),
        .\buffer_out_reg[15]_2 ({\genblk1[0].genblk1[0].pe_1_n_79 ,\genblk1[0].genblk1[0].pe_1_n_80 ,\genblk1[0].genblk1[0].pe_1_n_81 }),
        .clkA(clkA),
        .\doutB_reg[2] ({\genblk1[0].genblk1[1].pe_1_n_60 ,\genblk1[0].genblk1[1].pe_1_n_61 }),
        .\doutB_reg[4] (\genblk1[0].genblk1[1].pe_1_n_0 ),
        .\doutB_reg[4]_0 ({\genblk1[0].genblk1[1].pe_1_n_1 ,\genblk1[0].genblk1[1].pe_1_n_2 }),
        .\doutB_reg[5] ({\genblk1[0].genblk1[1].pe_1_n_63 ,\genblk1[0].genblk1[1].pe_1_n_64 }),
        .\doutB_reg[6] ({\genblk1[0].genblk1[1].pe_1_n_31 ,\genblk1[0].genblk1[1].pe_1_n_32 ,\genblk1[0].genblk1[1].pe_1_n_33 }),
        .\doutB_reg[7] (\genblk1[0].genblk1[1].pe_1_n_3 ),
        .\out_a_reg[1]_0 (\genblk1[0].genblk1[1].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[0].genblk1[1].pe_1_n_17 ,\genblk1[0].genblk1[1].pe_1_n_18 ,\genblk1[0].genblk1[1].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[0].genblk1[1].pe_1_n_26 ,\genblk1[0].genblk1[1].pe_1_n_27 ,\genblk1[0].genblk1[1].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[0].genblk1[1].pe_1_n_29 ,\genblk1[0].genblk1[1].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[0].genblk1[1].pe_1_n_4 ,\genblk1[0].genblk1[1].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\out_a_reg[4]_0 ),
        .\out_a_reg[4]_2 ({\genblk1[0].genblk1[1].pe_1_n_21 ,\genblk1[0].genblk1[1].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[0].genblk1[1].pe_1_n_34 ),
        .\out_a_reg[5]_0 (\out_a_reg[5]_2 ),
        .\out_a_reg[5]_1 (\out_a_reg[5]_3 ),
        .\out_a_reg[5]_2 (\out_a_reg[5]_4 ),
        .\out_a_reg[6]_0 (\genblk1[0].genblk1[1].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[0].genblk1[1].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[0].genblk1[1].pe_1_n_62 ),
        .\out_a_reg[6]_3 (\genblk1[0].genblk1[1].pe_1_n_65 ),
        .\out_a_reg[7]_0 (\genblk1[0].genblk1[1].pe_1_n_35 ),
        .\out_a_reg[7]_1 ({\genblk1[0].genblk1[1].pe_1_n_66 ,\genblk1[0].genblk1[1].pe_1_n_67 ,\genblk1[0].genblk1[1].pe_1_n_68 }),
        .\out_b_reg[0]_0 ({\genblk1[0].genblk1[1].pe_1_n_69 ,\genblk1[0].genblk1[1].pe_1_n_70 }),
        .\out_b_reg[0]_1 (\genblk1[0].genblk1[1].pe_1_n_71 ),
        .\out_b_reg[0]_2 (\genblk1[0].genblk1[1].pe_1_n_74 ),
        .\out_b_reg[1]_0 ({\genblk1[0].genblk1[1].pe_1_n_45 ,\genblk1[0].genblk1[1].pe_1_n_46 }),
        .\out_b_reg[1]_1 (\genblk1[0].genblk1[1].pe_1_n_47 ),
        .\out_b_reg[1]_2 ({\genblk1[0].genblk1[1].pe_1_n_72 ,\genblk1[0].genblk1[1].pe_1_n_73 }),
        .\out_b_reg[2]_0 (\genblk1[0].genblk1[1].pe_1_n_36 ),
        .\out_b_reg[3]_0 (\genblk1[0].genblk1[1].pe_1_n_76 ),
        .\out_b_reg[3]_1 (\genblk1[0].genblk1[1].pe_1_n_79 ),
        .\out_b_reg[4]_0 ({\genblk1[0].genblk1[1].pe_1_n_49 ,\genblk1[0].genblk1[1].pe_1_n_50 }),
        .\out_b_reg[4]_1 (\genblk1[0].genblk1[1].pe_1_n_51 ),
        .\out_b_reg[4]_2 (\genblk1[0].genblk1[1].pe_1_n_75 ),
        .\out_b_reg[4]_3 ({\genblk1[0].genblk1[1].pe_1_n_77 ,\genblk1[0].genblk1[1].pe_1_n_78 }),
        .\out_b_reg[5]_0 (\genblk1[0].genblk1[1].pe_1_n_48 ),
        .\out_b_reg[6]_0 (\genblk1[0].genblk1[1].pe_1_n_53 ),
        .\out_b_reg[6]_1 (\genblk1[0].genblk1[1].pe_1_n_54 ),
        .\out_b_reg[6]_2 (\genblk1[0].genblk1[1].pe_1_n_55 ),
        .\out_b_reg[6]_3 (\genblk1[0].genblk1[1].pe_1_n_56 ),
        .\out_b_reg[6]_4 (\genblk1[0].genblk1[1].pe_1_n_57 ),
        .\out_b_reg[6]_5 (\genblk1[0].genblk1[1].pe_1_n_59 ),
        .\out_b_reg[7]_0 ({\genblk1[0].genblk1[1].pe_1_n_37 ,\genblk1[0].genblk1[1].pe_1_n_38 ,\genblk1[0].genblk1[1].pe_1_n_39 ,\genblk1[0].genblk1[1].pe_1_n_40 ,\genblk1[0].genblk1[1].pe_1_n_41 ,\genblk1[0].genblk1[1].pe_1_n_42 ,\genblk1[0].genblk1[1].pe_1_n_43 ,\genblk1[0].genblk1[1].pe_1_n_44 }),
        .\out_b_reg[7]_1 (\genblk1[0].genblk1[1].pe_1_n_52 ),
        .\out_b_reg[7]_2 (\genblk1[0].genblk1[1].pe_1_n_58 ),
        .\out_b_reg[7]_3 (\out_b_reg[7]_2 ),
        .\out_data_reg[0]_0 (init),
        .\out_data_reg[15]_0 ({\genblk1[0].genblk1[1].pe_1_n_81 ,\genblk1[0].genblk1[1].pe_1_n_82 ,\genblk1[0].genblk1[1].pe_1_n_83 ,\genblk1[0].genblk1[1].pe_1_n_84 ,\genblk1[0].genblk1[1].pe_1_n_85 ,\genblk1[0].genblk1[1].pe_1_n_86 ,\genblk1[0].genblk1[1].pe_1_n_87 ,\genblk1[0].genblk1[1].pe_1_n_88 ,\genblk1[0].genblk1[1].pe_1_n_89 ,\genblk1[0].genblk1[1].pe_1_n_90 ,\genblk1[0].genblk1[1].pe_1_n_91 ,\genblk1[0].genblk1[1].pe_1_n_92 ,\genblk1[0].genblk1[1].pe_1_n_93 ,\genblk1[0].genblk1[1].pe_1_n_94 ,\genblk1[0].genblk1[1].pe_1_n_95 ,\genblk1[0].genblk1[1].pe_1_n_96 }),
        .out_valid(out_valid),
        .out_valid_reg_0(\genblk1[0].genblk1[1].pe_1_n_80 ));
  pe_1 \genblk1[0].genblk1[2].pe_1 
       (.CO(\genblk1[0].genblk1[2].pe_1_n_0 ),
        .D(\out_a_reg[7]_0 ),
        .DI({\buffer_out_reg[3]_2 ,\genblk1[0].genblk1[1].pe_1_n_20 }),
        .E(E),
        .O({\genblk1[0].genblk1[2].pe_1_n_1 ,\genblk1[0].genblk1[2].pe_1_n_2 }),
        .Q(\out_a_reg[7]_1 ),
        .S({\genblk1[0].genblk1[1].pe_1_n_17 ,\genblk1[0].genblk1[1].pe_1_n_18 ,\buffer_out_reg[3]_3 ,\genblk1[0].genblk1[1].pe_1_n_19 }),
        .\buffer_in_reg[15]_0 ({\genblk1[0].genblk1[1].pe_1_n_81 ,\genblk1[0].genblk1[1].pe_1_n_82 ,\genblk1[0].genblk1[1].pe_1_n_83 ,\genblk1[0].genblk1[1].pe_1_n_84 ,\genblk1[0].genblk1[1].pe_1_n_85 ,\genblk1[0].genblk1[1].pe_1_n_86 ,\genblk1[0].genblk1[1].pe_1_n_87 ,\genblk1[0].genblk1[1].pe_1_n_88 ,\genblk1[0].genblk1[1].pe_1_n_89 ,\genblk1[0].genblk1[1].pe_1_n_90 ,\genblk1[0].genblk1[1].pe_1_n_91 ,\genblk1[0].genblk1[1].pe_1_n_92 ,\genblk1[0].genblk1[1].pe_1_n_93 ,\genblk1[0].genblk1[1].pe_1_n_94 ,\genblk1[0].genblk1[1].pe_1_n_95 ,\genblk1[0].genblk1[1].pe_1_n_96 }),
        .buffer_out0__0_carry_0(buffer_out0__0_carry_1),
        .buffer_out0__0_carry__0_0(\genblk1[1].genblk1[1].pe_1_n_14 ),
        .buffer_out0__0_carry__0_1(\genblk1[1].genblk1[1].pe_1_n_16 ),
        .buffer_out0__30_carry_0(buffer_out0__30_carry_1),
        .buffer_out0__30_carry__0_0(\genblk1[1].genblk1[1].pe_1_n_23 ),
        .buffer_out0__30_carry__0_1(\genblk1[1].genblk1[1].pe_1_n_25 ),
        .buffer_out0__60_carry_0({buffer_out0__60_carry_2[1],\genblk1[0].genblk1[1].pe_1_n_4 ,buffer_out0__60_carry_2[0],\genblk1[0].genblk1[1].pe_1_n_5 }),
        .buffer_out0__60_carry_1({buffer_out0__60_carry_3[1],\genblk1[0].genblk1[1].pe_1_n_60 ,buffer_out0__60_carry_3[0],\genblk1[0].genblk1[1].pe_1_n_61 }),
        .buffer_out0__60_carry__0_0(buffer_out0__60_carry__0_0),
        .buffer_out0__60_carry__0_1(buffer_out0__60_carry__0_9),
        .buffer_out0__60_carry__0_2(buffer_out0__60_carry__0_10),
        .buffer_out0__60_carry__0_3(buffer_out0__60_carry__0_11),
        .buffer_out0__60_carry__0_i_10__1_0({buffer_out0__60_carry__0_i_10__1,\genblk1[0].genblk1[1].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__1_1({\genblk1[0].genblk1[1].pe_1_n_62 ,buffer_out0__60_carry__0_i_10__1_0}),
        .buffer_out0__60_carry__0_i_7__1_0({buffer_out0__60_carry__0_i_7__1[1],\genblk1[0].genblk1[1].pe_1_n_21 ,buffer_out0__60_carry__0_i_7__1[0],\genblk1[0].genblk1[1].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__1_1({buffer_out0__60_carry__0_i_7__1_0[1],\genblk1[0].genblk1[1].pe_1_n_63 ,buffer_out0__60_carry__0_i_7__1_0[0],\genblk1[0].genblk1[1].pe_1_n_64 }),
        .buffer_out0__60_carry__1_0(\out_b_reg[7]_4 ),
        .buffer_out0__60_carry__1_1(\genblk1[0].genblk1[3].pe_1_n_5 ),
        .buffer_out0__60_carry__1_2(buffer_out0__60_carry__1_1),
        .buffer_out0__60_carry__1_3(\genblk1[0].genblk1[1].pe_1_n_34 ),
        .buffer_out0__60_carry__1_4(buffer_out0__60_carry__1_4),
        .buffer_out0__60_carry__1_i_13__5({\genblk1[1].genblk1[1].pe_1_n_6 ,\genblk1[1].genblk1[1].pe_1_n_7 ,\genblk1[1].genblk1[1].pe_1_n_8 ,\genblk1[1].genblk1[1].pe_1_n_9 ,\genblk1[1].genblk1[1].pe_1_n_10 ,\genblk1[1].genblk1[1].pe_1_n_11 ,\genblk1[1].genblk1[1].pe_1_n_12 ,\genblk1[1].genblk1[1].pe_1_n_13 }),
        .buffer_out0__60_carry__1_i_18__1({buffer_out0__60_carry__1_i_18__1,\genblk1[0].genblk1[1].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_18__1_0({\genblk1[0].genblk1[1].pe_1_n_65 ,buffer_out0__60_carry__1_i_18__1_0}),
        .buffer_out0__60_carry__1_i_1__2_0(\genblk1[0].genblk1[3].pe_1_n_0 ),
        .buffer_out0__60_carry__1_i_5__2_0(buffer_out0__60_carry__1_i_5__2),
        .buffer_out0__60_carry__1_i_7__2_0({\genblk1[0].genblk1[3].pe_1_n_1 ,\genblk1[0].genblk1[3].pe_1_n_2 }),
        .buffer_out0__60_carry__1_i_7__5(\genblk1[1].genblk1[2].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__5_0(\genblk1[1].genblk1[2].pe_1_n_3 ),
        .\buffer_out[0]_i_3__1_0 ({\genblk1[0].genblk1[1].pe_1_n_29 ,\buffer_out[0]_i_3__1 ,\genblk1[0].genblk1[1].pe_1_n_30 }),
        .\buffer_out[0]_i_3__1_1 ({\genblk1[0].genblk1[1].pe_1_n_26 ,\genblk1[0].genblk1[1].pe_1_n_27 ,\buffer_out[0]_i_3__1_0 ,\genblk1[0].genblk1[1].pe_1_n_28 }),
        .\buffer_out[12]_i_2__1_0 (\genblk1[0].genblk1[1].pe_1_n_35 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_0 ({\genblk1[0].genblk1[1].pe_1_n_31 ,\genblk1[0].genblk1[1].pe_1_n_32 ,\genblk1[0].genblk1[1].pe_1_n_33 }),
        .\buffer_out_reg[15]_1 ({\genblk1[0].genblk1[1].pe_1_n_66 ,\genblk1[0].genblk1[1].pe_1_n_67 ,\genblk1[0].genblk1[1].pe_1_n_68 }),
        .clkA(clkA),
        .\doutB_reg[2] ({\genblk1[0].genblk1[2].pe_1_n_60 ,\genblk1[0].genblk1[2].pe_1_n_61 }),
        .\doutB_reg[5] ({\genblk1[0].genblk1[2].pe_1_n_63 ,\genblk1[0].genblk1[2].pe_1_n_64 }),
        .\doutB_reg[6] ({\genblk1[0].genblk1[2].pe_1_n_31 ,\genblk1[0].genblk1[2].pe_1_n_32 ,\genblk1[0].genblk1[2].pe_1_n_33 }),
        .\doutB_reg[7] (\genblk1[0].genblk1[2].pe_1_n_3 ),
        .in_reg_0(\genblk1[0].genblk1[1].pe_1_n_80 ),
        .\out_a_reg[1]_0 (\genblk1[0].genblk1[2].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[0].genblk1[2].pe_1_n_17 ,\genblk1[0].genblk1[2].pe_1_n_18 ,\genblk1[0].genblk1[2].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[0].genblk1[2].pe_1_n_26 ,\genblk1[0].genblk1[2].pe_1_n_27 ,\genblk1[0].genblk1[2].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[0].genblk1[2].pe_1_n_29 ,\genblk1[0].genblk1[2].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[0].genblk1[2].pe_1_n_4 ,\genblk1[0].genblk1[2].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\out_a_reg[4]_1 ),
        .\out_a_reg[4]_2 ({\genblk1[0].genblk1[2].pe_1_n_21 ,\genblk1[0].genblk1[2].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[0].genblk1[2].pe_1_n_34 ),
        .\out_a_reg[5]_0 (\out_a_reg[5]_5 ),
        .\out_a_reg[5]_1 (\out_a_reg[5]_6 ),
        .\out_a_reg[5]_2 (\out_a_reg[5]_7 ),
        .\out_a_reg[6]_0 (\genblk1[0].genblk1[2].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[0].genblk1[2].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[0].genblk1[2].pe_1_n_62 ),
        .\out_a_reg[6]_3 (\genblk1[0].genblk1[2].pe_1_n_65 ),
        .\out_a_reg[7]_0 (\genblk1[0].genblk1[2].pe_1_n_35 ),
        .\out_a_reg[7]_1 ({\genblk1[0].genblk1[2].pe_1_n_66 ,\genblk1[0].genblk1[2].pe_1_n_67 ,\genblk1[0].genblk1[2].pe_1_n_68 }),
        .\out_b_reg[0]_0 ({\genblk1[0].genblk1[2].pe_1_n_69 ,\genblk1[0].genblk1[2].pe_1_n_70 }),
        .\out_b_reg[0]_1 (\genblk1[0].genblk1[2].pe_1_n_71 ),
        .\out_b_reg[0]_2 (\genblk1[0].genblk1[2].pe_1_n_74 ),
        .\out_b_reg[1]_0 ({\genblk1[0].genblk1[2].pe_1_n_45 ,\genblk1[0].genblk1[2].pe_1_n_46 }),
        .\out_b_reg[1]_1 (\genblk1[0].genblk1[2].pe_1_n_47 ),
        .\out_b_reg[1]_2 ({\genblk1[0].genblk1[2].pe_1_n_72 ,\genblk1[0].genblk1[2].pe_1_n_73 }),
        .\out_b_reg[2]_0 (\genblk1[0].genblk1[2].pe_1_n_36 ),
        .\out_b_reg[3]_0 (\genblk1[0].genblk1[2].pe_1_n_76 ),
        .\out_b_reg[3]_1 (\genblk1[0].genblk1[2].pe_1_n_79 ),
        .\out_b_reg[4]_0 ({\genblk1[0].genblk1[2].pe_1_n_49 ,\genblk1[0].genblk1[2].pe_1_n_50 }),
        .\out_b_reg[4]_1 (\genblk1[0].genblk1[2].pe_1_n_51 ),
        .\out_b_reg[4]_2 (\genblk1[0].genblk1[2].pe_1_n_75 ),
        .\out_b_reg[4]_3 ({\genblk1[0].genblk1[2].pe_1_n_77 ,\genblk1[0].genblk1[2].pe_1_n_78 }),
        .\out_b_reg[5]_0 (\genblk1[0].genblk1[2].pe_1_n_48 ),
        .\out_b_reg[6]_0 (\genblk1[0].genblk1[2].pe_1_n_53 ),
        .\out_b_reg[6]_1 (\genblk1[0].genblk1[2].pe_1_n_54 ),
        .\out_b_reg[6]_2 (\genblk1[0].genblk1[2].pe_1_n_55 ),
        .\out_b_reg[6]_3 (\genblk1[0].genblk1[2].pe_1_n_56 ),
        .\out_b_reg[6]_4 (\genblk1[0].genblk1[2].pe_1_n_57 ),
        .\out_b_reg[6]_5 (\genblk1[0].genblk1[2].pe_1_n_59 ),
        .\out_b_reg[7]_0 ({\genblk1[0].genblk1[2].pe_1_n_37 ,\genblk1[0].genblk1[2].pe_1_n_38 ,\genblk1[0].genblk1[2].pe_1_n_39 ,\genblk1[0].genblk1[2].pe_1_n_40 ,\genblk1[0].genblk1[2].pe_1_n_41 ,\genblk1[0].genblk1[2].pe_1_n_42 ,\genblk1[0].genblk1[2].pe_1_n_43 ,\genblk1[0].genblk1[2].pe_1_n_44 }),
        .\out_b_reg[7]_1 (\genblk1[0].genblk1[2].pe_1_n_52 ),
        .\out_b_reg[7]_2 (\genblk1[0].genblk1[2].pe_1_n_58 ),
        .\out_b_reg[7]_3 (\out_b_reg[7]_3 ),
        .\out_data_reg[0]_0 (\init_d_reg[0][2]_0 ),
        .\out_data_reg[15]_0 ({\genblk1[0].genblk1[2].pe_1_n_81 ,\genblk1[0].genblk1[2].pe_1_n_82 ,\genblk1[0].genblk1[2].pe_1_n_83 ,\genblk1[0].genblk1[2].pe_1_n_84 ,\genblk1[0].genblk1[2].pe_1_n_85 ,\genblk1[0].genblk1[2].pe_1_n_86 ,\genblk1[0].genblk1[2].pe_1_n_87 ,\genblk1[0].genblk1[2].pe_1_n_88 ,\genblk1[0].genblk1[2].pe_1_n_89 ,\genblk1[0].genblk1[2].pe_1_n_90 ,\genblk1[0].genblk1[2].pe_1_n_91 ,\genblk1[0].genblk1[2].pe_1_n_92 ,\genblk1[0].genblk1[2].pe_1_n_93 ,\genblk1[0].genblk1[2].pe_1_n_94 ,\genblk1[0].genblk1[2].pe_1_n_95 ,\genblk1[0].genblk1[2].pe_1_n_96 }),
        .out_valid_reg_0(\genblk1[0].genblk1[2].pe_1_n_80 ));
  pe_2 \genblk1[0].genblk1[3].pe_1 
       (.D({\genblk1[0].genblk1[2].pe_1_n_81 ,\genblk1[0].genblk1[2].pe_1_n_82 ,\genblk1[0].genblk1[2].pe_1_n_83 ,\genblk1[0].genblk1[2].pe_1_n_84 ,\genblk1[0].genblk1[2].pe_1_n_85 ,\genblk1[0].genblk1[2].pe_1_n_86 ,\genblk1[0].genblk1[2].pe_1_n_87 ,\genblk1[0].genblk1[2].pe_1_n_88 ,\genblk1[0].genblk1[2].pe_1_n_89 ,\genblk1[0].genblk1[2].pe_1_n_90 ,\genblk1[0].genblk1[2].pe_1_n_91 ,\genblk1[0].genblk1[2].pe_1_n_92 ,\genblk1[0].genblk1[2].pe_1_n_93 ,\genblk1[0].genblk1[2].pe_1_n_94 ,\genblk1[0].genblk1[2].pe_1_n_95 ,\genblk1[0].genblk1[2].pe_1_n_96 }),
        .DI({\buffer_out_reg[3]_4 ,\genblk1[0].genblk1[2].pe_1_n_20 }),
        .E(E),
        .O(\genblk1[1].genblk1[3].pe_1_n_2 ),
        .Q({\genblk1[0].genblk1[3].pe_1_n_7 ,\genblk1[0].genblk1[3].pe_1_n_8 ,\genblk1[0].genblk1[3].pe_1_n_9 ,\genblk1[0].genblk1[3].pe_1_n_10 ,\genblk1[0].genblk1[3].pe_1_n_11 ,\genblk1[0].genblk1[3].pe_1_n_12 ,\genblk1[0].genblk1[3].pe_1_n_13 ,\genblk1[0].genblk1[3].pe_1_n_14 }),
        .S({\genblk1[0].genblk1[2].pe_1_n_17 ,\genblk1[0].genblk1[2].pe_1_n_18 ,\buffer_out_reg[3]_5 ,\genblk1[0].genblk1[2].pe_1_n_19 }),
        .buffer_out0__0_carry__0_0(\genblk1[1].genblk1[2].pe_1_n_14 ),
        .buffer_out0__0_carry__0_1(\genblk1[1].genblk1[2].pe_1_n_16 ),
        .buffer_out0__30_carry__0_0(\genblk1[1].genblk1[2].pe_1_n_23 ),
        .buffer_out0__30_carry__0_1(\genblk1[1].genblk1[2].pe_1_n_25 ),
        .buffer_out0__60_carry_0({buffer_out0__60_carry_4[1],\genblk1[0].genblk1[2].pe_1_n_4 ,buffer_out0__60_carry_4[0],\genblk1[0].genblk1[2].pe_1_n_5 }),
        .buffer_out0__60_carry_1({buffer_out0__60_carry_5[1],\genblk1[0].genblk1[2].pe_1_n_60 ,buffer_out0__60_carry_5[0],\genblk1[0].genblk1[2].pe_1_n_61 }),
        .buffer_out0__60_carry__0_0(\out_a_reg[7]_1 [3:0]),
        .buffer_out0__60_carry__0_1(buffer_out0__60_carry__0_1),
        .buffer_out0__60_carry__0_2(buffer_out0__60_carry__0_12),
        .buffer_out0__60_carry__0_3(buffer_out0__60_carry__0_13),
        .buffer_out0__60_carry__0_4(buffer_out0__60_carry__0_14),
        .buffer_out0__60_carry__0_i_10__2_0({buffer_out0__60_carry__0_i_10__2,\genblk1[0].genblk1[2].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__2_1({\genblk1[0].genblk1[2].pe_1_n_62 ,buffer_out0__60_carry__0_i_10__2_0}),
        .buffer_out0__60_carry__0_i_7__2_0({buffer_out0__60_carry__0_i_7__2[1],\genblk1[0].genblk1[2].pe_1_n_21 ,buffer_out0__60_carry__0_i_7__2[0],\genblk1[0].genblk1[2].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__2_1({buffer_out0__60_carry__0_i_7__2_0[1],\genblk1[0].genblk1[2].pe_1_n_63 ,buffer_out0__60_carry__0_i_7__2_0[0],\genblk1[0].genblk1[2].pe_1_n_64 }),
        .buffer_out0__60_carry__1_0(buffer_out0__60_carry__1_3),
        .buffer_out0__60_carry__1_1(\genblk1[0].genblk1[2].pe_1_n_34 ),
        .buffer_out0__60_carry__1_i_13__6({\genblk1[1].genblk1[2].pe_1_n_6 ,\genblk1[1].genblk1[2].pe_1_n_7 ,\genblk1[1].genblk1[2].pe_1_n_8 ,\genblk1[1].genblk1[2].pe_1_n_9 ,\genblk1[1].genblk1[2].pe_1_n_10 ,\genblk1[1].genblk1[2].pe_1_n_11 ,\genblk1[1].genblk1[2].pe_1_n_12 ,\genblk1[1].genblk1[2].pe_1_n_13 }),
        .buffer_out0__60_carry__1_i_18__2({buffer_out0__60_carry__1_i_18__2,\genblk1[0].genblk1[2].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_18__2_0({\genblk1[0].genblk1[2].pe_1_n_65 ,buffer_out0__60_carry__1_i_18__2_0}),
        .buffer_out0__60_carry__1_i_7__6(\genblk1[1].genblk1[3].pe_1_n_5 ),
        .\buffer_out[0]_i_3__2_0 ({\genblk1[0].genblk1[2].pe_1_n_29 ,\buffer_out[0]_i_3__2 ,\genblk1[0].genblk1[2].pe_1_n_30 }),
        .\buffer_out[0]_i_3__2_1 ({\genblk1[0].genblk1[2].pe_1_n_26 ,\genblk1[0].genblk1[2].pe_1_n_27 ,\buffer_out[0]_i_3__2_0 ,\genblk1[0].genblk1[2].pe_1_n_28 }),
        .\buffer_out[12]_i_2__2_0 (\genblk1[0].genblk1[2].pe_1_n_35 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[0].genblk1[2].pe_1_n_31 ,\genblk1[0].genblk1[2].pe_1_n_32 ,\genblk1[0].genblk1[2].pe_1_n_33 }),
        .\buffer_out_reg[15]_2 ({\genblk1[0].genblk1[2].pe_1_n_66 ,\genblk1[0].genblk1[2].pe_1_n_67 ,\genblk1[0].genblk1[2].pe_1_n_68 }),
        .clkA(clkA),
        .done_multiply(done_multiply),
        .\doutB_reg[4] (\genblk1[0].genblk1[3].pe_1_n_0 ),
        .\doutB_reg[4]_0 ({\genblk1[0].genblk1[3].pe_1_n_1 ,\genblk1[0].genblk1[3].pe_1_n_2 }),
        .\doutB_reg[7] (\genblk1[0].genblk1[3].pe_1_n_5 ),
        .in_reg_0(\genblk1[0].genblk1[2].pe_1_n_80 ),
        .mm_rst_n(mm_rst_n),
        .\out_b_reg[0]_0 ({\genblk1[0].genblk1[3].pe_1_n_30 ,\genblk1[0].genblk1[3].pe_1_n_31 }),
        .\out_b_reg[0]_1 (\genblk1[0].genblk1[3].pe_1_n_32 ),
        .\out_b_reg[0]_2 (\genblk1[0].genblk1[3].pe_1_n_35 ),
        .\out_b_reg[1]_0 ({\genblk1[0].genblk1[3].pe_1_n_15 ,\genblk1[0].genblk1[3].pe_1_n_16 }),
        .\out_b_reg[1]_1 (\genblk1[0].genblk1[3].pe_1_n_17 ),
        .\out_b_reg[1]_2 ({\genblk1[0].genblk1[3].pe_1_n_33 ,\genblk1[0].genblk1[3].pe_1_n_34 }),
        .\out_b_reg[2]_0 (\genblk1[0].genblk1[3].pe_1_n_6 ),
        .\out_b_reg[3]_0 (\genblk1[0].genblk1[3].pe_1_n_37 ),
        .\out_b_reg[3]_1 (\genblk1[0].genblk1[3].pe_1_n_40 ),
        .\out_b_reg[4]_0 ({\genblk1[0].genblk1[3].pe_1_n_19 ,\genblk1[0].genblk1[3].pe_1_n_20 }),
        .\out_b_reg[4]_1 (\genblk1[0].genblk1[3].pe_1_n_21 ),
        .\out_b_reg[4]_2 (\genblk1[0].genblk1[3].pe_1_n_36 ),
        .\out_b_reg[4]_3 ({\genblk1[0].genblk1[3].pe_1_n_38 ,\genblk1[0].genblk1[3].pe_1_n_39 }),
        .\out_b_reg[5]_0 (\genblk1[0].genblk1[3].pe_1_n_18 ),
        .\out_b_reg[6]_0 (\genblk1[0].genblk1[3].pe_1_n_23 ),
        .\out_b_reg[6]_1 (\genblk1[0].genblk1[3].pe_1_n_24 ),
        .\out_b_reg[6]_2 (\genblk1[0].genblk1[3].pe_1_n_25 ),
        .\out_b_reg[6]_3 (\genblk1[0].genblk1[3].pe_1_n_26 ),
        .\out_b_reg[6]_4 (\genblk1[0].genblk1[3].pe_1_n_27 ),
        .\out_b_reg[6]_5 (\genblk1[0].genblk1[3].pe_1_n_29 ),
        .\out_b_reg[7]_0 (\genblk1[0].genblk1[3].pe_1_n_22 ),
        .\out_b_reg[7]_1 (\genblk1[0].genblk1[3].pe_1_n_28 ),
        .\out_b_reg[7]_2 (\out_b_reg[7]_4 ),
        .\out_data_reg[0]_0 (\init_d_reg[0][3]_0 ),
        .\out_data_reg[15]_0 (\out_data_reg[15] ),
        .valid_D(valid_D[0]),
        .wr_en_D_bram(wr_en_D_bram[0]));
  pe_3 \genblk1[1].genblk1[0].pe_1 
       (.CO(\genblk1[1].genblk1[1].pe_1_n_0 ),
        .D({\out_b_reg[7] [6],out_b,\out_b_reg[7] [5:0]}),
        .DI({\genblk1[0].genblk1[0].pe_1_n_82 ,\genblk1[0].genblk1[0].pe_1_n_83 ,\buffer_out_reg[3]_6 }),
        .E(E),
        .O({\genblk1[1].genblk1[1].pe_1_n_1 ,\genblk1[1].genblk1[1].pe_1_n_2 }),
        .Q({\genblk1[1].genblk1[0].pe_1_n_8 ,\genblk1[1].genblk1[0].pe_1_n_9 ,\genblk1[1].genblk1[0].pe_1_n_10 ,\genblk1[1].genblk1[0].pe_1_n_11 ,\genblk1[1].genblk1[0].pe_1_n_12 ,\genblk1[1].genblk1[0].pe_1_n_13 ,\genblk1[1].genblk1[0].pe_1_n_14 ,\genblk1[1].genblk1[0].pe_1_n_15 }),
        .S({\buffer_out_reg[3]_7 [2:1],\genblk1[0].genblk1[0].pe_1_n_84 ,\buffer_out_reg[3]_7 [0]}),
        .buffer_out0__0_carry_0(\genblk1[0].genblk1[1].pe_1_n_36 ),
        .buffer_out0__0_carry__0_0(\out_a_reg[7]_3 ),
        .buffer_out0__0_carry__0_1(buffer_out0__0_carry__0_1),
        .buffer_out0__0_carry__0_2(buffer_out0__0_carry__0_2),
        .buffer_out0__30_carry_0(\genblk1[0].genblk1[1].pe_1_n_48 ),
        .buffer_out0__30_carry__0_0(buffer_out0__30_carry__0_1),
        .buffer_out0__30_carry__0_1(buffer_out0__30_carry__0_2),
        .buffer_out0__60_carry_0({\genblk1[0].genblk1[0].pe_1_n_56 ,buffer_out0__60_carry_6[1],\genblk1[0].genblk1[0].pe_1_n_57 ,buffer_out0__60_carry_6[0]}),
        .buffer_out0__60_carry_1({\genblk1[0].genblk1[0].pe_1_n_85 ,buffer_out0__60_carry_7[1],\genblk1[0].genblk1[0].pe_1_n_86 ,buffer_out0__60_carry_7[0]}),
        .buffer_out0__60_carry__0_0(\genblk1[0].genblk1[0].pe_1_n_64 ),
        .buffer_out0__60_carry__0_1(\genblk1[0].genblk1[0].pe_1_n_63 ),
        .buffer_out0__60_carry__0_2(\genblk1[0].genblk1[0].pe_1_n_65 ),
        .buffer_out0__60_carry__0_i_10__3_0({\genblk1[0].genblk1[0].pe_1_n_58 ,buffer_out0__60_carry__0_i_10__3}),
        .buffer_out0__60_carry__0_i_10__3_1({buffer_out0__60_carry__0_i_10__3_0,\genblk1[0].genblk1[0].pe_1_n_87 }),
        .buffer_out0__60_carry__0_i_7__3_0({\genblk1[0].genblk1[0].pe_1_n_60 ,buffer_out0__60_carry__0_i_7__3[1],\genblk1[0].genblk1[0].pe_1_n_61 ,buffer_out0__60_carry__0_i_7__3[0]}),
        .buffer_out0__60_carry__0_i_7__3_1({\genblk1[0].genblk1[0].pe_1_n_90 ,buffer_out0__60_carry__0_i_7__3_0[1],\genblk1[0].genblk1[0].pe_1_n_91 ,buffer_out0__60_carry__0_i_7__3_0[0]}),
        .buffer_out0__60_carry__1_0(\genblk1[0].genblk1[0].pe_1_n_69 ),
        .buffer_out0__60_carry__1_1(\genblk1[2].genblk1[0].pe_1_n_4 ),
        .buffer_out0__60_carry__1_2(\out_b_reg[4]_0 ),
        .buffer_out0__60_carry__1_3(\genblk1[0].genblk1[0].pe_1_n_70 ),
        .buffer_out0__60_carry__1_4(\genblk1[0].genblk1[0].pe_1_n_71 ),
        .buffer_out0__60_carry__1_5(\genblk1[0].genblk1[1].pe_1_n_56 ),
        .buffer_out0__60_carry__1_6(\genblk1[0].genblk1[1].pe_1_n_58 ),
        .buffer_out0__60_carry__1_7(\genblk1[2].genblk1[0].pe_1_n_5 ),
        .buffer_out0__60_carry__1_i_18__3({\genblk1[0].genblk1[0].pe_1_n_62 ,buffer_out0__60_carry__1_i_18__3}),
        .buffer_out0__60_carry__1_i_18__3_0({buffer_out0__60_carry__1_i_18__3_0,\genblk1[0].genblk1[0].pe_1_n_92 }),
        .buffer_out0__60_carry__1_i_1__4_0({\genblk1[0].genblk1[1].pe_1_n_37 ,\genblk1[0].genblk1[1].pe_1_n_38 ,\genblk1[0].genblk1[1].pe_1_n_39 ,\genblk1[0].genblk1[1].pe_1_n_40 ,\genblk1[0].genblk1[1].pe_1_n_41 ,\genblk1[0].genblk1[1].pe_1_n_42 ,\genblk1[0].genblk1[1].pe_1_n_43 ,\genblk1[0].genblk1[1].pe_1_n_44 }),
        .buffer_out0__60_carry__1_i_5__3(\genblk1[0].genblk1[0].pe_1_n_72 ),
        .buffer_out0__60_carry__1_i_5__4_0(\genblk1[0].genblk1[1].pe_1_n_59 ),
        .buffer_out0__60_carry__1_i_7__7_0({\genblk1[2].genblk1[0].pe_1_n_2 ,\genblk1[2].genblk1[0].pe_1_n_3 }),
        .\buffer_out[0]_i_3__3_0 ({\buffer_out[0]_i_3__3 [1],\genblk1[0].genblk1[0].pe_1_n_88 ,\buffer_out[0]_i_3__3 [0]}),
        .\buffer_out[0]_i_3__3_1 ({\buffer_out[0]_i_3__3_0 [2:1],\genblk1[0].genblk1[0].pe_1_n_89 ,\buffer_out[0]_i_3__3_0 [0]}),
        .\buffer_out[12]_i_2__3_0 (\buffer_out[12]_i_2__3 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_0 ({\genblk1[0].genblk1[0].pe_1_n_66 ,\genblk1[0].genblk1[0].pe_1_n_67 ,\genblk1[0].genblk1[0].pe_1_n_68 }),
        .\buffer_out_reg[15]_1 ({\genblk1[0].genblk1[0].pe_1_n_93 ,\genblk1[0].genblk1[0].pe_1_n_94 ,\genblk1[0].genblk1[0].pe_1_n_95 }),
        .clkA(clkA),
        .\doutB_reg[4] (\genblk1[1].genblk1[0].pe_1_n_61 ),
        .\doutB_reg[5] (\genblk1[1].genblk1[0].pe_1_n_5 ),
        .\doutB_reg[7] ({\genblk1[1].genblk1[0].pe_1_n_83 ,\genblk1[1].genblk1[0].pe_1_n_84 ,\genblk1[1].genblk1[0].pe_1_n_85 }),
        .\out_a_reg[1]_0 (\genblk1[1].genblk1[0].pe_1_n_22 ),
        .\out_a_reg[2]_0 ({\genblk1[1].genblk1[0].pe_1_n_19 ,\genblk1[1].genblk1[0].pe_1_n_20 ,\genblk1[1].genblk1[0].pe_1_n_21 }),
        .\out_a_reg[2]_1 ({\genblk1[1].genblk1[0].pe_1_n_28 ,\genblk1[1].genblk1[0].pe_1_n_29 ,\genblk1[1].genblk1[0].pe_1_n_30 }),
        .\out_a_reg[3]_0 ({\genblk1[1].genblk1[0].pe_1_n_31 ,\genblk1[1].genblk1[0].pe_1_n_32 }),
        .\out_a_reg[4]_0 ({\genblk1[1].genblk1[0].pe_1_n_6 ,\genblk1[1].genblk1[0].pe_1_n_7 }),
        .\out_a_reg[4]_1 (\genblk1[1].genblk1[0].pe_1_n_16 ),
        .\out_a_reg[4]_2 ({\genblk1[1].genblk1[0].pe_1_n_23 ,\genblk1[1].genblk1[0].pe_1_n_24 }),
        .\out_a_reg[4]_3 (\genblk1[1].genblk1[0].pe_1_n_35 ),
        .\out_a_reg[5]_0 (\genblk1[1].genblk1[0].pe_1_n_18 ),
        .\out_a_reg[5]_1 (\genblk1[1].genblk1[0].pe_1_n_25 ),
        .\out_a_reg[5]_2 (\genblk1[1].genblk1[0].pe_1_n_27 ),
        .\out_a_reg[6]_0 (\genblk1[1].genblk1[0].pe_1_n_17 ),
        .\out_a_reg[6]_1 (\genblk1[1].genblk1[0].pe_1_n_26 ),
        .\out_a_reg[6]_2 (\genblk1[1].genblk1[0].pe_1_n_65 ),
        .\out_a_reg[6]_3 (\genblk1[1].genblk1[0].pe_1_n_68 ),
        .\out_a_reg[7]_0 (\genblk1[1].genblk1[0].pe_1_n_36 ),
        .\out_a_reg[7]_1 ({\genblk1[1].genblk1[0].pe_1_n_69 ,\genblk1[1].genblk1[0].pe_1_n_70 ,\genblk1[1].genblk1[0].pe_1_n_71 }),
        .\out_a_reg[7]_2 (\out_a_reg[7]_2 ),
        .\out_b_reg[0]_0 ({\genblk1[1].genblk1[0].pe_1_n_72 ,\genblk1[1].genblk1[0].pe_1_n_73 }),
        .\out_b_reg[0]_1 (\genblk1[1].genblk1[0].pe_1_n_74 ),
        .\out_b_reg[0]_2 (\genblk1[1].genblk1[0].pe_1_n_77 ),
        .\out_b_reg[1]_0 ({\genblk1[1].genblk1[0].pe_1_n_46 ,\genblk1[1].genblk1[0].pe_1_n_47 }),
        .\out_b_reg[1]_1 (\genblk1[1].genblk1[0].pe_1_n_48 ),
        .\out_b_reg[1]_2 ({\genblk1[1].genblk1[0].pe_1_n_75 ,\genblk1[1].genblk1[0].pe_1_n_76 }),
        .\out_b_reg[2]_0 (\out_b_reg[2]_0 ),
        .\out_b_reg[2]_1 ({\genblk1[1].genblk1[0].pe_1_n_63 ,\genblk1[1].genblk1[0].pe_1_n_64 }),
        .\out_b_reg[3]_0 (\genblk1[1].genblk1[0].pe_1_n_79 ),
        .\out_b_reg[3]_1 (\genblk1[1].genblk1[0].pe_1_n_82 ),
        .\out_b_reg[4]_0 (\out_b_reg[4] ),
        .\out_b_reg[4]_1 ({\genblk1[1].genblk1[0].pe_1_n_2 ,\genblk1[1].genblk1[0].pe_1_n_3 }),
        .\out_b_reg[4]_2 ({\genblk1[1].genblk1[0].pe_1_n_50 ,\genblk1[1].genblk1[0].pe_1_n_51 }),
        .\out_b_reg[4]_3 (\genblk1[1].genblk1[0].pe_1_n_52 ),
        .\out_b_reg[4]_4 (\genblk1[1].genblk1[0].pe_1_n_78 ),
        .\out_b_reg[4]_5 ({\genblk1[1].genblk1[0].pe_1_n_80 ,\genblk1[1].genblk1[0].pe_1_n_81 }),
        .\out_b_reg[5]_0 (\out_b_reg[5]_0 ),
        .\out_b_reg[5]_1 ({\genblk1[1].genblk1[0].pe_1_n_66 ,\genblk1[1].genblk1[0].pe_1_n_67 }),
        .\out_b_reg[6]_0 ({\genblk1[1].genblk1[0].pe_1_n_33 ,\genblk1[1].genblk1[0].pe_1_n_34 }),
        .\out_b_reg[6]_1 (\genblk1[1].genblk1[0].pe_1_n_54 ),
        .\out_b_reg[6]_2 (\genblk1[1].genblk1[0].pe_1_n_55 ),
        .\out_b_reg[6]_3 ({\genblk1[1].genblk1[0].pe_1_n_56 ,\genblk1[1].genblk1[0].pe_1_n_57 ,\genblk1[1].genblk1[0].pe_1_n_58 }),
        .\out_b_reg[6]_4 (\genblk1[1].genblk1[0].pe_1_n_59 ),
        .\out_b_reg[6]_5 (\genblk1[1].genblk1[0].pe_1_n_60 ),
        .\out_b_reg[6]_6 (\genblk1[1].genblk1[0].pe_1_n_62 ),
        .\out_b_reg[7]_0 (\genblk1[1].genblk1[0].pe_1_n_4 ),
        .\out_b_reg[7]_1 ({\out_b_reg[7]_0 [6],\genblk1[1].genblk1[0].pe_1_n_39 ,\out_b_reg[7]_0 [5:0]}),
        .\out_b_reg[7]_2 (\genblk1[1].genblk1[0].pe_1_n_53 ),
        .\out_data_reg[0]_0 (\out_data_reg[0]_0 ),
        .\out_data_reg[15]_0 ({\genblk1[1].genblk1[0].pe_1_n_86 ,\genblk1[1].genblk1[0].pe_1_n_87 ,\genblk1[1].genblk1[0].pe_1_n_88 ,\genblk1[1].genblk1[0].pe_1_n_89 ,\genblk1[1].genblk1[0].pe_1_n_90 ,\genblk1[1].genblk1[0].pe_1_n_91 ,\genblk1[1].genblk1[0].pe_1_n_92 ,\genblk1[1].genblk1[0].pe_1_n_93 ,\genblk1[1].genblk1[0].pe_1_n_94 ,\genblk1[1].genblk1[0].pe_1_n_95 ,\genblk1[1].genblk1[0].pe_1_n_96 ,\genblk1[1].genblk1[0].pe_1_n_97 ,\genblk1[1].genblk1[0].pe_1_n_98 ,\genblk1[1].genblk1[0].pe_1_n_99 ,\genblk1[1].genblk1[0].pe_1_n_100 ,\genblk1[1].genblk1[0].pe_1_n_101 }),
        .out_valid_reg_0(\genblk1[1].genblk1[0].pe_1_n_0 ),
        .out_valid_reg_1(init));
  pe_4 \genblk1[1].genblk1[1].pe_1 
       (.CO(\genblk1[1].genblk1[1].pe_1_n_0 ),
        .D({\genblk1[1].genblk1[0].pe_1_n_86 ,\genblk1[1].genblk1[0].pe_1_n_87 ,\genblk1[1].genblk1[0].pe_1_n_88 ,\genblk1[1].genblk1[0].pe_1_n_89 ,\genblk1[1].genblk1[0].pe_1_n_90 ,\genblk1[1].genblk1[0].pe_1_n_91 ,\genblk1[1].genblk1[0].pe_1_n_92 ,\genblk1[1].genblk1[0].pe_1_n_93 ,\genblk1[1].genblk1[0].pe_1_n_94 ,\genblk1[1].genblk1[0].pe_1_n_95 ,\genblk1[1].genblk1[0].pe_1_n_96 ,\genblk1[1].genblk1[0].pe_1_n_97 ,\genblk1[1].genblk1[0].pe_1_n_98 ,\genblk1[1].genblk1[0].pe_1_n_99 ,\genblk1[1].genblk1[0].pe_1_n_100 ,\genblk1[1].genblk1[0].pe_1_n_101 }),
        .DI({\genblk1[0].genblk1[1].pe_1_n_69 ,\genblk1[0].genblk1[1].pe_1_n_70 ,\genblk1[1].genblk1[0].pe_1_n_22 }),
        .E(E),
        .O({\genblk1[1].genblk1[1].pe_1_n_1 ,\genblk1[1].genblk1[1].pe_1_n_2 }),
        .Q({\genblk1[1].genblk1[0].pe_1_n_8 ,\genblk1[1].genblk1[0].pe_1_n_9 ,\genblk1[1].genblk1[0].pe_1_n_10 ,\genblk1[1].genblk1[0].pe_1_n_11 ,\genblk1[1].genblk1[0].pe_1_n_12 ,\genblk1[1].genblk1[0].pe_1_n_13 ,\genblk1[1].genblk1[0].pe_1_n_14 ,\genblk1[1].genblk1[0].pe_1_n_15 }),
        .S({\genblk1[1].genblk1[0].pe_1_n_19 ,\genblk1[1].genblk1[0].pe_1_n_20 ,\genblk1[0].genblk1[1].pe_1_n_71 ,\genblk1[1].genblk1[0].pe_1_n_21 }),
        .buffer_out0__0_carry_0(\genblk1[0].genblk1[2].pe_1_n_36 ),
        .buffer_out0__0_carry__0_0(\genblk1[2].genblk1[0].pe_1_n_16 ),
        .buffer_out0__0_carry__0_1(\genblk1[2].genblk1[0].pe_1_n_18 ),
        .buffer_out0__30_carry_0(\genblk1[0].genblk1[2].pe_1_n_48 ),
        .buffer_out0__30_carry__0_0(\genblk1[2].genblk1[0].pe_1_n_25 ),
        .buffer_out0__30_carry__0_1(\genblk1[2].genblk1[0].pe_1_n_27 ),
        .buffer_out0__60_carry_0({\genblk1[0].genblk1[1].pe_1_n_45 ,\genblk1[1].genblk1[0].pe_1_n_6 ,\genblk1[0].genblk1[1].pe_1_n_46 ,\genblk1[1].genblk1[0].pe_1_n_7 }),
        .buffer_out0__60_carry_1({\genblk1[0].genblk1[1].pe_1_n_72 ,\genblk1[1].genblk1[0].pe_1_n_63 ,\genblk1[0].genblk1[1].pe_1_n_73 ,\genblk1[1].genblk1[0].pe_1_n_64 }),
        .buffer_out0__60_carry__0_0(\genblk1[0].genblk1[1].pe_1_n_53 ),
        .buffer_out0__60_carry__0_1(\genblk1[0].genblk1[1].pe_1_n_52 ),
        .buffer_out0__60_carry__0_2(\genblk1[0].genblk1[1].pe_1_n_54 ),
        .buffer_out0__60_carry__0_i_10__4_0({\genblk1[0].genblk1[1].pe_1_n_47 ,\genblk1[1].genblk1[0].pe_1_n_17 }),
        .buffer_out0__60_carry__0_i_10__4_1({\genblk1[1].genblk1[0].pe_1_n_65 ,\genblk1[0].genblk1[1].pe_1_n_74 }),
        .buffer_out0__60_carry__0_i_7__4_0({\genblk1[0].genblk1[1].pe_1_n_49 ,\genblk1[1].genblk1[0].pe_1_n_23 ,\genblk1[0].genblk1[1].pe_1_n_50 ,\genblk1[1].genblk1[0].pe_1_n_24 }),
        .buffer_out0__60_carry__0_i_7__4_1({\genblk1[0].genblk1[1].pe_1_n_77 ,\genblk1[1].genblk1[0].pe_1_n_66 ,\genblk1[0].genblk1[1].pe_1_n_78 ,\genblk1[1].genblk1[0].pe_1_n_67 }),
        .buffer_out0__60_carry__1_0(\genblk1[0].genblk1[1].pe_1_n_55 ),
        .buffer_out0__60_carry__1_1(\genblk1[0].genblk1[1].pe_1_n_57 ),
        .buffer_out0__60_carry__1_2(\genblk1[1].genblk1[0].pe_1_n_35 ),
        .buffer_out0__60_carry__1_3(\genblk1[0].genblk1[2].pe_1_n_56 ),
        .buffer_out0__60_carry__1_4(\genblk1[0].genblk1[2].pe_1_n_58 ),
        .buffer_out0__60_carry__1_i_13__8({\genblk1[2].genblk1[0].pe_1_n_8 ,\genblk1[2].genblk1[0].pe_1_n_9 ,\genblk1[2].genblk1[0].pe_1_n_10 ,\genblk1[2].genblk1[0].pe_1_n_11 ,\genblk1[2].genblk1[0].pe_1_n_12 ,\genblk1[2].genblk1[0].pe_1_n_13 ,\genblk1[2].genblk1[0].pe_1_n_14 ,\genblk1[2].genblk1[0].pe_1_n_15 }),
        .buffer_out0__60_carry__1_i_1__5_0({\genblk1[0].genblk1[2].pe_1_n_37 ,\genblk1[0].genblk1[2].pe_1_n_38 ,\genblk1[0].genblk1[2].pe_1_n_39 ,\genblk1[0].genblk1[2].pe_1_n_40 ,\genblk1[0].genblk1[2].pe_1_n_41 ,\genblk1[0].genblk1[2].pe_1_n_42 ,\genblk1[0].genblk1[2].pe_1_n_43 ,\genblk1[0].genblk1[2].pe_1_n_44 }),
        .buffer_out0__60_carry__1_i_1__5_1(\genblk1[1].genblk1[2].pe_1_n_0 ),
        .buffer_out0__60_carry__1_i_3__4({\genblk1[0].genblk1[1].pe_1_n_51 ,\genblk1[1].genblk1[0].pe_1_n_26 }),
        .buffer_out0__60_carry__1_i_3__4_0({\genblk1[1].genblk1[0].pe_1_n_68 ,\genblk1[0].genblk1[1].pe_1_n_79 }),
        .buffer_out0__60_carry__1_i_5__5_0(\genblk1[0].genblk1[2].pe_1_n_59 ),
        .buffer_out0__60_carry__1_i_7__5_0({\genblk1[1].genblk1[2].pe_1_n_1 ,\genblk1[1].genblk1[2].pe_1_n_2 }),
        .buffer_out0__60_carry__1_i_7__8(\genblk1[2].genblk1[1].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__8_0(\genblk1[2].genblk1[1].pe_1_n_3 ),
        .\buffer_out[0]_i_3__4_0 ({\genblk1[1].genblk1[0].pe_1_n_31 ,\genblk1[0].genblk1[1].pe_1_n_75 ,\genblk1[1].genblk1[0].pe_1_n_32 }),
        .\buffer_out[0]_i_3__4_1 ({\genblk1[1].genblk1[0].pe_1_n_28 ,\genblk1[1].genblk1[0].pe_1_n_29 ,\genblk1[0].genblk1[1].pe_1_n_76 ,\genblk1[1].genblk1[0].pe_1_n_30 }),
        .\buffer_out[12]_i_2__4_0 (\genblk1[1].genblk1[0].pe_1_n_36 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[1].genblk1[0].pe_1_n_33 ,\genblk1[1].genblk1[0].pe_1_n_34 ,\genblk1[0].genblk1[1].pe_1_n_56 }),
        .\buffer_out_reg[15]_2 ({\genblk1[1].genblk1[0].pe_1_n_69 ,\genblk1[1].genblk1[0].pe_1_n_70 ,\genblk1[1].genblk1[0].pe_1_n_71 }),
        .clkA(clkA),
        .in_reg_0(\genblk1[1].genblk1[0].pe_1_n_0 ),
        .\out_a_reg[1]_0 (\genblk1[1].genblk1[1].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[1].genblk1[1].pe_1_n_17 ,\genblk1[1].genblk1[1].pe_1_n_18 ,\genblk1[1].genblk1[1].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[1].genblk1[1].pe_1_n_26 ,\genblk1[1].genblk1[1].pe_1_n_27 ,\genblk1[1].genblk1[1].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[1].genblk1[1].pe_1_n_29 ,\genblk1[1].genblk1[1].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[1].genblk1[1].pe_1_n_4 ,\genblk1[1].genblk1[1].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\genblk1[1].genblk1[1].pe_1_n_14 ),
        .\out_a_reg[4]_2 ({\genblk1[1].genblk1[1].pe_1_n_21 ,\genblk1[1].genblk1[1].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[1].genblk1[1].pe_1_n_33 ),
        .\out_a_reg[5]_0 (\genblk1[1].genblk1[1].pe_1_n_16 ),
        .\out_a_reg[5]_1 (\genblk1[1].genblk1[1].pe_1_n_23 ),
        .\out_a_reg[5]_2 (\genblk1[1].genblk1[1].pe_1_n_25 ),
        .\out_a_reg[6]_0 (\genblk1[1].genblk1[1].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[1].genblk1[1].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[1].genblk1[1].pe_1_n_61 ),
        .\out_a_reg[6]_3 (\genblk1[1].genblk1[1].pe_1_n_64 ),
        .\out_a_reg[7]_0 ({\genblk1[1].genblk1[1].pe_1_n_6 ,\genblk1[1].genblk1[1].pe_1_n_7 ,\genblk1[1].genblk1[1].pe_1_n_8 ,\genblk1[1].genblk1[1].pe_1_n_9 ,\genblk1[1].genblk1[1].pe_1_n_10 ,\genblk1[1].genblk1[1].pe_1_n_11 ,\genblk1[1].genblk1[1].pe_1_n_12 ,\genblk1[1].genblk1[1].pe_1_n_13 }),
        .\out_a_reg[7]_1 (\genblk1[1].genblk1[1].pe_1_n_34 ),
        .\out_a_reg[7]_2 ({\genblk1[1].genblk1[1].pe_1_n_65 ,\genblk1[1].genblk1[1].pe_1_n_66 ,\genblk1[1].genblk1[1].pe_1_n_67 }),
        .\out_b_reg[0]_0 ({\genblk1[1].genblk1[1].pe_1_n_68 ,\genblk1[1].genblk1[1].pe_1_n_69 }),
        .\out_b_reg[0]_1 (\genblk1[1].genblk1[1].pe_1_n_70 ),
        .\out_b_reg[0]_2 (\genblk1[1].genblk1[1].pe_1_n_73 ),
        .\out_b_reg[1]_0 ({\genblk1[1].genblk1[1].pe_1_n_44 ,\genblk1[1].genblk1[1].pe_1_n_45 }),
        .\out_b_reg[1]_1 (\genblk1[1].genblk1[1].pe_1_n_46 ),
        .\out_b_reg[1]_2 ({\genblk1[1].genblk1[1].pe_1_n_71 ,\genblk1[1].genblk1[1].pe_1_n_72 }),
        .\out_b_reg[2]_0 (\genblk1[1].genblk1[1].pe_1_n_35 ),
        .\out_b_reg[2]_1 ({\genblk1[1].genblk1[1].pe_1_n_59 ,\genblk1[1].genblk1[1].pe_1_n_60 }),
        .\out_b_reg[3]_0 (\genblk1[1].genblk1[1].pe_1_n_75 ),
        .\out_b_reg[3]_1 (\genblk1[1].genblk1[1].pe_1_n_78 ),
        .\out_b_reg[4]_0 ({\genblk1[1].genblk1[1].pe_1_n_48 ,\genblk1[1].genblk1[1].pe_1_n_49 }),
        .\out_b_reg[4]_1 (\genblk1[1].genblk1[1].pe_1_n_50 ),
        .\out_b_reg[4]_2 (\genblk1[1].genblk1[1].pe_1_n_74 ),
        .\out_b_reg[4]_3 ({\genblk1[1].genblk1[1].pe_1_n_76 ,\genblk1[1].genblk1[1].pe_1_n_77 }),
        .\out_b_reg[5]_0 (\genblk1[1].genblk1[1].pe_1_n_47 ),
        .\out_b_reg[5]_1 ({\genblk1[1].genblk1[1].pe_1_n_62 ,\genblk1[1].genblk1[1].pe_1_n_63 }),
        .\out_b_reg[6]_0 ({\genblk1[1].genblk1[1].pe_1_n_31 ,\genblk1[1].genblk1[1].pe_1_n_32 }),
        .\out_b_reg[6]_1 (\genblk1[1].genblk1[1].pe_1_n_52 ),
        .\out_b_reg[6]_2 (\genblk1[1].genblk1[1].pe_1_n_53 ),
        .\out_b_reg[6]_3 (\genblk1[1].genblk1[1].pe_1_n_54 ),
        .\out_b_reg[6]_4 (\genblk1[1].genblk1[1].pe_1_n_55 ),
        .\out_b_reg[6]_5 (\genblk1[1].genblk1[1].pe_1_n_56 ),
        .\out_b_reg[6]_6 (\genblk1[1].genblk1[1].pe_1_n_58 ),
        .\out_b_reg[7]_0 (\genblk1[1].genblk1[1].pe_1_n_3 ),
        .\out_b_reg[7]_1 ({\genblk1[1].genblk1[1].pe_1_n_36 ,\genblk1[1].genblk1[1].pe_1_n_37 ,\genblk1[1].genblk1[1].pe_1_n_38 ,\genblk1[1].genblk1[1].pe_1_n_39 ,\genblk1[1].genblk1[1].pe_1_n_40 ,\genblk1[1].genblk1[1].pe_1_n_41 ,\genblk1[1].genblk1[1].pe_1_n_42 ,\genblk1[1].genblk1[1].pe_1_n_43 }),
        .\out_b_reg[7]_2 (\genblk1[1].genblk1[1].pe_1_n_51 ),
        .\out_b_reg[7]_3 (\genblk1[1].genblk1[1].pe_1_n_57 ),
        .\out_b_reg[7]_4 ({\genblk1[0].genblk1[1].pe_1_n_37 ,\genblk1[0].genblk1[1].pe_1_n_38 ,\genblk1[0].genblk1[1].pe_1_n_39 ,\genblk1[0].genblk1[1].pe_1_n_40 ,\genblk1[0].genblk1[1].pe_1_n_41 ,\genblk1[0].genblk1[1].pe_1_n_42 ,\genblk1[0].genblk1[1].pe_1_n_43 ,\genblk1[0].genblk1[1].pe_1_n_44 }),
        .\out_data_reg[0]_0 (\init_d_reg[0][2]_0 ),
        .\out_data_reg[15]_0 ({\genblk1[1].genblk1[1].pe_1_n_80 ,\genblk1[1].genblk1[1].pe_1_n_81 ,\genblk1[1].genblk1[1].pe_1_n_82 ,\genblk1[1].genblk1[1].pe_1_n_83 ,\genblk1[1].genblk1[1].pe_1_n_84 ,\genblk1[1].genblk1[1].pe_1_n_85 ,\genblk1[1].genblk1[1].pe_1_n_86 ,\genblk1[1].genblk1[1].pe_1_n_87 ,\genblk1[1].genblk1[1].pe_1_n_88 ,\genblk1[1].genblk1[1].pe_1_n_89 ,\genblk1[1].genblk1[1].pe_1_n_90 ,\genblk1[1].genblk1[1].pe_1_n_91 ,\genblk1[1].genblk1[1].pe_1_n_92 ,\genblk1[1].genblk1[1].pe_1_n_93 ,\genblk1[1].genblk1[1].pe_1_n_94 ,\genblk1[1].genblk1[1].pe_1_n_95 }),
        .out_valid_reg_0(\genblk1[1].genblk1[1].pe_1_n_79 ));
  pe_5 \genblk1[1].genblk1[2].pe_1 
       (.CO(\genblk1[1].genblk1[3].pe_1_n_0 ),
        .D({\genblk1[1].genblk1[1].pe_1_n_80 ,\genblk1[1].genblk1[1].pe_1_n_81 ,\genblk1[1].genblk1[1].pe_1_n_82 ,\genblk1[1].genblk1[1].pe_1_n_83 ,\genblk1[1].genblk1[1].pe_1_n_84 ,\genblk1[1].genblk1[1].pe_1_n_85 ,\genblk1[1].genblk1[1].pe_1_n_86 ,\genblk1[1].genblk1[1].pe_1_n_87 ,\genblk1[1].genblk1[1].pe_1_n_88 ,\genblk1[1].genblk1[1].pe_1_n_89 ,\genblk1[1].genblk1[1].pe_1_n_90 ,\genblk1[1].genblk1[1].pe_1_n_91 ,\genblk1[1].genblk1[1].pe_1_n_92 ,\genblk1[1].genblk1[1].pe_1_n_93 ,\genblk1[1].genblk1[1].pe_1_n_94 ,\genblk1[1].genblk1[1].pe_1_n_95 }),
        .DI({\genblk1[0].genblk1[2].pe_1_n_69 ,\genblk1[0].genblk1[2].pe_1_n_70 ,\genblk1[1].genblk1[1].pe_1_n_20 }),
        .E(E),
        .O({\genblk1[1].genblk1[3].pe_1_n_1 ,\genblk1[1].genblk1[3].pe_1_n_2 }),
        .Q({\genblk1[1].genblk1[2].pe_1_n_6 ,\genblk1[1].genblk1[2].pe_1_n_7 ,\genblk1[1].genblk1[2].pe_1_n_8 ,\genblk1[1].genblk1[2].pe_1_n_9 ,\genblk1[1].genblk1[2].pe_1_n_10 ,\genblk1[1].genblk1[2].pe_1_n_11 ,\genblk1[1].genblk1[2].pe_1_n_12 ,\genblk1[1].genblk1[2].pe_1_n_13 }),
        .S({\genblk1[1].genblk1[1].pe_1_n_17 ,\genblk1[1].genblk1[1].pe_1_n_18 ,\genblk1[0].genblk1[2].pe_1_n_71 ,\genblk1[1].genblk1[1].pe_1_n_19 }),
        .buffer_out0__0_carry_0(\genblk1[0].genblk1[3].pe_1_n_6 ),
        .buffer_out0__0_carry__0_0(\genblk1[2].genblk1[1].pe_1_n_14 ),
        .buffer_out0__0_carry__0_1(\genblk1[2].genblk1[1].pe_1_n_16 ),
        .buffer_out0__30_carry_0(\genblk1[0].genblk1[3].pe_1_n_18 ),
        .buffer_out0__30_carry__0_0(\genblk1[2].genblk1[1].pe_1_n_23 ),
        .buffer_out0__30_carry__0_1(\genblk1[2].genblk1[1].pe_1_n_25 ),
        .buffer_out0__60_carry_0({\genblk1[0].genblk1[2].pe_1_n_45 ,\genblk1[1].genblk1[1].pe_1_n_4 ,\genblk1[0].genblk1[2].pe_1_n_46 ,\genblk1[1].genblk1[1].pe_1_n_5 }),
        .buffer_out0__60_carry_1({\genblk1[0].genblk1[2].pe_1_n_72 ,\genblk1[1].genblk1[1].pe_1_n_59 ,\genblk1[0].genblk1[2].pe_1_n_73 ,\genblk1[1].genblk1[1].pe_1_n_60 }),
        .buffer_out0__60_carry__0_0(\genblk1[0].genblk1[2].pe_1_n_53 ),
        .buffer_out0__60_carry__0_1(\genblk1[0].genblk1[2].pe_1_n_52 ),
        .buffer_out0__60_carry__0_2(\genblk1[0].genblk1[2].pe_1_n_54 ),
        .buffer_out0__60_carry__0_i_10__5_0({\genblk1[0].genblk1[2].pe_1_n_47 ,\genblk1[1].genblk1[1].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__5_1({\genblk1[1].genblk1[1].pe_1_n_61 ,\genblk1[0].genblk1[2].pe_1_n_74 }),
        .buffer_out0__60_carry__0_i_7__5_0({\genblk1[0].genblk1[2].pe_1_n_49 ,\genblk1[1].genblk1[1].pe_1_n_21 ,\genblk1[0].genblk1[2].pe_1_n_50 ,\genblk1[1].genblk1[1].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__5_1({\genblk1[0].genblk1[2].pe_1_n_77 ,\genblk1[1].genblk1[1].pe_1_n_62 ,\genblk1[0].genblk1[2].pe_1_n_78 ,\genblk1[1].genblk1[1].pe_1_n_63 }),
        .buffer_out0__60_carry__1_0(\genblk1[0].genblk1[2].pe_1_n_55 ),
        .buffer_out0__60_carry__1_1(\genblk1[0].genblk1[2].pe_1_n_57 ),
        .buffer_out0__60_carry__1_2(\genblk1[1].genblk1[1].pe_1_n_33 ),
        .buffer_out0__60_carry__1_3(\genblk1[0].genblk1[3].pe_1_n_26 ),
        .buffer_out0__60_carry__1_4(\genblk1[0].genblk1[3].pe_1_n_28 ),
        .buffer_out0__60_carry__1_i_13__9({\genblk1[2].genblk1[1].pe_1_n_6 ,\genblk1[2].genblk1[1].pe_1_n_7 ,\genblk1[2].genblk1[1].pe_1_n_8 ,\genblk1[2].genblk1[1].pe_1_n_9 ,\genblk1[2].genblk1[1].pe_1_n_10 ,\genblk1[2].genblk1[1].pe_1_n_11 ,\genblk1[2].genblk1[1].pe_1_n_12 ,\genblk1[2].genblk1[1].pe_1_n_13 }),
        .buffer_out0__60_carry__1_i_1__6_0({\genblk1[0].genblk1[3].pe_1_n_7 ,\genblk1[0].genblk1[3].pe_1_n_8 ,\genblk1[0].genblk1[3].pe_1_n_9 ,\genblk1[0].genblk1[3].pe_1_n_10 ,\genblk1[0].genblk1[3].pe_1_n_11 ,\genblk1[0].genblk1[3].pe_1_n_12 ,\genblk1[0].genblk1[3].pe_1_n_13 ,\genblk1[0].genblk1[3].pe_1_n_14 }),
        .buffer_out0__60_carry__1_i_3__5({\genblk1[0].genblk1[2].pe_1_n_51 ,\genblk1[1].genblk1[1].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_3__5_0({\genblk1[1].genblk1[1].pe_1_n_64 ,\genblk1[0].genblk1[2].pe_1_n_79 }),
        .buffer_out0__60_carry__1_i_5__6_0(\genblk1[0].genblk1[3].pe_1_n_29 ),
        .buffer_out0__60_carry__1_i_7__9(\genblk1[2].genblk1[2].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__9_0(\genblk1[2].genblk1[2].pe_1_n_3 ),
        .\buffer_out[0]_i_3__5_0 ({\genblk1[1].genblk1[1].pe_1_n_29 ,\genblk1[0].genblk1[2].pe_1_n_75 ,\genblk1[1].genblk1[1].pe_1_n_30 }),
        .\buffer_out[0]_i_3__5_1 ({\genblk1[1].genblk1[1].pe_1_n_26 ,\genblk1[1].genblk1[1].pe_1_n_27 ,\genblk1[0].genblk1[2].pe_1_n_76 ,\genblk1[1].genblk1[1].pe_1_n_28 }),
        .\buffer_out[12]_i_2__5_0 (\genblk1[1].genblk1[1].pe_1_n_34 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_0 ({\genblk1[1].genblk1[1].pe_1_n_31 ,\genblk1[1].genblk1[1].pe_1_n_32 ,\genblk1[0].genblk1[2].pe_1_n_56 }),
        .\buffer_out_reg[15]_1 ({\genblk1[1].genblk1[1].pe_1_n_65 ,\genblk1[1].genblk1[1].pe_1_n_66 ,\genblk1[1].genblk1[1].pe_1_n_67 }),
        .clkA(clkA),
        .in_reg_0(\genblk1[1].genblk1[1].pe_1_n_79 ),
        .\out_a_reg[1]_0 (\genblk1[1].genblk1[2].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[1].genblk1[2].pe_1_n_17 ,\genblk1[1].genblk1[2].pe_1_n_18 ,\genblk1[1].genblk1[2].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[1].genblk1[2].pe_1_n_26 ,\genblk1[1].genblk1[2].pe_1_n_27 ,\genblk1[1].genblk1[2].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[1].genblk1[2].pe_1_n_29 ,\genblk1[1].genblk1[2].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[1].genblk1[2].pe_1_n_4 ,\genblk1[1].genblk1[2].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\genblk1[1].genblk1[2].pe_1_n_14 ),
        .\out_a_reg[4]_2 ({\genblk1[1].genblk1[2].pe_1_n_21 ,\genblk1[1].genblk1[2].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[1].genblk1[2].pe_1_n_33 ),
        .\out_a_reg[5]_0 (\genblk1[1].genblk1[2].pe_1_n_16 ),
        .\out_a_reg[5]_1 (\genblk1[1].genblk1[2].pe_1_n_23 ),
        .\out_a_reg[5]_2 (\genblk1[1].genblk1[2].pe_1_n_25 ),
        .\out_a_reg[6]_0 (\genblk1[1].genblk1[2].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[1].genblk1[2].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[1].genblk1[2].pe_1_n_61 ),
        .\out_a_reg[6]_3 (\genblk1[1].genblk1[2].pe_1_n_64 ),
        .\out_a_reg[7]_0 (\genblk1[1].genblk1[2].pe_1_n_34 ),
        .\out_a_reg[7]_1 ({\genblk1[1].genblk1[2].pe_1_n_65 ,\genblk1[1].genblk1[2].pe_1_n_66 ,\genblk1[1].genblk1[2].pe_1_n_67 }),
        .\out_a_reg[7]_2 ({\genblk1[1].genblk1[1].pe_1_n_6 ,\genblk1[1].genblk1[1].pe_1_n_7 ,\genblk1[1].genblk1[1].pe_1_n_8 ,\genblk1[1].genblk1[1].pe_1_n_9 ,\genblk1[1].genblk1[1].pe_1_n_10 ,\genblk1[1].genblk1[1].pe_1_n_11 ,\genblk1[1].genblk1[1].pe_1_n_12 ,\genblk1[1].genblk1[1].pe_1_n_13 }),
        .\out_b_reg[0]_0 ({\genblk1[1].genblk1[2].pe_1_n_68 ,\genblk1[1].genblk1[2].pe_1_n_69 }),
        .\out_b_reg[0]_1 (\genblk1[1].genblk1[2].pe_1_n_70 ),
        .\out_b_reg[0]_2 (\genblk1[1].genblk1[2].pe_1_n_73 ),
        .\out_b_reg[1]_0 ({\genblk1[1].genblk1[2].pe_1_n_44 ,\genblk1[1].genblk1[2].pe_1_n_45 }),
        .\out_b_reg[1]_1 (\genblk1[1].genblk1[2].pe_1_n_46 ),
        .\out_b_reg[1]_2 ({\genblk1[1].genblk1[2].pe_1_n_71 ,\genblk1[1].genblk1[2].pe_1_n_72 }),
        .\out_b_reg[2]_0 (\genblk1[1].genblk1[2].pe_1_n_35 ),
        .\out_b_reg[2]_1 ({\genblk1[1].genblk1[2].pe_1_n_59 ,\genblk1[1].genblk1[2].pe_1_n_60 }),
        .\out_b_reg[3]_0 (\genblk1[1].genblk1[2].pe_1_n_75 ),
        .\out_b_reg[3]_1 (\genblk1[1].genblk1[2].pe_1_n_78 ),
        .\out_b_reg[4]_0 (\genblk1[1].genblk1[2].pe_1_n_0 ),
        .\out_b_reg[4]_1 ({\genblk1[1].genblk1[2].pe_1_n_1 ,\genblk1[1].genblk1[2].pe_1_n_2 }),
        .\out_b_reg[4]_2 ({\genblk1[1].genblk1[2].pe_1_n_48 ,\genblk1[1].genblk1[2].pe_1_n_49 }),
        .\out_b_reg[4]_3 (\genblk1[1].genblk1[2].pe_1_n_50 ),
        .\out_b_reg[4]_4 (\genblk1[1].genblk1[2].pe_1_n_74 ),
        .\out_b_reg[4]_5 ({\genblk1[1].genblk1[2].pe_1_n_76 ,\genblk1[1].genblk1[2].pe_1_n_77 }),
        .\out_b_reg[5]_0 (\genblk1[1].genblk1[2].pe_1_n_47 ),
        .\out_b_reg[5]_1 ({\genblk1[1].genblk1[2].pe_1_n_62 ,\genblk1[1].genblk1[2].pe_1_n_63 }),
        .\out_b_reg[6]_0 ({\genblk1[1].genblk1[2].pe_1_n_31 ,\genblk1[1].genblk1[2].pe_1_n_32 }),
        .\out_b_reg[6]_1 (\genblk1[1].genblk1[2].pe_1_n_52 ),
        .\out_b_reg[6]_2 (\genblk1[1].genblk1[2].pe_1_n_53 ),
        .\out_b_reg[6]_3 (\genblk1[1].genblk1[2].pe_1_n_54 ),
        .\out_b_reg[6]_4 (\genblk1[1].genblk1[2].pe_1_n_55 ),
        .\out_b_reg[6]_5 (\genblk1[1].genblk1[2].pe_1_n_56 ),
        .\out_b_reg[6]_6 (\genblk1[1].genblk1[2].pe_1_n_58 ),
        .\out_b_reg[7]_0 (\genblk1[1].genblk1[2].pe_1_n_3 ),
        .\out_b_reg[7]_1 ({\genblk1[1].genblk1[2].pe_1_n_36 ,\genblk1[1].genblk1[2].pe_1_n_37 ,\genblk1[1].genblk1[2].pe_1_n_38 ,\genblk1[1].genblk1[2].pe_1_n_39 ,\genblk1[1].genblk1[2].pe_1_n_40 ,\genblk1[1].genblk1[2].pe_1_n_41 ,\genblk1[1].genblk1[2].pe_1_n_42 ,\genblk1[1].genblk1[2].pe_1_n_43 }),
        .\out_b_reg[7]_2 (\genblk1[1].genblk1[2].pe_1_n_51 ),
        .\out_b_reg[7]_3 (\genblk1[1].genblk1[2].pe_1_n_57 ),
        .\out_b_reg[7]_4 ({\genblk1[0].genblk1[2].pe_1_n_37 ,\genblk1[0].genblk1[2].pe_1_n_38 ,\genblk1[0].genblk1[2].pe_1_n_39 ,\genblk1[0].genblk1[2].pe_1_n_40 ,\genblk1[0].genblk1[2].pe_1_n_41 ,\genblk1[0].genblk1[2].pe_1_n_42 ,\genblk1[0].genblk1[2].pe_1_n_43 ,\genblk1[0].genblk1[2].pe_1_n_44 }),
        .\out_data_reg[0]_0 (\init_d_reg[0][3]_0 ),
        .\out_data_reg[15]_0 ({\genblk1[1].genblk1[2].pe_1_n_80 ,\genblk1[1].genblk1[2].pe_1_n_81 ,\genblk1[1].genblk1[2].pe_1_n_82 ,\genblk1[1].genblk1[2].pe_1_n_83 ,\genblk1[1].genblk1[2].pe_1_n_84 ,\genblk1[1].genblk1[2].pe_1_n_85 ,\genblk1[1].genblk1[2].pe_1_n_86 ,\genblk1[1].genblk1[2].pe_1_n_87 ,\genblk1[1].genblk1[2].pe_1_n_88 ,\genblk1[1].genblk1[2].pe_1_n_89 ,\genblk1[1].genblk1[2].pe_1_n_90 ,\genblk1[1].genblk1[2].pe_1_n_91 ,\genblk1[1].genblk1[2].pe_1_n_92 ,\genblk1[1].genblk1[2].pe_1_n_93 ,\genblk1[1].genblk1[2].pe_1_n_94 ,\genblk1[1].genblk1[2].pe_1_n_95 }),
        .out_valid_reg_0(\genblk1[1].genblk1[2].pe_1_n_79 ));
  pe_6 \genblk1[1].genblk1[3].pe_1 
       (.CO(\genblk1[1].genblk1[3].pe_1_n_0 ),
        .D({\genblk1[1].genblk1[2].pe_1_n_80 ,\genblk1[1].genblk1[2].pe_1_n_81 ,\genblk1[1].genblk1[2].pe_1_n_82 ,\genblk1[1].genblk1[2].pe_1_n_83 ,\genblk1[1].genblk1[2].pe_1_n_84 ,\genblk1[1].genblk1[2].pe_1_n_85 ,\genblk1[1].genblk1[2].pe_1_n_86 ,\genblk1[1].genblk1[2].pe_1_n_87 ,\genblk1[1].genblk1[2].pe_1_n_88 ,\genblk1[1].genblk1[2].pe_1_n_89 ,\genblk1[1].genblk1[2].pe_1_n_90 ,\genblk1[1].genblk1[2].pe_1_n_91 ,\genblk1[1].genblk1[2].pe_1_n_92 ,\genblk1[1].genblk1[2].pe_1_n_93 ,\genblk1[1].genblk1[2].pe_1_n_94 ,\genblk1[1].genblk1[2].pe_1_n_95 }),
        .DI({\genblk1[0].genblk1[3].pe_1_n_30 ,\genblk1[0].genblk1[3].pe_1_n_31 ,\genblk1[1].genblk1[2].pe_1_n_20 }),
        .E(E),
        .O({\genblk1[1].genblk1[3].pe_1_n_1 ,\genblk1[1].genblk1[3].pe_1_n_2 }),
        .Q({\genblk1[1].genblk1[2].pe_1_n_10 ,\genblk1[1].genblk1[2].pe_1_n_11 ,\genblk1[1].genblk1[2].pe_1_n_12 ,\genblk1[1].genblk1[2].pe_1_n_13 }),
        .S({\genblk1[1].genblk1[2].pe_1_n_17 ,\genblk1[1].genblk1[2].pe_1_n_18 ,\genblk1[0].genblk1[3].pe_1_n_32 ,\genblk1[1].genblk1[2].pe_1_n_19 }),
        .buffer_out0__0_carry__0_0(\genblk1[2].genblk1[2].pe_1_n_14 ),
        .buffer_out0__0_carry__0_1(\genblk1[2].genblk1[2].pe_1_n_16 ),
        .buffer_out0__30_carry__0_0(\genblk1[2].genblk1[2].pe_1_n_23 ),
        .buffer_out0__30_carry__0_1(\genblk1[2].genblk1[2].pe_1_n_25 ),
        .buffer_out0__60_carry_0({\genblk1[0].genblk1[3].pe_1_n_15 ,\genblk1[1].genblk1[2].pe_1_n_4 ,\genblk1[0].genblk1[3].pe_1_n_16 ,\genblk1[1].genblk1[2].pe_1_n_5 }),
        .buffer_out0__60_carry_1({\genblk1[0].genblk1[3].pe_1_n_33 ,\genblk1[1].genblk1[2].pe_1_n_59 ,\genblk1[0].genblk1[3].pe_1_n_34 ,\genblk1[1].genblk1[2].pe_1_n_60 }),
        .buffer_out0__60_carry__0_0(\genblk1[0].genblk1[3].pe_1_n_23 ),
        .buffer_out0__60_carry__0_1(\genblk1[0].genblk1[3].pe_1_n_22 ),
        .buffer_out0__60_carry__0_2(\genblk1[0].genblk1[3].pe_1_n_24 ),
        .buffer_out0__60_carry__0_i_10__6_0({\genblk1[0].genblk1[3].pe_1_n_17 ,\genblk1[1].genblk1[2].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__6_1({\genblk1[1].genblk1[2].pe_1_n_61 ,\genblk1[0].genblk1[3].pe_1_n_35 }),
        .buffer_out0__60_carry__0_i_7__6_0({\genblk1[0].genblk1[3].pe_1_n_19 ,\genblk1[1].genblk1[2].pe_1_n_21 ,\genblk1[0].genblk1[3].pe_1_n_20 ,\genblk1[1].genblk1[2].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__6_1({\genblk1[0].genblk1[3].pe_1_n_38 ,\genblk1[1].genblk1[2].pe_1_n_62 ,\genblk1[0].genblk1[3].pe_1_n_39 ,\genblk1[1].genblk1[2].pe_1_n_63 }),
        .buffer_out0__60_carry__1_0(\genblk1[0].genblk1[3].pe_1_n_25 ),
        .buffer_out0__60_carry__1_1(\genblk1[0].genblk1[3].pe_1_n_27 ),
        .buffer_out0__60_carry__1_2(\genblk1[1].genblk1[2].pe_1_n_33 ),
        .buffer_out0__60_carry__1_i_13__10({\genblk1[2].genblk1[2].pe_1_n_6 ,\genblk1[2].genblk1[2].pe_1_n_7 ,\genblk1[2].genblk1[2].pe_1_n_8 ,\genblk1[2].genblk1[2].pe_1_n_9 ,\genblk1[2].genblk1[2].pe_1_n_10 ,\genblk1[2].genblk1[2].pe_1_n_11 ,\genblk1[2].genblk1[2].pe_1_n_12 ,\genblk1[2].genblk1[2].pe_1_n_13 }),
        .buffer_out0__60_carry__1_i_3__6({\genblk1[0].genblk1[3].pe_1_n_21 ,\genblk1[1].genblk1[2].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_3__6_0({\genblk1[1].genblk1[2].pe_1_n_64 ,\genblk1[0].genblk1[3].pe_1_n_40 }),
        .buffer_out0__60_carry__1_i_7__10(\genblk1[2].genblk1[3].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__10_0(\genblk1[2].genblk1[3].pe_1_n_5 ),
        .\buffer_out[0]_i_3__6_0 ({\genblk1[1].genblk1[2].pe_1_n_29 ,\genblk1[0].genblk1[3].pe_1_n_36 ,\genblk1[1].genblk1[2].pe_1_n_30 }),
        .\buffer_out[0]_i_3__6_1 ({\genblk1[1].genblk1[2].pe_1_n_26 ,\genblk1[1].genblk1[2].pe_1_n_27 ,\genblk1[0].genblk1[3].pe_1_n_37 ,\genblk1[1].genblk1[2].pe_1_n_28 }),
        .\buffer_out[12]_i_2__6_0 (\genblk1[1].genblk1[2].pe_1_n_34 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[1].genblk1[2].pe_1_n_31 ,\genblk1[1].genblk1[2].pe_1_n_32 ,\genblk1[0].genblk1[3].pe_1_n_26 }),
        .\buffer_out_reg[15]_2 ({\genblk1[1].genblk1[2].pe_1_n_65 ,\genblk1[1].genblk1[2].pe_1_n_66 ,\genblk1[1].genblk1[2].pe_1_n_67 }),
        .clkA(clkA),
        .done_multiply(done_multiply),
        .in_reg_0(\genblk1[1].genblk1[2].pe_1_n_79 ),
        .mm_rst_n(mm_rst_n),
        .\out_b_reg[0]_0 ({\genblk1[1].genblk1[3].pe_1_n_30 ,\genblk1[1].genblk1[3].pe_1_n_31 }),
        .\out_b_reg[0]_1 (\genblk1[1].genblk1[3].pe_1_n_32 ),
        .\out_b_reg[0]_2 (\genblk1[1].genblk1[3].pe_1_n_35 ),
        .\out_b_reg[1]_0 ({\genblk1[1].genblk1[3].pe_1_n_15 ,\genblk1[1].genblk1[3].pe_1_n_16 }),
        .\out_b_reg[1]_1 (\genblk1[1].genblk1[3].pe_1_n_17 ),
        .\out_b_reg[1]_2 ({\genblk1[1].genblk1[3].pe_1_n_33 ,\genblk1[1].genblk1[3].pe_1_n_34 }),
        .\out_b_reg[2]_0 (\genblk1[1].genblk1[3].pe_1_n_6 ),
        .\out_b_reg[3]_0 (\genblk1[1].genblk1[3].pe_1_n_37 ),
        .\out_b_reg[3]_1 (\genblk1[1].genblk1[3].pe_1_n_40 ),
        .\out_b_reg[4]_0 ({\genblk1[1].genblk1[3].pe_1_n_19 ,\genblk1[1].genblk1[3].pe_1_n_20 }),
        .\out_b_reg[4]_1 (\genblk1[1].genblk1[3].pe_1_n_21 ),
        .\out_b_reg[4]_2 (\genblk1[1].genblk1[3].pe_1_n_36 ),
        .\out_b_reg[4]_3 ({\genblk1[1].genblk1[3].pe_1_n_38 ,\genblk1[1].genblk1[3].pe_1_n_39 }),
        .\out_b_reg[5]_0 (\genblk1[1].genblk1[3].pe_1_n_18 ),
        .\out_b_reg[6]_0 (\genblk1[1].genblk1[3].pe_1_n_23 ),
        .\out_b_reg[6]_1 (\genblk1[1].genblk1[3].pe_1_n_24 ),
        .\out_b_reg[6]_2 (\genblk1[1].genblk1[3].pe_1_n_25 ),
        .\out_b_reg[6]_3 (\genblk1[1].genblk1[3].pe_1_n_26 ),
        .\out_b_reg[6]_4 (\genblk1[1].genblk1[3].pe_1_n_27 ),
        .\out_b_reg[6]_5 (\genblk1[1].genblk1[3].pe_1_n_29 ),
        .\out_b_reg[7]_0 (\genblk1[1].genblk1[3].pe_1_n_5 ),
        .\out_b_reg[7]_1 ({\genblk1[1].genblk1[3].pe_1_n_7 ,\genblk1[1].genblk1[3].pe_1_n_8 ,\genblk1[1].genblk1[3].pe_1_n_9 ,\genblk1[1].genblk1[3].pe_1_n_10 ,\genblk1[1].genblk1[3].pe_1_n_11 ,\genblk1[1].genblk1[3].pe_1_n_12 ,\genblk1[1].genblk1[3].pe_1_n_13 ,\genblk1[1].genblk1[3].pe_1_n_14 }),
        .\out_b_reg[7]_2 (\genblk1[1].genblk1[3].pe_1_n_22 ),
        .\out_b_reg[7]_3 (\genblk1[1].genblk1[3].pe_1_n_28 ),
        .\out_b_reg[7]_4 ({\genblk1[0].genblk1[3].pe_1_n_7 ,\genblk1[0].genblk1[3].pe_1_n_8 ,\genblk1[0].genblk1[3].pe_1_n_9 ,\genblk1[0].genblk1[3].pe_1_n_10 ,\genblk1[0].genblk1[3].pe_1_n_11 ,\genblk1[0].genblk1[3].pe_1_n_12 ,\genblk1[0].genblk1[3].pe_1_n_13 ,\genblk1[0].genblk1[3].pe_1_n_14 }),
        .\out_data_reg[15]_0 (\out_data_reg[15]_0 ),
        .out_valid_reg_0(\init_d_reg_n_0_[1][3] ),
        .valid_D(valid_D[1]),
        .wr_en_D_bram(wr_en_D_bram[1]));
  pe_7 \genblk1[2].genblk1[0].pe_1 
       (.CO(\genblk1[2].genblk1[1].pe_1_n_0 ),
        .D({\out_b_reg[7]_0 [6],\genblk1[1].genblk1[0].pe_1_n_39 ,\out_b_reg[7]_0 [5:0]}),
        .DI({\genblk1[1].genblk1[0].pe_1_n_72 ,\genblk1[1].genblk1[0].pe_1_n_73 ,\buffer_out_reg[3]_8 }),
        .E(E),
        .O({\genblk1[2].genblk1[1].pe_1_n_1 ,\genblk1[2].genblk1[1].pe_1_n_2 }),
        .Q({\genblk1[2].genblk1[0].pe_1_n_8 ,\genblk1[2].genblk1[0].pe_1_n_9 ,\genblk1[2].genblk1[0].pe_1_n_10 ,\genblk1[2].genblk1[0].pe_1_n_11 ,\genblk1[2].genblk1[0].pe_1_n_12 ,\genblk1[2].genblk1[0].pe_1_n_13 ,\genblk1[2].genblk1[0].pe_1_n_14 ,\genblk1[2].genblk1[0].pe_1_n_15 }),
        .S({\buffer_out_reg[3]_9 [2:1],\genblk1[1].genblk1[0].pe_1_n_74 ,\buffer_out_reg[3]_9 [0]}),
        .buffer_out0__0_carry_0(\genblk1[1].genblk1[1].pe_1_n_35 ),
        .buffer_out0__0_carry__0_0(\out_a_reg[7]_4 ),
        .buffer_out0__0_carry__0_1(buffer_out0__0_carry__0_3),
        .buffer_out0__0_carry__0_2(buffer_out0__0_carry__0_4),
        .buffer_out0__30_carry_0(\genblk1[1].genblk1[1].pe_1_n_47 ),
        .buffer_out0__30_carry__0_0(buffer_out0__30_carry__0_3),
        .buffer_out0__30_carry__0_1(buffer_out0__30_carry__0_4),
        .buffer_out0__60_carry_0({\genblk1[1].genblk1[0].pe_1_n_46 ,buffer_out0__60_carry_8[1],\genblk1[1].genblk1[0].pe_1_n_47 ,buffer_out0__60_carry_8[0]}),
        .buffer_out0__60_carry_1({\genblk1[1].genblk1[0].pe_1_n_75 ,buffer_out0__60_carry_9[1],\genblk1[1].genblk1[0].pe_1_n_76 ,buffer_out0__60_carry_9[0]}),
        .buffer_out0__60_carry__0_0(\genblk1[1].genblk1[0].pe_1_n_54 ),
        .buffer_out0__60_carry__0_1(\genblk1[1].genblk1[0].pe_1_n_53 ),
        .buffer_out0__60_carry__0_2(\genblk1[1].genblk1[0].pe_1_n_55 ),
        .buffer_out0__60_carry__0_i_10__7_0({\genblk1[1].genblk1[0].pe_1_n_48 ,buffer_out0__60_carry__0_i_10__7}),
        .buffer_out0__60_carry__0_i_10__7_1({buffer_out0__60_carry__0_i_10__7_0,\genblk1[1].genblk1[0].pe_1_n_77 }),
        .buffer_out0__60_carry__0_i_7__7_0({\genblk1[1].genblk1[0].pe_1_n_50 ,buffer_out0__60_carry__0_i_7__7[1],\genblk1[1].genblk1[0].pe_1_n_51 ,buffer_out0__60_carry__0_i_7__7[0]}),
        .buffer_out0__60_carry__0_i_7__7_1({\genblk1[1].genblk1[0].pe_1_n_80 ,buffer_out0__60_carry__0_i_7__7_0[1],\genblk1[1].genblk1[0].pe_1_n_81 ,buffer_out0__60_carry__0_i_7__7_0[0]}),
        .buffer_out0__60_carry__1_0(\genblk1[1].genblk1[0].pe_1_n_59 ),
        .buffer_out0__60_carry__1_1(\genblk1[3].genblk1[0].pe_1_n_4 ),
        .buffer_out0__60_carry__1_2(\out_b_reg[4]_1 ),
        .buffer_out0__60_carry__1_3(\genblk1[1].genblk1[0].pe_1_n_60 ),
        .buffer_out0__60_carry__1_4(\genblk1[1].genblk1[0].pe_1_n_61 ),
        .buffer_out0__60_carry__1_5(\genblk1[1].genblk1[1].pe_1_n_55 ),
        .buffer_out0__60_carry__1_6(\genblk1[1].genblk1[1].pe_1_n_57 ),
        .buffer_out0__60_carry__1_7(\genblk1[3].genblk1[0].pe_1_n_5 ),
        .buffer_out0__60_carry__1_i_18__7({\genblk1[1].genblk1[0].pe_1_n_52 ,buffer_out0__60_carry__1_i_18__7}),
        .buffer_out0__60_carry__1_i_18__7_0({buffer_out0__60_carry__1_i_18__7_0,\genblk1[1].genblk1[0].pe_1_n_82 }),
        .buffer_out0__60_carry__1_i_1__8_0({\genblk1[1].genblk1[1].pe_1_n_36 ,\genblk1[1].genblk1[1].pe_1_n_37 ,\genblk1[1].genblk1[1].pe_1_n_38 ,\genblk1[1].genblk1[1].pe_1_n_39 ,\genblk1[1].genblk1[1].pe_1_n_40 ,\genblk1[1].genblk1[1].pe_1_n_41 ,\genblk1[1].genblk1[1].pe_1_n_42 ,\genblk1[1].genblk1[1].pe_1_n_43 }),
        .buffer_out0__60_carry__1_i_5__7(\genblk1[1].genblk1[0].pe_1_n_62 ),
        .buffer_out0__60_carry__1_i_5__8_0(\genblk1[1].genblk1[1].pe_1_n_58 ),
        .buffer_out0__60_carry__1_i_7__11_0({\genblk1[3].genblk1[0].pe_1_n_2 ,\genblk1[3].genblk1[0].pe_1_n_3 }),
        .\buffer_out[0]_i_3__7_0 ({\buffer_out[0]_i_3__7 [1],\genblk1[1].genblk1[0].pe_1_n_78 ,\buffer_out[0]_i_3__7 [0]}),
        .\buffer_out[0]_i_3__7_1 ({\buffer_out[0]_i_3__7_0 [2:1],\genblk1[1].genblk1[0].pe_1_n_79 ,\buffer_out[0]_i_3__7_0 [0]}),
        .\buffer_out[12]_i_2__7_0 (\buffer_out[12]_i_2__7 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_0 ({\genblk1[1].genblk1[0].pe_1_n_56 ,\genblk1[1].genblk1[0].pe_1_n_57 ,\genblk1[1].genblk1[0].pe_1_n_58 }),
        .\buffer_out_reg[15]_1 ({\genblk1[1].genblk1[0].pe_1_n_83 ,\genblk1[1].genblk1[0].pe_1_n_84 ,\genblk1[1].genblk1[0].pe_1_n_85 }),
        .clkA(clkA),
        .\doutB_reg[4] (\genblk1[2].genblk1[0].pe_1_n_61 ),
        .\doutB_reg[5] (\genblk1[2].genblk1[0].pe_1_n_5 ),
        .\doutB_reg[7] ({\genblk1[2].genblk1[0].pe_1_n_83 ,\genblk1[2].genblk1[0].pe_1_n_84 ,\genblk1[2].genblk1[0].pe_1_n_85 }),
        .\out_a_reg[1]_0 (\genblk1[2].genblk1[0].pe_1_n_22 ),
        .\out_a_reg[2]_0 ({\genblk1[2].genblk1[0].pe_1_n_19 ,\genblk1[2].genblk1[0].pe_1_n_20 ,\genblk1[2].genblk1[0].pe_1_n_21 }),
        .\out_a_reg[2]_1 ({\genblk1[2].genblk1[0].pe_1_n_28 ,\genblk1[2].genblk1[0].pe_1_n_29 ,\genblk1[2].genblk1[0].pe_1_n_30 }),
        .\out_a_reg[3]_0 ({\genblk1[2].genblk1[0].pe_1_n_31 ,\genblk1[2].genblk1[0].pe_1_n_32 }),
        .\out_a_reg[4]_0 ({\genblk1[2].genblk1[0].pe_1_n_6 ,\genblk1[2].genblk1[0].pe_1_n_7 }),
        .\out_a_reg[4]_1 (\genblk1[2].genblk1[0].pe_1_n_16 ),
        .\out_a_reg[4]_2 ({\genblk1[2].genblk1[0].pe_1_n_23 ,\genblk1[2].genblk1[0].pe_1_n_24 }),
        .\out_a_reg[4]_3 (\genblk1[2].genblk1[0].pe_1_n_35 ),
        .\out_a_reg[5]_0 (\genblk1[2].genblk1[0].pe_1_n_18 ),
        .\out_a_reg[5]_1 (\genblk1[2].genblk1[0].pe_1_n_25 ),
        .\out_a_reg[5]_2 (\genblk1[2].genblk1[0].pe_1_n_27 ),
        .\out_a_reg[6]_0 (\genblk1[2].genblk1[0].pe_1_n_17 ),
        .\out_a_reg[6]_1 (\genblk1[2].genblk1[0].pe_1_n_26 ),
        .\out_a_reg[6]_2 (\genblk1[2].genblk1[0].pe_1_n_65 ),
        .\out_a_reg[6]_3 (\genblk1[2].genblk1[0].pe_1_n_68 ),
        .\out_a_reg[7]_0 (\genblk1[2].genblk1[0].pe_1_n_36 ),
        .\out_a_reg[7]_1 ({\genblk1[2].genblk1[0].pe_1_n_69 ,\genblk1[2].genblk1[0].pe_1_n_70 ,\genblk1[2].genblk1[0].pe_1_n_71 }),
        .\out_a_reg[7]_2 (\out_a_reg[7]_3 ),
        .\out_b_reg[0]_0 ({\genblk1[2].genblk1[0].pe_1_n_72 ,\genblk1[2].genblk1[0].pe_1_n_73 }),
        .\out_b_reg[0]_1 (\genblk1[2].genblk1[0].pe_1_n_74 ),
        .\out_b_reg[0]_2 (\genblk1[2].genblk1[0].pe_1_n_77 ),
        .\out_b_reg[1]_0 ({\genblk1[2].genblk1[0].pe_1_n_46 ,\genblk1[2].genblk1[0].pe_1_n_47 }),
        .\out_b_reg[1]_1 (\genblk1[2].genblk1[0].pe_1_n_48 ),
        .\out_b_reg[1]_2 ({\genblk1[2].genblk1[0].pe_1_n_75 ,\genblk1[2].genblk1[0].pe_1_n_76 }),
        .\out_b_reg[2]_0 (\out_b_reg[2]_1 ),
        .\out_b_reg[2]_1 ({\genblk1[2].genblk1[0].pe_1_n_63 ,\genblk1[2].genblk1[0].pe_1_n_64 }),
        .\out_b_reg[3]_0 (\genblk1[2].genblk1[0].pe_1_n_79 ),
        .\out_b_reg[3]_1 (\genblk1[2].genblk1[0].pe_1_n_82 ),
        .\out_b_reg[4]_0 (\out_b_reg[4]_0 ),
        .\out_b_reg[4]_1 ({\genblk1[2].genblk1[0].pe_1_n_2 ,\genblk1[2].genblk1[0].pe_1_n_3 }),
        .\out_b_reg[4]_2 ({\genblk1[2].genblk1[0].pe_1_n_50 ,\genblk1[2].genblk1[0].pe_1_n_51 }),
        .\out_b_reg[4]_3 (\genblk1[2].genblk1[0].pe_1_n_52 ),
        .\out_b_reg[4]_4 (\genblk1[2].genblk1[0].pe_1_n_78 ),
        .\out_b_reg[4]_5 ({\genblk1[2].genblk1[0].pe_1_n_80 ,\genblk1[2].genblk1[0].pe_1_n_81 }),
        .\out_b_reg[5]_0 (\out_b_reg[5]_1 ),
        .\out_b_reg[5]_1 ({\genblk1[2].genblk1[0].pe_1_n_66 ,\genblk1[2].genblk1[0].pe_1_n_67 }),
        .\out_b_reg[6]_0 ({\genblk1[2].genblk1[0].pe_1_n_33 ,\genblk1[2].genblk1[0].pe_1_n_34 }),
        .\out_b_reg[6]_1 (\genblk1[2].genblk1[0].pe_1_n_54 ),
        .\out_b_reg[6]_2 (\genblk1[2].genblk1[0].pe_1_n_55 ),
        .\out_b_reg[6]_3 ({\genblk1[2].genblk1[0].pe_1_n_56 ,\genblk1[2].genblk1[0].pe_1_n_57 ,\genblk1[2].genblk1[0].pe_1_n_58 }),
        .\out_b_reg[6]_4 (\genblk1[2].genblk1[0].pe_1_n_59 ),
        .\out_b_reg[6]_5 (\genblk1[2].genblk1[0].pe_1_n_60 ),
        .\out_b_reg[6]_6 (\genblk1[2].genblk1[0].pe_1_n_62 ),
        .\out_b_reg[7]_0 (\genblk1[2].genblk1[0].pe_1_n_4 ),
        .\out_b_reg[7]_1 ({\out_b_reg[7]_1 [6],\genblk1[2].genblk1[0].pe_1_n_39 ,\out_b_reg[7]_1 [5:0]}),
        .\out_b_reg[7]_2 (\genblk1[2].genblk1[0].pe_1_n_53 ),
        .\out_data_reg[0]_0 (\out_data_reg[0]_1 ),
        .\out_data_reg[15]_0 ({\genblk1[2].genblk1[0].pe_1_n_86 ,\genblk1[2].genblk1[0].pe_1_n_87 ,\genblk1[2].genblk1[0].pe_1_n_88 ,\genblk1[2].genblk1[0].pe_1_n_89 ,\genblk1[2].genblk1[0].pe_1_n_90 ,\genblk1[2].genblk1[0].pe_1_n_91 ,\genblk1[2].genblk1[0].pe_1_n_92 ,\genblk1[2].genblk1[0].pe_1_n_93 ,\genblk1[2].genblk1[0].pe_1_n_94 ,\genblk1[2].genblk1[0].pe_1_n_95 ,\genblk1[2].genblk1[0].pe_1_n_96 ,\genblk1[2].genblk1[0].pe_1_n_97 ,\genblk1[2].genblk1[0].pe_1_n_98 ,\genblk1[2].genblk1[0].pe_1_n_99 ,\genblk1[2].genblk1[0].pe_1_n_100 ,\genblk1[2].genblk1[0].pe_1_n_101 }),
        .out_valid_reg_0(\genblk1[2].genblk1[0].pe_1_n_0 ),
        .out_valid_reg_1(\init_d_reg[0][2]_0 ));
  pe_8 \genblk1[2].genblk1[1].pe_1 
       (.CO(\genblk1[2].genblk1[1].pe_1_n_0 ),
        .D({\genblk1[2].genblk1[0].pe_1_n_86 ,\genblk1[2].genblk1[0].pe_1_n_87 ,\genblk1[2].genblk1[0].pe_1_n_88 ,\genblk1[2].genblk1[0].pe_1_n_89 ,\genblk1[2].genblk1[0].pe_1_n_90 ,\genblk1[2].genblk1[0].pe_1_n_91 ,\genblk1[2].genblk1[0].pe_1_n_92 ,\genblk1[2].genblk1[0].pe_1_n_93 ,\genblk1[2].genblk1[0].pe_1_n_94 ,\genblk1[2].genblk1[0].pe_1_n_95 ,\genblk1[2].genblk1[0].pe_1_n_96 ,\genblk1[2].genblk1[0].pe_1_n_97 ,\genblk1[2].genblk1[0].pe_1_n_98 ,\genblk1[2].genblk1[0].pe_1_n_99 ,\genblk1[2].genblk1[0].pe_1_n_100 ,\genblk1[2].genblk1[0].pe_1_n_101 }),
        .DI({\genblk1[1].genblk1[1].pe_1_n_68 ,\genblk1[1].genblk1[1].pe_1_n_69 ,\genblk1[2].genblk1[0].pe_1_n_22 }),
        .E(E),
        .O({\genblk1[2].genblk1[1].pe_1_n_1 ,\genblk1[2].genblk1[1].pe_1_n_2 }),
        .Q({\genblk1[2].genblk1[0].pe_1_n_8 ,\genblk1[2].genblk1[0].pe_1_n_9 ,\genblk1[2].genblk1[0].pe_1_n_10 ,\genblk1[2].genblk1[0].pe_1_n_11 ,\genblk1[2].genblk1[0].pe_1_n_12 ,\genblk1[2].genblk1[0].pe_1_n_13 ,\genblk1[2].genblk1[0].pe_1_n_14 ,\genblk1[2].genblk1[0].pe_1_n_15 }),
        .S({\genblk1[2].genblk1[0].pe_1_n_19 ,\genblk1[2].genblk1[0].pe_1_n_20 ,\genblk1[1].genblk1[1].pe_1_n_70 ,\genblk1[2].genblk1[0].pe_1_n_21 }),
        .buffer_out0__0_carry_0(\genblk1[1].genblk1[2].pe_1_n_35 ),
        .buffer_out0__0_carry__0_0(\genblk1[3].genblk1[0].pe_1_n_16 ),
        .buffer_out0__0_carry__0_1(\genblk1[3].genblk1[0].pe_1_n_18 ),
        .buffer_out0__30_carry_0(\genblk1[1].genblk1[2].pe_1_n_47 ),
        .buffer_out0__30_carry__0_0(\genblk1[3].genblk1[0].pe_1_n_25 ),
        .buffer_out0__30_carry__0_1(\genblk1[3].genblk1[0].pe_1_n_27 ),
        .buffer_out0__60_carry_0({\genblk1[1].genblk1[1].pe_1_n_44 ,\genblk1[2].genblk1[0].pe_1_n_6 ,\genblk1[1].genblk1[1].pe_1_n_45 ,\genblk1[2].genblk1[0].pe_1_n_7 }),
        .buffer_out0__60_carry_1({\genblk1[1].genblk1[1].pe_1_n_71 ,\genblk1[2].genblk1[0].pe_1_n_63 ,\genblk1[1].genblk1[1].pe_1_n_72 ,\genblk1[2].genblk1[0].pe_1_n_64 }),
        .buffer_out0__60_carry__0_0(\genblk1[1].genblk1[1].pe_1_n_52 ),
        .buffer_out0__60_carry__0_1(\genblk1[1].genblk1[1].pe_1_n_51 ),
        .buffer_out0__60_carry__0_2(\genblk1[1].genblk1[1].pe_1_n_53 ),
        .buffer_out0__60_carry__0_i_10__8_0({\genblk1[1].genblk1[1].pe_1_n_46 ,\genblk1[2].genblk1[0].pe_1_n_17 }),
        .buffer_out0__60_carry__0_i_10__8_1({\genblk1[2].genblk1[0].pe_1_n_65 ,\genblk1[1].genblk1[1].pe_1_n_73 }),
        .buffer_out0__60_carry__0_i_7__8_0({\genblk1[1].genblk1[1].pe_1_n_48 ,\genblk1[2].genblk1[0].pe_1_n_23 ,\genblk1[1].genblk1[1].pe_1_n_49 ,\genblk1[2].genblk1[0].pe_1_n_24 }),
        .buffer_out0__60_carry__0_i_7__8_1({\genblk1[1].genblk1[1].pe_1_n_76 ,\genblk1[2].genblk1[0].pe_1_n_66 ,\genblk1[1].genblk1[1].pe_1_n_77 ,\genblk1[2].genblk1[0].pe_1_n_67 }),
        .buffer_out0__60_carry__1_0(\genblk1[1].genblk1[1].pe_1_n_54 ),
        .buffer_out0__60_carry__1_1(\genblk1[1].genblk1[1].pe_1_n_56 ),
        .buffer_out0__60_carry__1_2(\genblk1[2].genblk1[0].pe_1_n_35 ),
        .buffer_out0__60_carry__1_3(\genblk1[1].genblk1[2].pe_1_n_55 ),
        .buffer_out0__60_carry__1_4(\genblk1[1].genblk1[2].pe_1_n_57 ),
        .buffer_out0__60_carry__1_i_13__12({\genblk1[3].genblk1[0].pe_1_n_8 ,\genblk1[3].genblk1[0].pe_1_n_9 ,\genblk1[3].genblk1[0].pe_1_n_10 ,\genblk1[3].genblk1[0].pe_1_n_11 ,\genblk1[3].genblk1[0].pe_1_n_12 ,\genblk1[3].genblk1[0].pe_1_n_13 ,\genblk1[3].genblk1[0].pe_1_n_14 ,\genblk1[3].genblk1[0].pe_1_n_15 }),
        .buffer_out0__60_carry__1_i_1__9_0({\genblk1[1].genblk1[2].pe_1_n_36 ,\genblk1[1].genblk1[2].pe_1_n_37 ,\genblk1[1].genblk1[2].pe_1_n_38 ,\genblk1[1].genblk1[2].pe_1_n_39 ,\genblk1[1].genblk1[2].pe_1_n_40 ,\genblk1[1].genblk1[2].pe_1_n_41 ,\genblk1[1].genblk1[2].pe_1_n_42 ,\genblk1[1].genblk1[2].pe_1_n_43 }),
        .buffer_out0__60_carry__1_i_1__9_1(\genblk1[2].genblk1[2].pe_1_n_0 ),
        .buffer_out0__60_carry__1_i_3__8({\genblk1[1].genblk1[1].pe_1_n_50 ,\genblk1[2].genblk1[0].pe_1_n_26 }),
        .buffer_out0__60_carry__1_i_3__8_0({\genblk1[2].genblk1[0].pe_1_n_68 ,\genblk1[1].genblk1[1].pe_1_n_78 }),
        .buffer_out0__60_carry__1_i_5__9_0(\genblk1[1].genblk1[2].pe_1_n_58 ),
        .buffer_out0__60_carry__1_i_7__12(\genblk1[3].genblk1[1].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__12_0(\genblk1[3].genblk1[1].pe_1_n_3 ),
        .buffer_out0__60_carry__1_i_7__9_0({\genblk1[2].genblk1[2].pe_1_n_1 ,\genblk1[2].genblk1[2].pe_1_n_2 }),
        .\buffer_out[0]_i_3__8_0 ({\genblk1[2].genblk1[0].pe_1_n_31 ,\genblk1[1].genblk1[1].pe_1_n_74 ,\genblk1[2].genblk1[0].pe_1_n_32 }),
        .\buffer_out[0]_i_3__8_1 ({\genblk1[2].genblk1[0].pe_1_n_28 ,\genblk1[2].genblk1[0].pe_1_n_29 ,\genblk1[1].genblk1[1].pe_1_n_75 ,\genblk1[2].genblk1[0].pe_1_n_30 }),
        .\buffer_out[12]_i_2__8_0 (\genblk1[2].genblk1[0].pe_1_n_36 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[2].genblk1[0].pe_1_n_33 ,\genblk1[2].genblk1[0].pe_1_n_34 ,\genblk1[1].genblk1[1].pe_1_n_55 }),
        .\buffer_out_reg[15]_2 ({\genblk1[2].genblk1[0].pe_1_n_69 ,\genblk1[2].genblk1[0].pe_1_n_70 ,\genblk1[2].genblk1[0].pe_1_n_71 }),
        .clkA(clkA),
        .in_reg_0(\genblk1[2].genblk1[0].pe_1_n_0 ),
        .\out_a_reg[1]_0 (\genblk1[2].genblk1[1].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[2].genblk1[1].pe_1_n_17 ,\genblk1[2].genblk1[1].pe_1_n_18 ,\genblk1[2].genblk1[1].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[2].genblk1[1].pe_1_n_26 ,\genblk1[2].genblk1[1].pe_1_n_27 ,\genblk1[2].genblk1[1].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[2].genblk1[1].pe_1_n_29 ,\genblk1[2].genblk1[1].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[2].genblk1[1].pe_1_n_4 ,\genblk1[2].genblk1[1].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\genblk1[2].genblk1[1].pe_1_n_14 ),
        .\out_a_reg[4]_2 ({\genblk1[2].genblk1[1].pe_1_n_21 ,\genblk1[2].genblk1[1].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[2].genblk1[1].pe_1_n_33 ),
        .\out_a_reg[5]_0 (\genblk1[2].genblk1[1].pe_1_n_16 ),
        .\out_a_reg[5]_1 (\genblk1[2].genblk1[1].pe_1_n_23 ),
        .\out_a_reg[5]_2 (\genblk1[2].genblk1[1].pe_1_n_25 ),
        .\out_a_reg[6]_0 (\genblk1[2].genblk1[1].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[2].genblk1[1].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[2].genblk1[1].pe_1_n_61 ),
        .\out_a_reg[6]_3 (\genblk1[2].genblk1[1].pe_1_n_64 ),
        .\out_a_reg[7]_0 ({\genblk1[2].genblk1[1].pe_1_n_6 ,\genblk1[2].genblk1[1].pe_1_n_7 ,\genblk1[2].genblk1[1].pe_1_n_8 ,\genblk1[2].genblk1[1].pe_1_n_9 ,\genblk1[2].genblk1[1].pe_1_n_10 ,\genblk1[2].genblk1[1].pe_1_n_11 ,\genblk1[2].genblk1[1].pe_1_n_12 ,\genblk1[2].genblk1[1].pe_1_n_13 }),
        .\out_a_reg[7]_1 (\genblk1[2].genblk1[1].pe_1_n_34 ),
        .\out_a_reg[7]_2 ({\genblk1[2].genblk1[1].pe_1_n_65 ,\genblk1[2].genblk1[1].pe_1_n_66 ,\genblk1[2].genblk1[1].pe_1_n_67 }),
        .\out_b_reg[0]_0 ({\genblk1[2].genblk1[1].pe_1_n_68 ,\genblk1[2].genblk1[1].pe_1_n_69 }),
        .\out_b_reg[0]_1 (\genblk1[2].genblk1[1].pe_1_n_70 ),
        .\out_b_reg[0]_2 (\genblk1[2].genblk1[1].pe_1_n_73 ),
        .\out_b_reg[1]_0 ({\genblk1[2].genblk1[1].pe_1_n_44 ,\genblk1[2].genblk1[1].pe_1_n_45 }),
        .\out_b_reg[1]_1 (\genblk1[2].genblk1[1].pe_1_n_46 ),
        .\out_b_reg[1]_2 ({\genblk1[2].genblk1[1].pe_1_n_71 ,\genblk1[2].genblk1[1].pe_1_n_72 }),
        .\out_b_reg[2]_0 (\genblk1[2].genblk1[1].pe_1_n_35 ),
        .\out_b_reg[2]_1 ({\genblk1[2].genblk1[1].pe_1_n_59 ,\genblk1[2].genblk1[1].pe_1_n_60 }),
        .\out_b_reg[3]_0 (\genblk1[2].genblk1[1].pe_1_n_75 ),
        .\out_b_reg[3]_1 (\genblk1[2].genblk1[1].pe_1_n_78 ),
        .\out_b_reg[4]_0 ({\genblk1[2].genblk1[1].pe_1_n_48 ,\genblk1[2].genblk1[1].pe_1_n_49 }),
        .\out_b_reg[4]_1 (\genblk1[2].genblk1[1].pe_1_n_50 ),
        .\out_b_reg[4]_2 (\genblk1[2].genblk1[1].pe_1_n_74 ),
        .\out_b_reg[4]_3 ({\genblk1[2].genblk1[1].pe_1_n_76 ,\genblk1[2].genblk1[1].pe_1_n_77 }),
        .\out_b_reg[5]_0 (\genblk1[2].genblk1[1].pe_1_n_47 ),
        .\out_b_reg[5]_1 ({\genblk1[2].genblk1[1].pe_1_n_62 ,\genblk1[2].genblk1[1].pe_1_n_63 }),
        .\out_b_reg[6]_0 ({\genblk1[2].genblk1[1].pe_1_n_31 ,\genblk1[2].genblk1[1].pe_1_n_32 }),
        .\out_b_reg[6]_1 (\genblk1[2].genblk1[1].pe_1_n_52 ),
        .\out_b_reg[6]_2 (\genblk1[2].genblk1[1].pe_1_n_53 ),
        .\out_b_reg[6]_3 (\genblk1[2].genblk1[1].pe_1_n_54 ),
        .\out_b_reg[6]_4 (\genblk1[2].genblk1[1].pe_1_n_55 ),
        .\out_b_reg[6]_5 (\genblk1[2].genblk1[1].pe_1_n_56 ),
        .\out_b_reg[6]_6 (\genblk1[2].genblk1[1].pe_1_n_58 ),
        .\out_b_reg[7]_0 (\genblk1[2].genblk1[1].pe_1_n_3 ),
        .\out_b_reg[7]_1 ({\genblk1[2].genblk1[1].pe_1_n_36 ,\genblk1[2].genblk1[1].pe_1_n_37 ,\genblk1[2].genblk1[1].pe_1_n_38 ,\genblk1[2].genblk1[1].pe_1_n_39 ,\genblk1[2].genblk1[1].pe_1_n_40 ,\genblk1[2].genblk1[1].pe_1_n_41 ,\genblk1[2].genblk1[1].pe_1_n_42 ,\genblk1[2].genblk1[1].pe_1_n_43 }),
        .\out_b_reg[7]_2 (\genblk1[2].genblk1[1].pe_1_n_51 ),
        .\out_b_reg[7]_3 (\genblk1[2].genblk1[1].pe_1_n_57 ),
        .\out_b_reg[7]_4 ({\genblk1[1].genblk1[1].pe_1_n_36 ,\genblk1[1].genblk1[1].pe_1_n_37 ,\genblk1[1].genblk1[1].pe_1_n_38 ,\genblk1[1].genblk1[1].pe_1_n_39 ,\genblk1[1].genblk1[1].pe_1_n_40 ,\genblk1[1].genblk1[1].pe_1_n_41 ,\genblk1[1].genblk1[1].pe_1_n_42 ,\genblk1[1].genblk1[1].pe_1_n_43 }),
        .\out_data_reg[0]_0 (\init_d_reg[0][3]_0 ),
        .\out_data_reg[15]_0 ({\genblk1[2].genblk1[1].pe_1_n_80 ,\genblk1[2].genblk1[1].pe_1_n_81 ,\genblk1[2].genblk1[1].pe_1_n_82 ,\genblk1[2].genblk1[1].pe_1_n_83 ,\genblk1[2].genblk1[1].pe_1_n_84 ,\genblk1[2].genblk1[1].pe_1_n_85 ,\genblk1[2].genblk1[1].pe_1_n_86 ,\genblk1[2].genblk1[1].pe_1_n_87 ,\genblk1[2].genblk1[1].pe_1_n_88 ,\genblk1[2].genblk1[1].pe_1_n_89 ,\genblk1[2].genblk1[1].pe_1_n_90 ,\genblk1[2].genblk1[1].pe_1_n_91 ,\genblk1[2].genblk1[1].pe_1_n_92 ,\genblk1[2].genblk1[1].pe_1_n_93 ,\genblk1[2].genblk1[1].pe_1_n_94 ,\genblk1[2].genblk1[1].pe_1_n_95 }),
        .out_valid_reg_0(\genblk1[2].genblk1[1].pe_1_n_79 ));
  pe_9 \genblk1[2].genblk1[2].pe_1 
       (.CO(\genblk1[2].genblk1[3].pe_1_n_0 ),
        .D({\genblk1[2].genblk1[1].pe_1_n_80 ,\genblk1[2].genblk1[1].pe_1_n_81 ,\genblk1[2].genblk1[1].pe_1_n_82 ,\genblk1[2].genblk1[1].pe_1_n_83 ,\genblk1[2].genblk1[1].pe_1_n_84 ,\genblk1[2].genblk1[1].pe_1_n_85 ,\genblk1[2].genblk1[1].pe_1_n_86 ,\genblk1[2].genblk1[1].pe_1_n_87 ,\genblk1[2].genblk1[1].pe_1_n_88 ,\genblk1[2].genblk1[1].pe_1_n_89 ,\genblk1[2].genblk1[1].pe_1_n_90 ,\genblk1[2].genblk1[1].pe_1_n_91 ,\genblk1[2].genblk1[1].pe_1_n_92 ,\genblk1[2].genblk1[1].pe_1_n_93 ,\genblk1[2].genblk1[1].pe_1_n_94 ,\genblk1[2].genblk1[1].pe_1_n_95 }),
        .DI({\genblk1[1].genblk1[2].pe_1_n_68 ,\genblk1[1].genblk1[2].pe_1_n_69 ,\genblk1[2].genblk1[1].pe_1_n_20 }),
        .E(E),
        .O({\genblk1[2].genblk1[3].pe_1_n_1 ,\genblk1[2].genblk1[3].pe_1_n_2 }),
        .Q({\genblk1[2].genblk1[2].pe_1_n_6 ,\genblk1[2].genblk1[2].pe_1_n_7 ,\genblk1[2].genblk1[2].pe_1_n_8 ,\genblk1[2].genblk1[2].pe_1_n_9 ,\genblk1[2].genblk1[2].pe_1_n_10 ,\genblk1[2].genblk1[2].pe_1_n_11 ,\genblk1[2].genblk1[2].pe_1_n_12 ,\genblk1[2].genblk1[2].pe_1_n_13 }),
        .S({\genblk1[2].genblk1[1].pe_1_n_17 ,\genblk1[2].genblk1[1].pe_1_n_18 ,\genblk1[1].genblk1[2].pe_1_n_70 ,\genblk1[2].genblk1[1].pe_1_n_19 }),
        .buffer_out0__0_carry_0(\genblk1[1].genblk1[3].pe_1_n_6 ),
        .buffer_out0__0_carry__0_0(\genblk1[3].genblk1[1].pe_1_n_14 ),
        .buffer_out0__0_carry__0_1(\genblk1[3].genblk1[1].pe_1_n_16 ),
        .buffer_out0__30_carry_0(\genblk1[1].genblk1[3].pe_1_n_18 ),
        .buffer_out0__30_carry__0_0(\genblk1[3].genblk1[1].pe_1_n_23 ),
        .buffer_out0__30_carry__0_1(\genblk1[3].genblk1[1].pe_1_n_25 ),
        .buffer_out0__60_carry_0({\genblk1[1].genblk1[2].pe_1_n_44 ,\genblk1[2].genblk1[1].pe_1_n_4 ,\genblk1[1].genblk1[2].pe_1_n_45 ,\genblk1[2].genblk1[1].pe_1_n_5 }),
        .buffer_out0__60_carry_1({\genblk1[1].genblk1[2].pe_1_n_71 ,\genblk1[2].genblk1[1].pe_1_n_59 ,\genblk1[1].genblk1[2].pe_1_n_72 ,\genblk1[2].genblk1[1].pe_1_n_60 }),
        .buffer_out0__60_carry__0_0(\genblk1[1].genblk1[2].pe_1_n_52 ),
        .buffer_out0__60_carry__0_1(\genblk1[1].genblk1[2].pe_1_n_51 ),
        .buffer_out0__60_carry__0_2(\genblk1[1].genblk1[2].pe_1_n_53 ),
        .buffer_out0__60_carry__0_i_10__9_0({\genblk1[1].genblk1[2].pe_1_n_46 ,\genblk1[2].genblk1[1].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__9_1({\genblk1[2].genblk1[1].pe_1_n_61 ,\genblk1[1].genblk1[2].pe_1_n_73 }),
        .buffer_out0__60_carry__0_i_7__9_0({\genblk1[1].genblk1[2].pe_1_n_48 ,\genblk1[2].genblk1[1].pe_1_n_21 ,\genblk1[1].genblk1[2].pe_1_n_49 ,\genblk1[2].genblk1[1].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__9_1({\genblk1[1].genblk1[2].pe_1_n_76 ,\genblk1[2].genblk1[1].pe_1_n_62 ,\genblk1[1].genblk1[2].pe_1_n_77 ,\genblk1[2].genblk1[1].pe_1_n_63 }),
        .buffer_out0__60_carry__1_0(\genblk1[1].genblk1[2].pe_1_n_54 ),
        .buffer_out0__60_carry__1_1(\genblk1[1].genblk1[2].pe_1_n_56 ),
        .buffer_out0__60_carry__1_2(\genblk1[2].genblk1[1].pe_1_n_33 ),
        .buffer_out0__60_carry__1_3(\genblk1[1].genblk1[3].pe_1_n_26 ),
        .buffer_out0__60_carry__1_4(\genblk1[1].genblk1[3].pe_1_n_28 ),
        .buffer_out0__60_carry__1_i_13__13({\genblk1[3].genblk1[1].pe_1_n_6 ,\genblk1[3].genblk1[1].pe_1_n_7 ,\genblk1[3].genblk1[1].pe_1_n_8 ,\genblk1[3].genblk1[1].pe_1_n_9 ,\genblk1[3].genblk1[1].pe_1_n_10 ,\genblk1[3].genblk1[1].pe_1_n_11 ,\genblk1[3].genblk1[1].pe_1_n_12 ,\genblk1[3].genblk1[1].pe_1_n_13 }),
        .buffer_out0__60_carry__1_i_1__10_0({\genblk1[1].genblk1[3].pe_1_n_7 ,\genblk1[1].genblk1[3].pe_1_n_8 ,\genblk1[1].genblk1[3].pe_1_n_9 ,\genblk1[1].genblk1[3].pe_1_n_10 ,\genblk1[1].genblk1[3].pe_1_n_11 ,\genblk1[1].genblk1[3].pe_1_n_12 ,\genblk1[1].genblk1[3].pe_1_n_13 ,\genblk1[1].genblk1[3].pe_1_n_14 }),
        .buffer_out0__60_carry__1_i_3__9({\genblk1[1].genblk1[2].pe_1_n_50 ,\genblk1[2].genblk1[1].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_3__9_0({\genblk1[2].genblk1[1].pe_1_n_64 ,\genblk1[1].genblk1[2].pe_1_n_78 }),
        .buffer_out0__60_carry__1_i_5__10_0(\genblk1[1].genblk1[3].pe_1_n_29 ),
        .buffer_out0__60_carry__1_i_7__13(\genblk1[3].genblk1[2].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__13_0(\genblk1[3].genblk1[2].pe_1_n_3 ),
        .\buffer_out[0]_i_3__9_0 ({\genblk1[2].genblk1[1].pe_1_n_29 ,\genblk1[1].genblk1[2].pe_1_n_74 ,\genblk1[2].genblk1[1].pe_1_n_30 }),
        .\buffer_out[0]_i_3__9_1 ({\genblk1[2].genblk1[1].pe_1_n_26 ,\genblk1[2].genblk1[1].pe_1_n_27 ,\genblk1[1].genblk1[2].pe_1_n_75 ,\genblk1[2].genblk1[1].pe_1_n_28 }),
        .\buffer_out[12]_i_2__9_0 (\genblk1[2].genblk1[1].pe_1_n_34 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_0 ({\genblk1[2].genblk1[1].pe_1_n_31 ,\genblk1[2].genblk1[1].pe_1_n_32 ,\genblk1[1].genblk1[2].pe_1_n_55 }),
        .\buffer_out_reg[15]_1 ({\genblk1[2].genblk1[1].pe_1_n_65 ,\genblk1[2].genblk1[1].pe_1_n_66 ,\genblk1[2].genblk1[1].pe_1_n_67 }),
        .clkA(clkA),
        .in_reg_0(\genblk1[2].genblk1[1].pe_1_n_79 ),
        .\out_a_reg[1]_0 (\genblk1[2].genblk1[2].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[2].genblk1[2].pe_1_n_17 ,\genblk1[2].genblk1[2].pe_1_n_18 ,\genblk1[2].genblk1[2].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[2].genblk1[2].pe_1_n_26 ,\genblk1[2].genblk1[2].pe_1_n_27 ,\genblk1[2].genblk1[2].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[2].genblk1[2].pe_1_n_29 ,\genblk1[2].genblk1[2].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[2].genblk1[2].pe_1_n_4 ,\genblk1[2].genblk1[2].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\genblk1[2].genblk1[2].pe_1_n_14 ),
        .\out_a_reg[4]_2 ({\genblk1[2].genblk1[2].pe_1_n_21 ,\genblk1[2].genblk1[2].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[2].genblk1[2].pe_1_n_33 ),
        .\out_a_reg[5]_0 (\genblk1[2].genblk1[2].pe_1_n_16 ),
        .\out_a_reg[5]_1 (\genblk1[2].genblk1[2].pe_1_n_23 ),
        .\out_a_reg[5]_2 (\genblk1[2].genblk1[2].pe_1_n_25 ),
        .\out_a_reg[6]_0 (\genblk1[2].genblk1[2].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[2].genblk1[2].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[2].genblk1[2].pe_1_n_61 ),
        .\out_a_reg[6]_3 (\genblk1[2].genblk1[2].pe_1_n_64 ),
        .\out_a_reg[7]_0 (\genblk1[2].genblk1[2].pe_1_n_34 ),
        .\out_a_reg[7]_1 ({\genblk1[2].genblk1[2].pe_1_n_65 ,\genblk1[2].genblk1[2].pe_1_n_66 ,\genblk1[2].genblk1[2].pe_1_n_67 }),
        .\out_a_reg[7]_2 ({\genblk1[2].genblk1[1].pe_1_n_6 ,\genblk1[2].genblk1[1].pe_1_n_7 ,\genblk1[2].genblk1[1].pe_1_n_8 ,\genblk1[2].genblk1[1].pe_1_n_9 ,\genblk1[2].genblk1[1].pe_1_n_10 ,\genblk1[2].genblk1[1].pe_1_n_11 ,\genblk1[2].genblk1[1].pe_1_n_12 ,\genblk1[2].genblk1[1].pe_1_n_13 }),
        .\out_b_reg[0]_0 ({\genblk1[2].genblk1[2].pe_1_n_68 ,\genblk1[2].genblk1[2].pe_1_n_69 }),
        .\out_b_reg[0]_1 (\genblk1[2].genblk1[2].pe_1_n_70 ),
        .\out_b_reg[0]_2 (\genblk1[2].genblk1[2].pe_1_n_73 ),
        .\out_b_reg[1]_0 ({\genblk1[2].genblk1[2].pe_1_n_44 ,\genblk1[2].genblk1[2].pe_1_n_45 }),
        .\out_b_reg[1]_1 (\genblk1[2].genblk1[2].pe_1_n_46 ),
        .\out_b_reg[1]_2 ({\genblk1[2].genblk1[2].pe_1_n_71 ,\genblk1[2].genblk1[2].pe_1_n_72 }),
        .\out_b_reg[2]_0 (\genblk1[2].genblk1[2].pe_1_n_35 ),
        .\out_b_reg[2]_1 ({\genblk1[2].genblk1[2].pe_1_n_59 ,\genblk1[2].genblk1[2].pe_1_n_60 }),
        .\out_b_reg[3]_0 (\genblk1[2].genblk1[2].pe_1_n_75 ),
        .\out_b_reg[3]_1 (\genblk1[2].genblk1[2].pe_1_n_78 ),
        .\out_b_reg[4]_0 (\genblk1[2].genblk1[2].pe_1_n_0 ),
        .\out_b_reg[4]_1 ({\genblk1[2].genblk1[2].pe_1_n_1 ,\genblk1[2].genblk1[2].pe_1_n_2 }),
        .\out_b_reg[4]_2 ({\genblk1[2].genblk1[2].pe_1_n_48 ,\genblk1[2].genblk1[2].pe_1_n_49 }),
        .\out_b_reg[4]_3 (\genblk1[2].genblk1[2].pe_1_n_50 ),
        .\out_b_reg[4]_4 (\genblk1[2].genblk1[2].pe_1_n_74 ),
        .\out_b_reg[4]_5 ({\genblk1[2].genblk1[2].pe_1_n_76 ,\genblk1[2].genblk1[2].pe_1_n_77 }),
        .\out_b_reg[5]_0 (\genblk1[2].genblk1[2].pe_1_n_47 ),
        .\out_b_reg[5]_1 ({\genblk1[2].genblk1[2].pe_1_n_62 ,\genblk1[2].genblk1[2].pe_1_n_63 }),
        .\out_b_reg[6]_0 ({\genblk1[2].genblk1[2].pe_1_n_31 ,\genblk1[2].genblk1[2].pe_1_n_32 }),
        .\out_b_reg[6]_1 (\genblk1[2].genblk1[2].pe_1_n_52 ),
        .\out_b_reg[6]_2 (\genblk1[2].genblk1[2].pe_1_n_53 ),
        .\out_b_reg[6]_3 (\genblk1[2].genblk1[2].pe_1_n_54 ),
        .\out_b_reg[6]_4 (\genblk1[2].genblk1[2].pe_1_n_55 ),
        .\out_b_reg[6]_5 (\genblk1[2].genblk1[2].pe_1_n_56 ),
        .\out_b_reg[6]_6 (\genblk1[2].genblk1[2].pe_1_n_58 ),
        .\out_b_reg[7]_0 (\genblk1[2].genblk1[2].pe_1_n_3 ),
        .\out_b_reg[7]_1 ({\genblk1[2].genblk1[2].pe_1_n_36 ,\genblk1[2].genblk1[2].pe_1_n_37 ,\genblk1[2].genblk1[2].pe_1_n_38 ,\genblk1[2].genblk1[2].pe_1_n_39 ,\genblk1[2].genblk1[2].pe_1_n_40 ,\genblk1[2].genblk1[2].pe_1_n_41 ,\genblk1[2].genblk1[2].pe_1_n_42 ,\genblk1[2].genblk1[2].pe_1_n_43 }),
        .\out_b_reg[7]_2 (\genblk1[2].genblk1[2].pe_1_n_51 ),
        .\out_b_reg[7]_3 (\genblk1[2].genblk1[2].pe_1_n_57 ),
        .\out_b_reg[7]_4 ({\genblk1[1].genblk1[2].pe_1_n_36 ,\genblk1[1].genblk1[2].pe_1_n_37 ,\genblk1[1].genblk1[2].pe_1_n_38 ,\genblk1[1].genblk1[2].pe_1_n_39 ,\genblk1[1].genblk1[2].pe_1_n_40 ,\genblk1[1].genblk1[2].pe_1_n_41 ,\genblk1[1].genblk1[2].pe_1_n_42 ,\genblk1[1].genblk1[2].pe_1_n_43 }),
        .\out_data_reg[15]_0 ({\genblk1[2].genblk1[2].pe_1_n_80 ,\genblk1[2].genblk1[2].pe_1_n_81 ,\genblk1[2].genblk1[2].pe_1_n_82 ,\genblk1[2].genblk1[2].pe_1_n_83 ,\genblk1[2].genblk1[2].pe_1_n_84 ,\genblk1[2].genblk1[2].pe_1_n_85 ,\genblk1[2].genblk1[2].pe_1_n_86 ,\genblk1[2].genblk1[2].pe_1_n_87 ,\genblk1[2].genblk1[2].pe_1_n_88 ,\genblk1[2].genblk1[2].pe_1_n_89 ,\genblk1[2].genblk1[2].pe_1_n_90 ,\genblk1[2].genblk1[2].pe_1_n_91 ,\genblk1[2].genblk1[2].pe_1_n_92 ,\genblk1[2].genblk1[2].pe_1_n_93 ,\genblk1[2].genblk1[2].pe_1_n_94 ,\genblk1[2].genblk1[2].pe_1_n_95 }),
        .out_valid_reg_0(\genblk1[2].genblk1[2].pe_1_n_79 ),
        .out_valid_reg_1(\init_d_reg_n_0_[1][3] ));
  pe_10 \genblk1[2].genblk1[3].pe_1 
       (.CO(\genblk1[2].genblk1[3].pe_1_n_0 ),
        .D({\genblk1[2].genblk1[2].pe_1_n_80 ,\genblk1[2].genblk1[2].pe_1_n_81 ,\genblk1[2].genblk1[2].pe_1_n_82 ,\genblk1[2].genblk1[2].pe_1_n_83 ,\genblk1[2].genblk1[2].pe_1_n_84 ,\genblk1[2].genblk1[2].pe_1_n_85 ,\genblk1[2].genblk1[2].pe_1_n_86 ,\genblk1[2].genblk1[2].pe_1_n_87 ,\genblk1[2].genblk1[2].pe_1_n_88 ,\genblk1[2].genblk1[2].pe_1_n_89 ,\genblk1[2].genblk1[2].pe_1_n_90 ,\genblk1[2].genblk1[2].pe_1_n_91 ,\genblk1[2].genblk1[2].pe_1_n_92 ,\genblk1[2].genblk1[2].pe_1_n_93 ,\genblk1[2].genblk1[2].pe_1_n_94 ,\genblk1[2].genblk1[2].pe_1_n_95 }),
        .DI({\genblk1[1].genblk1[3].pe_1_n_30 ,\genblk1[1].genblk1[3].pe_1_n_31 ,\genblk1[2].genblk1[2].pe_1_n_20 }),
        .E(E),
        .O({\genblk1[2].genblk1[3].pe_1_n_1 ,\genblk1[2].genblk1[3].pe_1_n_2 }),
        .Q({\genblk1[2].genblk1[2].pe_1_n_10 ,\genblk1[2].genblk1[2].pe_1_n_11 ,\genblk1[2].genblk1[2].pe_1_n_12 ,\genblk1[2].genblk1[2].pe_1_n_13 }),
        .S({\genblk1[2].genblk1[2].pe_1_n_17 ,\genblk1[2].genblk1[2].pe_1_n_18 ,\genblk1[1].genblk1[3].pe_1_n_32 ,\genblk1[2].genblk1[2].pe_1_n_19 }),
        .buffer_out0__0_carry__0_0(\genblk1[3].genblk1[2].pe_1_n_14 ),
        .buffer_out0__0_carry__0_1(\genblk1[3].genblk1[2].pe_1_n_16 ),
        .buffer_out0__30_carry__0_0(\genblk1[3].genblk1[2].pe_1_n_23 ),
        .buffer_out0__30_carry__0_1(\genblk1[3].genblk1[2].pe_1_n_25 ),
        .buffer_out0__60_carry_0({\genblk1[1].genblk1[3].pe_1_n_15 ,\genblk1[2].genblk1[2].pe_1_n_4 ,\genblk1[1].genblk1[3].pe_1_n_16 ,\genblk1[2].genblk1[2].pe_1_n_5 }),
        .buffer_out0__60_carry_1({\genblk1[1].genblk1[3].pe_1_n_33 ,\genblk1[2].genblk1[2].pe_1_n_59 ,\genblk1[1].genblk1[3].pe_1_n_34 ,\genblk1[2].genblk1[2].pe_1_n_60 }),
        .buffer_out0__60_carry__0_0(\genblk1[1].genblk1[3].pe_1_n_23 ),
        .buffer_out0__60_carry__0_1(\genblk1[1].genblk1[3].pe_1_n_22 ),
        .buffer_out0__60_carry__0_2(\genblk1[1].genblk1[3].pe_1_n_24 ),
        .buffer_out0__60_carry__0_i_10__10_0({\genblk1[1].genblk1[3].pe_1_n_17 ,\genblk1[2].genblk1[2].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__10_1({\genblk1[2].genblk1[2].pe_1_n_61 ,\genblk1[1].genblk1[3].pe_1_n_35 }),
        .buffer_out0__60_carry__0_i_7__10_0({\genblk1[1].genblk1[3].pe_1_n_19 ,\genblk1[2].genblk1[2].pe_1_n_21 ,\genblk1[1].genblk1[3].pe_1_n_20 ,\genblk1[2].genblk1[2].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__10_1({\genblk1[1].genblk1[3].pe_1_n_38 ,\genblk1[2].genblk1[2].pe_1_n_62 ,\genblk1[1].genblk1[3].pe_1_n_39 ,\genblk1[2].genblk1[2].pe_1_n_63 }),
        .buffer_out0__60_carry__1_0(\genblk1[1].genblk1[3].pe_1_n_25 ),
        .buffer_out0__60_carry__1_1(\genblk1[1].genblk1[3].pe_1_n_27 ),
        .buffer_out0__60_carry__1_2(\genblk1[2].genblk1[2].pe_1_n_33 ),
        .buffer_out0__60_carry__1_i_13__14({\genblk1[3].genblk1[2].pe_1_n_6 ,\genblk1[3].genblk1[2].pe_1_n_7 ,\genblk1[3].genblk1[2].pe_1_n_8 ,\genblk1[3].genblk1[2].pe_1_n_9 ,\genblk1[3].genblk1[2].pe_1_n_10 ,\genblk1[3].genblk1[2].pe_1_n_11 ,\genblk1[3].genblk1[2].pe_1_n_12 ,\genblk1[3].genblk1[2].pe_1_n_13 }),
        .buffer_out0__60_carry__1_i_3__10({\genblk1[1].genblk1[3].pe_1_n_21 ,\genblk1[2].genblk1[2].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_3__10_0({\genblk1[2].genblk1[2].pe_1_n_64 ,\genblk1[1].genblk1[3].pe_1_n_40 }),
        .buffer_out0__60_carry__1_i_7__14(\genblk1[3].genblk1[3].pe_1_n_2 ),
        .buffer_out0__60_carry__1_i_7__14_0(\genblk1[3].genblk1[3].pe_1_n_5 ),
        .\buffer_out[0]_i_3__10_0 ({\genblk1[2].genblk1[2].pe_1_n_29 ,\genblk1[1].genblk1[3].pe_1_n_36 ,\genblk1[2].genblk1[2].pe_1_n_30 }),
        .\buffer_out[0]_i_3__10_1 ({\genblk1[2].genblk1[2].pe_1_n_26 ,\genblk1[2].genblk1[2].pe_1_n_27 ,\genblk1[1].genblk1[3].pe_1_n_37 ,\genblk1[2].genblk1[2].pe_1_n_28 }),
        .\buffer_out[12]_i_2__10_0 (\genblk1[2].genblk1[2].pe_1_n_34 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[2].genblk1[2].pe_1_n_31 ,\genblk1[2].genblk1[2].pe_1_n_32 ,\genblk1[1].genblk1[3].pe_1_n_26 }),
        .\buffer_out_reg[15]_2 ({\genblk1[2].genblk1[2].pe_1_n_65 ,\genblk1[2].genblk1[2].pe_1_n_66 ,\genblk1[2].genblk1[2].pe_1_n_67 }),
        .clkA(clkA),
        .done_multiply(done_multiply),
        .in_reg_0(\genblk1[2].genblk1[2].pe_1_n_79 ),
        .\init_d_reg[2] (\init_d_reg[2] ),
        .mm_rst_n(mm_rst_n),
        .\out_b_reg[0]_0 ({\genblk1[2].genblk1[3].pe_1_n_30 ,\genblk1[2].genblk1[3].pe_1_n_31 }),
        .\out_b_reg[0]_1 (\genblk1[2].genblk1[3].pe_1_n_32 ),
        .\out_b_reg[0]_2 (\genblk1[2].genblk1[3].pe_1_n_35 ),
        .\out_b_reg[1]_0 ({\genblk1[2].genblk1[3].pe_1_n_15 ,\genblk1[2].genblk1[3].pe_1_n_16 }),
        .\out_b_reg[1]_1 (\genblk1[2].genblk1[3].pe_1_n_17 ),
        .\out_b_reg[1]_2 ({\genblk1[2].genblk1[3].pe_1_n_33 ,\genblk1[2].genblk1[3].pe_1_n_34 }),
        .\out_b_reg[2]_0 (\genblk1[2].genblk1[3].pe_1_n_6 ),
        .\out_b_reg[3]_0 (\genblk1[2].genblk1[3].pe_1_n_37 ),
        .\out_b_reg[3]_1 (\genblk1[2].genblk1[3].pe_1_n_40 ),
        .\out_b_reg[4]_0 ({\genblk1[2].genblk1[3].pe_1_n_19 ,\genblk1[2].genblk1[3].pe_1_n_20 }),
        .\out_b_reg[4]_1 (\genblk1[2].genblk1[3].pe_1_n_21 ),
        .\out_b_reg[4]_2 (\genblk1[2].genblk1[3].pe_1_n_36 ),
        .\out_b_reg[4]_3 ({\genblk1[2].genblk1[3].pe_1_n_38 ,\genblk1[2].genblk1[3].pe_1_n_39 }),
        .\out_b_reg[5]_0 (\genblk1[2].genblk1[3].pe_1_n_18 ),
        .\out_b_reg[6]_0 (\genblk1[2].genblk1[3].pe_1_n_23 ),
        .\out_b_reg[6]_1 (\genblk1[2].genblk1[3].pe_1_n_24 ),
        .\out_b_reg[6]_2 (\genblk1[2].genblk1[3].pe_1_n_25 ),
        .\out_b_reg[6]_3 (\genblk1[2].genblk1[3].pe_1_n_26 ),
        .\out_b_reg[6]_4 (\genblk1[2].genblk1[3].pe_1_n_27 ),
        .\out_b_reg[6]_5 (\genblk1[2].genblk1[3].pe_1_n_29 ),
        .\out_b_reg[7]_0 (\genblk1[2].genblk1[3].pe_1_n_5 ),
        .\out_b_reg[7]_1 ({\genblk1[2].genblk1[3].pe_1_n_7 ,\genblk1[2].genblk1[3].pe_1_n_8 ,\genblk1[2].genblk1[3].pe_1_n_9 ,\genblk1[2].genblk1[3].pe_1_n_10 ,\genblk1[2].genblk1[3].pe_1_n_11 ,\genblk1[2].genblk1[3].pe_1_n_12 ,\genblk1[2].genblk1[3].pe_1_n_13 ,\genblk1[2].genblk1[3].pe_1_n_14 }),
        .\out_b_reg[7]_2 (\genblk1[2].genblk1[3].pe_1_n_22 ),
        .\out_b_reg[7]_3 (\genblk1[2].genblk1[3].pe_1_n_28 ),
        .\out_b_reg[7]_4 ({\genblk1[1].genblk1[3].pe_1_n_7 ,\genblk1[1].genblk1[3].pe_1_n_8 ,\genblk1[1].genblk1[3].pe_1_n_9 ,\genblk1[1].genblk1[3].pe_1_n_10 ,\genblk1[1].genblk1[3].pe_1_n_11 ,\genblk1[1].genblk1[3].pe_1_n_12 ,\genblk1[1].genblk1[3].pe_1_n_13 ,\genblk1[1].genblk1[3].pe_1_n_14 }),
        .\out_data_reg[15]_0 (\out_data_reg[15]_1 ),
        .valid_D(valid_D[2]),
        .wr_en_D_bram(wr_en_D_bram[2]));
  pe_11 \genblk1[3].genblk1[0].pe_1 
       (.CO(\genblk1[3].genblk1[1].pe_1_n_0 ),
        .D({\genblk1[3].genblk1[0].pe_1_n_46 ,\genblk1[3].genblk1[0].pe_1_n_47 ,\genblk1[3].genblk1[0].pe_1_n_48 ,\genblk1[3].genblk1[0].pe_1_n_49 ,\genblk1[3].genblk1[0].pe_1_n_50 ,\genblk1[3].genblk1[0].pe_1_n_51 ,\genblk1[3].genblk1[0].pe_1_n_52 ,\genblk1[3].genblk1[0].pe_1_n_53 ,\genblk1[3].genblk1[0].pe_1_n_54 ,\genblk1[3].genblk1[0].pe_1_n_55 ,\genblk1[3].genblk1[0].pe_1_n_56 ,\genblk1[3].genblk1[0].pe_1_n_57 ,\genblk1[3].genblk1[0].pe_1_n_58 ,\genblk1[3].genblk1[0].pe_1_n_59 ,\genblk1[3].genblk1[0].pe_1_n_60 ,\genblk1[3].genblk1[0].pe_1_n_61 }),
        .DI({\genblk1[2].genblk1[0].pe_1_n_72 ,\genblk1[2].genblk1[0].pe_1_n_73 ,\buffer_out_reg[3]_10 }),
        .E(E),
        .O({\genblk1[3].genblk1[1].pe_1_n_1 ,\genblk1[3].genblk1[1].pe_1_n_2 }),
        .Q({\genblk1[3].genblk1[0].pe_1_n_8 ,\genblk1[3].genblk1[0].pe_1_n_9 ,\genblk1[3].genblk1[0].pe_1_n_10 ,\genblk1[3].genblk1[0].pe_1_n_11 ,\genblk1[3].genblk1[0].pe_1_n_12 ,\genblk1[3].genblk1[0].pe_1_n_13 ,\genblk1[3].genblk1[0].pe_1_n_14 ,\genblk1[3].genblk1[0].pe_1_n_15 }),
        .S({\buffer_out_reg[3]_11 [2:1],\genblk1[2].genblk1[0].pe_1_n_74 ,\buffer_out_reg[3]_11 [0]}),
        .buffer_out0__0_carry_0(\genblk1[2].genblk1[1].pe_1_n_35 ),
        .buffer_out0__30_carry_0(\genblk1[2].genblk1[1].pe_1_n_47 ),
        .buffer_out0__60_carry_0({\genblk1[2].genblk1[0].pe_1_n_46 ,buffer_out0__60_carry_10[1],\genblk1[2].genblk1[0].pe_1_n_47 ,buffer_out0__60_carry_10[0]}),
        .buffer_out0__60_carry_1({\genblk1[2].genblk1[0].pe_1_n_75 ,buffer_out0__60_carry_11[1],\genblk1[2].genblk1[0].pe_1_n_76 ,buffer_out0__60_carry_11[0]}),
        .buffer_out0__60_carry__0_0({\out_b_reg[7]_1 [6],\genblk1[2].genblk1[0].pe_1_n_39 }),
        .buffer_out0__60_carry__0_1(\genblk1[2].genblk1[0].pe_1_n_54 ),
        .buffer_out0__60_carry__0_2(\genblk1[2].genblk1[0].pe_1_n_53 ),
        .buffer_out0__60_carry__0_3(\genblk1[2].genblk1[0].pe_1_n_55 ),
        .buffer_out0__60_carry__0_i_10__11_0({\genblk1[2].genblk1[0].pe_1_n_48 ,buffer_out0__60_carry__0_i_10__11}),
        .buffer_out0__60_carry__0_i_10__11_1({buffer_out0__60_carry__0_i_10__11_0,\genblk1[2].genblk1[0].pe_1_n_77 }),
        .buffer_out0__60_carry__0_i_7__11_0({\genblk1[2].genblk1[0].pe_1_n_50 ,buffer_out0__60_carry__0_i_7__11[1],\genblk1[2].genblk1[0].pe_1_n_51 ,buffer_out0__60_carry__0_i_7__11[0]}),
        .buffer_out0__60_carry__0_i_7__11_1({\genblk1[2].genblk1[0].pe_1_n_80 ,buffer_out0__60_carry__0_i_7__11_0[1],\genblk1[2].genblk1[0].pe_1_n_81 ,buffer_out0__60_carry__0_i_7__11_0[0]}),
        .buffer_out0__60_carry__1_0(\genblk1[2].genblk1[0].pe_1_n_59 ),
        .buffer_out0__60_carry__1_1(\genblk1[2].genblk1[0].pe_1_n_60 ),
        .buffer_out0__60_carry__1_2(\genblk1[2].genblk1[0].pe_1_n_61 ),
        .buffer_out0__60_carry__1_3(\genblk1[2].genblk1[1].pe_1_n_55 ),
        .buffer_out0__60_carry__1_4(\genblk1[2].genblk1[1].pe_1_n_57 ),
        .buffer_out0__60_carry__1_i_18__11({\genblk1[2].genblk1[0].pe_1_n_52 ,buffer_out0__60_carry__1_i_18__11}),
        .buffer_out0__60_carry__1_i_18__11_0({buffer_out0__60_carry__1_i_18__11_0,\genblk1[2].genblk1[0].pe_1_n_82 }),
        .buffer_out0__60_carry__1_i_1__12_0({\genblk1[2].genblk1[1].pe_1_n_36 ,\genblk1[2].genblk1[1].pe_1_n_37 ,\genblk1[2].genblk1[1].pe_1_n_38 ,\genblk1[2].genblk1[1].pe_1_n_39 ,\genblk1[2].genblk1[1].pe_1_n_40 ,\genblk1[2].genblk1[1].pe_1_n_41 ,\genblk1[2].genblk1[1].pe_1_n_42 ,\genblk1[2].genblk1[1].pe_1_n_43 }),
        .buffer_out0__60_carry__1_i_5__11(\genblk1[2].genblk1[0].pe_1_n_62 ),
        .buffer_out0__60_carry__1_i_5__12_0(\genblk1[2].genblk1[1].pe_1_n_58 ),
        .\buffer_out[0]_i_3__11_0 ({\buffer_out[0]_i_3__11 [1],\genblk1[2].genblk1[0].pe_1_n_78 ,\buffer_out[0]_i_3__11 [0]}),
        .\buffer_out[0]_i_3__11_1 ({\buffer_out[0]_i_3__11_0 [2:1],\genblk1[2].genblk1[0].pe_1_n_79 ,\buffer_out[0]_i_3__11_0 [0]}),
        .\buffer_out[12]_i_2__11_0 (\buffer_out[12]_i_2__11 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_0 ({\genblk1[2].genblk1[0].pe_1_n_56 ,\genblk1[2].genblk1[0].pe_1_n_57 ,\genblk1[2].genblk1[0].pe_1_n_58 }),
        .\buffer_out_reg[15]_1 ({\genblk1[2].genblk1[0].pe_1_n_83 ,\genblk1[2].genblk1[0].pe_1_n_84 ,\genblk1[2].genblk1[0].pe_1_n_85 }),
        .clkA(clkA),
        .\doutB_reg[5] (\genblk1[3].genblk1[0].pe_1_n_5 ),
        .\out_a_reg[1]_0 (\genblk1[3].genblk1[0].pe_1_n_22 ),
        .\out_a_reg[2]_0 ({\genblk1[3].genblk1[0].pe_1_n_19 ,\genblk1[3].genblk1[0].pe_1_n_20 ,\genblk1[3].genblk1[0].pe_1_n_21 }),
        .\out_a_reg[2]_1 ({\genblk1[3].genblk1[0].pe_1_n_28 ,\genblk1[3].genblk1[0].pe_1_n_29 ,\genblk1[3].genblk1[0].pe_1_n_30 }),
        .\out_a_reg[3]_0 ({\genblk1[3].genblk1[0].pe_1_n_31 ,\genblk1[3].genblk1[0].pe_1_n_32 }),
        .\out_a_reg[4]_0 ({\genblk1[3].genblk1[0].pe_1_n_6 ,\genblk1[3].genblk1[0].pe_1_n_7 }),
        .\out_a_reg[4]_1 (\genblk1[3].genblk1[0].pe_1_n_16 ),
        .\out_a_reg[4]_2 ({\genblk1[3].genblk1[0].pe_1_n_23 ,\genblk1[3].genblk1[0].pe_1_n_24 }),
        .\out_a_reg[4]_3 (\genblk1[3].genblk1[0].pe_1_n_35 ),
        .\out_a_reg[5]_0 (\genblk1[3].genblk1[0].pe_1_n_18 ),
        .\out_a_reg[5]_1 (\genblk1[3].genblk1[0].pe_1_n_25 ),
        .\out_a_reg[5]_2 (\genblk1[3].genblk1[0].pe_1_n_27 ),
        .\out_a_reg[6]_0 (\genblk1[3].genblk1[0].pe_1_n_17 ),
        .\out_a_reg[6]_1 (\genblk1[3].genblk1[0].pe_1_n_26 ),
        .\out_a_reg[6]_2 (\genblk1[3].genblk1[0].pe_1_n_39 ),
        .\out_a_reg[6]_3 (\genblk1[3].genblk1[0].pe_1_n_42 ),
        .\out_a_reg[7]_0 (\genblk1[3].genblk1[0].pe_1_n_36 ),
        .\out_a_reg[7]_1 ({\genblk1[3].genblk1[0].pe_1_n_43 ,\genblk1[3].genblk1[0].pe_1_n_44 ,\genblk1[3].genblk1[0].pe_1_n_45 }),
        .\out_a_reg[7]_2 (\out_a_reg[7]_4 ),
        .\out_b_reg[2] ({\genblk1[3].genblk1[0].pe_1_n_37 ,\genblk1[3].genblk1[0].pe_1_n_38 }),
        .\out_b_reg[4] (\out_b_reg[4]_1 ),
        .\out_b_reg[4]_0 ({\genblk1[3].genblk1[0].pe_1_n_2 ,\genblk1[3].genblk1[0].pe_1_n_3 }),
        .\out_b_reg[5] ({\genblk1[3].genblk1[0].pe_1_n_40 ,\genblk1[3].genblk1[0].pe_1_n_41 }),
        .\out_b_reg[6] ({\genblk1[3].genblk1[0].pe_1_n_33 ,\genblk1[3].genblk1[0].pe_1_n_34 }),
        .\out_b_reg[7] (\genblk1[3].genblk1[0].pe_1_n_4 ),
        .\out_data_reg[0]_0 (\out_data_reg[0]_2 ),
        .out_valid_reg_0(\genblk1[3].genblk1[0].pe_1_n_0 ),
        .out_valid_reg_1(\init_d_reg[0][3]_0 ));
  pe_12 \genblk1[3].genblk1[1].pe_1 
       (.CO(\genblk1[3].genblk1[1].pe_1_n_0 ),
        .D({\genblk1[3].genblk1[0].pe_1_n_46 ,\genblk1[3].genblk1[0].pe_1_n_47 ,\genblk1[3].genblk1[0].pe_1_n_48 ,\genblk1[3].genblk1[0].pe_1_n_49 ,\genblk1[3].genblk1[0].pe_1_n_50 ,\genblk1[3].genblk1[0].pe_1_n_51 ,\genblk1[3].genblk1[0].pe_1_n_52 ,\genblk1[3].genblk1[0].pe_1_n_53 ,\genblk1[3].genblk1[0].pe_1_n_54 ,\genblk1[3].genblk1[0].pe_1_n_55 ,\genblk1[3].genblk1[0].pe_1_n_56 ,\genblk1[3].genblk1[0].pe_1_n_57 ,\genblk1[3].genblk1[0].pe_1_n_58 ,\genblk1[3].genblk1[0].pe_1_n_59 ,\genblk1[3].genblk1[0].pe_1_n_60 ,\genblk1[3].genblk1[0].pe_1_n_61 }),
        .DI({\genblk1[2].genblk1[1].pe_1_n_68 ,\genblk1[2].genblk1[1].pe_1_n_69 ,\genblk1[3].genblk1[0].pe_1_n_22 }),
        .E(E),
        .O({\genblk1[3].genblk1[1].pe_1_n_1 ,\genblk1[3].genblk1[1].pe_1_n_2 }),
        .Q({\genblk1[3].genblk1[0].pe_1_n_8 ,\genblk1[3].genblk1[0].pe_1_n_9 ,\genblk1[3].genblk1[0].pe_1_n_10 ,\genblk1[3].genblk1[0].pe_1_n_11 ,\genblk1[3].genblk1[0].pe_1_n_12 ,\genblk1[3].genblk1[0].pe_1_n_13 ,\genblk1[3].genblk1[0].pe_1_n_14 ,\genblk1[3].genblk1[0].pe_1_n_15 }),
        .S({\genblk1[3].genblk1[0].pe_1_n_19 ,\genblk1[3].genblk1[0].pe_1_n_20 ,\genblk1[2].genblk1[1].pe_1_n_70 ,\genblk1[3].genblk1[0].pe_1_n_21 }),
        .buffer_out0__0_carry_0(\genblk1[2].genblk1[2].pe_1_n_35 ),
        .buffer_out0__30_carry_0(\genblk1[2].genblk1[2].pe_1_n_47 ),
        .buffer_out0__60_carry_0({\genblk1[2].genblk1[1].pe_1_n_44 ,\genblk1[3].genblk1[0].pe_1_n_6 ,\genblk1[2].genblk1[1].pe_1_n_45 ,\genblk1[3].genblk1[0].pe_1_n_7 }),
        .buffer_out0__60_carry_1({\genblk1[2].genblk1[1].pe_1_n_71 ,\genblk1[3].genblk1[0].pe_1_n_37 ,\genblk1[2].genblk1[1].pe_1_n_72 ,\genblk1[3].genblk1[0].pe_1_n_38 }),
        .buffer_out0__60_carry__0_0(\genblk1[2].genblk1[1].pe_1_n_52 ),
        .buffer_out0__60_carry__0_1(\genblk1[2].genblk1[1].pe_1_n_51 ),
        .buffer_out0__60_carry__0_2(\genblk1[2].genblk1[1].pe_1_n_53 ),
        .buffer_out0__60_carry__0_i_10__12_0({\genblk1[2].genblk1[1].pe_1_n_46 ,\genblk1[3].genblk1[0].pe_1_n_17 }),
        .buffer_out0__60_carry__0_i_10__12_1({\genblk1[3].genblk1[0].pe_1_n_39 ,\genblk1[2].genblk1[1].pe_1_n_73 }),
        .buffer_out0__60_carry__0_i_5__12_0({\genblk1[2].genblk1[1].pe_1_n_36 ,\genblk1[2].genblk1[1].pe_1_n_37 }),
        .buffer_out0__60_carry__0_i_7__12_0({\genblk1[2].genblk1[1].pe_1_n_48 ,\genblk1[3].genblk1[0].pe_1_n_23 ,\genblk1[2].genblk1[1].pe_1_n_49 ,\genblk1[3].genblk1[0].pe_1_n_24 }),
        .buffer_out0__60_carry__0_i_7__12_1({\genblk1[2].genblk1[1].pe_1_n_76 ,\genblk1[3].genblk1[0].pe_1_n_40 ,\genblk1[2].genblk1[1].pe_1_n_77 ,\genblk1[3].genblk1[0].pe_1_n_41 }),
        .buffer_out0__60_carry__1_0(\genblk1[2].genblk1[1].pe_1_n_54 ),
        .buffer_out0__60_carry__1_1(\genblk1[2].genblk1[1].pe_1_n_56 ),
        .buffer_out0__60_carry__1_2(\genblk1[3].genblk1[0].pe_1_n_35 ),
        .buffer_out0__60_carry__1_3(\genblk1[2].genblk1[2].pe_1_n_55 ),
        .buffer_out0__60_carry__1_4(\genblk1[2].genblk1[2].pe_1_n_57 ),
        .buffer_out0__60_carry__1_i_1__13_0({\genblk1[2].genblk1[2].pe_1_n_36 ,\genblk1[2].genblk1[2].pe_1_n_37 ,\genblk1[2].genblk1[2].pe_1_n_38 ,\genblk1[2].genblk1[2].pe_1_n_39 ,\genblk1[2].genblk1[2].pe_1_n_40 ,\genblk1[2].genblk1[2].pe_1_n_41 ,\genblk1[2].genblk1[2].pe_1_n_42 ,\genblk1[2].genblk1[2].pe_1_n_43 }),
        .buffer_out0__60_carry__1_i_1__13_1(\genblk1[3].genblk1[2].pe_1_n_0 ),
        .buffer_out0__60_carry__1_i_3__12({\genblk1[2].genblk1[1].pe_1_n_50 ,\genblk1[3].genblk1[0].pe_1_n_26 }),
        .buffer_out0__60_carry__1_i_3__12_0({\genblk1[3].genblk1[0].pe_1_n_42 ,\genblk1[2].genblk1[1].pe_1_n_78 }),
        .buffer_out0__60_carry__1_i_5__13_0(\genblk1[2].genblk1[2].pe_1_n_58 ),
        .buffer_out0__60_carry__1_i_7__13_0({\genblk1[3].genblk1[2].pe_1_n_1 ,\genblk1[3].genblk1[2].pe_1_n_2 }),
        .\buffer_out[0]_i_3__12_0 ({\genblk1[3].genblk1[0].pe_1_n_31 ,\genblk1[2].genblk1[1].pe_1_n_74 ,\genblk1[3].genblk1[0].pe_1_n_32 }),
        .\buffer_out[0]_i_3__12_1 ({\genblk1[3].genblk1[0].pe_1_n_28 ,\genblk1[3].genblk1[0].pe_1_n_29 ,\genblk1[2].genblk1[1].pe_1_n_75 ,\genblk1[3].genblk1[0].pe_1_n_30 }),
        .\buffer_out[12]_i_2__12_0 (\genblk1[3].genblk1[0].pe_1_n_36 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[3].genblk1[0].pe_1_n_33 ,\genblk1[3].genblk1[0].pe_1_n_34 ,\genblk1[2].genblk1[1].pe_1_n_55 }),
        .\buffer_out_reg[15]_2 ({\genblk1[3].genblk1[0].pe_1_n_43 ,\genblk1[3].genblk1[0].pe_1_n_44 ,\genblk1[3].genblk1[0].pe_1_n_45 }),
        .clkA(clkA),
        .in_reg_0(\genblk1[3].genblk1[0].pe_1_n_0 ),
        .\out_a_reg[1]_0 (\genblk1[3].genblk1[1].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[3].genblk1[1].pe_1_n_17 ,\genblk1[3].genblk1[1].pe_1_n_18 ,\genblk1[3].genblk1[1].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[3].genblk1[1].pe_1_n_26 ,\genblk1[3].genblk1[1].pe_1_n_27 ,\genblk1[3].genblk1[1].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[3].genblk1[1].pe_1_n_29 ,\genblk1[3].genblk1[1].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[3].genblk1[1].pe_1_n_4 ,\genblk1[3].genblk1[1].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\genblk1[3].genblk1[1].pe_1_n_14 ),
        .\out_a_reg[4]_2 ({\genblk1[3].genblk1[1].pe_1_n_21 ,\genblk1[3].genblk1[1].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[3].genblk1[1].pe_1_n_33 ),
        .\out_a_reg[5]_0 (\genblk1[3].genblk1[1].pe_1_n_16 ),
        .\out_a_reg[5]_1 (\genblk1[3].genblk1[1].pe_1_n_23 ),
        .\out_a_reg[5]_2 (\genblk1[3].genblk1[1].pe_1_n_25 ),
        .\out_a_reg[6]_0 (\genblk1[3].genblk1[1].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[3].genblk1[1].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[3].genblk1[1].pe_1_n_37 ),
        .\out_a_reg[6]_3 (\genblk1[3].genblk1[1].pe_1_n_40 ),
        .\out_a_reg[7]_0 ({\genblk1[3].genblk1[1].pe_1_n_6 ,\genblk1[3].genblk1[1].pe_1_n_7 ,\genblk1[3].genblk1[1].pe_1_n_8 ,\genblk1[3].genblk1[1].pe_1_n_9 ,\genblk1[3].genblk1[1].pe_1_n_10 ,\genblk1[3].genblk1[1].pe_1_n_11 ,\genblk1[3].genblk1[1].pe_1_n_12 ,\genblk1[3].genblk1[1].pe_1_n_13 }),
        .\out_a_reg[7]_1 (\genblk1[3].genblk1[1].pe_1_n_34 ),
        .\out_a_reg[7]_2 ({\genblk1[3].genblk1[1].pe_1_n_41 ,\genblk1[3].genblk1[1].pe_1_n_42 ,\genblk1[3].genblk1[1].pe_1_n_43 }),
        .\out_b_reg[2] ({\genblk1[3].genblk1[1].pe_1_n_35 ,\genblk1[3].genblk1[1].pe_1_n_36 }),
        .\out_b_reg[5] ({\genblk1[3].genblk1[1].pe_1_n_38 ,\genblk1[3].genblk1[1].pe_1_n_39 }),
        .\out_b_reg[6] ({\genblk1[3].genblk1[1].pe_1_n_31 ,\genblk1[3].genblk1[1].pe_1_n_32 }),
        .\out_b_reg[7] (\genblk1[3].genblk1[1].pe_1_n_3 ),
        .\out_data_reg[15]_0 ({\genblk1[3].genblk1[1].pe_1_n_45 ,\genblk1[3].genblk1[1].pe_1_n_46 ,\genblk1[3].genblk1[1].pe_1_n_47 ,\genblk1[3].genblk1[1].pe_1_n_48 ,\genblk1[3].genblk1[1].pe_1_n_49 ,\genblk1[3].genblk1[1].pe_1_n_50 ,\genblk1[3].genblk1[1].pe_1_n_51 ,\genblk1[3].genblk1[1].pe_1_n_52 ,\genblk1[3].genblk1[1].pe_1_n_53 ,\genblk1[3].genblk1[1].pe_1_n_54 ,\genblk1[3].genblk1[1].pe_1_n_55 ,\genblk1[3].genblk1[1].pe_1_n_56 ,\genblk1[3].genblk1[1].pe_1_n_57 ,\genblk1[3].genblk1[1].pe_1_n_58 ,\genblk1[3].genblk1[1].pe_1_n_59 ,\genblk1[3].genblk1[1].pe_1_n_60 }),
        .out_valid_reg_0(\genblk1[3].genblk1[1].pe_1_n_44 ),
        .out_valid_reg_1(\init_d_reg_n_0_[1][3] ));
  pe_13 \genblk1[3].genblk1[2].pe_1 
       (.CO(\genblk1[3].genblk1[3].pe_1_n_0 ),
        .D({\genblk1[3].genblk1[1].pe_1_n_45 ,\genblk1[3].genblk1[1].pe_1_n_46 ,\genblk1[3].genblk1[1].pe_1_n_47 ,\genblk1[3].genblk1[1].pe_1_n_48 ,\genblk1[3].genblk1[1].pe_1_n_49 ,\genblk1[3].genblk1[1].pe_1_n_50 ,\genblk1[3].genblk1[1].pe_1_n_51 ,\genblk1[3].genblk1[1].pe_1_n_52 ,\genblk1[3].genblk1[1].pe_1_n_53 ,\genblk1[3].genblk1[1].pe_1_n_54 ,\genblk1[3].genblk1[1].pe_1_n_55 ,\genblk1[3].genblk1[1].pe_1_n_56 ,\genblk1[3].genblk1[1].pe_1_n_57 ,\genblk1[3].genblk1[1].pe_1_n_58 ,\genblk1[3].genblk1[1].pe_1_n_59 ,\genblk1[3].genblk1[1].pe_1_n_60 }),
        .DI({\genblk1[2].genblk1[2].pe_1_n_68 ,\genblk1[2].genblk1[2].pe_1_n_69 ,\genblk1[3].genblk1[1].pe_1_n_20 }),
        .E(E),
        .O({\genblk1[3].genblk1[3].pe_1_n_1 ,\genblk1[3].genblk1[3].pe_1_n_2 }),
        .Q({\genblk1[3].genblk1[2].pe_1_n_6 ,\genblk1[3].genblk1[2].pe_1_n_7 ,\genblk1[3].genblk1[2].pe_1_n_8 ,\genblk1[3].genblk1[2].pe_1_n_9 ,\genblk1[3].genblk1[2].pe_1_n_10 ,\genblk1[3].genblk1[2].pe_1_n_11 ,\genblk1[3].genblk1[2].pe_1_n_12 ,\genblk1[3].genblk1[2].pe_1_n_13 }),
        .S({\genblk1[3].genblk1[1].pe_1_n_17 ,\genblk1[3].genblk1[1].pe_1_n_18 ,\genblk1[2].genblk1[2].pe_1_n_70 ,\genblk1[3].genblk1[1].pe_1_n_19 }),
        .buffer_out0__0_carry_0(\genblk1[2].genblk1[3].pe_1_n_6 ),
        .buffer_out0__30_carry_0(\genblk1[2].genblk1[3].pe_1_n_18 ),
        .buffer_out0__60_carry_0({\genblk1[2].genblk1[2].pe_1_n_44 ,\genblk1[3].genblk1[1].pe_1_n_4 ,\genblk1[2].genblk1[2].pe_1_n_45 ,\genblk1[3].genblk1[1].pe_1_n_5 }),
        .buffer_out0__60_carry_1({\genblk1[2].genblk1[2].pe_1_n_71 ,\genblk1[3].genblk1[1].pe_1_n_35 ,\genblk1[2].genblk1[2].pe_1_n_72 ,\genblk1[3].genblk1[1].pe_1_n_36 }),
        .buffer_out0__60_carry__0_0(\genblk1[2].genblk1[2].pe_1_n_52 ),
        .buffer_out0__60_carry__0_1(\genblk1[2].genblk1[2].pe_1_n_51 ),
        .buffer_out0__60_carry__0_2(\genblk1[2].genblk1[2].pe_1_n_53 ),
        .buffer_out0__60_carry__0_i_10__13_0({\genblk1[2].genblk1[2].pe_1_n_46 ,\genblk1[3].genblk1[1].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__13_1({\genblk1[3].genblk1[1].pe_1_n_37 ,\genblk1[2].genblk1[2].pe_1_n_73 }),
        .buffer_out0__60_carry__0_i_5__13_0({\genblk1[2].genblk1[2].pe_1_n_36 ,\genblk1[2].genblk1[2].pe_1_n_37 }),
        .buffer_out0__60_carry__0_i_7__13_0({\genblk1[2].genblk1[2].pe_1_n_48 ,\genblk1[3].genblk1[1].pe_1_n_21 ,\genblk1[2].genblk1[2].pe_1_n_49 ,\genblk1[3].genblk1[1].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__13_1({\genblk1[2].genblk1[2].pe_1_n_76 ,\genblk1[3].genblk1[1].pe_1_n_38 ,\genblk1[2].genblk1[2].pe_1_n_77 ,\genblk1[3].genblk1[1].pe_1_n_39 }),
        .buffer_out0__60_carry__1_0(\genblk1[2].genblk1[2].pe_1_n_54 ),
        .buffer_out0__60_carry__1_1(\genblk1[2].genblk1[2].pe_1_n_56 ),
        .buffer_out0__60_carry__1_2(\genblk1[3].genblk1[1].pe_1_n_33 ),
        .buffer_out0__60_carry__1_3(\genblk1[2].genblk1[3].pe_1_n_26 ),
        .buffer_out0__60_carry__1_4(\genblk1[2].genblk1[3].pe_1_n_28 ),
        .buffer_out0__60_carry__1_i_1__14_0({\genblk1[2].genblk1[3].pe_1_n_7 ,\genblk1[2].genblk1[3].pe_1_n_8 ,\genblk1[2].genblk1[3].pe_1_n_9 ,\genblk1[2].genblk1[3].pe_1_n_10 ,\genblk1[2].genblk1[3].pe_1_n_11 ,\genblk1[2].genblk1[3].pe_1_n_12 ,\genblk1[2].genblk1[3].pe_1_n_13 ,\genblk1[2].genblk1[3].pe_1_n_14 }),
        .buffer_out0__60_carry__1_i_3__13({\genblk1[2].genblk1[2].pe_1_n_50 ,\genblk1[3].genblk1[1].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_3__13_0({\genblk1[3].genblk1[1].pe_1_n_40 ,\genblk1[2].genblk1[2].pe_1_n_78 }),
        .buffer_out0__60_carry__1_i_5__14_0(\genblk1[2].genblk1[3].pe_1_n_29 ),
        .\buffer_out[0]_i_3__13_0 ({\genblk1[3].genblk1[1].pe_1_n_29 ,\genblk1[2].genblk1[2].pe_1_n_74 ,\genblk1[3].genblk1[1].pe_1_n_30 }),
        .\buffer_out[0]_i_3__13_1 ({\genblk1[3].genblk1[1].pe_1_n_26 ,\genblk1[3].genblk1[1].pe_1_n_27 ,\genblk1[2].genblk1[2].pe_1_n_75 ,\genblk1[3].genblk1[1].pe_1_n_28 }),
        .\buffer_out[12]_i_2__13_0 (\genblk1[3].genblk1[1].pe_1_n_34 ),
        .\buffer_out_reg[0]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_0 ({\genblk1[3].genblk1[1].pe_1_n_31 ,\genblk1[3].genblk1[1].pe_1_n_32 ,\genblk1[2].genblk1[2].pe_1_n_55 }),
        .\buffer_out_reg[15]_1 ({\genblk1[3].genblk1[1].pe_1_n_41 ,\genblk1[3].genblk1[1].pe_1_n_42 ,\genblk1[3].genblk1[1].pe_1_n_43 }),
        .clkA(clkA),
        .in_reg_0(\genblk1[3].genblk1[1].pe_1_n_44 ),
        .\init_d_reg[2] (\init_d_reg[2] ),
        .\out_a_reg[1]_0 (\genblk1[3].genblk1[2].pe_1_n_20 ),
        .\out_a_reg[2]_0 ({\genblk1[3].genblk1[2].pe_1_n_17 ,\genblk1[3].genblk1[2].pe_1_n_18 ,\genblk1[3].genblk1[2].pe_1_n_19 }),
        .\out_a_reg[2]_1 ({\genblk1[3].genblk1[2].pe_1_n_26 ,\genblk1[3].genblk1[2].pe_1_n_27 ,\genblk1[3].genblk1[2].pe_1_n_28 }),
        .\out_a_reg[3]_0 ({\genblk1[3].genblk1[2].pe_1_n_29 ,\genblk1[3].genblk1[2].pe_1_n_30 }),
        .\out_a_reg[4]_0 ({\genblk1[3].genblk1[2].pe_1_n_4 ,\genblk1[3].genblk1[2].pe_1_n_5 }),
        .\out_a_reg[4]_1 (\genblk1[3].genblk1[2].pe_1_n_14 ),
        .\out_a_reg[4]_2 ({\genblk1[3].genblk1[2].pe_1_n_21 ,\genblk1[3].genblk1[2].pe_1_n_22 }),
        .\out_a_reg[4]_3 (\genblk1[3].genblk1[2].pe_1_n_33 ),
        .\out_a_reg[5]_0 (\genblk1[3].genblk1[2].pe_1_n_16 ),
        .\out_a_reg[5]_1 (\genblk1[3].genblk1[2].pe_1_n_23 ),
        .\out_a_reg[5]_2 (\genblk1[3].genblk1[2].pe_1_n_25 ),
        .\out_a_reg[6]_0 (\genblk1[3].genblk1[2].pe_1_n_15 ),
        .\out_a_reg[6]_1 (\genblk1[3].genblk1[2].pe_1_n_24 ),
        .\out_a_reg[6]_2 (\genblk1[3].genblk1[2].pe_1_n_37 ),
        .\out_a_reg[6]_3 (\genblk1[3].genblk1[2].pe_1_n_40 ),
        .\out_a_reg[7]_0 (\genblk1[3].genblk1[2].pe_1_n_34 ),
        .\out_a_reg[7]_1 ({\genblk1[3].genblk1[2].pe_1_n_41 ,\genblk1[3].genblk1[2].pe_1_n_42 ,\genblk1[3].genblk1[2].pe_1_n_43 }),
        .\out_a_reg[7]_2 ({\genblk1[3].genblk1[1].pe_1_n_6 ,\genblk1[3].genblk1[1].pe_1_n_7 ,\genblk1[3].genblk1[1].pe_1_n_8 ,\genblk1[3].genblk1[1].pe_1_n_9 ,\genblk1[3].genblk1[1].pe_1_n_10 ,\genblk1[3].genblk1[1].pe_1_n_11 ,\genblk1[3].genblk1[1].pe_1_n_12 ,\genblk1[3].genblk1[1].pe_1_n_13 }),
        .\out_b_reg[2] ({\genblk1[3].genblk1[2].pe_1_n_35 ,\genblk1[3].genblk1[2].pe_1_n_36 }),
        .\out_b_reg[4] (\genblk1[3].genblk1[2].pe_1_n_0 ),
        .\out_b_reg[4]_0 ({\genblk1[3].genblk1[2].pe_1_n_1 ,\genblk1[3].genblk1[2].pe_1_n_2 }),
        .\out_b_reg[5] ({\genblk1[3].genblk1[2].pe_1_n_38 ,\genblk1[3].genblk1[2].pe_1_n_39 }),
        .\out_b_reg[6] ({\genblk1[3].genblk1[2].pe_1_n_31 ,\genblk1[3].genblk1[2].pe_1_n_32 }),
        .\out_b_reg[7] (\genblk1[3].genblk1[2].pe_1_n_3 ),
        .\out_data_reg[15]_0 ({\genblk1[3].genblk1[2].pe_1_n_45 ,\genblk1[3].genblk1[2].pe_1_n_46 ,\genblk1[3].genblk1[2].pe_1_n_47 ,\genblk1[3].genblk1[2].pe_1_n_48 ,\genblk1[3].genblk1[2].pe_1_n_49 ,\genblk1[3].genblk1[2].pe_1_n_50 ,\genblk1[3].genblk1[2].pe_1_n_51 ,\genblk1[3].genblk1[2].pe_1_n_52 ,\genblk1[3].genblk1[2].pe_1_n_53 ,\genblk1[3].genblk1[2].pe_1_n_54 ,\genblk1[3].genblk1[2].pe_1_n_55 ,\genblk1[3].genblk1[2].pe_1_n_56 ,\genblk1[3].genblk1[2].pe_1_n_57 ,\genblk1[3].genblk1[2].pe_1_n_58 ,\genblk1[3].genblk1[2].pe_1_n_59 ,\genblk1[3].genblk1[2].pe_1_n_60 }),
        .out_valid_reg_0(\genblk1[3].genblk1[2].pe_1_n_44 ));
  pe_14 \genblk1[3].genblk1[3].pe_1 
       (.CO(\genblk1[3].genblk1[3].pe_1_n_0 ),
        .D({\genblk1[3].genblk1[2].pe_1_n_45 ,\genblk1[3].genblk1[2].pe_1_n_46 ,\genblk1[3].genblk1[2].pe_1_n_47 ,\genblk1[3].genblk1[2].pe_1_n_48 ,\genblk1[3].genblk1[2].pe_1_n_49 ,\genblk1[3].genblk1[2].pe_1_n_50 ,\genblk1[3].genblk1[2].pe_1_n_51 ,\genblk1[3].genblk1[2].pe_1_n_52 ,\genblk1[3].genblk1[2].pe_1_n_53 ,\genblk1[3].genblk1[2].pe_1_n_54 ,\genblk1[3].genblk1[2].pe_1_n_55 ,\genblk1[3].genblk1[2].pe_1_n_56 ,\genblk1[3].genblk1[2].pe_1_n_57 ,\genblk1[3].genblk1[2].pe_1_n_58 ,\genblk1[3].genblk1[2].pe_1_n_59 ,\genblk1[3].genblk1[2].pe_1_n_60 }),
        .DI({\genblk1[2].genblk1[3].pe_1_n_30 ,\genblk1[2].genblk1[3].pe_1_n_31 ,\genblk1[3].genblk1[2].pe_1_n_20 }),
        .E(E),
        .O({\genblk1[3].genblk1[3].pe_1_n_1 ,\genblk1[3].genblk1[3].pe_1_n_2 }),
        .Q({\genblk1[3].genblk1[2].pe_1_n_10 ,\genblk1[3].genblk1[2].pe_1_n_11 ,\genblk1[3].genblk1[2].pe_1_n_12 ,\genblk1[3].genblk1[2].pe_1_n_13 }),
        .S({\genblk1[3].genblk1[2].pe_1_n_17 ,\genblk1[3].genblk1[2].pe_1_n_18 ,\genblk1[2].genblk1[3].pe_1_n_32 ,\genblk1[3].genblk1[2].pe_1_n_19 }),
        .buffer_out0__60_carry_0({\genblk1[2].genblk1[3].pe_1_n_15 ,\genblk1[3].genblk1[2].pe_1_n_4 ,\genblk1[2].genblk1[3].pe_1_n_16 ,\genblk1[3].genblk1[2].pe_1_n_5 }),
        .buffer_out0__60_carry_1({\genblk1[2].genblk1[3].pe_1_n_33 ,\genblk1[3].genblk1[2].pe_1_n_35 ,\genblk1[2].genblk1[3].pe_1_n_34 ,\genblk1[3].genblk1[2].pe_1_n_36 }),
        .buffer_out0__60_carry__0_0(\genblk1[2].genblk1[3].pe_1_n_23 ),
        .buffer_out0__60_carry__0_1(\genblk1[2].genblk1[3].pe_1_n_22 ),
        .buffer_out0__60_carry__0_2(\genblk1[2].genblk1[3].pe_1_n_24 ),
        .buffer_out0__60_carry__0_i_10__14_0({\genblk1[2].genblk1[3].pe_1_n_17 ,\genblk1[3].genblk1[2].pe_1_n_15 }),
        .buffer_out0__60_carry__0_i_10__14_1({\genblk1[3].genblk1[2].pe_1_n_37 ,\genblk1[2].genblk1[3].pe_1_n_35 }),
        .buffer_out0__60_carry__0_i_5__14_0({\genblk1[2].genblk1[3].pe_1_n_7 ,\genblk1[2].genblk1[3].pe_1_n_8 }),
        .buffer_out0__60_carry__0_i_7__14_0({\genblk1[2].genblk1[3].pe_1_n_19 ,\genblk1[3].genblk1[2].pe_1_n_21 ,\genblk1[2].genblk1[3].pe_1_n_20 ,\genblk1[3].genblk1[2].pe_1_n_22 }),
        .buffer_out0__60_carry__0_i_7__14_1({\genblk1[2].genblk1[3].pe_1_n_38 ,\genblk1[3].genblk1[2].pe_1_n_38 ,\genblk1[2].genblk1[3].pe_1_n_39 ,\genblk1[3].genblk1[2].pe_1_n_39 }),
        .buffer_out0__60_carry__1_0(\genblk1[2].genblk1[3].pe_1_n_25 ),
        .buffer_out0__60_carry__1_1(\genblk1[2].genblk1[3].pe_1_n_27 ),
        .buffer_out0__60_carry__1_2(\genblk1[3].genblk1[2].pe_1_n_33 ),
        .buffer_out0__60_carry__1_i_3__14({\genblk1[2].genblk1[3].pe_1_n_21 ,\genblk1[3].genblk1[2].pe_1_n_24 }),
        .buffer_out0__60_carry__1_i_3__14_0({\genblk1[3].genblk1[2].pe_1_n_40 ,\genblk1[2].genblk1[3].pe_1_n_40 }),
        .\buffer_out[0]_i_3__14_0 ({\genblk1[3].genblk1[2].pe_1_n_29 ,\genblk1[2].genblk1[3].pe_1_n_36 ,\genblk1[3].genblk1[2].pe_1_n_30 }),
        .\buffer_out[0]_i_3__14_1 ({\genblk1[3].genblk1[2].pe_1_n_26 ,\genblk1[3].genblk1[2].pe_1_n_27 ,\genblk1[2].genblk1[3].pe_1_n_37 ,\genblk1[3].genblk1[2].pe_1_n_28 }),
        .\buffer_out[12]_i_2__14_0 (\genblk1[3].genblk1[2].pe_1_n_34 ),
        .\buffer_out_reg[15]_0 (\buffer_out_reg[15] ),
        .\buffer_out_reg[15]_1 ({\genblk1[3].genblk1[2].pe_1_n_31 ,\genblk1[3].genblk1[2].pe_1_n_32 ,\genblk1[2].genblk1[3].pe_1_n_26 }),
        .\buffer_out_reg[15]_2 ({\genblk1[3].genblk1[2].pe_1_n_41 ,\genblk1[3].genblk1[2].pe_1_n_42 ,\genblk1[3].genblk1[2].pe_1_n_43 }),
        .clkA(clkA),
        .done_multiply(done_multiply),
        .in_reg_0(\genblk1[3].genblk1[2].pe_1_n_44 ),
        .\init_d_reg[3] (\init_d_reg[3] ),
        .mm_rst_n(mm_rst_n),
        .\out_b_reg[7] (\genblk1[3].genblk1[3].pe_1_n_5 ),
        .\out_data_reg[15]_0 (\out_data_reg[15]_2 ),
        .valid_D(valid_D[3]),
        .wr_en_D_bram(wr_en_D_bram[3]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \init_d_reg[0][0] 
       (.C(clkA),
        .CE(E),
        .D(lag),
        .Q(p_2_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \init_d_reg[0][1] 
       (.C(clkA),
        .CE(E),
        .D(p_2_out),
        .Q(init),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \init_d_reg[0][2] 
       (.C(clkA),
        .CE(E),
        .D(init),
        .Q(\init_d_reg[0][2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \init_d_reg[0][3] 
       (.C(clkA),
        .CE(E),
        .D(\init_d_reg[0][2]_0 ),
        .Q(\init_d_reg[0][3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \init_d_reg[1][3] 
       (.C(clkA),
        .CE(E),
        .D(\init_d_reg[0][3]_0 ),
        .Q(\init_d_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \init_d_reg[2][3] 
       (.C(clkA),
        .CE(E),
        .D(\init_d_reg_n_0_[1][3] ),
        .Q(\init_d_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \init_d_reg[3][3] 
       (.C(clkA),
        .CE(E),
        .D(\init_d_reg[2] ),
        .Q(\init_d_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    lag_reg
       (.C(clkA),
        .CE(1'b1),
        .D(control_inst_n_11),
        .Q(lag),
        .R(\buffer_out_reg[15] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
