// Seed: 333416944
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(posedge 1 or id_2) id_1 <= id_1;
  tri1 id_3;
  wire id_4 = id_4 ? id_2 ^ id_3 : 1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_6 = id_7;
  wire id_12;
  assign id_7 = id_5;
endmodule
module module_1 (
    input wor  id_0,
    input tri1 id_1
);
  supply1 id_3;
  reg id_4;
  wire id_5 = id_5;
  module_0(
      id_4, id_5
  );
  wire id_6;
  always @(id_5 or posedge id_6) begin
    if (!1'b0) begin
      fork
        id_3 = id_1;
        id_4 <= 1'b0;
      join
    end else begin
      id_4 <= 1;
    end
    id_4 <= #id_6 1;
  end
endmodule
