

================================================================
== Vivado HLS Report for 'sha256_update'
================================================================
* Date:           Wed Nov 29 19:46:03 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sha256
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_sha256_transform_fu_151  |sha256_transform  |  435|  435|  435|  435|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  3 ~ 439 |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_datalen_0 = alloca i32"   --->   Operation 12 'alloca' 'ctx_datalen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_bitlen_0 = alloca i64"   --->   Operation 13 'alloca' 'ctx_bitlen_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_state_7_0 = alloca i32"   --->   Operation 14 'alloca' 'ctx_state_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_state_6_0 = alloca i32"   --->   Operation 15 'alloca' 'ctx_state_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_state_5_0 = alloca i32"   --->   Operation 16 'alloca' 'ctx_state_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_state_4_0 = alloca i32"   --->   Operation 17 'alloca' 'ctx_state_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_state_3_0 = alloca i32"   --->   Operation 18 'alloca' 'ctx_state_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_state_2_0 = alloca i32"   --->   Operation 19 'alloca' 'ctx_state_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ctx_state_1_0 = alloca i32"   --->   Operation 20 'alloca' 'ctx_state_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ctx_state_0_0 = alloca i32"   --->   Operation 21 'alloca' 'ctx_state_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%len_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %len)" [sha256/main.c:60]   --->   Operation 22 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_offset)" [sha256/main.c:60]   --->   Operation 23 'read' 'data_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i32 %data_offset_read to i64" [sha256/main.c:63]   --->   Operation 24 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %len_read to i32" [sha256/main.c:60]   --->   Operation 25 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i8* %data, i64 %sext_ln63" [sha256/main.c:63]   --->   Operation 26 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)" [sha256/main.c:63]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "store i32 1779033703, i32* %ctx_state_0_0" [sha256/main.c:61]   --->   Operation 28 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "store i32 -1150833019, i32* %ctx_state_1_0" [sha256/main.c:61]   --->   Operation 29 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "store i32 1013904242, i32* %ctx_state_2_0" [sha256/main.c:61]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "store i32 -1521486534, i32* %ctx_state_3_0" [sha256/main.c:61]   --->   Operation 31 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 1359893119, i32* %ctx_state_4_0" [sha256/main.c:61]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "store i32 -1694144372, i32* %ctx_state_5_0" [sha256/main.c:61]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 528734635, i32* %ctx_state_6_0" [sha256/main.c:61]   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 1541459225, i32* %ctx_state_7_0" [sha256/main.c:61]   --->   Operation 35 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i64 0, i64* %ctx_bitlen_0" [sha256/main.c:61]   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "store i32 0, i32* %ctx_datalen_0" [sha256/main.c:61]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 38 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)" [sha256/main.c:63]   --->   Operation 38 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 39 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)" [sha256/main.c:63]   --->   Operation 39 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 40 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)" [sha256/main.c:63]   --->   Operation 40 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 41 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)" [sha256/main.c:63]   --->   Operation 41 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 42 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)" [sha256/main.c:63]   --->   Operation 42 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 5, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %data_addr, i32 %trunc_ln60)" [sha256/main.c:63]   --->   Operation 44 'readreq' 'p_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 45 [1/1] (1.76ns)   --->   "br label %._crit_edge" [sha256/main.c:61]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%i_0 = phi i64 [ 0, %0 ], [ %i, %._crit_edge.backedge ]"   --->   Operation 46 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (2.77ns)   --->   "%icmp_ln61 = icmp eq i64 %i_0, %len_read" [sha256/main.c:61]   --->   Operation 47 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (3.52ns)   --->   "%i = add i64 %i_0, 1" [sha256/main.c:61]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %3, label %1" [sha256/main.c:61]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (8.75ns)   --->   "%data_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %data_addr)" [sha256/main.c:63]   --->   Operation 50 'read' 'data_addr_read' <Predicate = (!icmp_ln61)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_datalen_0_load_1 = load i32* %ctx_datalen_0" [sha256/main.c:71]   --->   Operation 51 'load' 'ctx_datalen_0_load_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_load_1 = load i64* %ctx_bitlen_0" [sha256/main.c:71]   --->   Operation 52 'load' 'ctx_bitlen_0_load_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%ctx_state_7_0_load = load i32* %ctx_state_7_0" [sha256/main.c:71]   --->   Operation 53 'load' 'ctx_state_7_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%ctx_state_6_0_load = load i32* %ctx_state_6_0" [sha256/main.c:71]   --->   Operation 54 'load' 'ctx_state_6_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%ctx_state_5_0_load = load i32* %ctx_state_5_0" [sha256/main.c:71]   --->   Operation 55 'load' 'ctx_state_5_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%ctx_state_4_0_load = load i32* %ctx_state_4_0" [sha256/main.c:71]   --->   Operation 56 'load' 'ctx_state_4_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%ctx_state_3_0_load = load i32* %ctx_state_3_0" [sha256/main.c:71]   --->   Operation 57 'load' 'ctx_state_3_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%ctx_state_2_0_load = load i32* %ctx_state_2_0" [sha256/main.c:71]   --->   Operation 58 'load' 'ctx_state_2_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_state_1_0_load = load i32* %ctx_state_1_0" [sha256/main.c:71]   --->   Operation 59 'load' 'ctx_state_1_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%ctx_state_0_0_load = load i32* %ctx_state_0_0" [sha256/main.c:71]   --->   Operation 60 'load' 'ctx_state_0_0_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %ctx_datalen_0_load_1, 0" [sha256/main.c:71]   --->   Operation 61 'insertvalue' 'mrv_s' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i64 %ctx_bitlen_0_load_1, 1" [sha256/main.c:71]   --->   Operation 62 'insertvalue' 'mrv_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %ctx_state_0_0_load, 2" [sha256/main.c:71]   --->   Operation 63 'insertvalue' 'mrv_2' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %ctx_state_1_0_load, 3" [sha256/main.c:71]   --->   Operation 64 'insertvalue' 'mrv_3' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %ctx_state_2_0_load, 4" [sha256/main.c:71]   --->   Operation 65 'insertvalue' 'mrv_4' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %ctx_state_3_0_load, 5" [sha256/main.c:71]   --->   Operation 66 'insertvalue' 'mrv_5' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %ctx_state_4_0_load, 6" [sha256/main.c:71]   --->   Operation 67 'insertvalue' 'mrv_6' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %ctx_state_5_0_load, 7" [sha256/main.c:71]   --->   Operation 68 'insertvalue' 'mrv_7' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %ctx_state_6_0_load, 8" [sha256/main.c:71]   --->   Operation 69 'insertvalue' 'mrv_8' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %ctx_state_7_0_load, 9" [sha256/main.c:71]   --->   Operation 70 'insertvalue' 'mrv_9' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "ret { i32, i64, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9" [sha256/main.c:71]   --->   Operation 71 'ret' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.02>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%ctx_datalen_0_load = load i32* %ctx_datalen_0" [sha256/main.c:64]   --->   Operation 72 'load' 'ctx_datalen_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %ctx_datalen_0_load to i64" [sha256/main.c:63]   --->   Operation 73 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln63" [sha256/main.c:63]   --->   Operation 74 'getelementptr' 'ctx_data_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (2.32ns)   --->   "store i8 %data_addr_read, i8* %ctx_data_addr, align 1" [sha256/main.c:63]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln64 = add i32 %ctx_datalen_0_load, 1" [sha256/main.c:64]   --->   Operation 76 'add' 'add_ln64' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln65 = icmp eq i32 %add_ln64, 64" [sha256/main.c:65]   --->   Operation 77 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %2, label %.._crit_edge.backedge_crit_edge" [sha256/main.c:65]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (1.76ns)   --->   "store i32 %add_ln64, i32* %ctx_datalen_0" [sha256/main.c:65]   --->   Operation 79 'store' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [sha256/main.c:65]   --->   Operation 80 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%ctx_state_7_0_load_1 = load i32* %ctx_state_7_0" [sha256/main.c:66]   --->   Operation 81 'load' 'ctx_state_7_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%ctx_state_6_0_load_1 = load i32* %ctx_state_6_0" [sha256/main.c:66]   --->   Operation 82 'load' 'ctx_state_6_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%ctx_state_5_0_load_1 = load i32* %ctx_state_5_0" [sha256/main.c:66]   --->   Operation 83 'load' 'ctx_state_5_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%ctx_state_4_0_load_1 = load i32* %ctx_state_4_0" [sha256/main.c:66]   --->   Operation 84 'load' 'ctx_state_4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%ctx_state_3_0_load_1 = load i32* %ctx_state_3_0" [sha256/main.c:66]   --->   Operation 85 'load' 'ctx_state_3_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%ctx_state_2_0_load_1 = load i32* %ctx_state_2_0" [sha256/main.c:66]   --->   Operation 86 'load' 'ctx_state_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%ctx_state_1_0_load_1 = load i32* %ctx_state_1_0" [sha256/main.c:66]   --->   Operation 87 'load' 'ctx_state_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%ctx_state_0_0_load_1 = load i32* %ctx_state_0_0" [sha256/main.c:66]   --->   Operation 88 'load' 'ctx_state_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [64 x i8]* %ctx_data)" [sha256/main.c:66]   --->   Operation 89 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 90 [1/1] (1.76ns)   --->   "store i32 0, i32* %ctx_datalen_0" [sha256/main.c:69]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_load = load i64* %ctx_bitlen_0" [sha256/main.c:67]   --->   Operation 91 'load' 'ctx_bitlen_0_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 92 [1/2] (2.55ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0_load_1, i32 %ctx_state_1_0_load_1, i32 %ctx_state_2_0_load_1, i32 %ctx_state_3_0_load_1, i32 %ctx_state_4_0_load_1, i32 %ctx_state_5_0_load_1, i32 %ctx_state_6_0_load_1, i32 %ctx_state_7_0_load_1, [64 x i8]* %ctx_data)" [sha256/main.c:66]   --->   Operation 92 'call' 'call_ret' <Predicate = (icmp_ln65)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [sha256/main.c:66]   --->   Operation 93 'extractvalue' 'ctx_state_0_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [sha256/main.c:66]   --->   Operation 94 'extractvalue' 'ctx_state_1_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [sha256/main.c:66]   --->   Operation 95 'extractvalue' 'ctx_state_2_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [sha256/main.c:66]   --->   Operation 96 'extractvalue' 'ctx_state_3_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [sha256/main.c:66]   --->   Operation 97 'extractvalue' 'ctx_state_4_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [sha256/main.c:66]   --->   Operation 98 'extractvalue' 'ctx_state_5_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [sha256/main.c:66]   --->   Operation 99 'extractvalue' 'ctx_state_6_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [sha256/main.c:66]   --->   Operation 100 'extractvalue' 'ctx_state_7_ret' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln67 = add i64 %ctx_bitlen_0_load, 512" [sha256/main.c:67]   --->   Operation 101 'add' 'add_ln67' <Predicate = (icmp_ln65)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (1.76ns)   --->   "store i32 %ctx_state_0_ret, i32* %ctx_state_0_0" [sha256/main.c:69]   --->   Operation 102 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 103 [1/1] (1.76ns)   --->   "store i32 %ctx_state_1_ret, i32* %ctx_state_1_0" [sha256/main.c:69]   --->   Operation 103 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 104 [1/1] (1.76ns)   --->   "store i32 %ctx_state_2_ret, i32* %ctx_state_2_0" [sha256/main.c:69]   --->   Operation 104 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 105 [1/1] (1.76ns)   --->   "store i32 %ctx_state_3_ret, i32* %ctx_state_3_0" [sha256/main.c:69]   --->   Operation 105 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 106 [1/1] (1.76ns)   --->   "store i32 %ctx_state_4_ret, i32* %ctx_state_4_0" [sha256/main.c:69]   --->   Operation 106 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 107 [1/1] (1.76ns)   --->   "store i32 %ctx_state_5_ret, i32* %ctx_state_5_0" [sha256/main.c:69]   --->   Operation 107 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 108 [1/1] (1.76ns)   --->   "store i32 %ctx_state_6_ret, i32* %ctx_state_6_0" [sha256/main.c:69]   --->   Operation 108 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 109 [1/1] (1.76ns)   --->   "store i32 %ctx_state_7_ret, i32* %ctx_state_7_0" [sha256/main.c:69]   --->   Operation 109 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 110 [1/1] (1.76ns)   --->   "store i64 %add_ln67, i64* %ctx_bitlen_0" [sha256/main.c:69]   --->   Operation 110 'store' <Predicate = (icmp_ln65)> <Delay = 1.76>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [sha256/main.c:69]   --->   Operation 111 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_datalen_0        (alloca       ) [ 011111111111]
ctx_bitlen_0         (alloca       ) [ 011111111111]
ctx_state_7_0        (alloca       ) [ 011111111111]
ctx_state_6_0        (alloca       ) [ 011111111111]
ctx_state_5_0        (alloca       ) [ 011111111111]
ctx_state_4_0        (alloca       ) [ 011111111111]
ctx_state_3_0        (alloca       ) [ 011111111111]
ctx_state_2_0        (alloca       ) [ 011111111111]
ctx_state_1_0        (alloca       ) [ 011111111111]
ctx_state_0_0        (alloca       ) [ 011111111111]
len_read             (read         ) [ 001111111111]
data_offset_read     (read         ) [ 000000000000]
sext_ln63            (sext         ) [ 000000000000]
trunc_ln60           (trunc        ) [ 001111110000]
data_addr            (getelementptr) [ 001111111111]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
store_ln61           (store        ) [ 000000000000]
specinterface_ln0    (specinterface) [ 000000000000]
p_rd_req             (readreq      ) [ 000000000000]
br_ln61              (br           ) [ 000000011111]
i_0                  (phi          ) [ 000000001000]
icmp_ln61            (icmp         ) [ 000000001111]
i                    (add          ) [ 000000011111]
br_ln61              (br           ) [ 000000000000]
data_addr_read       (read         ) [ 000000000100]
ctx_datalen_0_load_1 (load         ) [ 000000000000]
ctx_bitlen_0_load_1  (load         ) [ 000000000000]
ctx_state_7_0_load   (load         ) [ 000000000000]
ctx_state_6_0_load   (load         ) [ 000000000000]
ctx_state_5_0_load   (load         ) [ 000000000000]
ctx_state_4_0_load   (load         ) [ 000000000000]
ctx_state_3_0_load   (load         ) [ 000000000000]
ctx_state_2_0_load   (load         ) [ 000000000000]
ctx_state_1_0_load   (load         ) [ 000000000000]
ctx_state_0_0_load   (load         ) [ 000000000000]
mrv_s                (insertvalue  ) [ 000000000000]
mrv_1                (insertvalue  ) [ 000000000000]
mrv_2                (insertvalue  ) [ 000000000000]
mrv_3                (insertvalue  ) [ 000000000000]
mrv_4                (insertvalue  ) [ 000000000000]
mrv_5                (insertvalue  ) [ 000000000000]
mrv_6                (insertvalue  ) [ 000000000000]
mrv_7                (insertvalue  ) [ 000000000000]
mrv_8                (insertvalue  ) [ 000000000000]
mrv_9                (insertvalue  ) [ 000000000000]
ret_ln71             (ret          ) [ 000000000000]
ctx_datalen_0_load   (load         ) [ 000000000000]
zext_ln63            (zext         ) [ 000000000000]
ctx_data_addr        (getelementptr) [ 000000000000]
store_ln63           (store        ) [ 000000000000]
add_ln64             (add          ) [ 000000000000]
icmp_ln65            (icmp         ) [ 000000001111]
br_ln65              (br           ) [ 000000000000]
store_ln65           (store        ) [ 000000000000]
br_ln65              (br           ) [ 000000000000]
ctx_state_7_0_load_1 (load         ) [ 000000001101]
ctx_state_6_0_load_1 (load         ) [ 000000001101]
ctx_state_5_0_load_1 (load         ) [ 000000001101]
ctx_state_4_0_load_1 (load         ) [ 000000001101]
ctx_state_3_0_load_1 (load         ) [ 000000001101]
ctx_state_2_0_load_1 (load         ) [ 000000001101]
ctx_state_1_0_load_1 (load         ) [ 000000001101]
ctx_state_0_0_load_1 (load         ) [ 000000001101]
store_ln69           (store        ) [ 000000000000]
ctx_bitlen_0_load    (load         ) [ 000000000000]
call_ret             (call         ) [ 000000000000]
ctx_state_0_ret      (extractvalue ) [ 000000000000]
ctx_state_1_ret      (extractvalue ) [ 000000000000]
ctx_state_2_ret      (extractvalue ) [ 000000000000]
ctx_state_3_ret      (extractvalue ) [ 000000000000]
ctx_state_4_ret      (extractvalue ) [ 000000000000]
ctx_state_5_ret      (extractvalue ) [ 000000000000]
ctx_state_6_ret      (extractvalue ) [ 000000000000]
ctx_state_7_ret      (extractvalue ) [ 000000000000]
add_ln67             (add          ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
store_ln69           (store        ) [ 000000000000]
br_ln69              (br           ) [ 000000000000]
br_ln0               (br           ) [ 000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_transform"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="ctx_datalen_0_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_datalen_0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ctx_bitlen_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ctx_state_7_0_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_7_0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ctx_state_6_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_6_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ctx_state_5_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_5_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ctx_state_4_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_4_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ctx_state_3_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_3_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ctx_state_2_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_2_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ctx_state_1_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_1_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ctx_state_0_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_0_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="len_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_offset_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_offset_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_addr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="7"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_read/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="ctx_data_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln63_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="1"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/9 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_sha256_transform_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="256" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="0" index="3" bw="32" slack="0"/>
<pin id="156" dir="0" index="4" bw="32" slack="0"/>
<pin id="157" dir="0" index="5" bw="32" slack="0"/>
<pin id="158" dir="0" index="6" bw="32" slack="0"/>
<pin id="159" dir="0" index="7" bw="32" slack="0"/>
<pin id="160" dir="0" index="8" bw="32" slack="0"/>
<pin id="161" dir="0" index="9" bw="8" slack="0"/>
<pin id="162" dir="0" index="10" bw="32" slack="0"/>
<pin id="163" dir="1" index="11" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 store_ln69/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="7"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_datalen_0_load_1/8 ctx_datalen_0_load/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="7"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_0_load_1/8 ctx_bitlen_0_load/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="7"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_7_0_load/8 ctx_state_7_0_load_1/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="7"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_6_0_load/8 ctx_state_6_0_load_1/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="7"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_5_0_load/8 ctx_state_5_0_load_1/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="7"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_4_0_load/8 ctx_state_4_0_load_1/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="7"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_3_0_load/8 ctx_state_3_0_load_1/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="7"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_2_0_load/8 ctx_state_2_0_load_1/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="7"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_1_0_load/8 ctx_state_1_0_load_1/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="7"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_0_0_load/8 ctx_state_0_0_load_1/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln63_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln60_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="data_addr_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln61_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln61_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln61_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln61_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln61_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln61_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln61_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="30" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln61_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln61_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln61_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="7"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mrv_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="352" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mrv_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="352" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mrv_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="352" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mrv_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="352" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mrv_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="352" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mrv_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="352" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mrv_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="352" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mrv_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="352" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mrv_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="352" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mrv_9_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="352" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="352" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/8 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln63_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln64_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln65_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln65_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="8"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="ctx_state_0_ret_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="256" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_0_ret/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="ctx_state_1_ret_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="256" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_1_ret/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="ctx_state_2_ret_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="256" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_2_ret/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ctx_state_3_ret_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="256" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_3_ret/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="ctx_state_4_ret_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="256" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_4_ret/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="ctx_state_5_ret_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="256" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_5_ret/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ctx_state_6_ret_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="256" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_6_ret/11 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ctx_state_7_ret_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="256" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_7_ret/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln67_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="0"/>
<pin id="399" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln69_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="10"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln69_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="10"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln69_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="10"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln69_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="10"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln69_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="10"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln69_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="10"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln69_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="10"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln69_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="10"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln69_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="10"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/11 "/>
</bind>
</comp>

<comp id="447" class="1005" name="ctx_datalen_0_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_datalen_0 "/>
</bind>
</comp>

<comp id="454" class="1005" name="ctx_bitlen_0_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="ctx_bitlen_0 "/>
</bind>
</comp>

<comp id="461" class="1005" name="ctx_state_7_0_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_7_0 "/>
</bind>
</comp>

<comp id="468" class="1005" name="ctx_state_6_0_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_6_0 "/>
</bind>
</comp>

<comp id="475" class="1005" name="ctx_state_5_0_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_5_0 "/>
</bind>
</comp>

<comp id="482" class="1005" name="ctx_state_4_0_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_4_0 "/>
</bind>
</comp>

<comp id="489" class="1005" name="ctx_state_3_0_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_3_0 "/>
</bind>
</comp>

<comp id="496" class="1005" name="ctx_state_2_0_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_2_0 "/>
</bind>
</comp>

<comp id="503" class="1005" name="ctx_state_1_0_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_1_0 "/>
</bind>
</comp>

<comp id="510" class="1005" name="ctx_state_0_0_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_0_0 "/>
</bind>
</comp>

<comp id="517" class="1005" name="len_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="7"/>
<pin id="519" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="len_read "/>
</bind>
</comp>

<comp id="522" class="1005" name="trunc_ln60_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="527" class="1005" name="data_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="i_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="541" class="1005" name="data_addr_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_read "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln65_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="550" class="1005" name="ctx_state_7_0_load_1_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_7_0_load_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="ctx_state_6_0_load_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_6_0_load_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="ctx_state_5_0_load_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_5_0_load_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="ctx_state_4_0_load_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_4_0_load_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="ctx_state_3_0_load_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_3_0_load_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="ctx_state_2_0_load_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_2_0_load_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="ctx_state_1_0_load_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_1_0_load_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="ctx_state_0_0_load_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_0_0_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="151" pin=9"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="151" pin=10"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="151" pin=8"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="151" pin=7"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="151" pin=6"/></net>

<net id="193"><net_src comp="190" pin="1"/><net_sink comp="151" pin=5"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="213"><net_src comp="110" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="104" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="210" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="219" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="144" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="144" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="172" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="175" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="206" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="202" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="198" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="194" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="190" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="186" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="182" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="178" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="172" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="351"><net_src comp="172" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="151" pin="11"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="151" pin="11"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="151" pin="11"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="151" pin="11"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="151" pin="11"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="151" pin="11"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="151" pin="11"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="151" pin="11"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="175" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="364" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="368" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="372" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="376" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="380" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="384" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="388" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="392" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="396" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="64" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="457"><net_src comp="68" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="464"><net_src comp="72" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="471"><net_src comp="76" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="478"><net_src comp="80" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="485"><net_src comp="84" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="492"><net_src comp="88" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="499"><net_src comp="92" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="506"><net_src comp="96" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="513"><net_src comp="100" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="520"><net_src comp="104" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="525"><net_src comp="214" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="530"><net_src comp="219" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="539"><net_src comp="276" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="544"><net_src comp="122" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="549"><net_src comp="353" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="178" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="151" pin=8"/></net>

<net id="558"><net_src comp="182" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="151" pin=7"/></net>

<net id="563"><net_src comp="186" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="151" pin=6"/></net>

<net id="568"><net_src comp="190" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="151" pin=5"/></net>

<net id="573"><net_src comp="194" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="578"><net_src comp="198" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="583"><net_src comp="202" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="588"><net_src comp="206" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="151" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_data | {9 }
 - Input state : 
	Port: sha256_update : ctx_data | {10 11 }
	Port: sha256_update : data | {1 2 3 4 5 6 7 8 }
	Port: sha256_update : data_offset | {1 }
	Port: sha256_update : len | {1 }
	Port: sha256_update : k | {10 11 }
  - Chain level:
	State 1
		data_addr : 1
		p_rd_req : 2
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
		store_ln61 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln61 : 1
		i : 1
		br_ln61 : 2
		mrv_s : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		ret_ln71 : 11
	State 9
		zext_ln63 : 1
		ctx_data_addr : 2
		store_ln63 : 3
		add_ln64 : 1
		icmp_ln65 : 2
		br_ln65 : 3
		store_ln65 : 2
	State 10
		call_ret : 1
	State 11
		ctx_state_0_ret : 1
		ctx_state_1_ret : 1
		ctx_state_2_ret : 1
		ctx_state_3_ret : 1
		ctx_state_4_ret : 1
		ctx_state_5_ret : 1
		ctx_state_6_ret : 1
		ctx_state_7_ret : 1
		add_ln67 : 1
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2
		store_ln69 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_sha256_transform_fu_151 |    2    | 12.9109 |   902   |   1445  |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |           i_fu_276           |    0    |    0    |    0    |    71   |    0    |
|    add   |        add_ln64_fu_347       |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln67_fu_396       |    0    |    0    |    0    |    71   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   icmp   |       icmp_ln61_fu_271       |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln65_fu_353       |    0    |    0    |    0    |    18   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |     len_read_read_fu_104     |    0    |    0    |    0    |    0    |    0    |
|   read   | data_offset_read_read_fu_110 |    0    |    0    |    0    |    0    |    0    |
|          |  data_addr_read_read_fu_122  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|  readreq |      grp_readreq_fu_116      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   sext   |       sext_ln63_fu_210       |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   trunc  |       trunc_ln60_fu_214      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         mrv_s_fu_282         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_1_fu_288         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_2_fu_294         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_3_fu_300         |    0    |    0    |    0    |    0    |    0    |
|insertvalue|         mrv_4_fu_306         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_5_fu_312         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_6_fu_318         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_7_fu_324         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_8_fu_330         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_9_fu_336         |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   zext   |       zext_ln63_fu_342       |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |    ctx_state_0_ret_fu_364    |    0    |    0    |    0    |    0    |    0    |
|          |    ctx_state_1_ret_fu_368    |    0    |    0    |    0    |    0    |    0    |
|          |    ctx_state_2_ret_fu_372    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|    ctx_state_3_ret_fu_376    |    0    |    0    |    0    |    0    |    0    |
|          |    ctx_state_4_ret_fu_380    |    0    |    0    |    0    |    0    |    0    |
|          |    ctx_state_5_ret_fu_384    |    0    |    0    |    0    |    0    |    0    |
|          |    ctx_state_6_ret_fu_388    |    0    |    0    |    0    |    0    |    0    |
|          |    ctx_state_7_ret_fu_392    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    2    | 12.9109 |   902   |   1673  |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    ctx_bitlen_0_reg_454    |   64   |
|    ctx_datalen_0_reg_447   |   32   |
|ctx_state_0_0_load_1_reg_585|   32   |
|    ctx_state_0_0_reg_510   |   32   |
|ctx_state_1_0_load_1_reg_580|   32   |
|    ctx_state_1_0_reg_503   |   32   |
|ctx_state_2_0_load_1_reg_575|   32   |
|    ctx_state_2_0_reg_496   |   32   |
|ctx_state_3_0_load_1_reg_570|   32   |
|    ctx_state_3_0_reg_489   |   32   |
|ctx_state_4_0_load_1_reg_565|   32   |
|    ctx_state_4_0_reg_482   |   32   |
|ctx_state_5_0_load_1_reg_560|   32   |
|    ctx_state_5_0_reg_475   |   32   |
|ctx_state_6_0_load_1_reg_555|   32   |
|    ctx_state_6_0_reg_468   |   32   |
|ctx_state_7_0_load_1_reg_550|   32   |
|    ctx_state_7_0_reg_461   |   32   |
|   data_addr_read_reg_541   |    8   |
|      data_addr_reg_527     |    8   |
|         i_0_reg_140        |   64   |
|          i_reg_536         |   64   |
|      icmp_ln65_reg_546     |    1   |
|      len_read_reg_517      |   64   |
|     trunc_ln60_reg_522     |   32   |
+----------------------------+--------+
|            Total           |   849  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_readreq_fu_116     |  p1  |   2  |   8  |   16   ||    9    |
|      grp_readreq_fu_116     |  p2  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p2  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p3  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p4  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p5  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p6  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p7  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_151 |  p8  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   592  ||  17.69  ||    90   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   12   |   902  |  1673  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |    -   |
|  Register |    -   |    -   |   849  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   30   |  1751  |  1763  |    0   |
+-----------+--------+--------+--------+--------+--------+
