;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	SUB #200, 98
	MOV -7, <-20
	SUB -7, <-20
	SLT 0, <100
	SUB #200, 98
	SUB -20, 9
	DJN -9, @-70
	SUB @121, 106
	SUB <129, 103
	SUB <129, 103
	ADD 130, 9
	SUB @-127, 100
	JMZ 130, 9
	SLT 0, 0
	SUB @121, 103
	ADD 3, @29
	JMP 130, 9
	JMN 0, 10
	ADD 10, 0
	SUB -1, <-20
	JMN 0, 10
	ADD #0, 0
	ADD 10, 0
	SUB -0, 9
	SUB 0, 10
	SUB #0, 90
	SLT 0, 0
	SUB #0, 10
	SUB -1, <-20
	SLT 0, 0
	SUB @0, @2
	SUB 0, 10
	ADD 210, 60
	SUB 3, @29
	ADD 210, 60
	SUB @121, 100
	SUB -1, <-20
	SUB 12, @10
	ADD 210, 60
	ADD 210, 60
	SUB @121, 100
	JMP @72, #200
	JMP @72, #200
	CMP -207, <-120
	SUB #0, 10
	SUB #0, 10
