Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stream_processor_2_behav xil_defaultlib.tb_stream_processor_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'switch_select' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:165]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'switch_select' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:184]
WARNING: [VRFC 10-3823] variable 'm_axis_tlast' might have multiple concurrent drivers [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv:67]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sim_1/imports/new/stream_processor_tb.sv" Line 3. Module tb_stream_processor_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv" Line 4. Module stream_processor_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/sync_fifo.sv" Line 1. Module sync_fifo(WIDTH=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/sync_fifo.sv" Line 1. Module sync_fifo(WIDTH=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv" Line 22. Module non_inter_machine has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv" Line 22. Module non_inter_machine has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/inter_machine.sv" Line 24. Module inter_machine has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sim_1/imports/new/stream_processor_tb.sv" Line 3. Module tb_stream_processor_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv" Line 4. Module stream_processor_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/sync_fifo.sv" Line 1. Module sync_fifo(WIDTH=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/sync_fifo.sv" Line 1. Module sync_fifo(WIDTH=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv" Line 22. Module non_inter_machine has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv" Line 22. Module non_inter_machine has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/inter_machine.sv" Line 24. Module inter_machine has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/expriment/new/axi_stream_machine/my_assignment.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.all_pkg
Compiling module xil_defaultlib.sync_fifo(WIDTH=25)
Compiling module xil_defaultlib.non_inter_machine
Compiling module xil_defaultlib.inter_machine
Compiling module xil_defaultlib.stream_processor_default
Compiling module xil_defaultlib.tb_stream_processor_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_stream_processor_2_behav
