 
****************************************
Report : qor
Design : Conv
Version: S-2021.06-SP5-4
Date   : Fri Feb 21 05:05:20 2025
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          4.92
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.02
  Critical Path Slack:           7.98
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          9.22
  Critical Path Slack:           0.65
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       4356
  Hierarchical Port Count:     320681
  Leaf Cell Count:             317826
  Buf/Inv Cell Count:           75936
  Buf Cell Count:               47146
  Inv Cell Count:               28790
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    247925
  Sequential Cell Count:        69901
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  1566899.008922
  Noncombinational Area:
                       1738019.395996
  Buf/Inv Area:         323963.196661
  Total Buffer Area:        214717.17
  Total Inverter Area:      109246.02
  Macro/Black Box Area:
                      61170225.000000
  Net Area:                  0.000000
  Net XLength        :     6215917.00
  Net YLength        :     6878388.00
  -----------------------------------
  Cell Area:          64475143.404918
  Design Area:        64475143.404918
  Net Length        :     13094305.00


  Design Rules
  -----------------------------------
  Total Number of Nets:        335397
  Nets With Violations:          4005
  Max Trans Violations:          4005
  Max Cap Violations:              10
  -----------------------------------


  Hostname: iron-09

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   28.44
  Logic Optimization:               2879.78
  Mapping Optimization:            82173.48
  -----------------------------------------
  Overall Compile Time:            86812.26
  Overall Compile Wall Clock Time: 23184.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
