<profile>

<section name = "Vitis HLS Report for 'Mat2Axi'" level="0">
<item name = "Date">Wed Mar 20 05:12:21 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15, 2073608, 0.150 us, 20.736 ms, 13, 2073608, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="addrbound_U0">addrbound, 3, 3, 30.000 ns, 30.000 ns, 3, 3, no</column>
<column name="Mat2AxiStream_U0">Mat2AxiStream, 9, 2073608, 90.000 ns, 20.736 ms, 9, 2073608, dataflow</column>
<column name="entry_proc4_U0">entry_proc4, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="Mat2Axi_Block_entry24_proc_U0">Mat2Axi_Block_entry24_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="AxiStream2Axi_U0">AxiStream2Axi, 12, 32411, 0.120 us, 0.324 ms, 12, 32411, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16, -</column>
<column name="FIFO">-, -, 396, 272, -</column>
<column name="Instance">-, 2, 2322, 8899, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 2, 17, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AxiStream2Axi_U0">AxiStream2Axi, 0, 0, 602, 352, 0</column>
<column name="Mat2AxiStream_U0">Mat2AxiStream, 0, 1, 1663, 8430, 0</column>
<column name="Mat2Axi_Block_entry24_proc_U0">Mat2Axi_Block_entry24_proc, 0, 0, 18, 20, 0</column>
<column name="addrbound_U0">addrbound, 0, 1, 37, 77, 0</column>
<column name="entry_proc4_U0">entry_proc4, 0, 0, 2, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="axibound_U">0, 99, 0, -, 2, 16, 32</column>
<column name="dout_c_U">0, 99, 0, -, 4, 64, 256</column>
<column name="ldata_U">0, 99, 0, -, 2, 512, 1024</column>
<column name="p_channel_U">0, 99, 0, -, 2, 16, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Mat2AxiStream_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="addrbound_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc4_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Mat2AxiStream_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_addrbound_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc4_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Mat2AxiStream_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_addrbound_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc4_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Mat2AxiStream_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_addrbound_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc4_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="imgOutput0_data_dout">in, 8, ap_fifo, imgOutput0_data, pointer</column>
<column name="imgOutput0_data_empty_n">in, 1, ap_fifo, imgOutput0_data, pointer</column>
<column name="imgOutput0_data_read">out, 1, ap_fifo, imgOutput0_data, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 512, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RFIFONUM">in, 9, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="dout">in, 64, ap_none, dout, scalar</column>
<column name="dout_ap_vld">in, 1, ap_none, dout, scalar</column>
<column name="rows">in, 16, ap_none, rows, scalar</column>
<column name="rows_ap_vld">in, 1, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="cols_ap_vld">in, 1, ap_none, cols, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
</table>
</item>
</section>
</profile>
