// Seed: 1599373394
module module_0;
  wire id_1;
  ;
  assign module_2.id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  logic [7:0][-1 'b0 : (  {  id_4  }  )] id_5;
  assign id_5[1] = id_4;
  logic id_6;
  ;
  generate
    always id_6 = -1'b0;
  endgenerate
endmodule
module module_2 (
    output wand id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri id_3,
    input tri id_4,
    input supply1 void id_5,
    output wire id_6,
    output tri0 id_7,
    output supply0 id_8
);
  assign id_8 = id_4;
  module_0 modCall_1 ();
endmodule
