{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668469901336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668469901339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:51:41 2022 " "Processing started: Mon Nov 14 18:51:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668469901339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469901339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dldFinal -c dldFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off dldFinal -c dldFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469901339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668469902003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668469902003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF0 " "Found entity 1: DFF0" {  } { { "DFlipflop.v" "" { Text "D:/dldFinalQuartus/DFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469908613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "Clk_divider.v" "" { Text "D:/dldFinalQuartus/Clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469908618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file onedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneDisplay " "Found entity 1: oneDisplay" {  } { { "oneDisplay.v" "" { Text "D:/dldFinalQuartus/oneDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469908623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668469908627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668469908627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668469908632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d BCDtoSevenSegment.v(3) " "Verilog HDL Declaration information at BCDtoSevenSegment.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668469908632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "BCDtoSevenSegment.v" "" { Text "D:/dldFinalQuartus/BCDtoSevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469908637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "D:/dldFinalQuartus/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469908641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitripplecarry.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitripplecarry.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitRippleCarry " "Found entity 1: fourBitRippleCarry" {  } { { "fourBitRippleCarry.v" "" { Text "D:/dldFinalQuartus/fourBitRippleCarry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469908645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod10count.v 2 2 " "Found 2 design units, including 2 entities, in source file mod10count.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod10Count " "Found entity 1: mod10Count" {  } { { "mod10Count.v" "" { Text "D:/dldFinalQuartus/mod10Count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908650 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourByDFF " "Found entity 2: fourByDFF" {  } { { "mod10Count.v" "" { Text "D:/dldFinalQuartus/mod10Count.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469908650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469908650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oneDisplay " "Elaborating entity \"oneDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668469908919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:G1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:G1\"" {  } { { "oneDisplay.v" "G1" { Text "D:/dldFinalQuartus/oneDisplay.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469908921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF0 clk_divider:G1\|DFF0:dff_inst0 " "Elaborating entity \"DFF0\" for hierarchy \"clk_divider:G1\|DFF0:dff_inst0\"" {  } { { "clk_divider.v" "dff_inst0" { Text "D:/dldFinalQuartus/clk_divider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469908938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod10Count mod10Count:G2 " "Elaborating entity \"mod10Count\" for hierarchy \"mod10Count:G2\"" {  } { { "oneDisplay.v" "G2" { Text "D:/dldFinalQuartus/oneDisplay.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469908943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod10Count.v(19) " "Verilog HDL assignment warning at mod10Count.v(19): truncated value with size 32 to match size of target (1)" {  } { { "mod10Count.v" "" { Text "D:/dldFinalQuartus/mod10Count.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668469908943 "|oneDisplay|mod10Count:G2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourByDFF mod10Count:G2\|fourByDFF:D1 " "Elaborating entity \"fourByDFF\" for hierarchy \"mod10Count:G2\|fourByDFF:D1\"" {  } { { "mod10Count.v" "D1" { Text "D:/dldFinalQuartus/mod10Count.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469909023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRippleCarry mod10Count:G2\|fourBitRippleCarry:G2 " "Elaborating entity \"fourBitRippleCarry\" for hierarchy \"mod10Count:G2\|fourBitRippleCarry:G2\"" {  } { { "mod10Count.v" "G2" { Text "D:/dldFinalQuartus/mod10Count.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469909063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder mod10Count:G2\|fourBitRippleCarry:G2\|half_adder:g1 " "Elaborating entity \"half_adder\" for hierarchy \"mod10Count:G2\|fourBitRippleCarry:G2\|half_adder:g1\"" {  } { { "fourBitRippleCarry.v" "g1" { Text "D:/dldFinalQuartus/fourBitRippleCarry.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469909064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment BCDtoSevenSegment:G3 " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"BCDtoSevenSegment:G3\"" {  } { { "oneDisplay.v" "G3" { Text "D:/dldFinalQuartus/oneDisplay.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469909066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668469910507 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dldFinalQuartus/output_files/dldFinal.map.smsg " "Generated suppressed messages file D:/dldFinalQuartus/output_files/dldFinal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469910872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668469912128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668469912128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668469912547 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668469912547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668469912547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668469912547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668469913006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:51:53 2022 " "Processing ended: Mon Nov 14 18:51:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668469913006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668469913006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668469913006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668469913006 ""}
