* CIP: NDA is required as of 08/29/2019
*****************************************************************************
* DRV8307
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: DRV8307
* Date: 20MAR2017
* Model Type:  TRANSIENT
* Simulator: PSPICE
* Simulator Version: PSPICE 16.2.0.p001
* EVM Order Number: DRV8307EVM
* EVM Users Guide: SLVUA58â€“April 2014
* Datasheet: SLVSCK2A-APRIL 2014-REVISED FEBRUARY 2016
*
* Model Version: Final 1.01
*
*****************************************************************************
*
* Updates:
*
* Final 1.01
* SUBCKT pin names are changed from LOCKn, ENABLEn, nFAULT, PPAD, U_H+, U_H-, V_H+, V_H-, W_H+, W_H- to  
* LOCK_N,ENABLE_N, FAULT_N, PAD, HU+, HU-, HV+, HV-, HW+, HW- respectively.
* LOCK_N pin is internally connected to ground through a 1Kohm resistor.
* RSDVD pins(RSVD_1,RSVD_2,....,RSVD_9) are kept open inside the model.
* VREG regulator implementation changed.
* Deglitch time of pre-driver fault detection is changed.
* Changes in higher side and lower side pre-driver logic. 
*
* 
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*    a.BRAKE pin functionality has been modelled.
*  
* 2. The following features are not been modeled.
*    a.The behaviour of CP1 and CP2 pins are not modeled. The switching nature 
*       of the charge pump,CPSC,CPFAIL features are not modeled so as to speed up the simulation.
*    b. The Behavior of LOCKn pin and hence 120 degree single Hall commutation is not modelled.
*    c. Operating current and quiscent current are not modelled.
*    d. Temperature effects are not modelled.
*
*****************************************************************************
.SUBCKT DRV8307_TRANS BRAKE CP1 CP2 DIR ENABLE_N FAULT_N GND HALLOUT HU+ HU-
+  HV+ HV- HW+ HW- ISEN LOCK_N PAD PWM RSVD_1 RSVD_2 RSVD_3 RSVD_4 RSVD_5 RSVD_6
+  RSVD_7 RSVD_8 RSVD_9 U UHSG ULSG V VCP VHSG VINT VLSG VM VREG VSW W WHSG WLSG 
+  
R_R10         N17211247 OCP_SDWN_5M_DELAY  4000 TC=0,0 
X_U1_U31         ULSG_PRE NFAULT_60US_DELAY U1_N16230743 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U33         WHSG_PRE NFAULT_60US_DELAY U1_N16243537 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U17         U1_N16230163 U1_N16230245 U1_N16230003 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U19         U1_N16230151 U1_N16230193 U1_N16230033 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM9         U1_N16230163 0 VALUE { IF ( (V(VCP) - V(UHSG) ) > 1 , 1 , 0 )
+     }
R_U1_R7         U1_N16238925 U1_N16238849  5772.005772 TC=0,0 
X_U1_U26         U1_N16243415 U1_N16243419 U1_N16242037 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R4         U1_N16230743 U1_N16230667  5772.005772 TC=0,0 
E_U1_ABM13         U1_N16238621 0 VALUE { IF ( (V(LDRV_SUPPLY) - V(WLSG) ) > 1
+  , 1 , 0 )    }
X_U1_D1         PDF U1_N16239621 d_d1 PARAMS: 
C_U1_C7         0 U1_N16238849  1n  TC=0,0 
R_U1_R6         U1_N16243537 U1_N16243419  5772.005772 TC=0,0 
C_U1_C4         0 U1_N16230667  1n  TC=0,0 
X_U1_U24         U1_N16230003 U1_N16230033 U1_N16230079 U1_N16230105
+  U1_N16240519 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM10         U1_N16230151 0 VALUE { IF ( (V(VCP) - V(VHSG) ) > 1 , 1 , 0
+  )    }
X_U1_U25         VHSG_PRE NFAULT_60US_DELAY U1_N16230589 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U29         U1_N16238849 U1_N16238925 d_d1 PARAMS:
X_U1_U20         U1_N16230667 U1_N16230743 d_d1 PARAMS:
C_U1_C6         0 U1_N16243419  1n  TC=0,0 
X_U1_U21         U1_N16230435 U1_N16230667 U1_N16230079 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM11         U1_N16230435 0 VALUE { IF ( (V(LDRV_SUPPLY) - V(ULSG) ) > 1
+  , 1 , 0 )    }
X_U1_U28         U1_N16243419 U1_N16243537 d_d1 PARAMS:
X_U1_U32         VLSG_PRE NFAULT_60US_DELAY U1_N16230857 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U30         U1_N16240519 U1_N16242037 U1_N16238649 U1_N16239621
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R2         U1_N16230589 U1_N16230193  5772.005772 TC=0,0 
R_U1_R3         U1_N16230353 U1_N16230245  5772.005772 TC=0,0 
R_U1_R1         U1_N16239621 PDF  40  
X_U1_U27         U1_N16238621 U1_N16238849 U1_N16238649 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U1_C2         0 U1_N16230193  1n  TC=0,0 
C_U1_C3         0 U1_N16230245  1n  TC=0,0 
C_U1_C1         0 PDF  1n  
X_U1_U34         WLSG_PRE NFAULT_60US_DELAY U1_N16238925 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R5         U1_N16230857 U1_N16230781  5772.005772 TC=0,0 
X_U1_U18         U1_N16230193 U1_N16230589 d_d1 PARAMS:
X_U1_U35         UHSG_PRE NFAULT_60US_DELAY U1_N16230353 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U16         U1_N16230245 U1_N16230353 d_d1 PARAMS:
E_U1_ABM14         U1_N16243415 0 VALUE { IF ( (V(VCP) - V(WHSG) ) > 1 , 1 , 0
+  )    }
C_U1_C5         0 U1_N16230781  1n  TC=0,0 
X_U1_U22         U1_N16230781 U1_N16230857 d_d1 PARAMS:
E_U1_ABM12         U1_N16229881 0 VALUE { IF ( (V(LDRV_SUPPLY) - V(VLSG) ) > 1,
+  1 , 0 )    }
X_U1_U23         U1_N16229881 U1_N16230781 U1_N16230105 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_C7         0 OCP_SDWN_5M_DELAY  1.443u  TC=0,0 
E_E2         HALLOUT 0 U_H 0 1
X_U106_U939         U106_N20797795 U106_N20797799 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U106_U901         U106_N20264939 U106_ULSG_IS_ACTIVE U106_UHSG_OFF
+  U106_UHSG_HOLD_LOW AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U106_C3         0 U106_N16798652  1n  TC=0,0 
D_U106_D15         WHSG VCP D_D3 
V_U106_V14         U106_N19091128 0 1.5
E_U106_E7         U106_N16800490 VHSG VALUE { if ( V(VHSG_ON, 0) > 0.5 , 5.1 ,
+  0 ) }
X_U106_U927         WLSG_PRE U106_N21603736 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U106_D16         UHSG VCP D_D3 
X_U106_U924         WHSG_ON U106_N18541426 one_shot PARAMS:  T=15000
E_U106_ABM4         U106_N16800874 0 VALUE { V(ULSG)-V(ISEN)    }
X_U106_M14         VLSG U106_N16799411 0 highmos PARAMS:
X_U106_U670         U106_WLSG_OFF U106_N21869801 U106_N20140461 U106_N21735492
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U945         U106_N20848143 U106_N20852845 U106_NFAULT_60US_DELAY_N
+  U106_ULSG_STRONG_PULLDOWN OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U23         U106_N20917841 U106_N20917854 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U106_U889         U106_WHSG_OFF U106_N20155496 U106_N20160745 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U882         VHSG_INT U106_N20906291 one_shot PARAMS:  T=80000  
E_U106_E9         U106_N16798475 VLSG VALUE { if ( V(VLSG_ON, 0) > 0.5 , 5.1 ,
+  0 ) }
R_U106_R24         W WHSG  200K TC=0,0 
G_U106_ABMII3         VCP UHSG VALUE { IF(V(U106_N18486021)>0.5,24.75m,0)    }
G_U106_ABM2I4         UHSG U VALUE { IF(V(U106_UHSG_STRONG_PULLDOWN)>0.5,
+  24.75m, IF(V(U106_UHSG_HOLD_LOW)>0.5, 24.75m, 0))    }
X_U106_M21         VCP U106_N17066316 WHSG highmos PARAMS:
X_U106_U910         U106_N20408746 U106_VLSG_IS_ACTIVE U106_VHSG_OFF
+  U106_VHSG_HOLD_LOW AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U867         WHSG_PD U106_NFAULT_60US_DELAY_N U106_WLSG_OFF
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U12         OCP_SDWN U106_OCPB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U933         WLSG_PRE U106_N21869801 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U900         U106_N20512722 U106_UHSG_IS_ACTIVE U106_ULSG_OFF
+  U106_ULSG_HOLD_LOW AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_E10         U106_N16799411 0 VALUE { if ( V(U106_VLSG_DRIVE_SINK, 0) >
+  0.5 , 5.1 , 0 ) }
X_U106_U654         U106_WLSG_PRE_DEAD U106_N17691082 U106_N17691118
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U106_R15         U UHSG  200k TC=0,0 
C_U106_C12         U106_N21603755 0  1n  TC=0,0 
E_U106_ABM17         U106_N20429653 0 VALUE { IF(V(LDRV_SUPPLY)-V(WLSG)>0.5, 1,
+  0)    }
X_U106_U21         U106_N20906291 U106_N20906304 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U106_U24         U106_NFAULT_60US_DELAY_N NFAULT_60US_DELAY INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U106_D9         0 WLSG D_D3 
R_U106_R21         0 WLSG  150k TC=0,0 
X_U106_U109         DRV_EN_AND_NFAULT U106_N16800458 U106_N16800642
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U669         U106_VLSG_OFF U106_N21861404 U106_N20080100 U106_N21856814
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U893         PWM U106_N17894092 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U106_R5         UHSG_PD U106_N16798523  1223 TC=0,0 
D_U106_D17         U106_N21195881 U106_NFAULT_60US_DELAY_N D_D3 
G_U106_ABMII10         LDRV_SUPPLY WLSG VALUE {
+  IF(V(U106_N18537396)>0.5,24.75m,0)    }
E_U106_E15         U106_N17062760 WLSG VALUE { if ( V(WLSG_ON, 0) > 0.5 , 5.1 ,
+  0 ) }
G_U106_ABMII6         LDRV_SUPPLY VLSG VALUE {
+  IF(V(U106_N18507436)>0.5,24.75m,0)    }
G_U106_ABMII8         VCP VHSG VALUE { IF(V(U106_N18525738)>0.5,24.75m,0)    }
G_U106_ABM2I1         WLSG 0 VALUE { IF(V(U106_WLSG_STRONG_PULLDOWN)>0.5,
+  24.75m, IF(V(U106_WLSG_HOLD_LOW)>0.5, 24.75m, 0))    }
E_U106_E18         U106_N17066277 W VALUE { if ( V(U106_WHSG_DRIVE_SINK, 0) >
+  0.5 , 5.1 , 0 ) }
C_U106_C4         0 U106_N16798523  1n  TC=0,0 
R_U106_R14         0 ULSG  150k TC=0,0 
X_U106_U126         WLSG_PD BRAKE_OK U106_PWM_OFFB U106_N18048275 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U846         U106_N16799650 U106_N16799653 U106_VLSG_IS_ACTIVE
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U106_E16         U106_N17062704 0 VALUE { if ( V(U106_WLSG_DRIVE_SINK, 0) >
+  0.5 , 5.1, 0 ) }
D_U106_D10         W WHSG D_D3 
V_U106_V15         U106_N20176800 0 0.15m
D_U106_D7         U UHSG D_D3 
C_U106_C18         U106_N20429625 0  1n  TC=0,0 
G_U106_ABM2I7         VHSG V VALUE { IF(V(U106_VHSG_STRONG_PULLDOWN)>0.5,
+  24.75m, IF(V(U106_VHSG_HOLD_LOW)>0.5, 24.75m, 0))    }
X_U106_U671         ULSG_PRE NFAULT_60US_DELAY FAULT_N ULSG_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U106_R16         U106_N20264968 U106_N20265034  5  
X_U106_U909         U106_UHSG_STRONG_PULLDOWN U106_N20264939 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_ABM8         U106_N20265034 0 VALUE { IF(V(LDRV_SUPPLY)-V(ULSG)>0.5, 1,
+  0)    }
X_U106_U930         VLSG_PRE U106_N21616297 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U913         U106_VHSG_STRONG_PULLDOWN U106_N20408746 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U871         U106_UHSG_DRIVE_SINK EN_LOWPOWER U106_N16799573
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U849         U106_N17063256 U106_N17063259 U106_WLSG_IS_ACTIVE
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U106_ABM13         U106_ULSG_PRE_DEAD 0 VALUE { IF(V(U106_UHSG_INT_DEAD)>0.5,
+  V(U106_N17894092) ,V (U106_N17890130))    }
X_U106_S108    U106_ULSG_IS_ACTIVE 0 U106_N16798523 0 DRIVER_U106_S108 
X_U106_S111    U106_WLSG_IS_ACTIVE 0 U106_N17062780 0 DRIVER_U106_S111 
X_U106_U919         ULSG_ON U106_N18475199 one_shot PARAMS:  T=15000
E_U106_ABM12         U106_N20512774 0 VALUE { IF(V(VCP)-V(UHSG)>0.5, 1, 0)    }
X_U106_U894         PWM U106_N18035791 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U912         VLSG_PRE U106_N21861404 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U914         U106_N20429593 U106_WLSG_IS_ACTIVE U106_WHSG_OFF
+  U106_WHSG_HOLD_LOW AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U916         U106_ULSG_STRONG_PULLDOWN U106_N20512722 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U108         WHSG_PD U106_N17062780 U106_N17062964 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_M16         LDRV_SUPPLY U106_N17062760 WLSG highmos PARAMS:
X_U106_U944         U106_N20429644 U106_N20822346 U106_WHSG_STRONG_PULLDOWN
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U850         FAULT_N U106_N21178112 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_M13         ULSG U106_N16798208 0 lowmos PARAMS:
R_U106_R9         U106_WLSG_PRE_DEAD U106_N17691082  1223 TC=0,0 
E_U106_ABM19         U106_N21603797 0 VALUE { IF(V(VCP)-V(WHSG)>0.5, 1, 0)    }
C_U106_C13         U106_N21616319 0  1n  TC=0,0 
X_U106_U675         VHSG_PRE NFAULT_60US_DELAY FAULT_N VHSG_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_E12         U106_N16799007 U VALUE { if ( V(U106_N16799573, 0) > 0.5 ,
+  5.1 , 0 ) }
R_U106_R13         0 VLSG  150k TC=0,0 
E_U106_ABM15         U106_WLSG_PRE_DEAD 0 VALUE { IF(V(U106_WHSG_INT_DEAD)>0.5,
+  V(U106_N18048283) ,V (U106_N18048275))    }
X_U106_U903         U106_VHSG_IS_ACTIVE U106_N20080100 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U106_D13         VHSG VCP D_D3 
X_U106_M17         WLSG U106_N17062704 0 highmos PARAMS:
X_U106_U664         DRV_EN_AND_NFAULT ENABLEN_ACTIVE U106_N16798659
+  U106_N16800063 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U651         VHSG_PD U106_N16800168 U106_N16800458 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_ABM18         U106_N19091125 0 VALUE { V(WHSG)-V(W)    }
X_U106_U873         U106_N21856814 EN_LOWPOWER U106_VLSG_DRIVE_SINK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U106_ABM2I6         VLSG 0 VALUE { IF(V(U106_VLSG_STRONG_PULLDOWN)>0.5,
+  24.75m, IF(V(U106_VLSG_HOLD_LOW)>0.5, 24.75m, 0))    }
V_U106_V6         U106_N17063259 0 1.5
X_U106_U948         U106_N20264998 U106_N20792449 U106_UHSG_STRONG_PULLDOWN
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U655         UHSG_INT U106_N20914113 U106_UHSG_INT_DEAD AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U888         U106_N21735492 EN_LOWPOWER U106_WLSG_DRIVE_SINK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U921         WLSG_ON U106_N18537396 one_shot PARAMS:  T=15000
D_U106_D11         ULSG LDRV_SUPPLY D_D3 
C_U106_C15         0 U106_N17691082  1n  TC=0,0 
X_U106_U922         UHSG_ON U106_N18486021 one_shot PARAMS:  T=15000
R_U106_R11         V VHSG  200K TC=0,0 
X_U106_U676         WHSG_PRE NFAULT_60US_DELAY FAULT_N WHSG_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U928         WHSG_PD U106_N21603755 U106_N21603717 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U854         UHSG_PD U106_NFAULT_60US_DELAY_N U106_ULSG_OFF
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U878         U106_ULSG_PRE_DEAD U106_N20264968 U106_N20264998
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U911         ULSG_PRE U106_N21850825 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U106_R10         U106_N21195881 U106_NFAULT_60US_DELAY_N  86580 TC=0,0 
X_U106_U859         VHSG_PD U106_NFAULT_60US_DELAY_N U106_VLSG_OFF
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_M22         WHSG U106_N17066277 W highmos PARAMS:
G_U106_ABMII12         VCP WHSG VALUE { IF(V(U106_N18541426)>0.5,24.75m,0)    }
V_U106_V2         U106_N16798251 0 1.5
X_U106_U897         U106_WLSG_PRE_DEAD U106_N20429625 U106_N20429644
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U908         U106_UHSG_IS_ACTIVE U106_N21816962 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U863         U106_VHSG_OFF U106_N20116785 U106_N20130598 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_ABM16         U106_N20408808 0 VALUE { IF(V(LDRV_SUPPLY)-V(VLSG)>0.2, 1,
+  0)    }
X_U106_U898         UHSG_INT U106_N20914100 one_shot PARAMS:  T=80000  
E_U106_ABM3         U106_N16799650 0 VALUE { V(VLSG)-V(ISEN)    }
C_U106_C7         0 U106_NFAULT_60US_DELAY_N  1n  TC=0,0 
X_U106_U917         U106_N21603786 U106_WHSG_IS_ACTIVE U106_WLSG_OFF
+  U106_WLSG_HOLD_LOW AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_M20         VCP U106_N16800490 VHSG highmos PARAMS:
E_U106_E8         U106_N16800631 V VALUE { if ( V(U106_VHSG_DRIVE_SINK, 0) >
+  0.5 , 5.1 , 0 ) }
X_U106_U124         ULSG_PD U106_PWM_OFFB BRAKE_OK U106_N17890130 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U106_R8         WHSG_PD U106_N17062780  1223 TC=0,0 
C_U106_C14         0 U106_N17062780  1n  TC=0,0 
X_U106_U896         U106_VLSG_PRE_DEAD U106_N20408775 U106_N20408837
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_ABM20         U106_N21616363 0 VALUE { IF(V(VCP)-V(VHSG)>0.5, 1, 0)    }
X_U106_U845         U106_N16798248 U106_N16798251 U106_VHSG_IS_ACTIVE
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U106_U892         PWM_OFF U106_PWM_OFFB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U22         U106_N20914100 U106_N20914113 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U106_U668         U106_ULSG_OFF U106_N21850825 U106_N21816962 U106_N21774760
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U106_D8         V VHSG D_D3 
X_U106_U918         UHSG_PD U106_N20512697 U106_N20852845 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U106_R20         U106_N21603755 U106_N21603797  5  
X_U106_U107         DRV_EN_AND_NFAULT U106_N17062964 U106_N17062489
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U920         VLSG_ON U106_N18507436 one_shot PARAMS:  T=15000
G_U106_ABM2I5         ULSG 0 VALUE { IF(V(U106_ULSG_STRONG_PULLDOWN)>0.5,
+  24.75m, IF(V(U106_ULSG_HOLD_LOW)>0.5, 24.75m, 0))    }
X_U106_U665         U106_N17062489 ENABLEN_ACTIVE U106_OCPB WHSG_PRE
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_E17         U106_N17066316 WHSG VALUE { if ( V(WHSG_ON, 0) > 0.5 , 5.1 ,
+  0 ) }
X_U106_U929         U106_WLSG_STRONG_PULLDOWN U106_N21603786 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U673         WLSG_PRE NFAULT_60US_DELAY FAULT_N WLSG_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U931         VHSG_PD U106_N21616319 U106_N21616289 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U649         U106_ULSG_PRE_DEAD U106_N16798652 U106_N16798659
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_ABM5         U106_N16798284 0 VALUE { V(UHSG)-V(U)    }
X_U106_U663         U106_N17875025 ENABLEN_ACTIVE U106_OCPB UHSG_PRE
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U923         VHSG_ON U106_N18525738 one_shot PARAMS:  T=15000
X_U106_U652         U106_VLSG_PRE_DEAD U106_N16800277 U106_N16800313
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_M19         VHSG U106_N16800631 V highmos PARAMS:
X_U106_U934         UHSG_INT U106_N20792447 U106_N20792445 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U946         U106_N21603736 U106_N21603717 U106_NFAULT_60US_DELAY_N
+  U106_WLSG_STRONG_PULLDOWN OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_S106    U106_VHSG_IS_ACTIVE 0 U106_N16800277 0 DRIVER_U106_S106 
X_U106_U667         U106_N21178112 OVLO U106_N21195881 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U106_C8         U106_N20264968 0  1n  TC=0,0 
D_U106_D14         WLSG LDRV_SUPPLY D_D3 
X_U106_U925         U106_N21616358 U106_VHSG_IS_ACTIVE U106_VLSG_OFF
+  U106_VLSG_HOLD_LOW AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U106_V5         U106_N16798287 0 1.5
X_U106_U941         WHSG_INT U106_N20822344 U106_N20822342 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U106_D6         0 VLSG D_D3 
V_U106_V7         U106_N19102767 0 10
X_U106_U659         U106_N16799962 U106_OCPB VLSG_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U853         U106_ULSG_PRE_DEAD 0 U106_UHSG_OFF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U674         UHSG_PRE FAULT_N NFAULT_60US_DELAY UHSG_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_S109    U106_UHSG_IS_ACTIVE 0 U106_N16798652 0 DRIVER_U106_S109 
X_U106_U864         U106_N21774760 EN_LOWPOWER U106_ULSG_DRIVE_SINK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U848         U106_N16798284 U106_N16798287 U106_UHSG_IS_ACTIVE
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U106_R22         U106_N21616319 U106_N21616363  5  
X_U106_U902         U106_ULSG_IS_ACTIVE U106_N20054250 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U656         DRV_EN_AND_NFAULT U106_N16798932 U106_N17875025
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_ABM11         U106_N17063256 0 VALUE { V(WLSG)    }
X_U106_U880         U106_N20130598 EN_LOWPOWER U106_VHSG_DRIVE_SINK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U657         U106_N16800063 U106_OCPB ULSG_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U932         U106_VLSG_STRONG_PULLDOWN U106_N21616358 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U936         UHSG_INT U106_N20792447 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30u
X_U106_U940         U106_N20408837 U106_N20797799 U106_VHSG_STRONG_PULLDOWN
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U106_C11         U106_N20512697 0  1n  TC=0,0 
X_U106_U847         U106_N16800874 U106_N16800877 U106_ULSG_IS_ACTIVE
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U106_ABM1         LDRV_SUPPLY 0 VALUE { V(U106_N19102767)    }
E_U106_ABM14         U106_VLSG_PRE_DEAD 0 VALUE { IF(V(U106_VHSG_INT_DEAD)>0.5,
+  V(U106_N18035791) ,V (U106_N18035783))    }
E_U106_E14         U106_N16798208 0 VALUE { if ( V(U106_ULSG_DRIVE_SINK, 0) >
+  0.5 , 5.1 , 0 ) }
R_U106_R6         VHSG_PD U106_N16800168  1223 TC=0,0 
X_U106_U661         ENABLEN_ACTIVE DRV_EN_AND_NFAULT U106_N16800313
+  U106_N16799962 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U935         U106_N20792445 U106_N20792449 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U106_U907         PWM U106_N18048283 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U937         VHSG_INT U106_N20797797 U106_N20797795 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U942         U106_N20822342 U106_N20822346 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U106_E13         U106_N16798403 ULSG VALUE { if ( V(ULSG_ON, 0) > 0.5 , 5.1 ,
+  0 ) }
X_U106_U904         U106_VLSG_IS_ACTIVE U106_N20116785 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U851         U106_N19091125 U106_N19091128 U106_WHSG_IS_ACTIVE
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U106_R25         U106_N20408775 U106_N20408808  5  
X_U106_U672         FAULT_N NFAULT_60US_DELAY VLSG_PRE VLSG_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U947         U106_N21616297 U106_N21616289 U106_NFAULT_60US_DELAY_N
+  U106_VLSG_STRONG_PULLDOWN OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U125         VLSG_PD U106_PWM_OFFB BRAKE_OK U106_N18035783 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U106_ABM2         U106_N16798248 0 VALUE { V(VHSG)-V(V)    }
X_U106_U926         ULSG_PRE U106_N20848143 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U106_U666         ENABLEN_ACTIVE DRV_EN_AND_NFAULT U106_N17691118
+  U106_N17063340 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U106_C17         U106_N20408775 0  1n  TC=0,0 
X_U106_U874         U106_UHSG_OFF U106_N20054250 U106_UHSG_DRIVE_SINK
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U650         UHSG_PD U106_N16798523 U106_N16798932 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U943         WHSG_INT U106_N20822344 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30u
X_U106_U895         U106_N20160745 EN_LOWPOWER U106_WHSG_DRIVE_SINK
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U106_R19         U106_N20512697 U106_N20512774  5  
X_U106_U862         U106_VLSG_PRE_DEAD 0 U106_VHSG_OFF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U106_E11         U106_N16799385 UHSG VALUE { if ( V(UHSG_ON, 0) > 0.5 , 5.1,
+  0 ) }
X_U106_S107    U106_VLSG_IS_ACTIVE 0 U106_N16800168 0 DRIVER_U106_S107 
C_U106_C5         0 U106_N16800168  1n  TC=0,0 
X_U106_U915         U106_WHSG_STRONG_PULLDOWN U106_N20429593 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U660         WHSG_INT U106_N20917854 U106_WHSG_INT_DEAD AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_U905         U106_WHSG_IS_ACTIVE U106_N20140461 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_M15         VCP U106_N16799385 UHSG highmos PARAMS:
X_U106_M18         UHSG U106_N16799007 U highmos PARAMS:
D_U106_D5         U106_N20176800 ULSG D_D3 
C_U106_C6         0 U106_N16800277  1n  TC=0,0 
R_U106_R7         U106_VLSG_PRE_DEAD U106_N16800277  1223 TC=0,0 
G_U106_ABMII5         LDRV_SUPPLY ULSG VALUE {
+  IF(V(U106_N18475199)>0.5,24.75m,0)    }
X_U106_U906         U106_WLSG_IS_ACTIVE U106_N20155496 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U106_ABM2I8         WHSG W VALUE { IF(V(U106_WHSG_STRONG_PULLDOWN)>0.5,
+  24.75m, IF(V(U106_WHSG_HOLD_LOW)>0.5, 24.75m, 0))    }
V_U106_V3         U106_N16799653 0 1.5
V_U106_V4         U106_N16800877 0 1.5
X_U106_U938         VHSG_INT U106_N20797797 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30u
D_U106_D12         VLSG LDRV_SUPPLY D_D3 
R_U106_R4         U106_ULSG_PRE_DEAD U106_N16798652  1223 TC=0,0 
X_U106_U658         U106_N17063340 U106_OCPB WLSG_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U106_M10         LDRV_SUPPLY U106_N16798475 VLSG highmos PARAMS:
X_U106_U662         U106_N16800642 ENABLEN_ACTIVE U106_OCPB VHSG_PRE
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_S110    U106_WHSG_IS_ACTIVE 0 U106_N17691082 0 DRIVER_U106_S110 
X_U106_U653         VHSG_INT U106_N20906304 U106_VHSG_INT_DEAD AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U106_M12         LDRV_SUPPLY U106_N16798403 ULSG highmos PARAMS:
X_U106_U899         WHSG_INT U106_N20917841 one_shot PARAMS:  T=80000  
X_U106_U891         U106_WLSG_PRE_DEAD 0 U106_WHSG_OFF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U106_R26         U106_N20429625 U106_N20429653  5  
R_R7         CP2 0  1e3  
X_U24         UVLO OVLO 0 0 N17185494 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U600_V6         U600_N16657921 0 1
X_U600_U862         U600_N16666444 U600_N16666624 U600_N16666974 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U600_V10         U600_N16674067 0 1
G_U600_ABM2I1         0 U600_N16657757 VALUE { IF(V(HALLOUT)-V(0)>0.5,1,0)    }
V_U600_V8         U600_N16666624 0 1
X_U600_U854         U600_N16658279 U600_N16658273 EN_LOWPOWER OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U600_ABM2I6         0 U600_N16673865 VALUE { IF(V(BRAKE)-V(0)>0.5,1/3,0)    }
X_U600_U860         U600_N16658023 U600_N16658237 U600_N16658273 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U600_C4         0 U600_N16657757  1 IC=0 TC=0,0 
G_U600_ABM2I3         0 U600_N16666444 VALUE { IF(V(HALLOUT)-V(0)>0.5,1/3,0)   
+  }
R_U600_R5         U600_N16674131 U600_N16673927  50 TC=0,0 
G_U600_ABM2I2         0 U600_N16658023 VALUE { IF(V(HALLOUT)-V(0)<0.5,1,0)    }
C_U600_C8         0 U600_N16673865  1 IC=0 TC=0,0 
V_U600_V7         U600_N16658237 0 1
X_U600_U864         U600_N16666720 U600_N16666916 U600_N16666400 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U600_ABM2I4         0 U600_N16666720 VALUE { IF(V(HALLOUT)-V(0)<0.5,1/3,0)   
+  }
C_U600_C6         0 U600_N16666444  1 IC=0 TC=0,0 
V_U600_V9         U600_N16666916 0 1
C_U600_C3         0 U600_N16673927  1n  TC=0,0 
X_U600_U857         HALLOUT U600_N16657787 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U600_U865         U600_N16673927 U600_N16673933 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U600_C5         0 U600_N16658023  1 IC=0 TC=0,0 
X_U600_U861         HALLOUT U600_N16666490 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U600_C7         0 U600_N16666720  1 IC=0 TC=0,0 
X_U600_S110    U600_N16657787 0 U600_N16657757 0 LOWPOWER_STANDBY_U600_S110 
X_U600_S114    U600_N16673933 0 U600_N16673865 0 LOWPOWER_STANDBY_U600_S114 
X_U600_U867         U600_N16666974 U600_N16666400 U600_N16674131 RLOCK
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U600_U859         HALLOUT U600_N16658083 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U600_S112    U600_N16666490 0 U600_N16666444 0 LOWPOWER_STANDBY_U600_S112 
X_U600_U863         HALLOUT U600_N16666780 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U600_S111    U600_N16658083 0 U600_N16658023 0 LOWPOWER_STANDBY_U600_S111 
X_U600_U866         U600_N16673865 U600_N16674067 U600_N16674131 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U600_U858         U600_N16657757 U600_N16657921 U600_N16658279 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U600_S113    U600_N16666780 0 U600_N16666720 0 LOWPOWER_STANDBY_U600_S113 
R_R5         N17148227 UVLO  1  
X_U117         UVLO_N N17148227 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S3    N16641765 0 FAULT_N 0 DRV8307_TRANS_S3 
X_S74    ENABLEN_ACTIVE 0 VM VSW DRV8307_TRANS_S74 
R_R6         CP1 0  1e3  
D_D17         N17211247 OCP_SDWN_5M_DELAY D_D3 
X_U120_U655         U120_N16130274 U120_N16287087 U120_N16287147 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U124         U_H U120_N02925 U120_WHSG_INT_DIR1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U22         W_H U120_N01479 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U881         U120_WHSG_DIR0 U120_WHSG_DIR1 WHSG_INT OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U37         W_H U120_N14139 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U120         W_H U120_N16228177 U120_VHSG_INT_DIR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U884         U120_N16130274 U120_N16287061 one_shot PARAMS:  T=80000  
X_U120_U653         U120_N16130266 U120_N16273876 U120_N16279277 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U654         U120_N16124865 U120_N16281333 U120_N16283291 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U25         U_H U120_N04011 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U134         U120_N09734 W_H U120_N09836 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U878         U120_WLSG_DIR0 U120_WLSG_DIR1 WLSG_PD OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U24         U120_N16287061 U120_N16287087 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U873         U120_ULSG_DIR1 U120_ULSG_DIR0 ULSG_PD OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U138         U_H U120_N14139 U120_N11787 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U883         U120_N16124865 U120_N16281307 one_shot PARAMS:  T=80000  
X_U120_U28         U_H U120_N06884 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U156         U120_N16279277 PWM VHSG_PD AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U877         U120_WHSG_DIR0 U120_WHSG_DIR1 U120_N16124865 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U20         V_H U120_N16228177 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U151         U120_UHSG_INT_DIR1 DIR_OK U120_UHSG_DIR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U882         U120_N16130266 U120_N16273850 one_shot PARAMS:  T=80000  
X_U120_U144         U120_WHSG_INT_DIR1 DIR_OK U120_WHSG_DIR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U155         U120_N16283291 PWM WHSG_PD AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U31         V_H U120_N09734 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U23         U120_N16281307 U120_N16281333 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U116         U120_N00017 V_H U120_UHSG_INT_DIR1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U157         U120_N16287147 PWM UHSG_PD AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U21         U120_N16273850 U120_N16273876 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U146         U120_N07855 U120_DIR_OKB U120_ULSG_DIR0 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U27         V_H U120_N04882 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U26         W_H U120_N02925 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U119         U_H U120_N00707 U120_N00536 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U875         U120_VLSG_DIR0 U120_VLSG_DIR1 VLSG_PD OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U128         U_H U120_N04882 U120_UHSG_INT_DIR0 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U130         U120_N06884 V_H U120_N07855 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U145         U120_UHSG_INT_DIR0 U120_DIR_OKB U120_UHSG_DIR0
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U17         U_H U120_N00017 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U140         U120_N00536 DIR_OK U120_ULSG_DIR1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U876         U120_VHSG_DIR0 U120_VHSG_DIR1 U120_N16130266 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U36         U_H U120_N12589 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U148         U120_N09836 U120_DIR_OKB U120_VLSG_DIR0 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U143         U120_VHSG_INT_DIR1 DIR_OK U120_VHSG_DIR1 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U33         DIR_OK U120_DIR_OKB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U19         V_H U120_N00707 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U120_U136         U120_N12589 W_H U120_WHSG_INT_DIR0 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U142         U120_N02378 DIR_OK U120_WLSG_DIR1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U147         U120_VHSG_INT_DIR0 U120_DIR_OKB U120_VHSG_DIR0
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U879         U120_UHSG_DIR1 U120_UHSG_DIR0 UHSG_INT OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U132         V_H U120_N09171 U120_VHSG_INT_DIR0 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U874         U120_UHSG_DIR0 U120_UHSG_DIR1 U120_N16130274 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U141         U120_N01427 DIR_OK U120_VLSG_DIR1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U149         U120_WHSG_INT_DIR0 U120_DIR_OKB U120_WHSG_DIR0
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U127         U120_N04011 W_H U120_N02378 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U150         U120_N11787 U120_DIR_OKB U120_WLSG_DIR0 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U880         U120_VHSG_DIR0 U120_VHSG_DIR1 VHSG_INT OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U120_U123         V_H U120_N01479 U120_N01427 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U120_U30         W_H U120_N09171 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_E1         N17211247 0 N17230019 0 1
E_ABM2         N16641765 0 VALUE { IF(V(N16641677)>0.5, 1.8, 0)    }
V_U105_V5         U105_N15923418 0 1.5
X_U105_U20         DIR U105_N15921496 U105_N15921556 DIR_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U105_V3         U105_N15921496 0 1.5
V_U105_V4         U105_N15921556 0 0.1
V_U105_V6         U105_N15923615 0 0.1
X_U105_U21         BRAKE U105_N15923418 U105_N15923615 BRAKE_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R18         LOCK_N 0  1e3  
X_U100_U23         HV+ HV- U100_N15922135 V_H COMPHYS2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 T=10
X_U100_U22         HU+ HU- U100_N15921866 U_H COMPHYS2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 T=10
X_U100_U24         HW+ HW- U100_N15922324 W_H COMPHYS2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 T=10
V_U100_VHYS2         U100_N15922324 0 20m
V_U100_VHYS         U100_N15921866 0 20m
V_U100_VHYS1         U100_N15922135 0 20m
C_C8         0 N17367420  1.443u  TC=0,0 
X_U601         OCP_SDWN N17367420 N17230019 N17365973 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U121         DRV_EN FAULT_N DRV_EN_AND_NFAULT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_C2         UVLO 0  1n  TC=0,0 
R_U107_R4         U107_N15035762 U107_N15035872  1 TC=0,0 
C_U107_C1         0 U107_N15028014  1n  TC=0,0 
R_U107_R5         U107_BLANK_START U107_SENSEOCP_TIME  7215 TC=0,0 
C_U107_C3         0 U107_N15035762  1n  TC=0,0 
E_U107_ABM5         U107_BLANK 0 VALUE { if(V(U107_N15028014) > 0.5 , 1 , 0 )  
+   }
X_U107_U656         U107_N15035762 U107_SENSEOCP_TIME OCP_ISEN AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U107_U12         U107_N15028014 U107_BLANK_START d_d1 PARAMS:
X_U107_U5         U107_N15028360 PWM_OFF INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U107_U655         U107_N15028240 U107_BLANK U107_N15028360 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U107_U13         U107_SENSEOCP_TIME U107_BLANK_START d_d1 PARAMS:
X_U107_U3         ISEN U107_N15035882 U107_N15035872 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U107_V5         U107_N15035882 0 1.8
X_U107_U658         UHSG_PRE VHSG_PRE WHSG_PRE U107_BLANK_START OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U107_V6         U107_N15029028 0 0.25
C_U107_C4         0 U107_SENSEOCP_TIME  1n  TC=0,0 
R_U107_R3         U107_N15028240 U107_N15028288  1 TC=0,0 
C_U107_C2         0 U107_N15028240  1n  TC=0,0 
R_U107_R2         U107_BLANK_START U107_N15028014  8658 TC=0,0 
X_U107_U1         ISEN U107_N15029028 U107_N15028288 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U128         OCP_SDWN_5M_DELAY N17185494 N16641677 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U108_C12         0 U108_N16119935  1n  TC=0,0 
X_U108_U28         U108_N16124512 PDF OCP_ISEN U108_OCP OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U108_C2         0 U108_N16099990  1n  TC=0,0 
X_U108_U32         U108_N16125745 U108_OCPM5 U108_OCPM6 U108_N16124512
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U108_U16         U108_N16099990 U108_N16099912 d_d1 PARAMS:
R_U108_R10         U108_N16113040 U108_N16112970  1 TC=0,0 
X_U108_U22         U108_N16100810 U108_N16100796 d_d1 PARAMS:
E_U108_ABM3         U108_N16100038 0 VALUE { IF ( V(VHSG_ON) > 0.5 , 1 , 0)    
+  }
R_U108_R5         U108_N16100552 U108_N16100410  1 TC=0,0 
X_U108_U19         U108_N16100060 U108_N16100052 U108_N16138416 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U108_C10         0 U108_N16112970  1n  TC=0,0 
R_U108_R13         U108_N16119913 U108_N16119927  7215 TC=0,0 
C_U108_C5         0 U108_N16100410  1n  TC=0,0 
E_U108_ABM7         U108_N16100796 0 VALUE { IF ( V(VLSG_ON) > 0.5 , 1 , 0)    
+  }
X_U108_U17         U108_N16100014 U108_N16099990 U108_N16101052 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U108_U23         U108_N16100818 U108_N16100810 U108_OCPM4 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U108_C13         0 U108_N16119927  1n  TC=0,0 
R_U108_R11         U108_N16112932 U108_N16112962  7215 TC=0,0 
E_U108_ABM4         U108_N16100144 0 VALUE { IF ( (V(VM) - V(V) ) > 1 , 1 , 0 )
+     }
E_U108_ABM10         U108_OCPM3 0 VALUE { IF ( V(U108_N16138416) > 0.5 , 1 , 0)
+      }
E_U108_ABM1         U108_N16100480 0 VALUE { IF ( (V(VM) - V(U) ) > 1 , 1 , 0 )
+     }
X_U108_U30         U108_N16119927 U108_N16119913 d_d1 PARAMS:
C_U108_C11         0 U108_N16112962  1n  TC=0,0 
R_U108_R6         U108_N16100368 U108_N16100382  7215 TC=0,0 
R_U108_R3         U108_N16100144 U108_N16100060  1 TC=0,0 
E_U108_ABM5         U108_N16100368 0 VALUE { IF ( V(ULSG_ON) > 0.5 , 1 , 0)    
+  }
R_U108_R9         U108_OCP OCP_SDWN  1  
X_U108_U25         U108_N16112962 U108_N16112932 d_d1 PARAMS:
X_U108_U24         U108_OCPM1 U108_OCPM3 U108_OCPM2 U108_OCPM4 U108_N16125745
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U108_C3         0 U108_N16100060  1n  TC=0,0 
E_U108_ABM8         U108_N16100904 0 VALUE { IF ( (V(V) - V(ISEN) ) > 1 , 1 , 0
+  )    }
C_U108_C6         0 U108_N16100382  1n  TC=0,0 
C_U108_C9         OCP_SDWN 0  1n  TC=0,0 
E_U108_ABM13         U108_N16119913 0 VALUE { IF ( V(WHSG_ON) > 0.5 , 1 , 0)   
+   }
E_U108_ABM2         U108_N16099912 0 VALUE { IF ( V(UHSG_ON) > 0.5 , 1 , 0)    
+  }
E_U108_ABM9         U108_OCPM1 0 VALUE { IF ( V(U108_N16101052) > 0.5 , 1 , 0) 
+     }
X_U108_U31         U108_N16119935 U108_N16119927 U108_N16141591 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U108_R1         U108_N16100480 U108_N16100014  1 TC=0,0 
R_U108_R7         U108_N16100904 U108_N16100818  1 TC=0,0 
X_U108_U20         U108_N16100382 U108_N16100368 d_d1 PARAMS:
E_U108_ABM11         U108_N16112932 0 VALUE { IF ( V(WLSG_ON) > 0.5 , 1 , 0)   
+   }
C_U108_C7         0 U108_N16100818  1n  TC=0,0 
X_U108_U29         U108_N16112970 U108_N16112962 U108_OCPM6 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U108_R4         U108_N16100038 U108_N16100052  7215 TC=0,0 
E_U108_ABM15         U108_OCPM5 0 VALUE { IF ( V(U108_N16141591) > 0.5 , 1 , 0)
+      }
R_U108_R2         U108_N16099912 U108_N16099990  7215 TC=0,0 
E_U108_ABM14         U108_N16120019 0 VALUE { IF ( (V(VM) - V(W) ) > 1 , 1 , 0
+  )    }
C_U108_C4         0 U108_N16100052  1n  TC=0,0 
E_U108_ABM6         U108_N16100552 0 VALUE { IF ( (V(U) - V(ISEN) ) > 1 , 1 , 0
+  )    }
R_U108_R8         U108_N16100796 U108_N16100810  7215 TC=0,0 
X_U108_U18         U108_N16100052 U108_N16100038 d_d1 PARAMS:
X_U108_U21         U108_N16100410 U108_N16100382 U108_OCPM2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U108_R12         U108_N16120019 U108_N16119935  1 TC=0,0 
C_U108_C1         0 U108_N16100014  1n  TC=0,0 
E_U108_ABM12         U108_N16113040 0 VALUE { IF ( (V(W) - V(ISEN) ) > 1 , 1 ,
+  0 )    }
C_U108_C8         0 U108_N16100810  1n  TC=0,0 
X_U104_U28         U104_N16606945 U104_EN_LOWPOWER_D U104_VREG_CURRENT_LIMITED
+  U104_N16607503 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U104_U16         U104_N16606789 UVLO_N d_d1 PARAMS:
X_U104_U13         VM U104_N16608115 U104_N16608109 U104_N16606103
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U104_R6         EN_LOWPOWER U104_EN_LOWPOWER_D  14.4k  
X_U104_U35         VM U104_N16804125 OVLO COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U104_V2         U104_N16607831 0 0.1
E_U104_ABM12         VCP 0 VALUE { IF (V(OCP_SDWN)<0.5, V(U104_VCP_IN) ,
+  V(U104_VCP_IN) )    }
R_U104_R3         U104_N16607147 0  1k  
V_U104_VM_UVLO_TH         U104_N16608115 0 8
X_U104_U29         VREG U104_N16736620 U104_N16762512 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U104_ABMII2         U104_N16606911 VREG VALUE { IF(V(U104_EN_LOWPOWER_D)<0.5,
+  0.016,- 0.025m)    }
X_U104_U32         ENABLEN_OKB ENABLEN_ACTIVE INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U104_U24         U104_N16606191 VINT d_d1 PARAMS:
X_U104_U18         VM U104_N16726972 U104_N16726966 U104_VM_SET
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U104_C4         U104_EN_LOWPOWER_D 0  1n IC=0 TC=0,0 
E_U104_ABM15         U104_N16606565 0 VALUE { IF (V(U104_N16606559)>0.5 &
+  V(VINT)>0.5, 1 , 0)    }
E_U104_ABM8         U104_VCP_IN 0 VALUE { if ( V(U104_VCP_EN) < 0.5 & V(VM) <
+  12 , V(VM) , V(VM) + 10)    }
V_U104_VM_UVLO_TH1         U104_N16726972 0 10
X_U104_U22         VREG U104_N16606911 d_d1 PARAMS:
E_U104_ABM11         U104_N16606079 0 VALUE { IF ( V(VM) > 1.8, MIN ( V(VM) ,
+  1.8 ) , 0)    }
G_U104_ABMII1         VM 0 VALUE { IF(V(ENABLEN_ACTIVE)>0.5,12m,120u)    }
V_U104_V5         U104_N16607553 0 1.78
X_U104_U19         ENABLE_N U104_N16607727 U104_N16607831 ENABLEN_OKB
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U104_VM_HYS         U104_N16608109 0 0.2
X_U104_U34         U104_VM_SET U104_N16762512 U104_N16606945 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U104_U15         VINT U104_N16606079 d_d1 PARAMS:
E_U104_ABM14         U104_N16606559 0 VALUE { IF (V(U104_N16607553)<V(VINT), 1
+  , 0)    }
X_U104_U14         VCP U104_N16607215 U104_N16607221 U104_N16606991
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U104_U17         UVLO_N ENABLEN_OKB U104_VM_OK1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U104_VM_HYS1         U104_N16726966 0 0.4
V_U104_V7         U104_N16736620 0 4.98
R_U104_R2         U104_N16606991 DRV_EN  5  
X_U104_U25         U104_N16606565 U104_EN_LOWPOWER_D U104_VINT_CURRENT_LIMITED
+  U104_N16607147 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U104_ABM9         U104_VCP_EN 0 VALUE { IF ( V(U104_N16606789) > 0.5 , 1 , 0)
+     }
R_U104_R4         U104_N16607503 0  1k  
V_U104_V1         U104_N16607727 0 1.5
E_U104_ABM16         U104_N16606191 0 VALUE {
+  IF(V(U104_EN_LOWPOWER_D)>0.5,1.4,0)    }
V_U104_VM_UVLO_TH2         U104_N16804125 0 34
R_U104_R1         U104_N16606103 UVLO_N  5 TC=0,0 
E_U104_ABM7         U104_N16607215 0 VALUE { V(VM)+3.0    }
C_U104_C1         0 UVLO_N  1n  TC=0,0 
R_U104_RCPD         UVLO_N U104_N16606789  216.404 TC=0,0 
E_U104_ABM13         U104_N16606911 0 VALUE { IF(V(U104_VM_SET)>0.5, MIN ( V
+  (VM) , 5),0)    }
X_U104_S1    ENABLEN_ACTIVE 0 VCP 0 POWERUP_VCP_U104_S1 
X_U104_U23         0 VREG d_d1 PARAMS:
G_U104_ABMII3         U104_N16606079 VINT VALUE { IF(V(EN_LOWPOWER)<0.5,
+  IF(V(U104_VINT_CURRENT_LIMITED) >0.5,0.332m,0.0020227), -0.0290m)    }
C_U104_CCPD         0 U104_N16606789  1n  TC=0,0 
C_U104_C2         0 DRV_EN  1n  
V_U104_VCP_HYS         U104_N16607221 0 50m
R_R19         N17367420 N17230019  1000 TC=0,0 
.ENDS DRV8307_TRANS
*$
.subckt DRIVER_U106_S108 1 2 3 4  
S_U106_S108         3 4 1 2 _U106_S108
RS_U106_S108         1 2 1G
.MODEL         _U106_S108 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.5
.ends DRIVER_U106_S108
*$
.subckt DRIVER_U106_S111 1 2 3 4  
S_U106_S111         3 4 1 2 _U106_S111
RS_U106_S111         1 2 1G
.MODEL         _U106_S111 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.5
.ends DRIVER_U106_S111
*$
.subckt DRIVER_U106_S106 1 2 3 4  
S_U106_S106         3 4 1 2 _U106_S106
RS_U106_S106         1 2 1G
.MODEL         _U106_S106 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.5
.ends DRIVER_U106_S106
*$
.subckt DRIVER_U106_S109 1 2 3 4  
S_U106_S109         3 4 1 2 _U106_S109
RS_U106_S109         1 2 1G
.MODEL         _U106_S109 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.5
.ends DRIVER_U106_S109
*$
.subckt DRIVER_U106_S107 1 2 3 4  
S_U106_S107         3 4 1 2 _U106_S107
RS_U106_S107         1 2 1G
.MODEL         _U106_S107 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.5
.ends DRIVER_U106_S107
*$
.subckt DRIVER_U106_S110 1 2 3 4  
S_U106_S110         3 4 1 2 _U106_S110
RS_U106_S110         1 2 1G
.MODEL         _U106_S110 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.5
.ends DRIVER_U106_S110
*$
.subckt LOWPOWER_STANDBY_U600_S110 1 2 3 4  
S_U600_S110         3 4 1 2 _U600_S110
RS_U600_S110         1 2 1G
.MODEL         _U600_S110 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends LOWPOWER_STANDBY_U600_S110
*$
.subckt LOWPOWER_STANDBY_U600_S114 1 2 3 4  
S_U600_S114         3 4 1 2 _U600_S114
RS_U600_S114         1 2 1G
.MODEL         _U600_S114 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends LOWPOWER_STANDBY_U600_S114
*$
.subckt LOWPOWER_STANDBY_U600_S112 1 2 3 4  
S_U600_S112         3 4 1 2 _U600_S112
RS_U600_S112         1 2 1G
.MODEL         _U600_S112 VSWITCH Roff=1e6 Ron=1u Voff=0.2 Von=0.8
.ends LOWPOWER_STANDBY_U600_S112
*$
.subckt LOWPOWER_STANDBY_U600_S111 1 2 3 4  
S_U600_S111         3 4 1 2 _U600_S111
RS_U600_S111         1 2 1G
.MODEL         _U600_S111 VSWITCH Roff=1e6 Ron=1u Voff=0.8 Von=0.2
.ends LOWPOWER_STANDBY_U600_S111
*$
.subckt LOWPOWER_STANDBY_U600_S113 1 2 3 4  
S_U600_S113         3 4 1 2 _U600_S113
RS_U600_S113         1 2 1G
.MODEL         _U600_S113 VSWITCH Roff=1e6 Ron=1u Voff=0.8 Von=0.2
.ends LOWPOWER_STANDBY_U600_S113
*$
.subckt DRV8307_TRANS_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=550k Ron=1.0 Voff=0.9 Von=1.4
.ends DRV8307_TRANS_S3
*$
.subckt DRV8307_TRANS_S74 1 2 3 4  
S_S74         3 4 1 2 _S74
RS_S74         1 2 1G
.MODEL         _S74 VSWITCH Roff=1e9 Ron=9 Voff=0.2 Von=0.5
.ends DRV8307_TRANS_S74
*$
.subckt POWERUP_VCP_U104_S1 1 2 3 4  
S_U104_S1         3 4 1 2 _U104_S1
RS_U104_S1         1 2 1G
.MODEL         _U104_S1 VSWITCH Roff=1e9 Ron=20k Voff=0.5 Von=0.2
.ends POWERUP_VCP_U104_S1
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.subckt highmos d g s
m1 d g s s _mod
.model _mod nmos
+ kp=2e-009
+ w=0.25
+ l=1e-006
+ vto=0.1
+ n=2.5
.ends highmos
*$
.subckt lowmos d g s
m1 d g s s _mod
.model _mod nmos
+ kp=2e-009
+ w=0.5
+ l=1e-006
+ vto=0.1
+ n=2.5
.ends lowmos
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT CSD88537ND 1 2 3 4 5 6 7 8
rd11	7	d1i	2.6e-3
rd12	8	d1i	2.6e-3
x1		d1i	2	1	n18537n
rd21	5	d2i	2.6e-3
rd22	6	d2i	2.6e-3
x2		d2i	4	3	n18537n
.ENDS CSD88537ND
*$
.subckt	cgs	1	2	3	4
e1	5	0	value	{abs(v(3,4))}
r1	5	0	1e6
e2	6	0	table	{v(5,0)}=
+	(	0	1.0955000E-09	)
+	(	0.5	1.0961000E-09	)
+	(	1	1.0958000E-09	)
+	(	1.5	1.0937000E-09	)
+	(	2	1.0920300E-09	)
+	(	2.5	1.0912300E-09	)
+	(	3	1.0903400E-09	)
+	(	3.5	1.0893600E-09	)
+	(	4	1.0893000E-09	)
+	(	4.5	1.0891700E-09	)
+	(	5	1.0889400E-09	)
+	(	5.5	1.0896000E-09	)
+	(	6	1.0891600E-09	)
+	(	6.5	1.0896700E-09	)
+	(	7	1.0903700E-09	)
+	(	7.5	1.0920100E-09	)
+	(	8	1.0936100E-09	)
+	(	8.5	1.1058400E-09	)
+	(	9	1.1298300E-09	)
+	(	9.5	1.1295900E-09	)
+	(	10	1.1291500E-09	)
+	(	10.5	1.1286100E-09	)
+	(	11	1.1290200E-09	)
+	(	11.5	1.1283700E-09	)
+	(	12	1.1276900E-09	)
+	(	12.5	1.1279900E-09	)
+	(	13	1.1272600E-09	)
+	(	13.5	1.1275100E-09	)
+	(	14	1.1277500E-09	)
+	(	14.5	1.1269700E-09	)
+	(	15	1.1271700E-09	)
+	(	15.5	1.1273700E-09	)
+	(	16	1.1265500E-09	)
+	(	16.5	1.1267300E-09	)
+	(	17	1.1269000E-09	)
+	(	17.5	1.1260710E-09	)
+	(	18	1.1262320E-09	)
+	(	18.5	1.1263900E-09	)
+	(	19	1.1265430E-09	)
+	(	19.5	1.1256940E-09	)
+	(	20	1.1258380E-09	)
+	(	20.5	1.1259780E-09	)
+	(	21	1.1261180E-09	)
+	(	21.5	1.1252530E-09	)
+	(	22	1.1253880E-09	)
+	(	22.5	1.1255180E-09	)
+	(	23	1.1256450E-09	)
+	(	23.5	1.1247710E-09	)
+	(	24	1.1248920E-09	)
+	(	24.5	1.1250110E-09	)
+	(	25	1.1251300E-09	)
+	(	25.5	1.1242430E-09	)
+	(	26	1.1243540E-09	)
+	(	26.5	1.1244630E-09	)
+	(	27	1.1245680E-09	)
+	(	27.5	1.1236710E-09	)
+	(	28	1.1237720E-09	)
+	(	28.5	1.1238670E-09	)
+	(	29	1.1239620E-09	)
+	(	29.5	1.1230530E-09	)
+	(	30	1.1231420E-09	)
+	(	30.5	1.1232260E-09	)
+	(	31	1.1233050E-09	)
+	(	31.5	1.1223830E-09	)
+	(	32	1.1224580E-09	)
+	(	32.5	1.1225270E-09	)
+	(	33	1.1225930E-09	)
+	(	33.5	1.1216560E-09	)
+	(	34	1.1217120E-09	)
+	(	34.5	1.1217670E-09	)
+	(	35	1.1218190E-09	)
+	(	35.5	1.1218670E-09	)
+	(	36	1.1209120E-09	)
+	(	36.5	1.1209530E-09	)
+	(	37	1.1209930E-09	)
+	(	37.5	1.1210280E-09	)
+	(	38	1.1210640E-09	)
+	(	38.5	1.1200950E-09	)
+	(	39	1.1201270E-09	)
+	(	39.5	1.1201570E-09	)
+	(	40	1.1201840E-09	)
+	(	40.5	1.1202100E-09	)
+	(	41	1.1192350E-09	)
+	(	41.5	1.1192600E-09	)
+	(	42	1.1192820E-09	)
+	(	42.5	1.1193030E-09	)
+	(	43	1.1193240E-09	)
+	(	43.5	1.1183440E-09	)
+	(	44	1.1183620E-09	)
+	(	44.5	1.1183800E-09	)
+	(	45	1.1183970E-09	)
+	(	45.5	1.1174120E-09	)
+	(	46	1.1174280E-09	)
+	(	46.5	1.1174440E-09	)
+	(	47	1.1174570E-09	)
+	(	47.5	1.1174710E-09	)
+	(	48	1.1174850E-09	)
+	(	48.5	1.1164980E-09	)
+	(	49	1.1165110E-09	)
+	(	49.5	1.1165220E-09	)
+	(	50	1.1165350E-09	)
+	(	50.5	1.1155440E-09	)
+	(	51	1.1155550E-09	)
+	(	51.5	1.1155650E-09	)
+	(	52	1.1155760E-09	)
+	(	52.5	1.1155860E-09	)
+	(	53	1.1145950E-09	)
+	(	53.5	1.1146040E-09	)
+	(	54	1.1146130E-09	)
+	(	54.5	1.1146210E-09	)
+	(	55	1.1146300E-09	)
+	(	55.5	1.1136380E-09	)
+	(	56	1.1136460E-09	)
+	(	56.5	1.1136540E-09	)
+	(	57	1.1136610E-09	)
+	(	57.5	1.1136690E-09	)
+	(	58	1.1126750E-09	)
+	(	58.5	1.1126820E-09	)
+	(	59	1.1126890E-09	)
+	(	59.5	1.1126950E-09	)
+	(	60	1.1127010E-09	)
r2	6	0	1e6
c1	3	7	1e-15
v1	7	0	DC	0.0V
e3	8	0	value	{1*I(v1)}
r3	8	0	1e6
g1	1	2	value	{-1e15*v(6,0)*v(8,0)*1/1.63}
.ends cgs
*$
.subckt	cgd	1	2	3	4
e1	5	0	value	{abs(v(3,4))}
r1	5	0	1e6
e2	6	0	table	{v(5,0)}=
+	(	0	1.19E-10	)
+	(	0.5	1.12E-10	)
+	(	1	1.06E-10	)
+	(	1.5	1.02E-10	)
+	(	2	9.90E-11	)
+	(	2.5	9.58E-11	)
+	(	3	9.27E-11	)
+	(	3.5	8.96E-11	)
+	(	4	8.67E-11	)
+	(	4.5	8.38E-11	)
+	(	5	8.11E-11	)
+	(	5.5	7.84E-11	)
+	(	6	7.58E-11	)
+	(	6.5	7.33E-11	)
+	(	7	7.06E-11	)
+	(	7.5	6.70E-11	)
+	(	8	6.24E-11	)
+	(	8.5	4.32E-11	)
+	(	9	1.52E-11	)
+	(	9.5	1.44E-11	)
+	(	10	1.39E-11	)
+	(	10.5	1.34E-11	)
+	(	11	1.30E-11	)
+	(	11.5	1.26E-11	)
+	(	12	1.23E-11	)
+	(	12.5	1.20E-11	)
+	(	13	1.17E-11	)
+	(	13.5	1.15E-11	)
+	(	14	1.13E-11	)
+	(	14.5	1.10E-11	)
+	(	15	1.08E-11	)
+	(	15.5	1.06E-11	)
+	(	16	1.05E-11	)
+	(	16.5	1.03E-11	)
+	(	17	1.01E-11	)
+	(	17.5	9.93E-12	)
+	(	18	9.77E-12	)
+	(	18.5	9.61E-12	)
+	(	19	9.46E-12	)
+	(	19.5	9.31E-12	)
+	(	20	9.16E-12	)
+	(	20.5	9.02E-12	)
+	(	21	8.88E-12	)
+	(	21.5	8.75E-12	)
+	(	22	8.61E-12	)
+	(	22.5	8.48E-12	)
+	(	23	8.36E-12	)
+	(	23.5	8.23E-12	)
+	(	24	8.11E-12	)
+	(	24.5	7.99E-12	)
+	(	25	7.87E-12	)
+	(	25.5	7.76E-12	)
+	(	26	7.65E-12	)
+	(	26.5	7.54E-12	)
+	(	27	7.43E-12	)
+	(	27.5	7.33E-12	)
+	(	28	7.23E-12	)
+	(	28.5	7.13E-12	)
+	(	29	7.04E-12	)
+	(	29.5	6.95E-12	)
+	(	30	6.86E-12	)
+	(	30.5	6.77E-12	)
+	(	31	6.70E-12	)
+	(	31.5	6.62E-12	)
+	(	32	6.54E-12	)
+	(	32.5	6.47E-12	)
+	(	33	6.41E-12	)
+	(	33.5	6.34E-12	)
+	(	34	6.29E-12	)
+	(	34.5	6.23E-12	)
+	(	35	6.18E-12	)
+	(	35.5	6.13E-12	)
+	(	36	6.09E-12	)
+	(	36.5	6.05E-12	)
+	(	37	6.01E-12	)
+	(	37.5	5.97E-12	)
+	(	38	5.94E-12	)
+	(	38.5	5.91E-12	)
+	(	39	5.87E-12	)
+	(	39.5	5.84E-12	)
+	(	40	5.82E-12	)
+	(	40.5	5.79E-12	)
+	(	41	5.77E-12	)
+	(	41.5	5.74E-12	)
+	(	42	5.72E-12	)
+	(	42.5	5.70E-12	)
+	(	43	5.68E-12	)
+	(	43.5	5.66E-12	)
+	(	44	5.64E-12	)
+	(	44.5	5.62E-12	)
+	(	45	5.60E-12	)
+	(	45.5	5.59E-12	)
+	(	46	5.57E-12	)
+	(	46.5	5.56E-12	)
+	(	47	5.54E-12	)
+	(	47.5	5.53E-12	)
+	(	48	5.52E-12	)
+	(	48.5	5.50E-12	)
+	(	49	5.49E-12	)
+	(	49.5	5.48E-12	)
+	(	50	5.47E-12	)
+	(	50.5	5.46E-12	)
+	(	51	5.45E-12	)
+	(	51.5	5.44E-12	)
+	(	52	5.42E-12	)
+	(	52.5	5.41E-12	)
+	(	53	5.41E-12	)
+	(	53.5	5.40E-12	)
+	(	54	5.39E-12	)
+	(	54.5	5.38E-12	)
+	(	55	5.37E-12	)
+	(	55.5	5.36E-12	)
+	(	56	5.35E-12	)
+	(	56.5	5.35E-12	)
+	(	57	5.34E-12	)
+	(	57.5	5.33E-12	)
+	(	58	5.33E-12	)
+	(	58.5	5.32E-12	)
+	(	59	5.31E-12	)
+	(	59.5	5.31E-12	)
+	(	60	5.30E-12	)
r2	6	0	1e6
c1	3	7	1e-21
v1	7	0	DC	0.0V
e3	8	0	value	{1*I(v1)}
r3	8	0	1e6
g1	1	2	value	{-1e21*v(6,0)*v(8,0)}
.ends cgd
*$
.subckt	cds	1	2	3	4
e1	5	0	value	{abs(v(3,4))}
r1	5	0	1e6
e2	6	0	table	{v(5,0)}=
+	(	0	1.56E-09	)
+	(	0.5	1.43E-09	)
+	(	1	1.28E-09	)
+	(	1.5	1.18E-09	)
+	(	2	1.10E-09	)
+	(	2.5	1.04E-09	)
+	(	3	9.91E-10	)
+	(	3.5	9.47E-10	)
+	(	4	9.08E-10	)
+	(	4.5	8.73E-10	)
+	(	5	8.41E-10	)
+	(	5.5	8.12E-10	)
+	(	6	7.85E-10	)
+	(	6.5	7.58E-10	)
+	(	7	7.32E-10	)
+	(	7.5	7.00E-10	)
+	(	8	6.63E-10	)
+	(	8.5	6.19E-10	)
+	(	9	3.69E-10	)
+	(	9.5	3.30E-10	)
+	(	10	3.18E-10	)
+	(	10.5	3.06E-10	)
+	(	11	2.96E-10	)
+	(	11.5	2.86E-10	)
+	(	12	2.77E-10	)
+	(	12.5	2.69E-10	)
+	(	13	2.61E-10	)
+	(	13.5	2.54E-10	)
+	(	14	2.47E-10	)
+	(	14.5	2.40E-10	)
+	(	15	2.34E-10	)
+	(	15.5	2.28E-10	)
+	(	16	2.23E-10	)
+	(	16.5	2.18E-10	)
+	(	17	2.13E-10	)
+	(	17.5	2.08E-10	)
+	(	18	2.04E-10	)
+	(	18.5	1.99E-10	)
+	(	19	1.95E-10	)
+	(	19.5	1.92E-10	)
+	(	20	1.88E-10	)
+	(	20.5	1.84E-10	)
+	(	21	1.81E-10	)
+	(	21.5	1.78E-10	)
+	(	22	1.75E-10	)
+	(	22.5	1.72E-10	)
+	(	23	1.69E-10	)
+	(	23.5	1.66E-10	)
+	(	24	1.64E-10	)
+	(	24.5	1.61E-10	)
+	(	25	1.59E-10	)
+	(	25.5	1.57E-10	)
+	(	26	1.55E-10	)
+	(	26.5	1.53E-10	)
+	(	27	1.51E-10	)
+	(	27.5	1.49E-10	)
+	(	28	1.47E-10	)
+	(	28.5	1.45E-10	)
+	(	29	1.44E-10	)
+	(	29.5	1.42E-10	)
+	(	30	1.41E-10	)
+	(	30.5	1.39E-10	)
+	(	31	1.38E-10	)
+	(	31.5	1.37E-10	)
+	(	32	1.35E-10	)
+	(	32.5	1.34E-10	)
+	(	33	1.33E-10	)
+	(	33.5	1.32E-10	)
+	(	34	1.31E-10	)
+	(	34.5	1.30E-10	)
+	(	35	1.29E-10	)
+	(	35.5	1.28E-10	)
+	(	36	1.27E-10	)
+	(	36.5	1.26E-10	)
+	(	37	1.25E-10	)
+	(	37.5	1.25E-10	)
+	(	38	1.24E-10	)
+	(	38.5	1.23E-10	)
+	(	39	1.22E-10	)
+	(	39.5	1.22E-10	)
+	(	40	1.21E-10	)
+	(	40.5	1.20E-10	)
+	(	41	1.20E-10	)
+	(	41.5	1.19E-10	)
+	(	42	1.19E-10	)
+	(	42.5	1.18E-10	)
+	(	43	1.17E-10	)
+	(	43.5	1.17E-10	)
+	(	44	1.16E-10	)
+	(	44.5	1.16E-10	)
+	(	45	1.15E-10	)
+	(	45.5	1.15E-10	)
+	(	46	1.14E-10	)
+	(	46.5	1.14E-10	)
+	(	47	1.14E-10	)
+	(	47.5	1.13E-10	)
+	(	48	1.13E-10	)
+	(	48.5	1.12E-10	)
+	(	49	1.12E-10	)
+	(	49.5	1.12E-10	)
+	(	50	1.11E-10	)
+	(	50.5	1.11E-10	)
+	(	51	1.11E-10	)
+	(	51.5	1.10E-10	)
+	(	52	1.10E-10	)
+	(	52.5	1.10E-10	)
+	(	53	1.09E-10	)
+	(	53.5	1.09E-10	)
+	(	54	1.09E-10	)
+	(	54.5	1.08E-10	)
+	(	55	1.08E-10	)
+	(	55.5	1.08E-10	)
+	(	56	1.08E-10	)
+	(	56.5	1.07E-10	)
+	(	57	1.07E-10	)
+	(	57.5	1.07E-10	)
+	(	58	1.07E-10	)
+	(	58.5	1.06E-10	)
+	(	59	1.06E-10	)
+	(	59.5	1.06E-10	)
+	(	60	1.06E-10	)
r2	6	0	1e6
c1	3	7	1e-15
v1	7	0	DC	0.0V
e3	8	0	value	{1*I(v1)}
r3	8	0	1e6
g1	1	2	value	{-1e15*v(6,0)*v(8,0)}
.ends cds
*$
.SUBCKT n18537n  1 2 3
.PARAM  ptrc1    8.00e-3  
.PARAM  ptrc2    1.6e-5
.PARAM  pwidthP  {2.446666667*2.02/3.67}
.PARAM  pwidth   {pwidthP*1e6}
.PARAM  perimP   {2.1*pwidthP}
.PARAM  perim    {perimP*1e6}
M1   10 11 12 12  NMOS	W={pwidthP} L=0.5u  PS={perimP} PD={perimP}
xcgd	5	10	1	3	cgd
cgs	5	8	0.7e-9
xcds	8	10	1	3	cds
DBD	3	1	DBD {pwidthP/5.788666666666666666666666666666666666666666666667}
LGG   2  5	 2.1e-9
RGG   5 11	 5.8
RSB  12  9	 RTEMP {0.23166e-3/2.02*3.67}
R   9  8 	 RTEMP {0.23166e-3/2.02*3.67}
RSP   8  6 	 {0.45e-3+1.3e-3*0}
L   6  3	 0.47e-9
RSL   6  3   0.5
RDD   7 10 	 RTEMP {6.25e-3/2.02*3.67-5.02e-3}
RDP   4  7	 {0.5e-3+1.42e-3}
LDD   1  4	 0.05e-9
.MODEL  NMOS   NMOS (
+ LEVEL  = 7             VERSION = 3.2         CAPMOD = 2
+ NLX    = 1.74E-7       VBM    = -5           DVT0   = 2.2
+ DVT1   = 0.53          DVT2   = -0.032       U0     = 650
+ UA     = 1.4e-9        UB     = 5.0e-18      A0     = 1.0
+ AGS    = 0.0           A1     = 0.0          A2     = 1.0
+ LINT   = 0.055e-6      VOFF   = -0.205        NFACTOR= 2.0
+ ETA0   = 0.005         ETAB   = -0.07        DSUB   = 1.4
+ PCLM   = 0.25          PDIBLC1= 0.02         PDIBLC2= 0.004
+ DROUT  = 0.90          PSCBE1 = 3.0e8        PSCBE2 = 1e-6
+ PVAG   = 0.1           DELTA  = 0.0220       JS     = 0
+ CGSO   = 1e-18       CGDO   = 1e-18        CGBO   = 1e-18
+ CJ     = 1e-18         CJSW   = 1e-18        CF     = 0
+ TNOM   = 25            UTE    = -1.5         KT1    = -1.20
+ KT1L   = 1.0e-15       KT2    = 0.022        UA1    = 0.25e-10
+ UB1    = -0.8e-18      
+ TOX    = 4.00e-8       XJ     = 3e-7          NCH    = 1.475e17
+ NSUB   = 1.0e16)
.MODEL  PMOSd   PMOS (   LEVEL  = 1
+ TNOM   = 27            VTO    = -0.3          IS     = 6.0e-14
+ TOX    = 4.00e-8       NSUB   = 1.5e18	gamma	=10
+ CJ     = 1e-18         CJSW   = 1e-18
+ CGSO   = 1e-18         CGDO   = 1e-18         CGBO   = 0  )
.MODEL DBD D (CJO=7.50e-15 VJ=0.5 M=0.625 TNOM=25
+ FC=0.5 TT=2e-09 XTI=3.3 BV=61
+ IS=7.0e-12 N=1.06 RS=0.475e-3 TRS1=4.0e-3)
.MODEL RTEMP RES (TC1={ptrc1} TC2={ptrc2})
.MODEL DDx D (CJO=0.085e-09 VJ=0.50 M=0.45 IS=1e-12 RS=1.0 TNOM=27)
.ENDS n18537n  
*$
.model D_D3 d
+ is=1e-015
+ rs=0.001
+ n=0.01
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
*+ is=1e-015
*+ tt=1e-011
*+ rs=0.05
+ n=1m
.ends d_d1
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$