Brglez, F., Bryan, D., and Kozminski, K. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the International Symposium on Circuits and Systems. 1929--1934.
Charles Chiang , Jamil Kawa, Design for Manufacturability and Yield for Nano-Scale CMOS, Springer-Verlag New York, Inc., Secaucus, NJ, 2007
Byunghee Choi , Youngsoo Shin, Lookup Table-Based Adaptive Body Biasing of Multiple Macros, Proceedings of the 8th International Symposium on Quality Electronic Design, p.533-538, March 26-28, 2007[doi>10.1109/ISQED.2007.98]
Joachim Clabes , Joshua Friedrich , Mark Sweet , Jack DiLullo , Sam Chu , Donald Plass , James Dawson , Paul Muench , Larry Powell , Michael Floyd , Balaram Sinharoy , Mike Lee , Michael Goulet , James Wagoner , Nicole Schwartz , Steve Runyon , Gary Gorman , Phillip Restle , Ronald Kalla , Joseph McGill , Steve Dodson, Design and implementation of the POWER5™ microprocessor, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996749]
Lawrence T. Clark , Michael Morrow , William Brown, Reverse-body bias and supply collapse for low effective standby power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.9, p.947-956, September 2004[doi>10.1109/TVLSI.2004.832930]
Fulvio Corno , Matteo Sonza Reorda , Giovanni Squillero, RT-Level ITC'99 Benchmarks and First ATPG Results, IEEE Design & Test, v.17 n.3, p.44-53, July 2000[doi>10.1109/54.867894]
Friedrich, J., McCredie, B., James, N., Huott, B., Curran, B., Fluhr, E., Mittal, G., Chan, E., Chan, Y., Plass, D., Chu, S., Le, H., Clark, L., Ripley, J., Taylor, S., Dilullo, J., and Lanzerotti, M. 2007. Design of the Power6 microprocessor. In Proceedings of the IEEE International Solid-State Circuits Conference. 96--97.
Geissler, S. et al. 2002. A low-power RISC microprocessor using dual PLLs in a 0.13μm SOI technology with copper interconnect and low-k BEOL dielectric. In Proceedings of the IEEE International Solid-State Circuits Conference. 148--149.
P. Gupta , A. B. Kahng , P. Sharma , D. Sylvester, Gate-length biasing for runtime-leakage control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.8, p.1475-1485, November 2006[doi>10.1109/TCAD.2005.857313]
Yen-Te Ho , Ting-Ting Hwang, Low power design using dual threshold voltage, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Inukai, T., Takamiya, M., Nose, K., Kawaguchi, H., Hiramoto, T., and Sakurai, T. 2000. Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration. In Proceedings of the Custom Integrated Circuits Conference. 409--412.
Ito, M. et al. 2007. A 390MHz single-chip application and dual-mode baseband processor in 90nm triple-Vt CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 274--275.
Tanay Karnik , Yibin Ye , James Tschanz , Liqiong Wei , Steven Burns , Venkatesh Govindarajulu , Vivek De , Shekhar Borkar, Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514042]
Kawaguchi, H., Nose, K., and Sakurai, T. 2000. A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere current. IEEE J. Solid-State Circ. 35, 10, 1498--1501.
Mahesh Ketkar , Sachin S. Sapatnekar, Standby power optimization via transistor sizing and dual threshold voltage assignment, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.375-378, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774628]
Hyung-Ock Kim , Youngsoo Shin , Hyuk Kim , Iksoo Eo, Physical design methodology of power gating circuits for standard-cell-based design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146942]
Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., and Sakurai, T. 1996. A 0.9-V, 150-MHz, 10-mW, 4 mm<sub>2</sub>, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme. IEEE J. Solid-State Circ. 31, 11, 1770--1779.
Jing-Jia Liou , Kwang-Ting Cheng , Sandip Kundu , Angela Krstic, Fast statistical timing analysis by probabilistic event propagation, Proceedings of the 38th annual Design Automation Conference, p.661-666, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379043]
Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. A 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circ. 30, 8, 847--854.
Naoaki Ohkubo , Kimiyoshi Usami, Delay modeling and static timing analysis for MTCMOS circuits, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118435]
Roy, K., Mukhopadhyay, S., and Mahmoodi-Meimand, H. 2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 2, 305--327.
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Sldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Vincentelli, A. S. 1992. SIS: a system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41.
Jun Seomun , Jaehyun Kim , Youngsoo Shin, Skewed flip-flop transformation for minimizing leakage in sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278506]
S. Shah , A. Srivastava , D. Sharma , D. Sylvester , D. Blaauw , V. Zolotov, Discrete Vt assignment and gate sizing using a self-snapping continuous formulation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.705-712, November 06-10, 2005, San Jose, CA
Supamas Sirichotiyakul , Tim Edwards , Chanhee Oh , Jingyan Zuo , Abhijit Dharchoudhury , Rajendran Panda , David Blaauw, Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.436-441, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309975]
Anup Kumar Sultania , Dennis Sylvester , Sachin S. Sapatnekar, Tradeoffs between date oxide leakage and delay for dual Toxcircuits, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996773]
Qi Wang , Sarma B. K. Vrudhula, Static power optimization of deep submicron CMOS circuits for dualVTtechnology, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.490-496, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289076]
Liqiong Wei , Zhanping Chen , Mark Johnson , Kaushik Roy , Vivek De, Design and optimization of low voltage high performance dual threshold CMOS circuits, Proceedings of the 35th annual Design Automation Conference, p.489-494, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277179]
Yamashita, T. et al. 2000. A 450MHz 64b RISC processor using multiple threshold voltage CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 414--415.
