#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c2e2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c144f0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1c1f840 .functor NOT 1, L_0x1c55bb0, C4<0>, C4<0>, C4<0>;
L_0x1c55940 .functor XOR 5, L_0x1c55800, L_0x1c558a0, C4<00000>, C4<00000>;
L_0x1c55aa0 .functor XOR 5, L_0x1c55940, L_0x1c55a00, C4<00000>, C4<00000>;
v0x1c51d70_0 .net *"_ivl_10", 4 0, L_0x1c55a00;  1 drivers
v0x1c51e70_0 .net *"_ivl_12", 4 0, L_0x1c55aa0;  1 drivers
v0x1c51f50_0 .net *"_ivl_2", 4 0, L_0x1c55760;  1 drivers
v0x1c52010_0 .net *"_ivl_4", 4 0, L_0x1c55800;  1 drivers
v0x1c520f0_0 .net *"_ivl_6", 4 0, L_0x1c558a0;  1 drivers
v0x1c52220_0 .net *"_ivl_8", 4 0, L_0x1c55940;  1 drivers
v0x1c52300_0 .var "clk", 0 0;
v0x1c523a0_0 .var/2u "stats1", 159 0;
v0x1c52460_0 .var/2u "strobe", 0 0;
v0x1c525b0_0 .net "sum_dut", 4 0, L_0x1c55620;  1 drivers
v0x1c52670_0 .net "sum_ref", 4 0, L_0x1c52d80;  1 drivers
v0x1c52710_0 .net "tb_match", 0 0, L_0x1c55bb0;  1 drivers
v0x1c527b0_0 .net "tb_mismatch", 0 0, L_0x1c1f840;  1 drivers
v0x1c52870_0 .net "x", 3 0, v0x1c4e2a0_0;  1 drivers
v0x1c52930_0 .net "y", 3 0, v0x1c4e360_0;  1 drivers
L_0x1c55760 .concat [ 5 0 0 0], L_0x1c52d80;
L_0x1c55800 .concat [ 5 0 0 0], L_0x1c52d80;
L_0x1c558a0 .concat [ 5 0 0 0], L_0x1c55620;
L_0x1c55a00 .concat [ 5 0 0 0], L_0x1c52d80;
L_0x1c55bb0 .cmp/eeq 5, L_0x1c55760, L_0x1c55aa0;
S_0x1c28ca0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1c144f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1c2f7a0_0 .net *"_ivl_0", 4 0, L_0x1c52a70;  1 drivers
L_0x7f90b5a0d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c2f840_0 .net *"_ivl_3", 0 0, L_0x7f90b5a0d018;  1 drivers
v0x1c4da90_0 .net *"_ivl_4", 4 0, L_0x1c52c00;  1 drivers
L_0x7f90b5a0d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c4db50_0 .net *"_ivl_7", 0 0, L_0x7f90b5a0d060;  1 drivers
v0x1c4dc30_0 .net "sum", 4 0, L_0x1c52d80;  alias, 1 drivers
v0x1c4dd60_0 .net "x", 3 0, v0x1c4e2a0_0;  alias, 1 drivers
v0x1c4de40_0 .net "y", 3 0, v0x1c4e360_0;  alias, 1 drivers
L_0x1c52a70 .concat [ 4 1 0 0], v0x1c4e2a0_0, L_0x7f90b5a0d018;
L_0x1c52c00 .concat [ 4 1 0 0], v0x1c4e360_0, L_0x7f90b5a0d060;
L_0x1c52d80 .arith/sum 5, L_0x1c52a70, L_0x1c52c00;
S_0x1c4dfa0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1c144f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1c4e1c0_0 .net "clk", 0 0, v0x1c52300_0;  1 drivers
v0x1c4e2a0_0 .var "x", 3 0;
v0x1c4e360_0 .var "y", 3 0;
E_0x1c1ad10/0 .event negedge, v0x1c4e1c0_0;
E_0x1c1ad10/1 .event posedge, v0x1c4e1c0_0;
E_0x1c1ad10 .event/or E_0x1c1ad10/0, E_0x1c1ad10/1;
S_0x1c4e440 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1c144f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x1c54f30 .functor AND 1, L_0x1c55250, L_0x1c55340, C4<1>, C4<1>;
L_0x1c55510 .functor OR 1, L_0x1c55130, L_0x1c54f30, C4<0>, C4<0>;
v0x1c511b0_0 .net *"_ivl_43", 0 0, L_0x1c55130;  1 drivers
v0x1c512b0_0 .net *"_ivl_45", 0 0, L_0x1c55250;  1 drivers
v0x1c51390_0 .net *"_ivl_47", 0 0, L_0x1c55340;  1 drivers
v0x1c51450_0 .net *"_ivl_48", 0 0, L_0x1c54f30;  1 drivers
v0x1c51530_0 .net "carry", 3 0, L_0x1c54fa0;  1 drivers
v0x1c51610_0 .net "full_adder_sum", 3 0, L_0x1c54da0;  1 drivers
v0x1c516f0_0 .net "overflow", 0 0, L_0x1c55510;  1 drivers
v0x1c517b0_0 .net "sum", 4 0, L_0x1c55620;  alias, 1 drivers
v0x1c51890_0 .net "x", 3 0, v0x1c4e2a0_0;  alias, 1 drivers
v0x1c519e0_0 .net "y", 3 0, v0x1c4e360_0;  alias, 1 drivers
L_0x1c533c0 .part v0x1c4e2a0_0, 0, 1;
L_0x1c53460 .part v0x1c4e360_0, 0, 1;
L_0x1c53aa0 .part v0x1c4e2a0_0, 1, 1;
L_0x1c53b40 .part v0x1c4e360_0, 1, 1;
L_0x1c53c10 .part L_0x1c54fa0, 0, 1;
L_0x1c54250 .part v0x1c4e2a0_0, 2, 1;
L_0x1c54330 .part v0x1c4e360_0, 2, 1;
L_0x1c543d0 .part L_0x1c54fa0, 1, 1;
L_0x1c54a50 .part v0x1c4e2a0_0, 3, 1;
L_0x1c54af0 .part v0x1c4e360_0, 3, 1;
L_0x1c54d00 .part L_0x1c54fa0, 2, 1;
L_0x1c54da0 .concat8 [ 1 1 1 1], L_0x1c52f80, L_0x1c53660, L_0x1c53e10, L_0x1c54640;
L_0x1c54fa0 .concat8 [ 1 1 1 1], L_0x1c53270, L_0x1c53950, L_0x1c54100, L_0x1c54900;
L_0x1c55130 .part L_0x1c54fa0, 3, 1;
L_0x1c55250 .part L_0x1c54da0, 3, 1;
L_0x1c55340 .part L_0x1c54fa0, 2, 1;
L_0x1c55620 .concat [ 4 1 0 0], L_0x1c54da0, L_0x1c55510;
S_0x1c4e620 .scope module, "full_adder0" "full_adder" 4 12, 4 24 0, S_0x1c4e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1c2fdf0 .functor XOR 1, L_0x1c533c0, L_0x1c53460, C4<0>, C4<0>;
L_0x7f90b5a0d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1c52ec0 .functor XOR 1, L_0x1c2fdf0, L_0x7f90b5a0d0a8, C4<0>, C4<0>;
L_0x1c52f80 .functor BUFZ 1, L_0x1c52ec0, C4<0>, C4<0>, C4<0>;
L_0x1c53070 .functor AND 1, L_0x1c533c0, L_0x1c53460, C4<1>, C4<1>;
L_0x1c531b0 .functor AND 1, L_0x1c2fdf0, L_0x7f90b5a0d0a8, C4<1>, C4<1>;
L_0x1c53270 .functor OR 1, L_0x1c53070, L_0x1c531b0, C4<0>, C4<0>;
v0x1c4e8b0_0 .net *"_ivl_6", 0 0, L_0x1c53070;  1 drivers
v0x1c4e9b0_0 .net *"_ivl_8", 0 0, L_0x1c531b0;  1 drivers
v0x1c4ea90_0 .net "a", 0 0, L_0x1c533c0;  1 drivers
v0x1c4eb60_0 .net "b", 0 0, L_0x1c53460;  1 drivers
v0x1c4ec20_0 .net "cin", 0 0, L_0x7f90b5a0d0a8;  1 drivers
v0x1c4ed30_0 .net "cout", 0 0, L_0x1c53270;  1 drivers
v0x1c4edf0_0 .net "s1", 0 0, L_0x1c2fdf0;  1 drivers
v0x1c4eeb0_0 .net "s2", 0 0, L_0x1c52ec0;  1 drivers
v0x1c4ef70_0 .net "sum", 0 0, L_0x1c52f80;  1 drivers
S_0x1c4f0d0 .scope module, "full_adder1" "full_adder" 4 13, 4 24 0, S_0x1c4e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1c53500 .functor XOR 1, L_0x1c53aa0, L_0x1c53b40, C4<0>, C4<0>;
L_0x1c53570 .functor XOR 1, L_0x1c53500, L_0x1c53c10, C4<0>, C4<0>;
L_0x1c53660 .functor BUFZ 1, L_0x1c53570, C4<0>, C4<0>, C4<0>;
L_0x1c53750 .functor AND 1, L_0x1c53aa0, L_0x1c53b40, C4<1>, C4<1>;
L_0x1c53890 .functor AND 1, L_0x1c53500, L_0x1c53c10, C4<1>, C4<1>;
L_0x1c53950 .functor OR 1, L_0x1c53750, L_0x1c53890, C4<0>, C4<0>;
v0x1c4f330_0 .net *"_ivl_6", 0 0, L_0x1c53750;  1 drivers
v0x1c4f410_0 .net *"_ivl_8", 0 0, L_0x1c53890;  1 drivers
v0x1c4f4f0_0 .net "a", 0 0, L_0x1c53aa0;  1 drivers
v0x1c4f5c0_0 .net "b", 0 0, L_0x1c53b40;  1 drivers
v0x1c4f680_0 .net "cin", 0 0, L_0x1c53c10;  1 drivers
v0x1c4f790_0 .net "cout", 0 0, L_0x1c53950;  1 drivers
v0x1c4f850_0 .net "s1", 0 0, L_0x1c53500;  1 drivers
v0x1c4f910_0 .net "s2", 0 0, L_0x1c53570;  1 drivers
v0x1c4f9d0_0 .net "sum", 0 0, L_0x1c53660;  1 drivers
S_0x1c4fbc0 .scope module, "full_adder2" "full_adder" 4 14, 4 24 0, S_0x1c4e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1c53cb0 .functor XOR 1, L_0x1c54250, L_0x1c54330, C4<0>, C4<0>;
L_0x1c53d20 .functor XOR 1, L_0x1c53cb0, L_0x1c543d0, C4<0>, C4<0>;
L_0x1c53e10 .functor BUFZ 1, L_0x1c53d20, C4<0>, C4<0>, C4<0>;
L_0x1c53f00 .functor AND 1, L_0x1c54250, L_0x1c54330, C4<1>, C4<1>;
L_0x1c54040 .functor AND 1, L_0x1c53cb0, L_0x1c543d0, C4<1>, C4<1>;
L_0x1c54100 .functor OR 1, L_0x1c53f00, L_0x1c54040, C4<0>, C4<0>;
v0x1c4fe30_0 .net *"_ivl_6", 0 0, L_0x1c53f00;  1 drivers
v0x1c4ff10_0 .net *"_ivl_8", 0 0, L_0x1c54040;  1 drivers
v0x1c4fff0_0 .net "a", 0 0, L_0x1c54250;  1 drivers
v0x1c500c0_0 .net "b", 0 0, L_0x1c54330;  1 drivers
v0x1c50180_0 .net "cin", 0 0, L_0x1c543d0;  1 drivers
v0x1c50290_0 .net "cout", 0 0, L_0x1c54100;  1 drivers
v0x1c50350_0 .net "s1", 0 0, L_0x1c53cb0;  1 drivers
v0x1c50410_0 .net "s2", 0 0, L_0x1c53d20;  1 drivers
v0x1c504d0_0 .net "sum", 0 0, L_0x1c53e10;  1 drivers
S_0x1c506c0 .scope module, "full_adder3" "full_adder" 4 15, 4 24 0, S_0x1c4e440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1c54510 .functor XOR 1, L_0x1c54a50, L_0x1c54af0, C4<0>, C4<0>;
L_0x1c54580 .functor XOR 1, L_0x1c54510, L_0x1c54d00, C4<0>, C4<0>;
L_0x1c54640 .functor BUFZ 1, L_0x1c54580, C4<0>, C4<0>, C4<0>;
L_0x1c54700 .functor AND 1, L_0x1c54a50, L_0x1c54af0, C4<1>, C4<1>;
L_0x1c54840 .functor AND 1, L_0x1c54510, L_0x1c54d00, C4<1>, C4<1>;
L_0x1c54900 .functor OR 1, L_0x1c54700, L_0x1c54840, C4<0>, C4<0>;
v0x1c50900_0 .net *"_ivl_6", 0 0, L_0x1c54700;  1 drivers
v0x1c50a00_0 .net *"_ivl_8", 0 0, L_0x1c54840;  1 drivers
v0x1c50ae0_0 .net "a", 0 0, L_0x1c54a50;  1 drivers
v0x1c50bb0_0 .net "b", 0 0, L_0x1c54af0;  1 drivers
v0x1c50c70_0 .net "cin", 0 0, L_0x1c54d00;  1 drivers
v0x1c50d80_0 .net "cout", 0 0, L_0x1c54900;  1 drivers
v0x1c50e40_0 .net "s1", 0 0, L_0x1c54510;  1 drivers
v0x1c50f00_0 .net "s2", 0 0, L_0x1c54580;  1 drivers
v0x1c50fc0_0 .net "sum", 0 0, L_0x1c54640;  1 drivers
S_0x1c51b70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1c144f0;
 .timescale -12 -12;
E_0x1c1aeb0 .event anyedge, v0x1c52460_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c52460_0;
    %nor/r;
    %assign/vec4 v0x1c52460_0, 0;
    %wait E_0x1c1aeb0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c4dfa0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c1ad10;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1c4e360_0, 0;
    %assign/vec4 v0x1c4e2a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c144f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c52300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c52460_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1c144f0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c52300_0;
    %inv;
    %store/vec4 v0x1c52300_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1c144f0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c4e1c0_0, v0x1c527b0_0, v0x1c52870_0, v0x1c52930_0, v0x1c52670_0, v0x1c525b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1c144f0;
T_5 ;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1c144f0;
T_6 ;
    %wait E_0x1c1ad10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c523a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523a0_0, 4, 32;
    %load/vec4 v0x1c52710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c523a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1c52670_0;
    %load/vec4 v0x1c52670_0;
    %load/vec4 v0x1c525b0_0;
    %xor;
    %load/vec4 v0x1c52670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1c523a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/m2014_q4j/iter4/response0/top_module.sv";
