

================================================================
== Vitis HLS Report for 'hls_dummy'
================================================================
* Date:           Mon Jul  7 04:07:22 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_dummy_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.591 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       19|       19|  95.000 ns|  95.000 ns|   13|   13|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                     |                                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                               Instance                              |                               Module                               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0    |sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4      |       12|       12|  60.000 ns|  60.000 ns|   12|   12|       no|
        |sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_U0     |sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s     |        2|        2|  10.000 ns|  10.000 ns|    2|    2|       no|
        |sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_1_2_U0  |sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_1_2_s  |        2|        2|  10.000 ns|  10.000 ns|    2|    2|       no|
        |Block_entry28_proc_U0                                                |Block_entry28_proc                                                  |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      114|     -|
|FIFO                 |        -|      -|      780|      585|     -|
|Instance             |        -|      0|     2195|    18153|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      225|     -|
|Register             |        -|      -|       25|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     3000|    19077|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|        4|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                               Instance                              |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Block_entry28_proc_U0                                                |Block_entry28_proc                                                  |        0|   0|    52|    56|    0|
    |sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_U0     |sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_s     |        0|   0|   254|  6386|    0|
    |sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0    |sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4      |        0|   0|  1676|  9700|    0|
    |sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_1_2_U0  |sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_1_2_s  |        0|   0|   213|  2011|    0|
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                |                                                                    |        0|   0|  2195| 18153|    0|
    +---------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------------------------+---------+----+----+-----+------+-----+---------+
    |                    Name                    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------------------+---------+----+----+-----+------+-----+---------+
    |sparse_arr_feat_conv1_out_1_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_conv1_out_2_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_conv1_out_3_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_conv1_out_4_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_conv1_out_U                 |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_pool1_out_1_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_pool1_out_2_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_pool1_out_3_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_pool1_out_4_U               |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_pool1_out_U                 |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_reduce_out_1_U              |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_reduce_out_2_U              |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_reduce_out_3_U              |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_reduce_out_4_U              |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_feat_reduce_out_U                |        0|  36|   0|    -|     2|   10|       20|
    |sparse_arr_hash_reduce_out_1_c13_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_1_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_2_c14_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_2_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_3_c15_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_3_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_4_c16_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_4_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_5_c17_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_5_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_6_c18_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_6_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_7_c19_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_7_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_8_c20_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_8_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_9_c21_channel_U  |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_9_c_U            |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_c12_channel_U    |        0|  12|   0|    -|     2|    4|        8|
    |sparse_arr_hash_reduce_out_c_U              |        0|  12|   0|    -|     2|    4|        8|
    +--------------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                       |        0| 780|   0|    0|    70|  230|      460|
    +--------------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                  Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry28_proc_U0_ap_start                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_conv1_out                                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_conv1_out_1                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_conv1_out_2                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_conv1_out_3                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_conv1_out_4                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_pool1_out                                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_pool1_out_1                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_pool1_out_2                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_pool1_out_3                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_pool1_out_4                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_reduce_out                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_reduce_out_1                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_reduce_out_2                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_reduce_out_3                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_feat_reduce_out_4                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_1_c13_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_2_c14_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_3_c15_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_4_c16_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_5_c17_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_6_c18_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_7_c19_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_8_c20_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_9_c21_channel                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sparse_arr_hash_reduce_out_c12_channel                           |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                          |       and|   0|  0|   2|           1|           1|
    |sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_U0_ap_continue     |       and|   0|  0|   2|           1|           1|
    |sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_1_U0_ap_start        |       and|   0|  0|   2|           1|           1|
    |sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0_ap_continue    |       and|   0|  0|   2|           1|           1|
    |sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_1_2_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_1_2_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_conv1_out                                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_conv1_out_1                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_conv1_out_2                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_conv1_out_3                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_conv1_out_4                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_pool1_out                                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_pool1_out_1                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_pool1_out_2                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_pool1_out_3                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_pool1_out_4                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_reduce_out                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_reduce_out_1                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_reduce_out_2                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_reduce_out_3                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_feat_reduce_out_4                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_1_c13_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_2_c14_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_3_c15_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_4_c16_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_5_c17_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_6_c18_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_7_c19_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_8_c20_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_9_c21_channel                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sparse_arr_hash_reduce_out_c12_channel                     |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                            |          |   0|  0| 114|          57|          57|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                                | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_1               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_2               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_3               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_4               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_1               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_2               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_3               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_4               |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_1              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_2              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_3              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_4              |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_1_c13_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_2_c14_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_3_c15_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_4_c16_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_5_c17_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_6_c18_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_7_c19_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_8_c20_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_9_c21_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_c12_channel    |   9|          2|    1|          2|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                               | 225|         50|   25|         50|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                                | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_1               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_2               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_3               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_conv1_out_4               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_1               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_2               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_3               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_pool1_out_4               |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_1              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_2              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_3              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_feat_reduce_out_4              |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_1_c13_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_2_c14_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_3_c15_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_4_c16_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_5_c17_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_6_c18_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_7_c19_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_8_c20_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_9_c21_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sparse_arr_hash_reduce_out_c12_channel    |  1|   0|    1|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                               | 25|   0|   25|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+------+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits |  Protocol  | Source Object|    C Type    |
+---------------------+-----+------+------------+--------------+--------------+
|x_in                 |   in|  1000|      ap_vld|          x_in|       pointer|
|x_in_ap_vld          |   in|     1|      ap_vld|          x_in|       pointer|
|layer2_out_0         |  out|    10|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_0_ap_vld  |  out|     1|      ap_vld|  layer2_out_0|       pointer|
|layer2_out_1         |  out|    10|      ap_vld|  layer2_out_1|       pointer|
|layer2_out_1_ap_vld  |  out|     1|      ap_vld|  layer2_out_1|       pointer|
|layer2_out_2         |  out|    10|      ap_vld|  layer2_out_2|       pointer|
|layer2_out_2_ap_vld  |  out|     1|      ap_vld|  layer2_out_2|       pointer|
|layer2_out_3         |  out|    10|      ap_vld|  layer2_out_3|       pointer|
|layer2_out_3_ap_vld  |  out|     1|      ap_vld|  layer2_out_3|       pointer|
|layer2_out_4         |  out|    10|      ap_vld|  layer2_out_4|       pointer|
|layer2_out_4_ap_vld  |  out|     1|      ap_vld|  layer2_out_4|       pointer|
|ap_clk               |   in|     1|  ap_ctrl_hs|     hls_dummy|  return value|
|ap_rst               |   in|     1|  ap_ctrl_hs|     hls_dummy|  return value|
|ap_start             |   in|     1|  ap_ctrl_hs|     hls_dummy|  return value|
|ap_done              |  out|     1|  ap_ctrl_hs|     hls_dummy|  return value|
|ap_ready             |  out|     1|  ap_ctrl_hs|     hls_dummy|  return value|
|ap_idle              |  out|     1|  ap_ctrl_hs|     hls_dummy|  return value|
+---------------------+-----+------+------------+--------------+--------------+

