// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "09/06/2024 17:41:03"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_image_player (
	sys_clk,
	sys_rst_n,
	key_switch,
	key_zoom_in,
	key_zoom_out,
	vga_hsync,
	vga_vsync,
	vga_rgb);
input 	sys_clk;
input 	sys_rst_n;
input 	key_switch;
input 	key_zoom_in;
input 	key_zoom_out;
output 	vga_hsync;
output 	vga_vsync;
output 	[7:0] vga_rgb;

// Design Ports Information
// vga_hsync	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vsync	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[2]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[4]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_zoom_out	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_zoom_in	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_switch	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sys_rst_n~input_o ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ctrl_inst|cnt1[0]~11_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \clk_gen_inst|altpll_component|auto_generated|locked~combout ;
wire \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \vga_ctrl_inst|cnt1[7]~26 ;
wire \vga_ctrl_inst|cnt1[8]~27_combout ;
wire \vga_ctrl_inst|cnt1[8]~28 ;
wire \vga_ctrl_inst|cnt1[9]~29_combout ;
wire \vga_ctrl_inst|Equal1~0_combout ;
wire \vga_ctrl_inst|Equal1~1_combout ;
wire \vga_ctrl_inst|cnt1[9]~30 ;
wire \vga_ctrl_inst|cnt1[10]~31_combout ;
wire \vga_ctrl_inst|Equal1~2_combout ;
wire \vga_ctrl_inst|LessThan0~0_combout ;
wire \vga_ctrl_inst|cnt1[0]~12 ;
wire \vga_ctrl_inst|cnt1[1]~13_combout ;
wire \vga_ctrl_inst|cnt1[1]~14 ;
wire \vga_ctrl_inst|cnt1[2]~15_combout ;
wire \vga_ctrl_inst|cnt1[2]~16 ;
wire \vga_ctrl_inst|cnt1[3]~17_combout ;
wire \vga_ctrl_inst|cnt1[3]~18 ;
wire \vga_ctrl_inst|cnt1[4]~19_combout ;
wire \vga_ctrl_inst|cnt1[4]~20 ;
wire \vga_ctrl_inst|cnt1[5]~21_combout ;
wire \vga_ctrl_inst|cnt1[5]~22 ;
wire \vga_ctrl_inst|cnt1[6]~23_combout ;
wire \vga_ctrl_inst|cnt1[6]~24 ;
wire \vga_ctrl_inst|cnt1[7]~25_combout ;
wire \vga_ctrl_inst|LessThan1~0_combout ;
wire \vga_ctrl_inst|Equal1~3_combout ;
wire \vga_ctrl_inst|Add1~0_combout ;
wire \vga_ctrl_inst|cnt2[0]~10_combout ;
wire \vga_ctrl_inst|Add1~1 ;
wire \vga_ctrl_inst|Add1~2_combout ;
wire \vga_ctrl_inst|cnt2[1]~9_combout ;
wire \vga_ctrl_inst|always1~2_combout ;
wire \vga_ctrl_inst|Add1~3 ;
wire \vga_ctrl_inst|Add1~4_combout ;
wire \vga_ctrl_inst|cnt2[2]~8_combout ;
wire \vga_ctrl_inst|Add1~5 ;
wire \vga_ctrl_inst|Add1~6_combout ;
wire \vga_ctrl_inst|cnt2[3]~7_combout ;
wire \vga_ctrl_inst|Add1~7 ;
wire \vga_ctrl_inst|Add1~8_combout ;
wire \vga_ctrl_inst|cnt2[4]~4_combout ;
wire \vga_ctrl_inst|Add1~9 ;
wire \vga_ctrl_inst|Add1~10_combout ;
wire \vga_ctrl_inst|cnt2[5]~3_combout ;
wire \vga_ctrl_inst|Add1~11 ;
wire \vga_ctrl_inst|Add1~12_combout ;
wire \vga_ctrl_inst|cnt2[6]~2_combout ;
wire \vga_ctrl_inst|Add1~13 ;
wire \vga_ctrl_inst|Add1~15 ;
wire \vga_ctrl_inst|Add1~16_combout ;
wire \vga_ctrl_inst|cnt2[8]~5_combout ;
wire \vga_ctrl_inst|Add1~17 ;
wire \vga_ctrl_inst|Add1~18_combout ;
wire \vga_ctrl_inst|cnt2[9]~1_combout ;
wire \vga_ctrl_inst|always1~1_combout ;
wire \vga_ctrl_inst|cnt2[9]~0_combout ;
wire \vga_ctrl_inst|Add1~14_combout ;
wire \vga_ctrl_inst|cnt2[7]~6_combout ;
wire \vga_ctrl_inst|always1~0_combout ;
wire \vga_ctrl_inst|LessThan2~0_combout ;
wire \vga_ctrl_inst|LessThan2~1_combout ;
wire \sys_clk~inputclkctrl_outclk ;
wire \key_zoom_out~input_o ;
wire \key_filter_inst3|cnt[0]~34_combout ;
wire \key_filter_inst3|LessThan0~1_combout ;
wire \key_filter_inst3|LessThan0~2_combout ;
wire \key_filter_inst3|cnt[10]~32_combout ;
wire \key_filter_inst3|cnt[10]~74_combout ;
wire \key_filter_inst3|cnt[10]~33_combout ;
wire \key_filter_inst3|cnt[10]~75_combout ;
wire \key_filter_inst3|cnt[14]~63 ;
wire \key_filter_inst3|cnt[15]~64_combout ;
wire \key_filter_inst3|cnt[15]~65 ;
wire \key_filter_inst3|cnt[16]~66_combout ;
wire \key_filter_inst3|cnt[16]~67 ;
wire \key_filter_inst3|cnt[17]~68_combout ;
wire \key_filter_inst3|cnt[17]~69 ;
wire \key_filter_inst3|cnt[18]~70_combout ;
wire \key_filter_inst3|LessThan0~0_combout ;
wire \key_filter_inst3|cnt[10]~76_combout ;
wire \key_filter_inst3|key_out~2_combout ;
wire \key_filter_inst3|key_out~3_combout ;
wire \key_filter_inst3|state~4_combout ;
wire \key_filter_inst3|cnt[18]~71 ;
wire \key_filter_inst3|cnt[19]~72_combout ;
wire \key_filter_inst3|cnt[19]~73 ;
wire \key_filter_inst3|cnt[20]~78_combout ;
wire \key_filter_inst3|cnt[20]~79 ;
wire \key_filter_inst3|cnt[21]~80_combout ;
wire \key_filter_inst3|cnt[21]~81 ;
wire \key_filter_inst3|cnt[22]~82_combout ;
wire \key_filter_inst3|state~0_combout ;
wire \key_filter_inst3|cnt[22]~83 ;
wire \key_filter_inst3|cnt[23]~84_combout ;
wire \key_filter_inst3|cnt[23]~85 ;
wire \key_filter_inst3|cnt[24]~86_combout ;
wire \key_filter_inst3|cnt[24]~87 ;
wire \key_filter_inst3|cnt[25]~88_combout ;
wire \key_filter_inst3|cnt[25]~89 ;
wire \key_filter_inst3|cnt[26]~90_combout ;
wire \key_filter_inst3|state~1_combout ;
wire \key_filter_inst3|cnt[26]~91 ;
wire \key_filter_inst3|cnt[27]~92_combout ;
wire \key_filter_inst3|cnt[27]~93 ;
wire \key_filter_inst3|cnt[28]~94_combout ;
wire \key_filter_inst3|cnt[28]~95 ;
wire \key_filter_inst3|cnt[29]~96_combout ;
wire \key_filter_inst3|cnt[29]~97 ;
wire \key_filter_inst3|cnt[30]~98_combout ;
wire \key_filter_inst3|cnt[30]~99 ;
wire \key_filter_inst3|cnt[31]~100_combout ;
wire \key_filter_inst3|state~2_combout ;
wire \key_filter_inst3|state~3_combout ;
wire \key_filter_inst3|state~5_combout ;
wire \key_filter_inst3|state~q ;
wire \key_filter_inst3|cnt[10]~77_combout ;
wire \key_filter_inst3|cnt[0]~35 ;
wire \key_filter_inst3|cnt[1]~36_combout ;
wire \key_filter_inst3|cnt[1]~37 ;
wire \key_filter_inst3|cnt[2]~38_combout ;
wire \key_filter_inst3|cnt[2]~39 ;
wire \key_filter_inst3|cnt[3]~40_combout ;
wire \key_filter_inst3|cnt[3]~41 ;
wire \key_filter_inst3|cnt[4]~42_combout ;
wire \key_filter_inst3|cnt[4]~43 ;
wire \key_filter_inst3|cnt[5]~44_combout ;
wire \key_filter_inst3|cnt[5]~45 ;
wire \key_filter_inst3|cnt[6]~46_combout ;
wire \key_filter_inst3|cnt[6]~47 ;
wire \key_filter_inst3|cnt[7]~48_combout ;
wire \key_filter_inst3|cnt[7]~49 ;
wire \key_filter_inst3|cnt[8]~50_combout ;
wire \key_filter_inst3|cnt[8]~51 ;
wire \key_filter_inst3|cnt[9]~52_combout ;
wire \key_filter_inst3|cnt[9]~53 ;
wire \key_filter_inst3|cnt[10]~54_combout ;
wire \key_filter_inst3|cnt[10]~55 ;
wire \key_filter_inst3|cnt[11]~56_combout ;
wire \key_filter_inst3|cnt[11]~57 ;
wire \key_filter_inst3|cnt[12]~58_combout ;
wire \key_filter_inst3|cnt[12]~59 ;
wire \key_filter_inst3|cnt[13]~60_combout ;
wire \key_filter_inst3|cnt[13]~61 ;
wire \key_filter_inst3|cnt[14]~62_combout ;
wire \key_filter_inst3|key_out~0_combout ;
wire \key_filter_inst3|key_out~1_combout ;
wire \key_filter_inst3|key_out~q ;
wire \key_toggle_inst2|toggle~0_combout ;
wire \key_toggle_inst2|toggle~q ;
wire \key_toggle_inst2|key_press~0_combout ;
wire \key_toggle_inst2|key_press~q ;
wire \key_zoom_in~input_o ;
wire \key_filter_inst2|cnt[0]~34_combout ;
wire \key_filter_inst2|LessThan0~0_combout ;
wire \key_filter_inst2|LessThan0~1_combout ;
wire \key_filter_inst2|LessThan0~2_combout ;
wire \key_filter_inst2|cnt[9]~32_combout ;
wire \key_filter_inst2|key_out~2_combout ;
wire \key_filter_inst2|cnt[9]~33_combout ;
wire \key_filter_inst2|key_out~3_combout ;
wire \key_filter_inst2|state~4_combout ;
wire \key_filter_inst2|state~5_combout ;
wire \key_filter_inst2|state~q ;
wire \key_filter_inst2|cnt[9]~74_combout ;
wire \key_filter_inst2|cnt[9]~75_combout ;
wire \key_filter_inst2|cnt[9]~76_combout ;
wire \key_filter_inst2|cnt[9]~77_combout ;
wire \key_filter_inst2|cnt[0]~35 ;
wire \key_filter_inst2|cnt[1]~36_combout ;
wire \key_filter_inst2|cnt[1]~37 ;
wire \key_filter_inst2|cnt[2]~38_combout ;
wire \key_filter_inst2|cnt[2]~39 ;
wire \key_filter_inst2|cnt[3]~40_combout ;
wire \key_filter_inst2|cnt[3]~41 ;
wire \key_filter_inst2|cnt[4]~42_combout ;
wire \key_filter_inst2|cnt[4]~43 ;
wire \key_filter_inst2|cnt[5]~44_combout ;
wire \key_filter_inst2|cnt[5]~45 ;
wire \key_filter_inst2|cnt[6]~46_combout ;
wire \key_filter_inst2|cnt[6]~47 ;
wire \key_filter_inst2|cnt[7]~48_combout ;
wire \key_filter_inst2|cnt[7]~49 ;
wire \key_filter_inst2|cnt[8]~50_combout ;
wire \key_filter_inst2|cnt[8]~51 ;
wire \key_filter_inst2|cnt[9]~52_combout ;
wire \key_filter_inst2|cnt[9]~53 ;
wire \key_filter_inst2|cnt[10]~54_combout ;
wire \key_filter_inst2|cnt[10]~55 ;
wire \key_filter_inst2|cnt[11]~56_combout ;
wire \key_filter_inst2|cnt[11]~57 ;
wire \key_filter_inst2|cnt[12]~58_combout ;
wire \key_filter_inst2|cnt[12]~59 ;
wire \key_filter_inst2|cnt[13]~60_combout ;
wire \key_filter_inst2|cnt[13]~61 ;
wire \key_filter_inst2|cnt[14]~62_combout ;
wire \key_filter_inst2|cnt[14]~63 ;
wire \key_filter_inst2|cnt[15]~64_combout ;
wire \key_filter_inst2|cnt[15]~65 ;
wire \key_filter_inst2|cnt[16]~66_combout ;
wire \key_filter_inst2|cnt[16]~67 ;
wire \key_filter_inst2|cnt[17]~68_combout ;
wire \key_filter_inst2|cnt[17]~69 ;
wire \key_filter_inst2|cnt[18]~70_combout ;
wire \key_filter_inst2|cnt[18]~71 ;
wire \key_filter_inst2|cnt[19]~72_combout ;
wire \key_filter_inst2|cnt[19]~73 ;
wire \key_filter_inst2|cnt[20]~78_combout ;
wire \key_filter_inst2|cnt[20]~79 ;
wire \key_filter_inst2|cnt[21]~80_combout ;
wire \key_filter_inst2|cnt[21]~81 ;
wire \key_filter_inst2|cnt[22]~82_combout ;
wire \key_filter_inst2|cnt[22]~83 ;
wire \key_filter_inst2|cnt[23]~84_combout ;
wire \key_filter_inst2|cnt[23]~85 ;
wire \key_filter_inst2|cnt[24]~86_combout ;
wire \key_filter_inst2|cnt[24]~87 ;
wire \key_filter_inst2|cnt[25]~88_combout ;
wire \key_filter_inst2|cnt[25]~89 ;
wire \key_filter_inst2|cnt[26]~90_combout ;
wire \key_filter_inst2|state~1_combout ;
wire \key_filter_inst2|cnt[26]~91 ;
wire \key_filter_inst2|cnt[27]~92_combout ;
wire \key_filter_inst2|cnt[27]~93 ;
wire \key_filter_inst2|cnt[28]~94_combout ;
wire \key_filter_inst2|cnt[28]~95 ;
wire \key_filter_inst2|cnt[29]~96_combout ;
wire \key_filter_inst2|cnt[29]~97 ;
wire \key_filter_inst2|cnt[30]~98_combout ;
wire \key_filter_inst2|state~2_combout ;
wire \key_filter_inst2|cnt[30]~99 ;
wire \key_filter_inst2|cnt[31]~100_combout ;
wire \key_filter_inst2|state~0_combout ;
wire \key_filter_inst2|state~3_combout ;
wire \key_filter_inst2|key_out~0_combout ;
wire \key_filter_inst2|key_out~1_combout ;
wire \key_filter_inst2|key_out~q ;
wire \key_toggle_inst1|toggle~0_combout ;
wire \key_toggle_inst1|toggle~feeder_combout ;
wire \key_toggle_inst1|toggle~q ;
wire \key_toggle_inst1|key_press~0_combout ;
wire \key_toggle_inst1|key_press~q ;
wire \zoom_level_inst|zoom_out_level~0_combout ;
wire \zoom_level_inst|zoom_out_level[1]~2_combout ;
wire \zoom_level_inst|zoom_out_level[0]~1_combout ;
wire \vga_ctrl_inst|ShiftLeft3~4_combout ;
wire \zoom_level_inst|zoom_in_level[1]~0_combout ;
wire \zoom_level_inst|zoom_in_level[1]~1_combout ;
wire \zoom_level_inst|zoom_in_level[0]~2_combout ;
wire \zoom_level_inst|zoom_in_level[0]~3_combout ;
wire \vga_ctrl_inst|ShiftLeft0~0_combout ;
wire \vga_ctrl_inst|ShiftLeft0~1_combout ;
wire \vga_ctrl_inst|ShiftLeft0~2_combout ;
wire \vga_ctrl_inst|ShiftLeft0~3_combout ;
wire \vga_ctrl_inst|ShiftLeft0~4_combout ;
wire \vga_ctrl_inst|ShiftLeft0~5_combout ;
wire \vga_ctrl_inst|ShiftLeft0~6_combout ;
wire \vga_ctrl_inst|ShiftLeft0~7_combout ;
wire \vga_ctrl_inst|ShiftLeft0~9_combout ;
wire \vga_ctrl_inst|ShiftLeft0~8_combout ;
wire \vga_ctrl_inst|Add3~1 ;
wire \vga_ctrl_inst|Add3~3 ;
wire \vga_ctrl_inst|Add3~5 ;
wire \vga_ctrl_inst|Add3~7 ;
wire \vga_ctrl_inst|Add3~9 ;
wire \vga_ctrl_inst|Add3~11 ;
wire \vga_ctrl_inst|Add3~13 ;
wire \vga_ctrl_inst|Add3~15 ;
wire \vga_ctrl_inst|Add3~17 ;
wire \vga_ctrl_inst|Add3~19 ;
wire \vga_ctrl_inst|Add3~20_combout ;
wire \vga_ctrl_inst|Add3~18_combout ;
wire \vga_ctrl_inst|Add3~16_combout ;
wire \vga_ctrl_inst|Add3~14_combout ;
wire \vga_ctrl_inst|Add3~12_combout ;
wire \vga_ctrl_inst|Add3~10_combout ;
wire \vga_ctrl_inst|Add3~8_combout ;
wire \vga_ctrl_inst|Add3~6_combout ;
wire \vga_ctrl_inst|Add4~1 ;
wire \vga_ctrl_inst|Add4~3 ;
wire \vga_ctrl_inst|Add4~5 ;
wire \vga_ctrl_inst|Add4~7 ;
wire \vga_ctrl_inst|Add4~9 ;
wire \vga_ctrl_inst|Add4~11 ;
wire \vga_ctrl_inst|Add4~13 ;
wire \vga_ctrl_inst|Add4~14_combout ;
wire \vga_ctrl_inst|Add4~12_combout ;
wire \vga_ctrl_inst|Add4~10_combout ;
wire \vga_ctrl_inst|Add4~8_combout ;
wire \vga_ctrl_inst|Add4~6_combout ;
wire \vga_ctrl_inst|Add4~4_combout ;
wire \vga_ctrl_inst|Add4~2_combout ;
wire \vga_ctrl_inst|Add4~0_combout ;
wire \vga_ctrl_inst|Add3~4_combout ;
wire \vga_ctrl_inst|Add3~2_combout ;
wire \vga_ctrl_inst|Add3~0_combout ;
wire \vga_ctrl_inst|LessThan4~1_cout ;
wire \vga_ctrl_inst|LessThan4~3_cout ;
wire \vga_ctrl_inst|LessThan4~5_cout ;
wire \vga_ctrl_inst|LessThan4~7_cout ;
wire \vga_ctrl_inst|LessThan4~9_cout ;
wire \vga_ctrl_inst|LessThan4~11_cout ;
wire \vga_ctrl_inst|LessThan4~13_cout ;
wire \vga_ctrl_inst|LessThan4~15_cout ;
wire \vga_ctrl_inst|LessThan4~17_cout ;
wire \vga_ctrl_inst|LessThan4~19_cout ;
wire \vga_ctrl_inst|LessThan4~20_combout ;
wire \vga_ctrl_inst|ShiftLeft1~0_combout ;
wire \vga_ctrl_inst|ShiftLeft1~1_combout ;
wire \vga_ctrl_inst|ShiftLeft0~10_combout ;
wire \vga_ctrl_inst|ShiftLeft1~2_combout ;
wire \vga_ctrl_inst|ShiftLeft0~11_combout ;
wire \vga_ctrl_inst|Add5~1 ;
wire \vga_ctrl_inst|Add5~3 ;
wire \vga_ctrl_inst|Add5~5 ;
wire \vga_ctrl_inst|Add5~7 ;
wire \vga_ctrl_inst|Add5~9 ;
wire \vga_ctrl_inst|Add5~11 ;
wire \vga_ctrl_inst|Add5~13 ;
wire \vga_ctrl_inst|Add5~15 ;
wire \vga_ctrl_inst|Add5~16_combout ;
wire \vga_ctrl_inst|Add5~14_combout ;
wire \vga_ctrl_inst|Add5~12_combout ;
wire \vga_ctrl_inst|Add5~10_combout ;
wire \vga_ctrl_inst|Add5~8_combout ;
wire \vga_ctrl_inst|Add5~6_combout ;
wire \vga_ctrl_inst|Add5~4_combout ;
wire \vga_ctrl_inst|Add5~2_combout ;
wire \vga_ctrl_inst|Add5~0_combout ;
wire \vga_ctrl_inst|LessThan5~1_cout ;
wire \vga_ctrl_inst|LessThan5~3_cout ;
wire \vga_ctrl_inst|LessThan5~5_cout ;
wire \vga_ctrl_inst|LessThan5~7_cout ;
wire \vga_ctrl_inst|LessThan5~9_cout ;
wire \vga_ctrl_inst|LessThan5~11_cout ;
wire \vga_ctrl_inst|LessThan5~13_cout ;
wire \vga_ctrl_inst|LessThan5~15_cout ;
wire \vga_ctrl_inst|LessThan5~17_cout ;
wire \vga_ctrl_inst|LessThan5~19_cout ;
wire \vga_ctrl_inst|LessThan5~20_combout ;
wire \vga_ctrl_inst|vga_rgb[4]~2_combout ;
wire \vga_ctrl_inst|Add6~1 ;
wire \vga_ctrl_inst|Add6~3 ;
wire \vga_ctrl_inst|Add6~5 ;
wire \vga_ctrl_inst|Add6~7 ;
wire \vga_ctrl_inst|Add6~9 ;
wire \vga_ctrl_inst|Add6~11 ;
wire \vga_ctrl_inst|Add6~13 ;
wire \vga_ctrl_inst|Add6~15 ;
wire \vga_ctrl_inst|Add6~17 ;
wire \vga_ctrl_inst|Add6~18_combout ;
wire \vga_ctrl_inst|Add6~16_combout ;
wire \vga_ctrl_inst|Add6~14_combout ;
wire \vga_ctrl_inst|Add6~12_combout ;
wire \vga_ctrl_inst|Add6~10_combout ;
wire \vga_ctrl_inst|Add6~8_combout ;
wire \vga_ctrl_inst|Add6~6_combout ;
wire \vga_ctrl_inst|Add6~4_combout ;
wire \vga_ctrl_inst|Add6~2_combout ;
wire \vga_ctrl_inst|Add6~0_combout ;
wire \vga_ctrl_inst|Add7~1 ;
wire \vga_ctrl_inst|Add7~3 ;
wire \vga_ctrl_inst|Add7~5 ;
wire \vga_ctrl_inst|Add7~7 ;
wire \vga_ctrl_inst|Add7~9 ;
wire \vga_ctrl_inst|Add7~11 ;
wire \vga_ctrl_inst|Add7~13 ;
wire \vga_ctrl_inst|Add7~15 ;
wire \vga_ctrl_inst|Add7~17 ;
wire \vga_ctrl_inst|Add7~18_combout ;
wire \vga_ctrl_inst|Add7~16_combout ;
wire \vga_ctrl_inst|Add7~14_combout ;
wire \vga_ctrl_inst|Add7~12_combout ;
wire \vga_ctrl_inst|Add7~10_combout ;
wire \vga_ctrl_inst|Add7~8_combout ;
wire \vga_ctrl_inst|Add7~6_combout ;
wire \vga_ctrl_inst|Add7~4_combout ;
wire \vga_ctrl_inst|Add7~2_combout ;
wire \vga_ctrl_inst|Add7~0_combout ;
wire \vga_ctrl_inst|LessThan6~1_cout ;
wire \vga_ctrl_inst|LessThan6~3_cout ;
wire \vga_ctrl_inst|LessThan6~5_cout ;
wire \vga_ctrl_inst|LessThan6~7_cout ;
wire \vga_ctrl_inst|LessThan6~9_cout ;
wire \vga_ctrl_inst|LessThan6~11_cout ;
wire \vga_ctrl_inst|LessThan6~13_cout ;
wire \vga_ctrl_inst|LessThan6~15_cout ;
wire \vga_ctrl_inst|LessThan6~17_cout ;
wire \vga_ctrl_inst|LessThan6~18_combout ;
wire \vga_ctrl_inst|ShiftLeft0~12_combout ;
wire \vga_ctrl_inst|ShiftLeft0~13_combout ;
wire \vga_ctrl_inst|Add2~1_cout ;
wire \vga_ctrl_inst|Add2~3_cout ;
wire \vga_ctrl_inst|Add2~5_cout ;
wire \vga_ctrl_inst|Add2~7_cout ;
wire \vga_ctrl_inst|Add2~9 ;
wire \vga_ctrl_inst|Add2~11 ;
wire \vga_ctrl_inst|Add2~13 ;
wire \vga_ctrl_inst|Add2~15 ;
wire \vga_ctrl_inst|Add2~17 ;
wire \vga_ctrl_inst|Add2~19 ;
wire \vga_ctrl_inst|Add2~20_combout ;
wire \vga_ctrl_inst|Add2~18_combout ;
wire \vga_ctrl_inst|Add2~16_combout ;
wire \vga_ctrl_inst|Add2~14_combout ;
wire \vga_ctrl_inst|Add2~12_combout ;
wire \vga_ctrl_inst|Add2~10_combout ;
wire \vga_ctrl_inst|Add2~8_combout ;
wire \vga_ctrl_inst|LessThan3~1_cout ;
wire \vga_ctrl_inst|LessThan3~3_cout ;
wire \vga_ctrl_inst|LessThan3~5_cout ;
wire \vga_ctrl_inst|LessThan3~7_cout ;
wire \vga_ctrl_inst|LessThan3~9_cout ;
wire \vga_ctrl_inst|LessThan3~11_cout ;
wire \vga_ctrl_inst|LessThan3~13_cout ;
wire \vga_ctrl_inst|LessThan3~15_cout ;
wire \vga_ctrl_inst|LessThan3~17_cout ;
wire \vga_ctrl_inst|LessThan3~19_cout ;
wire \vga_ctrl_inst|LessThan3~20_combout ;
wire \vga_ctrl_inst|Add8~1_cout ;
wire \vga_ctrl_inst|Add8~3 ;
wire \vga_ctrl_inst|Add8~5 ;
wire \vga_ctrl_inst|Add8~7 ;
wire \vga_ctrl_inst|Add8~9 ;
wire \vga_ctrl_inst|Add8~11 ;
wire \vga_ctrl_inst|Add8~13 ;
wire \vga_ctrl_inst|Add8~15 ;
wire \vga_ctrl_inst|Add8~17 ;
wire \vga_ctrl_inst|Add8~18_combout ;
wire \vga_ctrl_inst|Add8~16_combout ;
wire \vga_ctrl_inst|Add8~14_combout ;
wire \vga_ctrl_inst|Add8~12_combout ;
wire \vga_ctrl_inst|Add8~10_combout ;
wire \vga_ctrl_inst|Add8~8_combout ;
wire \vga_ctrl_inst|Add8~6_combout ;
wire \vga_ctrl_inst|Add8~4_combout ;
wire \vga_ctrl_inst|Add8~2_combout ;
wire \vga_ctrl_inst|LessThan7~1_cout ;
wire \vga_ctrl_inst|LessThan7~3_cout ;
wire \vga_ctrl_inst|LessThan7~5_cout ;
wire \vga_ctrl_inst|LessThan7~7_cout ;
wire \vga_ctrl_inst|LessThan7~9_cout ;
wire \vga_ctrl_inst|LessThan7~11_cout ;
wire \vga_ctrl_inst|LessThan7~13_cout ;
wire \vga_ctrl_inst|LessThan7~15_cout ;
wire \vga_ctrl_inst|LessThan7~17_cout ;
wire \vga_ctrl_inst|LessThan7~18_combout ;
wire \vga_ctrl_inst|vga_rgb[4]~3_combout ;
wire \vga_ctrl_inst|Add10~1 ;
wire \vga_ctrl_inst|Add10~3 ;
wire \vga_ctrl_inst|Add10~5 ;
wire \vga_ctrl_inst|Add10~7 ;
wire \vga_ctrl_inst|Add10~9 ;
wire \vga_ctrl_inst|Add10~11 ;
wire \vga_ctrl_inst|Add10~13 ;
wire \vga_ctrl_inst|Add10~15 ;
wire \vga_ctrl_inst|Add10~17 ;
wire \vga_ctrl_inst|Add10~19 ;
wire \vga_ctrl_inst|Add10~21 ;
wire \vga_ctrl_inst|Add10~22_combout ;
wire \vga_ctrl_inst|Add11~1 ;
wire \vga_ctrl_inst|Add11~3 ;
wire \vga_ctrl_inst|Add11~5 ;
wire \vga_ctrl_inst|Add11~7 ;
wire \vga_ctrl_inst|Add11~9 ;
wire \vga_ctrl_inst|Add11~11 ;
wire \vga_ctrl_inst|Add11~13 ;
wire \vga_ctrl_inst|Add11~15 ;
wire \vga_ctrl_inst|Add11~17 ;
wire \vga_ctrl_inst|Add11~19 ;
wire \vga_ctrl_inst|Add11~20_combout ;
wire \vga_ctrl_inst|Add11~16_combout ;
wire \vga_ctrl_inst|Add11~18_combout ;
wire \vga_ctrl_inst|ShiftRight2~33_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout ;
wire \vga_ctrl_inst|Add11~12_combout ;
wire \vga_ctrl_inst|Add11~14_combout ;
wire \vga_ctrl_inst|ShiftRight2~20_combout ;
wire \vga_ctrl_inst|ShiftRight2~37_combout ;
wire \vga_ctrl_inst|ShiftRight2~21_combout ;
wire \vga_ctrl_inst|ShiftRight2~35_combout ;
wire \vga_ctrl_inst|Add11~10_combout ;
wire \vga_ctrl_inst|ShiftRight2~16_combout ;
wire \vga_ctrl_inst|ShiftRight2~17_combout ;
wire \vga_ctrl_inst|ShiftRight2~38_combout ;
wire \vga_ctrl_inst|ShiftRight2~22_combout ;
wire \vga_ctrl_inst|ShiftRight2~23_combout ;
wire \vga_ctrl_inst|ShiftRight2~36_combout ;
wire \vga_ctrl_inst|Add11~8_combout ;
wire \vga_ctrl_inst|ShiftRight2~18_combout ;
wire \vga_ctrl_inst|ShiftRight2~19_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3_combout ;
wire \vga_ctrl_inst|Add11~4_combout ;
wire \vga_ctrl_inst|Add11~2_combout ;
wire \vga_ctrl_inst|ShiftRight2~28_combout ;
wire \vga_ctrl_inst|Add11~6_combout ;
wire \vga_ctrl_inst|ShiftRight2~29_combout ;
wire \vga_ctrl_inst|ShiftRight2~30_combout ;
wire \vga_ctrl_inst|Add11~0_combout ;
wire \vga_ctrl_inst|ShiftRight2~31_combout ;
wire \vga_ctrl_inst|ShiftRight2~41_combout ;
wire \vga_ctrl_inst|ShiftRight2~32_combout ;
wire \vga_ctrl_inst|ShiftRight2~39_combout ;
wire \vga_ctrl_inst|ShiftRight2~24_combout ;
wire \vga_ctrl_inst|ShiftRight2~25_combout ;
wire \vga_ctrl_inst|ShiftRight2~26_combout ;
wire \vga_ctrl_inst|ShiftRight2~40_combout ;
wire \vga_ctrl_inst|ShiftRight2~27_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_ctrl_inst|ShiftRight2~42_combout ;
wire \vga_ctrl_inst|ShiftRight2~34_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Add10~20_combout ;
wire \vga_ctrl_inst|ShiftRight1~18_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Add10~18_combout ;
wire \vga_ctrl_inst|ShiftRight1~2_combout ;
wire \vga_ctrl_inst|ShiftRight1~3_combout ;
wire \vga_ctrl_inst|Add10~16_combout ;
wire \vga_ctrl_inst|ShiftRight1~5_combout ;
wire \vga_ctrl_inst|ShiftRight1~4_combout ;
wire \vga_ctrl_inst|ShiftRight1~6_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Add10~14_combout ;
wire \vga_ctrl_inst|ShiftRight1~7_combout ;
wire \vga_ctrl_inst|ShiftRight1~8_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Add10~12_combout ;
wire \vga_ctrl_inst|ShiftRight1~9_combout ;
wire \vga_ctrl_inst|ShiftRight1~10_combout ;
wire \vga_ctrl_inst|Add10~10_combout ;
wire \vga_ctrl_inst|ShiftRight1~11_combout ;
wire \vga_ctrl_inst|ShiftRight1~12_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout ;
wire \vga_ctrl_inst|Add10~8_combout ;
wire \vga_ctrl_inst|ShiftRight1~13_combout ;
wire \vga_ctrl_inst|ShiftRight1~14_combout ;
wire \vga_ctrl_inst|Add10~6_combout ;
wire \vga_ctrl_inst|addr~15_combout ;
wire \vga_ctrl_inst|ShiftRight1~15_combout ;
wire \vga_ctrl_inst|Add10~4_combout ;
wire \vga_ctrl_inst|ShiftRight1~16_combout ;
wire \vga_ctrl_inst|ShiftRight1~17_combout ;
wire \vga_ctrl_inst|addr[2]~17 ;
wire \vga_ctrl_inst|addr[3]~19 ;
wire \vga_ctrl_inst|addr[4]~21 ;
wire \vga_ctrl_inst|addr[5]~23 ;
wire \vga_ctrl_inst|addr[6]~25 ;
wire \vga_ctrl_inst|addr[7]~27 ;
wire \vga_ctrl_inst|addr[8]~29 ;
wire \vga_ctrl_inst|addr[9]~31 ;
wire \vga_ctrl_inst|addr[10]~33 ;
wire \vga_ctrl_inst|addr[11]~35 ;
wire \vga_ctrl_inst|addr[12]~37 ;
wire \vga_ctrl_inst|addr[13]~38_combout ;
wire \vga_ctrl_inst|addr[13]~feeder_combout ;
wire \vga_ctrl_inst|ShiftLeft2~0_combout ;
wire \vga_ctrl_inst|ShiftLeft3~22_combout ;
wire \vga_ctrl_inst|ShiftLeft3~23_combout ;
wire \vga_ctrl_inst|ShiftLeft3~24_combout ;
wire \vga_ctrl_inst|ShiftLeft3~25_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout ;
wire \vga_ctrl_inst|ShiftLeft3~5_combout ;
wire \vga_ctrl_inst|ShiftLeft3~6_combout ;
wire \vga_ctrl_inst|ShiftLeft3~7_combout ;
wire \vga_ctrl_inst|ShiftLeft3~8_combout ;
wire \vga_ctrl_inst|ShiftLeft3~9_combout ;
wire \vga_ctrl_inst|ShiftLeft3~10_combout ;
wire \vga_ctrl_inst|ShiftLeft3~11_combout ;
wire \vga_ctrl_inst|ShiftLeft3~12_combout ;
wire \vga_ctrl_inst|ShiftLeft3~13_combout ;
wire \vga_ctrl_inst|ShiftLeft3~14_combout ;
wire \vga_ctrl_inst|ShiftLeft3~15_combout ;
wire \vga_ctrl_inst|ShiftLeft3~16_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6_combout ;
wire \vga_ctrl_inst|ShiftLeft3~20_combout ;
wire \vga_ctrl_inst|ShiftLeft3~33_combout ;
wire \vga_ctrl_inst|ShiftLeft3~21_combout ;
wire \vga_ctrl_inst|ShiftLeft3~34_combout ;
wire \vga_ctrl_inst|ShiftLeft3~18_combout ;
wire \vga_ctrl_inst|ShiftLeft3~17_combout ;
wire \vga_ctrl_inst|ShiftLeft3~19_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_ctrl_inst|ShiftLeft3~27_combout ;
wire \vga_ctrl_inst|ShiftLeft3~28_combout ;
wire \vga_ctrl_inst|ShiftLeft3~29_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_ctrl_inst|ShiftLeft3~30_combout ;
wire \vga_ctrl_inst|ShiftLeft3~31_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|ShiftLeft2~1_combout ;
wire \vga_ctrl_inst|ShiftLeft2~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|ShiftLeft2~3_combout ;
wire \vga_ctrl_inst|ShiftLeft2~4_combout ;
wire \vga_ctrl_inst|ShiftLeft2~5_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|ShiftLeft2~6_combout ;
wire \vga_ctrl_inst|ShiftLeft2~7_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|ShiftLeft2~8_combout ;
wire \vga_ctrl_inst|ShiftLeft2~9_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|ShiftLeft2~10_combout ;
wire \vga_ctrl_inst|ShiftLeft2~11_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|ShiftLeft2~12_combout ;
wire \vga_ctrl_inst|ShiftLeft2~13_combout ;
wire \vga_ctrl_inst|ShiftLeft2~14_combout ;
wire \vga_ctrl_inst|ShiftLeft2~15_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout ;
wire \vga_ctrl_inst|ShiftLeft2~16_combout ;
wire \vga_ctrl_inst|ShiftLeft2~17_combout ;
wire \vga_ctrl_inst|Add10~2_combout ;
wire \vga_ctrl_inst|ShiftLeft2~18_combout ;
wire \vga_ctrl_inst|ShiftLeft2~19_combout ;
wire \vga_ctrl_inst|Add10~0_combout ;
wire \vga_ctrl_inst|ShiftLeft2~21_combout ;
wire \vga_ctrl_inst|ShiftLeft2~20_combout ;
wire \vga_ctrl_inst|ShiftLeft2~22_combout ;
wire \vga_ctrl_inst|ShiftLeft2~23_combout ;
wire \vga_ctrl_inst|Add9~1 ;
wire \vga_ctrl_inst|Add9~3 ;
wire \vga_ctrl_inst|Add9~5 ;
wire \vga_ctrl_inst|Add9~7 ;
wire \vga_ctrl_inst|Add9~9 ;
wire \vga_ctrl_inst|Add9~11 ;
wire \vga_ctrl_inst|Add9~13 ;
wire \vga_ctrl_inst|Add9~15 ;
wire \vga_ctrl_inst|Add9~17 ;
wire \vga_ctrl_inst|Add9~19 ;
wire \vga_ctrl_inst|Add9~21 ;
wire \vga_ctrl_inst|Add9~22_combout ;
wire \vga_ctrl_inst|vga_rgb[4]~12_combout ;
wire \vga_ctrl_inst|addr~41_combout ;
wire \vga_ctrl_inst|addr~40_combout ;
wire \vga_ctrl_inst|addr~47_combout ;
wire \vga_ctrl_inst|addr~42_combout ;
wire \vga_ctrl_inst|addr~43_combout ;
wire \vga_ctrl_inst|addr~44_combout ;
wire \vga_ctrl_inst|addr[2]~16_combout ;
wire \vga_ctrl_inst|addr[2]~feeder_combout ;
wire \vga_ctrl_inst|Add9~0_combout ;
wire \vga_ctrl_inst|addr[3]~18_combout ;
wire \vga_ctrl_inst|addr[3]~feeder_combout ;
wire \vga_ctrl_inst|Add9~2_combout ;
wire \vga_ctrl_inst|addr[4]~20_combout ;
wire \vga_ctrl_inst|addr[4]~feeder_combout ;
wire \vga_ctrl_inst|Add9~4_combout ;
wire \vga_ctrl_inst|addr[5]~22_combout ;
wire \vga_ctrl_inst|addr[5]~feeder_combout ;
wire \vga_ctrl_inst|Add9~6_combout ;
wire \vga_ctrl_inst|addr[6]~24_combout ;
wire \vga_ctrl_inst|addr[6]~feeder_combout ;
wire \vga_ctrl_inst|Add9~8_combout ;
wire \vga_ctrl_inst|addr[7]~26_combout ;
wire \vga_ctrl_inst|addr[7]~feeder_combout ;
wire \vga_ctrl_inst|Add9~10_combout ;
wire \vga_ctrl_inst|addr[8]~28_combout ;
wire \vga_ctrl_inst|addr[8]~feeder_combout ;
wire \vga_ctrl_inst|Add9~12_combout ;
wire \vga_ctrl_inst|addr[9]~30_combout ;
wire \vga_ctrl_inst|addr[9]~feeder_combout ;
wire \vga_ctrl_inst|Add9~14_combout ;
wire \vga_ctrl_inst|addr[10]~32_combout ;
wire \vga_ctrl_inst|addr[10]~feeder_combout ;
wire \vga_ctrl_inst|Add9~16_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ctrl_inst|addr[11]~34_combout ;
wire \vga_ctrl_inst|Add9~18_combout ;
wire \vga_ctrl_inst|addr[12]~36_combout ;
wire \vga_ctrl_inst|Add9~20_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \pulse_cnt_inst|pulse_cnt~2_combout ;
wire \key_filter_inst1|cnt[0]~34_combout ;
wire \key_switch~input_o ;
wire \key_filter_inst1|LessThan0~0_combout ;
wire \key_filter_inst1|cnt[1]~33_combout ;
wire \key_filter_inst1|LessThan0~1_combout ;
wire \key_filter_inst1|LessThan0~2_combout ;
wire \key_filter_inst1|cnt[1]~32_combout ;
wire \key_filter_inst1|key_out~2_combout ;
wire \key_filter_inst1|key_out~3_combout ;
wire \key_filter_inst1|state~4_combout ;
wire \key_filter_inst1|state~5_combout ;
wire \key_filter_inst1|state~q ;
wire \key_filter_inst1|cnt[1]~74_combout ;
wire \key_filter_inst1|cnt[1]~75_combout ;
wire \key_filter_inst1|cnt[1]~76_combout ;
wire \key_filter_inst1|cnt[1]~77_combout ;
wire \key_filter_inst1|cnt[0]~35 ;
wire \key_filter_inst1|cnt[1]~36_combout ;
wire \key_filter_inst1|cnt[1]~37 ;
wire \key_filter_inst1|cnt[2]~38_combout ;
wire \key_filter_inst1|cnt[2]~39 ;
wire \key_filter_inst1|cnt[3]~40_combout ;
wire \key_filter_inst1|cnt[3]~41 ;
wire \key_filter_inst1|cnt[4]~42_combout ;
wire \key_filter_inst1|cnt[4]~43 ;
wire \key_filter_inst1|cnt[5]~44_combout ;
wire \key_filter_inst1|cnt[5]~45 ;
wire \key_filter_inst1|cnt[6]~46_combout ;
wire \key_filter_inst1|cnt[6]~47 ;
wire \key_filter_inst1|cnt[7]~48_combout ;
wire \key_filter_inst1|cnt[7]~49 ;
wire \key_filter_inst1|cnt[8]~50_combout ;
wire \key_filter_inst1|cnt[8]~51 ;
wire \key_filter_inst1|cnt[9]~52_combout ;
wire \key_filter_inst1|cnt[9]~53 ;
wire \key_filter_inst1|cnt[10]~54_combout ;
wire \key_filter_inst1|cnt[10]~55 ;
wire \key_filter_inst1|cnt[11]~56_combout ;
wire \key_filter_inst1|cnt[11]~57 ;
wire \key_filter_inst1|cnt[12]~58_combout ;
wire \key_filter_inst1|cnt[12]~59 ;
wire \key_filter_inst1|cnt[13]~60_combout ;
wire \key_filter_inst1|cnt[13]~61 ;
wire \key_filter_inst1|cnt[14]~62_combout ;
wire \key_filter_inst1|cnt[14]~63 ;
wire \key_filter_inst1|cnt[15]~64_combout ;
wire \key_filter_inst1|cnt[15]~65 ;
wire \key_filter_inst1|cnt[16]~66_combout ;
wire \key_filter_inst1|cnt[16]~67 ;
wire \key_filter_inst1|cnt[17]~68_combout ;
wire \key_filter_inst1|cnt[17]~69 ;
wire \key_filter_inst1|cnt[18]~70_combout ;
wire \key_filter_inst1|cnt[18]~71 ;
wire \key_filter_inst1|cnt[19]~72_combout ;
wire \key_filter_inst1|cnt[19]~73 ;
wire \key_filter_inst1|cnt[20]~78_combout ;
wire \key_filter_inst1|cnt[20]~79 ;
wire \key_filter_inst1|cnt[21]~80_combout ;
wire \key_filter_inst1|cnt[21]~81 ;
wire \key_filter_inst1|cnt[22]~82_combout ;
wire \key_filter_inst1|cnt[22]~83 ;
wire \key_filter_inst1|cnt[23]~84_combout ;
wire \key_filter_inst1|cnt[23]~85 ;
wire \key_filter_inst1|cnt[24]~86_combout ;
wire \key_filter_inst1|cnt[24]~87 ;
wire \key_filter_inst1|cnt[25]~88_combout ;
wire \key_filter_inst1|cnt[25]~89 ;
wire \key_filter_inst1|cnt[26]~90_combout ;
wire \key_filter_inst1|cnt[26]~91 ;
wire \key_filter_inst1|cnt[27]~92_combout ;
wire \key_filter_inst1|cnt[27]~93 ;
wire \key_filter_inst1|cnt[28]~94_combout ;
wire \key_filter_inst1|cnt[28]~95 ;
wire \key_filter_inst1|cnt[29]~96_combout ;
wire \key_filter_inst1|cnt[29]~97 ;
wire \key_filter_inst1|cnt[30]~98_combout ;
wire \key_filter_inst1|state~2_combout ;
wire \key_filter_inst1|state~1_combout ;
wire \key_filter_inst1|cnt[30]~99 ;
wire \key_filter_inst1|cnt[31]~100_combout ;
wire \key_filter_inst1|state~0_combout ;
wire \key_filter_inst1|state~3_combout ;
wire \key_filter_inst1|key_out~0_combout ;
wire \key_filter_inst1|key_out~1_combout ;
wire \key_filter_inst1|key_out~q ;
wire \pulse_cnt_inst|counter[0]~0_combout ;
wire \pulse_cnt_inst|pulse_cnt[1]~1_combout ;
wire \pulse_cnt_inst|pulse_cnt~0_combout ;
wire \img_select_inst|q[1]~50_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a8 ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|addr[13]~39 ;
wire \vga_ctrl_inst|addr[14]~45_combout ;
wire \vga_ctrl_inst|ShiftLeft3~26_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16_combout ;
wire \vga_ctrl_inst|ShiftLeft3~32_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Add9~23 ;
wire \vga_ctrl_inst|Add9~24_combout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_select_inst|q[1]~48_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_select_inst|q[1]~49_combout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_select_inst|Mux7~0_combout ;
wire \img_select_inst|Mux7~1_combout ;
wire \img_select_inst|Mux7~2_combout ;
wire \img_select_inst|q[0]~1_combout ;
wire \img_select_inst|q[0]~3_combout ;
wire \img_select_inst|q[0]~_emulated_q ;
wire \img_select_inst|q[0]~2_combout ;
wire \vga_ctrl_inst|vga_rgb~4_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a9 ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a9 ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_select_inst|Mux6~0_combout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_select_inst|Mux6~1_combout ;
wire \img_select_inst|Mux6~2_combout ;
wire \img_select_inst|q[1]~5_combout ;
wire \img_select_inst|q[1]~7_combout ;
wire \img_select_inst|q[1]~_emulated_q ;
wire \img_select_inst|q[1]~6_combout ;
wire \vga_ctrl_inst|vga_rgb~5_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a10 ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_select_inst|Mux5~0_combout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_select_inst|Mux5~1_combout ;
wire \img_select_inst|Mux5~2_combout ;
wire \img_select_inst|q[2]~9_combout ;
wire \img_select_inst|q[2]~11_combout ;
wire \img_select_inst|q[2]~_emulated_q ;
wire \img_select_inst|q[2]~10_combout ;
wire \vga_ctrl_inst|vga_rgb~6_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a11 ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a11 ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_select_inst|Mux4~0_combout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_select_inst|Mux4~1_combout ;
wire \img_select_inst|Mux4~2_combout ;
wire \img_select_inst|q[3]~13_combout ;
wire \img_select_inst|q[3]~15_combout ;
wire \img_select_inst|q[3]~_emulated_q ;
wire \img_select_inst|q[3]~14_combout ;
wire \vga_ctrl_inst|vga_rgb~7_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \img_select_inst|q[4]~17_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_select_inst|Mux3~0_combout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_select_inst|Mux3~1_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a12 ;
wire \img_select_inst|Mux3~2_combout ;
wire \img_select_inst|q[4]~19_combout ;
wire \img_select_inst|q[4]~_emulated_q ;
wire \img_select_inst|q[4]~18_combout ;
wire \vga_ctrl_inst|vga_rgb~8_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a13 ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ;
wire \img_select_inst|q[5]~21_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_select_inst|Mux2~0_combout ;
wire \img_select_inst|Mux2~1_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a13 ;
wire \img_select_inst|Mux2~2_combout ;
wire \img_select_inst|q[5]~23_combout ;
wire \img_select_inst|q[5]~_emulated_q ;
wire \img_select_inst|q[5]~22_combout ;
wire \vga_ctrl_inst|vga_rgb~9_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ;
wire \img_select_inst|q[6]~25_combout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_select_inst|Mux1~0_combout ;
wire \img_select_inst|Mux1~1_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a14 ;
wire \img_select_inst|Mux1~2_combout ;
wire \img_select_inst|q[6]~27_combout ;
wire \img_select_inst|q[6]~_emulated_q ;
wire \img_select_inst|q[6]~26_combout ;
wire \vga_ctrl_inst|vga_rgb~10_combout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a15 ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ;
wire \img_select_inst|q[7]~29_combout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a15 ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_select_inst|Mux0~0_combout ;
wire \img_select_inst|Mux0~1_combout ;
wire \img_select_inst|Mux0~2_combout ;
wire \img_select_inst|q[7]~31_combout ;
wire \img_select_inst|q[7]~_emulated_q ;
wire \img_select_inst|q[7]~30_combout ;
wire \vga_ctrl_inst|vga_rgb~11_combout ;
wire [10:0] \vga_ctrl_inst|cnt1 ;
wire [15:0] \vga_ctrl_inst|addr ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \vga_ctrl_inst|vga_rgb ;
wire [31:0] \key_filter_inst3|cnt ;
wire [31:0] \key_filter_inst2|cnt ;
wire [1:0] \zoom_level_inst|zoom_in_level ;
wire [31:0] \key_filter_inst1|cnt ;
wire [9:0] \vga_ctrl_inst|cnt2 ;
wire [1:0] \zoom_level_inst|zoom_out_level ;
wire [1:0] \pulse_cnt_inst|pulse_cnt ;
wire [1:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [1:0] \pulse_cnt_inst|counter ;
wire [2:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [2:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w ;

wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [3:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [3:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a17  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a9  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a8  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a9  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a19  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a11  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a10  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a11  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a21  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a13  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a12  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a13  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a23  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a15  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a14  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a15  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \vga_hsync~output (
	.i(\vga_ctrl_inst|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \vga_vsync~output (
	.i(\vga_ctrl_inst|LessThan2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \vga_rgb[0]~output (
	.i(\vga_ctrl_inst|vga_rgb [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[0]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[0]~output .bus_hold = "false";
defparam \vga_rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \vga_rgb[1]~output (
	.i(\vga_ctrl_inst|vga_rgb [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[1]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[1]~output .bus_hold = "false";
defparam \vga_rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \vga_rgb[2]~output (
	.i(\vga_ctrl_inst|vga_rgb [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[2]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[2]~output .bus_hold = "false";
defparam \vga_rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \vga_rgb[3]~output (
	.i(\vga_ctrl_inst|vga_rgb [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[3]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[3]~output .bus_hold = "false";
defparam \vga_rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \vga_rgb[4]~output (
	.i(\vga_ctrl_inst|vga_rgb [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[4]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[4]~output .bus_hold = "false";
defparam \vga_rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \vga_rgb[5]~output (
	.i(\vga_ctrl_inst|vga_rgb [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[5]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[5]~output .bus_hold = "false";
defparam \vga_rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \vga_rgb[6]~output (
	.i(\vga_ctrl_inst|vga_rgb [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[6]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[6]~output .bus_hold = "false";
defparam \vga_rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \vga_rgb[7]~output (
	.i(\vga_ctrl_inst|vga_rgb [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[7]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[7]~output .bus_hold = "false";
defparam \vga_rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 8;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[0]~11 (
// Equation(s):
// \vga_ctrl_inst|cnt1[0]~11_combout  = \vga_ctrl_inst|cnt1 [0] $ (VCC)
// \vga_ctrl_inst|cnt1[0]~12  = CARRY(\vga_ctrl_inst|cnt1 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt1[0]~11_combout ),
	.cout(\vga_ctrl_inst|cnt1[0]~12 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[0]~11 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|cnt1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|locked (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|locked~combout  = (!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|locked .lut_mask = 16'h55FF;
defparam \clk_gen_inst|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[7]~25 (
// Equation(s):
// \vga_ctrl_inst|cnt1[7]~25_combout  = (\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|cnt1[6]~24 )) # (!\vga_ctrl_inst|cnt1 [7] & ((\vga_ctrl_inst|cnt1[6]~24 ) # (GND)))
// \vga_ctrl_inst|cnt1[7]~26  = CARRY((!\vga_ctrl_inst|cnt1[6]~24 ) # (!\vga_ctrl_inst|cnt1 [7]))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[6]~24 ),
	.combout(\vga_ctrl_inst|cnt1[7]~25_combout ),
	.cout(\vga_ctrl_inst|cnt1[7]~26 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[7]~25 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[8]~27 (
// Equation(s):
// \vga_ctrl_inst|cnt1[8]~27_combout  = (\vga_ctrl_inst|cnt1 [8] & (\vga_ctrl_inst|cnt1[7]~26  $ (GND))) # (!\vga_ctrl_inst|cnt1 [8] & (!\vga_ctrl_inst|cnt1[7]~26  & VCC))
// \vga_ctrl_inst|cnt1[8]~28  = CARRY((\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|cnt1[7]~26 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[7]~26 ),
	.combout(\vga_ctrl_inst|cnt1[8]~27_combout ),
	.cout(\vga_ctrl_inst|cnt1[8]~28 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[8]~27 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \vga_ctrl_inst|cnt1[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[9]~29 (
// Equation(s):
// \vga_ctrl_inst|cnt1[9]~29_combout  = (\vga_ctrl_inst|cnt1 [9] & (!\vga_ctrl_inst|cnt1[8]~28 )) # (!\vga_ctrl_inst|cnt1 [9] & ((\vga_ctrl_inst|cnt1[8]~28 ) # (GND)))
// \vga_ctrl_inst|cnt1[9]~30  = CARRY((!\vga_ctrl_inst|cnt1[8]~28 ) # (!\vga_ctrl_inst|cnt1 [9]))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[8]~28 ),
	.combout(\vga_ctrl_inst|cnt1[9]~29_combout ),
	.cout(\vga_ctrl_inst|cnt1[9]~30 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[9]~29 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \vga_ctrl_inst|cnt1[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~0 (
// Equation(s):
// \vga_ctrl_inst|Equal1~0_combout  = (!\vga_ctrl_inst|cnt1 [9] & (!\vga_ctrl_inst|cnt1 [8] & (!\vga_ctrl_inst|cnt1 [7] & !\vga_ctrl_inst|cnt1 [5])))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(\vga_ctrl_inst|cnt1 [7]),
	.datad(\vga_ctrl_inst|cnt1 [5]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \vga_ctrl_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~1 (
// Equation(s):
// \vga_ctrl_inst|Equal1~1_combout  = (\vga_ctrl_inst|Equal1~0_combout  & !\vga_ctrl_inst|cnt1 [6])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Equal1~0_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt1 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~1 .lut_mask = 16'h00CC;
defparam \vga_ctrl_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[10]~31 (
// Equation(s):
// \vga_ctrl_inst|cnt1[10]~31_combout  = \vga_ctrl_inst|cnt1[9]~30  $ (!\vga_ctrl_inst|cnt1 [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt1 [10]),
	.cin(\vga_ctrl_inst|cnt1[9]~30 ),
	.combout(\vga_ctrl_inst|cnt1[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[10]~31 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|cnt1[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \vga_ctrl_inst|cnt1[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[10] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~2 (
// Equation(s):
// \vga_ctrl_inst|Equal1~2_combout  = (\vga_ctrl_inst|cnt1 [1] & (\vga_ctrl_inst|cnt1 [3] & (\vga_ctrl_inst|cnt1 [0] & \vga_ctrl_inst|cnt1 [2])))

	.dataa(\vga_ctrl_inst|cnt1 [1]),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(\vga_ctrl_inst|cnt1 [0]),
	.datad(\vga_ctrl_inst|cnt1 [2]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~2 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|LessThan0~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan0~0_combout  = (\vga_ctrl_inst|cnt1 [10] & (((\vga_ctrl_inst|Equal1~2_combout  & \vga_ctrl_inst|cnt1 [4])) # (!\vga_ctrl_inst|Equal1~1_combout )))

	.dataa(\vga_ctrl_inst|Equal1~1_combout ),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(\vga_ctrl_inst|Equal1~2_combout ),
	.datad(\vga_ctrl_inst|cnt1 [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan0~0 .lut_mask = 16'hC444;
defparam \vga_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \vga_ctrl_inst|cnt1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[1]~13 (
// Equation(s):
// \vga_ctrl_inst|cnt1[1]~13_combout  = (\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|cnt1[0]~12 )) # (!\vga_ctrl_inst|cnt1 [1] & ((\vga_ctrl_inst|cnt1[0]~12 ) # (GND)))
// \vga_ctrl_inst|cnt1[1]~14  = CARRY((!\vga_ctrl_inst|cnt1[0]~12 ) # (!\vga_ctrl_inst|cnt1 [1]))

	.dataa(\vga_ctrl_inst|cnt1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[0]~12 ),
	.combout(\vga_ctrl_inst|cnt1[1]~13_combout ),
	.cout(\vga_ctrl_inst|cnt1[1]~14 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[1]~13 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \vga_ctrl_inst|cnt1[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[2]~15 (
// Equation(s):
// \vga_ctrl_inst|cnt1[2]~15_combout  = (\vga_ctrl_inst|cnt1 [2] & (\vga_ctrl_inst|cnt1[1]~14  $ (GND))) # (!\vga_ctrl_inst|cnt1 [2] & (!\vga_ctrl_inst|cnt1[1]~14  & VCC))
// \vga_ctrl_inst|cnt1[2]~16  = CARRY((\vga_ctrl_inst|cnt1 [2] & !\vga_ctrl_inst|cnt1[1]~14 ))

	.dataa(\vga_ctrl_inst|cnt1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[1]~14 ),
	.combout(\vga_ctrl_inst|cnt1[2]~15_combout ),
	.cout(\vga_ctrl_inst|cnt1[2]~16 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[2]~15 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|cnt1[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \vga_ctrl_inst|cnt1[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[3]~17 (
// Equation(s):
// \vga_ctrl_inst|cnt1[3]~17_combout  = (\vga_ctrl_inst|cnt1 [3] & (!\vga_ctrl_inst|cnt1[2]~16 )) # (!\vga_ctrl_inst|cnt1 [3] & ((\vga_ctrl_inst|cnt1[2]~16 ) # (GND)))
// \vga_ctrl_inst|cnt1[3]~18  = CARRY((!\vga_ctrl_inst|cnt1[2]~16 ) # (!\vga_ctrl_inst|cnt1 [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[2]~16 ),
	.combout(\vga_ctrl_inst|cnt1[3]~17_combout ),
	.cout(\vga_ctrl_inst|cnt1[3]~18 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[3]~17 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|cnt1[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \vga_ctrl_inst|cnt1[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[4]~19 (
// Equation(s):
// \vga_ctrl_inst|cnt1[4]~19_combout  = (\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|cnt1[3]~18  $ (GND))) # (!\vga_ctrl_inst|cnt1 [4] & (!\vga_ctrl_inst|cnt1[3]~18  & VCC))
// \vga_ctrl_inst|cnt1[4]~20  = CARRY((\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|cnt1[3]~18 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[3]~18 ),
	.combout(\vga_ctrl_inst|cnt1[4]~19_combout ),
	.cout(\vga_ctrl_inst|cnt1[4]~20 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[4]~19 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \vga_ctrl_inst|cnt1[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[5]~21 (
// Equation(s):
// \vga_ctrl_inst|cnt1[5]~21_combout  = (\vga_ctrl_inst|cnt1 [5] & (!\vga_ctrl_inst|cnt1[4]~20 )) # (!\vga_ctrl_inst|cnt1 [5] & ((\vga_ctrl_inst|cnt1[4]~20 ) # (GND)))
// \vga_ctrl_inst|cnt1[5]~22  = CARRY((!\vga_ctrl_inst|cnt1[4]~20 ) # (!\vga_ctrl_inst|cnt1 [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[4]~20 ),
	.combout(\vga_ctrl_inst|cnt1[5]~21_combout ),
	.cout(\vga_ctrl_inst|cnt1[5]~22 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[5]~21 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|cnt1[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \vga_ctrl_inst|cnt1[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[6]~23 (
// Equation(s):
// \vga_ctrl_inst|cnt1[6]~23_combout  = (\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|cnt1[5]~22  $ (GND))) # (!\vga_ctrl_inst|cnt1 [6] & (!\vga_ctrl_inst|cnt1[5]~22  & VCC))
// \vga_ctrl_inst|cnt1[6]~24  = CARRY((\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|cnt1[5]~22 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[5]~22 ),
	.combout(\vga_ctrl_inst|cnt1[6]~23_combout ),
	.cout(\vga_ctrl_inst|cnt1[6]~24 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[6]~23 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \vga_ctrl_inst|cnt1[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \vga_ctrl_inst|cnt1[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|LessThan1~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan1~0_combout  = (\vga_ctrl_inst|cnt1 [7]) # ((\vga_ctrl_inst|cnt1 [8]) # ((\vga_ctrl_inst|cnt1 [9]) # (\vga_ctrl_inst|cnt1 [10])))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(\vga_ctrl_inst|cnt1 [9]),
	.datad(\vga_ctrl_inst|cnt1 [10]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \vga_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~3 (
// Equation(s):
// \vga_ctrl_inst|Equal1~3_combout  = (\vga_ctrl_inst|Equal1~1_combout  & (\vga_ctrl_inst|cnt1 [10] & (\vga_ctrl_inst|Equal1~2_combout  & \vga_ctrl_inst|cnt1 [4])))

	.dataa(\vga_ctrl_inst|Equal1~1_combout ),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(\vga_ctrl_inst|Equal1~2_combout ),
	.datad(\vga_ctrl_inst|cnt1 [4]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~3 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add1~0 (
// Equation(s):
// \vga_ctrl_inst|Add1~0_combout  = \vga_ctrl_inst|cnt2 [0] $ (VCC)
// \vga_ctrl_inst|Add1~1  = CARRY(\vga_ctrl_inst|cnt2 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add1~0_combout ),
	.cout(\vga_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[0]~10 (
// Equation(s):
// \vga_ctrl_inst|cnt2[0]~10_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [0]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~0_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [0]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [0]),
	.datad(\vga_ctrl_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[0]~10 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \vga_ctrl_inst|cnt2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add1~2 (
// Equation(s):
// \vga_ctrl_inst|Add1~2_combout  = (\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add1~1 )) # (!\vga_ctrl_inst|cnt2 [1] & ((\vga_ctrl_inst|Add1~1 ) # (GND)))
// \vga_ctrl_inst|Add1~3  = CARRY((!\vga_ctrl_inst|Add1~1 ) # (!\vga_ctrl_inst|cnt2 [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~1 ),
	.combout(\vga_ctrl_inst|Add1~2_combout ),
	.cout(\vga_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[1]~9 (
// Equation(s):
// \vga_ctrl_inst|cnt2[1]~9_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [1]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~2_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [1]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [1]),
	.datad(\vga_ctrl_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[1]~9 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \vga_ctrl_inst|cnt2[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|always1~2 (
// Equation(s):
// \vga_ctrl_inst|always1~2_combout  = (\vga_ctrl_inst|cnt2 [0] & \vga_ctrl_inst|cnt2 [1])

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~2 .lut_mask = 16'hA0A0;
defparam \vga_ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add1~4 (
// Equation(s):
// \vga_ctrl_inst|Add1~4_combout  = (\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add1~3  $ (GND))) # (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|Add1~3  & VCC))
// \vga_ctrl_inst|Add1~5  = CARRY((\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~3 ),
	.combout(\vga_ctrl_inst|Add1~4_combout ),
	.cout(\vga_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[2]~8 (
// Equation(s):
// \vga_ctrl_inst|cnt2[2]~8_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [2]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~4_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [2]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[2]~8 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \vga_ctrl_inst|cnt2[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add1~6 (
// Equation(s):
// \vga_ctrl_inst|Add1~6_combout  = (\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add1~5 )) # (!\vga_ctrl_inst|cnt2 [3] & ((\vga_ctrl_inst|Add1~5 ) # (GND)))
// \vga_ctrl_inst|Add1~7  = CARRY((!\vga_ctrl_inst|Add1~5 ) # (!\vga_ctrl_inst|cnt2 [3]))

	.dataa(\vga_ctrl_inst|cnt2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~5 ),
	.combout(\vga_ctrl_inst|Add1~6_combout ),
	.cout(\vga_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[3]~7 (
// Equation(s):
// \vga_ctrl_inst|cnt2[3]~7_combout  = (\vga_ctrl_inst|Add1~6_combout  & (((\vga_ctrl_inst|cnt2 [3] & !\vga_ctrl_inst|Equal1~3_combout )) # (!\vga_ctrl_inst|cnt2[9]~0_combout ))) # (!\vga_ctrl_inst|Add1~6_combout  & (((\vga_ctrl_inst|cnt2 [3] & 
// !\vga_ctrl_inst|Equal1~3_combout ))))

	.dataa(\vga_ctrl_inst|Add1~6_combout ),
	.datab(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [3]),
	.datad(\vga_ctrl_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[3]~7 .lut_mask = 16'h22F2;
defparam \vga_ctrl_inst|cnt2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \vga_ctrl_inst|cnt2[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add1~8 (
// Equation(s):
// \vga_ctrl_inst|Add1~8_combout  = (\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|Add1~7  $ (GND))) # (!\vga_ctrl_inst|cnt2 [4] & (!\vga_ctrl_inst|Add1~7  & VCC))
// \vga_ctrl_inst|Add1~9  = CARRY((\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~7 ),
	.combout(\vga_ctrl_inst|Add1~8_combout ),
	.cout(\vga_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[4]~4 (
// Equation(s):
// \vga_ctrl_inst|cnt2[4]~4_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (((\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|Equal1~3_combout )))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~8_combout ) # ((\vga_ctrl_inst|cnt2 [4] & 
// !\vga_ctrl_inst|Equal1~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~8_combout ),
	.datac(\vga_ctrl_inst|cnt2 [4]),
	.datad(\vga_ctrl_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[4]~4 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \vga_ctrl_inst|cnt2[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add1~10 (
// Equation(s):
// \vga_ctrl_inst|Add1~10_combout  = (\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add1~9 )) # (!\vga_ctrl_inst|cnt2 [5] & ((\vga_ctrl_inst|Add1~9 ) # (GND)))
// \vga_ctrl_inst|Add1~11  = CARRY((!\vga_ctrl_inst|Add1~9 ) # (!\vga_ctrl_inst|cnt2 [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~9 ),
	.combout(\vga_ctrl_inst|Add1~10_combout ),
	.cout(\vga_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[5]~3 (
// Equation(s):
// \vga_ctrl_inst|cnt2[5]~3_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (((\vga_ctrl_inst|cnt2 [5] & !\vga_ctrl_inst|Equal1~3_combout )))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~10_combout ) # ((\vga_ctrl_inst|cnt2 [5] & 
// !\vga_ctrl_inst|Equal1~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~10_combout ),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[5]~3 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt2[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \vga_ctrl_inst|cnt2[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add1~12 (
// Equation(s):
// \vga_ctrl_inst|Add1~12_combout  = (\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add1~11  $ (GND))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add1~11  & VCC))
// \vga_ctrl_inst|Add1~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Add1~11 ))

	.dataa(\vga_ctrl_inst|cnt2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~11 ),
	.combout(\vga_ctrl_inst|Add1~12_combout ),
	.cout(\vga_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[6]~2 (
// Equation(s):
// \vga_ctrl_inst|cnt2[6]~2_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Equal1~3_combout )))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~12_combout ) # ((\vga_ctrl_inst|cnt2 [6] & 
// !\vga_ctrl_inst|Equal1~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~12_combout ),
	.datac(\vga_ctrl_inst|cnt2 [6]),
	.datad(\vga_ctrl_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[6]~2 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt2[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \vga_ctrl_inst|cnt2[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add1~14 (
// Equation(s):
// \vga_ctrl_inst|Add1~14_combout  = (\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add1~13 )) # (!\vga_ctrl_inst|cnt2 [7] & ((\vga_ctrl_inst|Add1~13 ) # (GND)))
// \vga_ctrl_inst|Add1~15  = CARRY((!\vga_ctrl_inst|Add1~13 ) # (!\vga_ctrl_inst|cnt2 [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~13 ),
	.combout(\vga_ctrl_inst|Add1~14_combout ),
	.cout(\vga_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add1~16 (
// Equation(s):
// \vga_ctrl_inst|Add1~16_combout  = (\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add1~15  $ (GND))) # (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|Add1~15  & VCC))
// \vga_ctrl_inst|Add1~17  = CARRY((\vga_ctrl_inst|cnt2 [8] & !\vga_ctrl_inst|Add1~15 ))

	.dataa(\vga_ctrl_inst|cnt2 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~15 ),
	.combout(\vga_ctrl_inst|Add1~16_combout ),
	.cout(\vga_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[8]~5 (
// Equation(s):
// \vga_ctrl_inst|cnt2[8]~5_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (!\vga_ctrl_inst|Equal1~3_combout  & (\vga_ctrl_inst|cnt2 [8]))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~16_combout ) # ((!\vga_ctrl_inst|Equal1~3_combout  & 
// \vga_ctrl_inst|cnt2 [8]))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Equal1~3_combout ),
	.datac(\vga_ctrl_inst|cnt2 [8]),
	.datad(\vga_ctrl_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[8]~5 .lut_mask = 16'h7530;
defparam \vga_ctrl_inst|cnt2[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \vga_ctrl_inst|cnt2[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[8]~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add1~18 (
// Equation(s):
// \vga_ctrl_inst|Add1~18_combout  = \vga_ctrl_inst|Add1~17  $ (\vga_ctrl_inst|cnt2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt2 [9]),
	.cin(\vga_ctrl_inst|Add1~17 ),
	.combout(\vga_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[9]~1 (
// Equation(s):
// \vga_ctrl_inst|cnt2[9]~1_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (((\vga_ctrl_inst|cnt2 [9] & !\vga_ctrl_inst|Equal1~3_combout )))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~18_combout ) # ((\vga_ctrl_inst|cnt2 [9] & 
// !\vga_ctrl_inst|Equal1~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~18_combout ),
	.datac(\vga_ctrl_inst|cnt2 [9]),
	.datad(\vga_ctrl_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9]~1 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt2[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \vga_ctrl_inst|cnt2[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|always1~1 (
// Equation(s):
// \vga_ctrl_inst|always1~1_combout  = (\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|cnt2 [5] & \vga_ctrl_inst|cnt2 [6])))

	.dataa(\vga_ctrl_inst|cnt2 [9]),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~1 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[9]~0 (
// Equation(s):
// \vga_ctrl_inst|cnt2[9]~0_combout  = ((\vga_ctrl_inst|always1~0_combout  & (\vga_ctrl_inst|always1~2_combout  & \vga_ctrl_inst|always1~1_combout ))) # (!\vga_ctrl_inst|Equal1~3_combout )

	.dataa(\vga_ctrl_inst|always1~0_combout ),
	.datab(\vga_ctrl_inst|always1~2_combout ),
	.datac(\vga_ctrl_inst|always1~1_combout ),
	.datad(\vga_ctrl_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9]~0 .lut_mask = 16'h80FF;
defparam \vga_ctrl_inst|cnt2[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[7]~6 (
// Equation(s):
// \vga_ctrl_inst|cnt2[7]~6_combout  = (\vga_ctrl_inst|cnt2[9]~0_combout  & (((\vga_ctrl_inst|cnt2 [7] & !\vga_ctrl_inst|Equal1~3_combout )))) # (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~14_combout ) # ((\vga_ctrl_inst|cnt2 [7] & 
// !\vga_ctrl_inst|Equal1~3_combout ))))

	.dataa(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datab(\vga_ctrl_inst|Add1~14_combout ),
	.datac(\vga_ctrl_inst|cnt2 [7]),
	.datad(\vga_ctrl_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[7]~6 .lut_mask = 16'h44F4;
defparam \vga_ctrl_inst|cnt2[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \vga_ctrl_inst|cnt2[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|always1~0 (
// Equation(s):
// \vga_ctrl_inst|always1~0_combout  = (!\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|cnt2 [3])))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|cnt2 [3]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~0 .lut_mask = 16'h0001;
defparam \vga_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~0_combout  = (\vga_ctrl_inst|cnt2 [9]) # ((\vga_ctrl_inst|cnt2 [4]) # ((\vga_ctrl_inst|cnt2 [5]) # (\vga_ctrl_inst|cnt2 [6])))

	.dataa(\vga_ctrl_inst|cnt2 [9]),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \vga_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~1_combout  = (\vga_ctrl_inst|LessThan2~0_combout ) # (!\vga_ctrl_inst|always1~0_combout )

	.dataa(\vga_ctrl_inst|always1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~1 .lut_mask = 16'hFF55;
defparam \vga_ctrl_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \key_zoom_out~input (
	.i(key_zoom_out),
	.ibar(gnd),
	.o(\key_zoom_out~input_o ));
// synopsys translate_off
defparam \key_zoom_out~input .bus_hold = "false";
defparam \key_zoom_out~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N0
cycloneive_lcell_comb \key_filter_inst3|cnt[0]~34 (
// Equation(s):
// \key_filter_inst3|cnt[0]~34_combout  = \key_filter_inst3|cnt [0] $ (VCC)
// \key_filter_inst3|cnt[0]~35  = CARRY(\key_filter_inst3|cnt [0])

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_filter_inst3|cnt[0]~34_combout ),
	.cout(\key_filter_inst3|cnt[0]~35 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[0]~34 .lut_mask = 16'h33CC;
defparam \key_filter_inst3|cnt[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N28
cycloneive_lcell_comb \key_filter_inst3|LessThan0~1 (
// Equation(s):
// \key_filter_inst3|LessThan0~1_combout  = (((!\key_filter_inst3|cnt [0]) # (!\key_filter_inst3|cnt [3])) # (!\key_filter_inst3|cnt [1])) # (!\key_filter_inst3|cnt [2])

	.dataa(\key_filter_inst3|cnt [2]),
	.datab(\key_filter_inst3|cnt [1]),
	.datac(\key_filter_inst3|cnt [3]),
	.datad(\key_filter_inst3|cnt [0]),
	.cin(gnd),
	.combout(\key_filter_inst3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \key_filter_inst3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N8
cycloneive_lcell_comb \key_filter_inst3|LessThan0~2 (
// Equation(s):
// \key_filter_inst3|LessThan0~2_combout  = (!\key_filter_inst3|cnt [5] & ((\key_filter_inst3|LessThan0~1_combout ) # (!\key_filter_inst3|cnt [4])))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [4]),
	.datac(\key_filter_inst3|cnt [5]),
	.datad(\key_filter_inst3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|LessThan0~2 .lut_mask = 16'h0F03;
defparam \key_filter_inst3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneive_lcell_comb \key_filter_inst3|cnt[10]~32 (
// Equation(s):
// \key_filter_inst3|cnt[10]~32_combout  = (!\key_filter_inst3|cnt [7] & !\key_filter_inst3|cnt [6])

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [7]),
	.datac(\key_filter_inst3|cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_filter_inst3|cnt[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|cnt[10]~32 .lut_mask = 16'h0303;
defparam \key_filter_inst3|cnt[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneive_lcell_comb \key_filter_inst3|cnt[10]~74 (
// Equation(s):
// \key_filter_inst3|cnt[10]~74_combout  = ((\key_zoom_out~input_o  & ((\key_filter_inst3|cnt [5]))) # (!\key_zoom_out~input_o  & (!\key_filter_inst3|LessThan0~2_combout ))) # (!\key_filter_inst3|cnt[10]~32_combout )

	.dataa(\key_zoom_out~input_o ),
	.datab(\key_filter_inst3|LessThan0~2_combout ),
	.datac(\key_filter_inst3|cnt [5]),
	.datad(\key_filter_inst3|cnt[10]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|cnt[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|cnt[10]~74 .lut_mask = 16'hB1FF;
defparam \key_filter_inst3|cnt[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneive_lcell_comb \key_filter_inst3|cnt[10]~33 (
// Equation(s):
// \key_filter_inst3|cnt[10]~33_combout  = (!\key_filter_inst3|cnt [12] & (!\key_filter_inst3|cnt [11] & (!\key_filter_inst3|cnt [10] & !\key_filter_inst3|cnt [9])))

	.dataa(\key_filter_inst3|cnt [12]),
	.datab(\key_filter_inst3|cnt [11]),
	.datac(\key_filter_inst3|cnt [10]),
	.datad(\key_filter_inst3|cnt [9]),
	.cin(gnd),
	.combout(\key_filter_inst3|cnt[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|cnt[10]~33 .lut_mask = 16'h0001;
defparam \key_filter_inst3|cnt[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N14
cycloneive_lcell_comb \key_filter_inst3|cnt[10]~75 (
// Equation(s):
// \key_filter_inst3|cnt[10]~75_combout  = (\key_filter_inst3|cnt [13] & (((\key_filter_inst3|cnt[10]~74_combout  & \key_filter_inst3|cnt [8])) # (!\key_filter_inst3|cnt[10]~33_combout )))

	.dataa(\key_filter_inst3|cnt[10]~74_combout ),
	.datab(\key_filter_inst3|cnt [13]),
	.datac(\key_filter_inst3|cnt[10]~33_combout ),
	.datad(\key_filter_inst3|cnt [8]),
	.cin(gnd),
	.combout(\key_filter_inst3|cnt[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|cnt[10]~75 .lut_mask = 16'h8C0C;
defparam \key_filter_inst3|cnt[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N28
cycloneive_lcell_comb \key_filter_inst3|cnt[14]~62 (
// Equation(s):
// \key_filter_inst3|cnt[14]~62_combout  = (\key_filter_inst3|cnt [14] & (\key_filter_inst3|cnt[13]~61  $ (GND))) # (!\key_filter_inst3|cnt [14] & (!\key_filter_inst3|cnt[13]~61  & VCC))
// \key_filter_inst3|cnt[14]~63  = CARRY((\key_filter_inst3|cnt [14] & !\key_filter_inst3|cnt[13]~61 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[13]~61 ),
	.combout(\key_filter_inst3|cnt[14]~62_combout ),
	.cout(\key_filter_inst3|cnt[14]~63 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[14]~62 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N30
cycloneive_lcell_comb \key_filter_inst3|cnt[15]~64 (
// Equation(s):
// \key_filter_inst3|cnt[15]~64_combout  = (\key_filter_inst3|cnt [15] & (!\key_filter_inst3|cnt[14]~63 )) # (!\key_filter_inst3|cnt [15] & ((\key_filter_inst3|cnt[14]~63 ) # (GND)))
// \key_filter_inst3|cnt[15]~65  = CARRY((!\key_filter_inst3|cnt[14]~63 ) # (!\key_filter_inst3|cnt [15]))

	.dataa(\key_filter_inst3|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[14]~63 ),
	.combout(\key_filter_inst3|cnt[15]~64_combout ),
	.cout(\key_filter_inst3|cnt[15]~65 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[15]~64 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N31
dffeas \key_filter_inst3|cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[15]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[15] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N0
cycloneive_lcell_comb \key_filter_inst3|cnt[16]~66 (
// Equation(s):
// \key_filter_inst3|cnt[16]~66_combout  = (\key_filter_inst3|cnt [16] & (\key_filter_inst3|cnt[15]~65  $ (GND))) # (!\key_filter_inst3|cnt [16] & (!\key_filter_inst3|cnt[15]~65  & VCC))
// \key_filter_inst3|cnt[16]~67  = CARRY((\key_filter_inst3|cnt [16] & !\key_filter_inst3|cnt[15]~65 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[15]~65 ),
	.combout(\key_filter_inst3|cnt[16]~66_combout ),
	.cout(\key_filter_inst3|cnt[16]~67 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[16]~66 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N1
dffeas \key_filter_inst3|cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[16]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[16] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N2
cycloneive_lcell_comb \key_filter_inst3|cnt[17]~68 (
// Equation(s):
// \key_filter_inst3|cnt[17]~68_combout  = (\key_filter_inst3|cnt [17] & (!\key_filter_inst3|cnt[16]~67 )) # (!\key_filter_inst3|cnt [17] & ((\key_filter_inst3|cnt[16]~67 ) # (GND)))
// \key_filter_inst3|cnt[17]~69  = CARRY((!\key_filter_inst3|cnt[16]~67 ) # (!\key_filter_inst3|cnt [17]))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[16]~67 ),
	.combout(\key_filter_inst3|cnt[17]~68_combout ),
	.cout(\key_filter_inst3|cnt[17]~69 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[17]~68 .lut_mask = 16'h3C3F;
defparam \key_filter_inst3|cnt[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N3
dffeas \key_filter_inst3|cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[17]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[17] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N4
cycloneive_lcell_comb \key_filter_inst3|cnt[18]~70 (
// Equation(s):
// \key_filter_inst3|cnt[18]~70_combout  = (\key_filter_inst3|cnt [18] & (\key_filter_inst3|cnt[17]~69  $ (GND))) # (!\key_filter_inst3|cnt [18] & (!\key_filter_inst3|cnt[17]~69  & VCC))
// \key_filter_inst3|cnt[18]~71  = CARRY((\key_filter_inst3|cnt [18] & !\key_filter_inst3|cnt[17]~69 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[17]~69 ),
	.combout(\key_filter_inst3|cnt[18]~70_combout ),
	.cout(\key_filter_inst3|cnt[18]~71 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[18]~70 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N5
dffeas \key_filter_inst3|cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[18]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[18] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N24
cycloneive_lcell_comb \key_filter_inst3|LessThan0~0 (
// Equation(s):
// \key_filter_inst3|LessThan0~0_combout  = (\key_filter_inst3|cnt [17] & (\key_filter_inst3|cnt [18] & (\key_filter_inst3|cnt [16] & \key_filter_inst3|cnt [15])))

	.dataa(\key_filter_inst3|cnt [17]),
	.datab(\key_filter_inst3|cnt [18]),
	.datac(\key_filter_inst3|cnt [16]),
	.datad(\key_filter_inst3|cnt [15]),
	.cin(gnd),
	.combout(\key_filter_inst3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|LessThan0~0 .lut_mask = 16'h8000;
defparam \key_filter_inst3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N24
cycloneive_lcell_comb \key_filter_inst3|cnt[10]~76 (
// Equation(s):
// \key_filter_inst3|cnt[10]~76_combout  = (\key_filter_inst3|LessThan0~0_combout  & ((\key_filter_inst3|cnt [14]) # (\key_filter_inst3|cnt[10]~75_combout )))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [14]),
	.datac(\key_filter_inst3|cnt[10]~75_combout ),
	.datad(\key_filter_inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|cnt[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|cnt[10]~76 .lut_mask = 16'hFC00;
defparam \key_filter_inst3|cnt[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N22
cycloneive_lcell_comb \key_filter_inst3|key_out~2 (
// Equation(s):
// \key_filter_inst3|key_out~2_combout  = ((\key_filter_inst3|state~q  & ((\key_filter_inst3|cnt [5]))) # (!\key_filter_inst3|state~q  & (!\key_filter_inst3|LessThan0~2_combout ))) # (!\key_filter_inst3|cnt[10]~32_combout )

	.dataa(\key_filter_inst3|state~q ),
	.datab(\key_filter_inst3|LessThan0~2_combout ),
	.datac(\key_filter_inst3|cnt [5]),
	.datad(\key_filter_inst3|cnt[10]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|key_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|key_out~2 .lut_mask = 16'hB1FF;
defparam \key_filter_inst3|key_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N4
cycloneive_lcell_comb \key_filter_inst3|key_out~3 (
// Equation(s):
// \key_filter_inst3|key_out~3_combout  = (\key_filter_inst3|cnt [13] & (((\key_filter_inst3|key_out~2_combout  & \key_filter_inst3|cnt [8])) # (!\key_filter_inst3|cnt[10]~33_combout )))

	.dataa(\key_filter_inst3|key_out~2_combout ),
	.datab(\key_filter_inst3|cnt [13]),
	.datac(\key_filter_inst3|cnt[10]~33_combout ),
	.datad(\key_filter_inst3|cnt [8]),
	.cin(gnd),
	.combout(\key_filter_inst3|key_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|key_out~3 .lut_mask = 16'h8C0C;
defparam \key_filter_inst3|key_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneive_lcell_comb \key_filter_inst3|state~4 (
// Equation(s):
// \key_filter_inst3|state~4_combout  = (\key_filter_inst3|LessThan0~0_combout  & ((\key_filter_inst3|cnt [14]) # (\key_filter_inst3|key_out~3_combout )))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [14]),
	.datac(\key_filter_inst3|key_out~3_combout ),
	.datad(\key_filter_inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|state~4 .lut_mask = 16'hFC00;
defparam \key_filter_inst3|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N6
cycloneive_lcell_comb \key_filter_inst3|cnt[19]~72 (
// Equation(s):
// \key_filter_inst3|cnt[19]~72_combout  = (\key_filter_inst3|cnt [19] & (!\key_filter_inst3|cnt[18]~71 )) # (!\key_filter_inst3|cnt [19] & ((\key_filter_inst3|cnt[18]~71 ) # (GND)))
// \key_filter_inst3|cnt[19]~73  = CARRY((!\key_filter_inst3|cnt[18]~71 ) # (!\key_filter_inst3|cnt [19]))

	.dataa(\key_filter_inst3|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[18]~71 ),
	.combout(\key_filter_inst3|cnt[19]~72_combout ),
	.cout(\key_filter_inst3|cnt[19]~73 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[19]~72 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N7
dffeas \key_filter_inst3|cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[19]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[19] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N8
cycloneive_lcell_comb \key_filter_inst3|cnt[20]~78 (
// Equation(s):
// \key_filter_inst3|cnt[20]~78_combout  = (\key_filter_inst3|cnt [20] & (\key_filter_inst3|cnt[19]~73  $ (GND))) # (!\key_filter_inst3|cnt [20] & (!\key_filter_inst3|cnt[19]~73  & VCC))
// \key_filter_inst3|cnt[20]~79  = CARRY((\key_filter_inst3|cnt [20] & !\key_filter_inst3|cnt[19]~73 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[19]~73 ),
	.combout(\key_filter_inst3|cnt[20]~78_combout ),
	.cout(\key_filter_inst3|cnt[20]~79 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[20]~78 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[20]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N9
dffeas \key_filter_inst3|cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[20]~78_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[20] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N10
cycloneive_lcell_comb \key_filter_inst3|cnt[21]~80 (
// Equation(s):
// \key_filter_inst3|cnt[21]~80_combout  = (\key_filter_inst3|cnt [21] & (!\key_filter_inst3|cnt[20]~79 )) # (!\key_filter_inst3|cnt [21] & ((\key_filter_inst3|cnt[20]~79 ) # (GND)))
// \key_filter_inst3|cnt[21]~81  = CARRY((!\key_filter_inst3|cnt[20]~79 ) # (!\key_filter_inst3|cnt [21]))

	.dataa(\key_filter_inst3|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[20]~79 ),
	.combout(\key_filter_inst3|cnt[21]~80_combout ),
	.cout(\key_filter_inst3|cnt[21]~81 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[21]~80 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[21]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N11
dffeas \key_filter_inst3|cnt[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[21]~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[21] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N12
cycloneive_lcell_comb \key_filter_inst3|cnt[22]~82 (
// Equation(s):
// \key_filter_inst3|cnt[22]~82_combout  = (\key_filter_inst3|cnt [22] & (\key_filter_inst3|cnt[21]~81  $ (GND))) # (!\key_filter_inst3|cnt [22] & (!\key_filter_inst3|cnt[21]~81  & VCC))
// \key_filter_inst3|cnt[22]~83  = CARRY((\key_filter_inst3|cnt [22] & !\key_filter_inst3|cnt[21]~81 ))

	.dataa(\key_filter_inst3|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[21]~81 ),
	.combout(\key_filter_inst3|cnt[22]~82_combout ),
	.cout(\key_filter_inst3|cnt[22]~83 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[22]~82 .lut_mask = 16'hA50A;
defparam \key_filter_inst3|cnt[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N13
dffeas \key_filter_inst3|cnt[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[22]~82_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[22] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneive_lcell_comb \key_filter_inst3|state~0 (
// Equation(s):
// \key_filter_inst3|state~0_combout  = (!\key_filter_inst3|cnt [22] & (!\key_filter_inst3|cnt [21] & (!\key_filter_inst3|cnt [20] & !\key_filter_inst3|cnt [19])))

	.dataa(\key_filter_inst3|cnt [22]),
	.datab(\key_filter_inst3|cnt [21]),
	.datac(\key_filter_inst3|cnt [20]),
	.datad(\key_filter_inst3|cnt [19]),
	.cin(gnd),
	.combout(\key_filter_inst3|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|state~0 .lut_mask = 16'h0001;
defparam \key_filter_inst3|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N14
cycloneive_lcell_comb \key_filter_inst3|cnt[23]~84 (
// Equation(s):
// \key_filter_inst3|cnt[23]~84_combout  = (\key_filter_inst3|cnt [23] & (!\key_filter_inst3|cnt[22]~83 )) # (!\key_filter_inst3|cnt [23] & ((\key_filter_inst3|cnt[22]~83 ) # (GND)))
// \key_filter_inst3|cnt[23]~85  = CARRY((!\key_filter_inst3|cnt[22]~83 ) # (!\key_filter_inst3|cnt [23]))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[22]~83 ),
	.combout(\key_filter_inst3|cnt[23]~84_combout ),
	.cout(\key_filter_inst3|cnt[23]~85 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[23]~84 .lut_mask = 16'h3C3F;
defparam \key_filter_inst3|cnt[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N15
dffeas \key_filter_inst3|cnt[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[23]~84_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[23] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N16
cycloneive_lcell_comb \key_filter_inst3|cnt[24]~86 (
// Equation(s):
// \key_filter_inst3|cnt[24]~86_combout  = (\key_filter_inst3|cnt [24] & (\key_filter_inst3|cnt[23]~85  $ (GND))) # (!\key_filter_inst3|cnt [24] & (!\key_filter_inst3|cnt[23]~85  & VCC))
// \key_filter_inst3|cnt[24]~87  = CARRY((\key_filter_inst3|cnt [24] & !\key_filter_inst3|cnt[23]~85 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[23]~85 ),
	.combout(\key_filter_inst3|cnt[24]~86_combout ),
	.cout(\key_filter_inst3|cnt[24]~87 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[24]~86 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N17
dffeas \key_filter_inst3|cnt[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[24]~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[24] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N18
cycloneive_lcell_comb \key_filter_inst3|cnt[25]~88 (
// Equation(s):
// \key_filter_inst3|cnt[25]~88_combout  = (\key_filter_inst3|cnt [25] & (!\key_filter_inst3|cnt[24]~87 )) # (!\key_filter_inst3|cnt [25] & ((\key_filter_inst3|cnt[24]~87 ) # (GND)))
// \key_filter_inst3|cnt[25]~89  = CARRY((!\key_filter_inst3|cnt[24]~87 ) # (!\key_filter_inst3|cnt [25]))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[24]~87 ),
	.combout(\key_filter_inst3|cnt[25]~88_combout ),
	.cout(\key_filter_inst3|cnt[25]~89 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[25]~88 .lut_mask = 16'h3C3F;
defparam \key_filter_inst3|cnt[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N19
dffeas \key_filter_inst3|cnt[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[25]~88_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[25] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N20
cycloneive_lcell_comb \key_filter_inst3|cnt[26]~90 (
// Equation(s):
// \key_filter_inst3|cnt[26]~90_combout  = (\key_filter_inst3|cnt [26] & (\key_filter_inst3|cnt[25]~89  $ (GND))) # (!\key_filter_inst3|cnt [26] & (!\key_filter_inst3|cnt[25]~89  & VCC))
// \key_filter_inst3|cnt[26]~91  = CARRY((\key_filter_inst3|cnt [26] & !\key_filter_inst3|cnt[25]~89 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[25]~89 ),
	.combout(\key_filter_inst3|cnt[26]~90_combout ),
	.cout(\key_filter_inst3|cnt[26]~91 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[26]~90 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N21
dffeas \key_filter_inst3|cnt[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[26]~90_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[26] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneive_lcell_comb \key_filter_inst3|state~1 (
// Equation(s):
// \key_filter_inst3|state~1_combout  = (!\key_filter_inst3|cnt [26] & (!\key_filter_inst3|cnt [25] & (!\key_filter_inst3|cnt [23] & !\key_filter_inst3|cnt [24])))

	.dataa(\key_filter_inst3|cnt [26]),
	.datab(\key_filter_inst3|cnt [25]),
	.datac(\key_filter_inst3|cnt [23]),
	.datad(\key_filter_inst3|cnt [24]),
	.cin(gnd),
	.combout(\key_filter_inst3|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|state~1 .lut_mask = 16'h0001;
defparam \key_filter_inst3|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N22
cycloneive_lcell_comb \key_filter_inst3|cnt[27]~92 (
// Equation(s):
// \key_filter_inst3|cnt[27]~92_combout  = (\key_filter_inst3|cnt [27] & (!\key_filter_inst3|cnt[26]~91 )) # (!\key_filter_inst3|cnt [27] & ((\key_filter_inst3|cnt[26]~91 ) # (GND)))
// \key_filter_inst3|cnt[27]~93  = CARRY((!\key_filter_inst3|cnt[26]~91 ) # (!\key_filter_inst3|cnt [27]))

	.dataa(\key_filter_inst3|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[26]~91 ),
	.combout(\key_filter_inst3|cnt[27]~92_combout ),
	.cout(\key_filter_inst3|cnt[27]~93 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[27]~92 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N23
dffeas \key_filter_inst3|cnt[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[27]~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[27] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N24
cycloneive_lcell_comb \key_filter_inst3|cnt[28]~94 (
// Equation(s):
// \key_filter_inst3|cnt[28]~94_combout  = (\key_filter_inst3|cnt [28] & (\key_filter_inst3|cnt[27]~93  $ (GND))) # (!\key_filter_inst3|cnt [28] & (!\key_filter_inst3|cnt[27]~93  & VCC))
// \key_filter_inst3|cnt[28]~95  = CARRY((\key_filter_inst3|cnt [28] & !\key_filter_inst3|cnt[27]~93 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[27]~93 ),
	.combout(\key_filter_inst3|cnt[28]~94_combout ),
	.cout(\key_filter_inst3|cnt[28]~95 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[28]~94 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N25
dffeas \key_filter_inst3|cnt[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[28]~94_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[28] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N26
cycloneive_lcell_comb \key_filter_inst3|cnt[29]~96 (
// Equation(s):
// \key_filter_inst3|cnt[29]~96_combout  = (\key_filter_inst3|cnt [29] & (!\key_filter_inst3|cnt[28]~95 )) # (!\key_filter_inst3|cnt [29] & ((\key_filter_inst3|cnt[28]~95 ) # (GND)))
// \key_filter_inst3|cnt[29]~97  = CARRY((!\key_filter_inst3|cnt[28]~95 ) # (!\key_filter_inst3|cnt [29]))

	.dataa(\key_filter_inst3|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[28]~95 ),
	.combout(\key_filter_inst3|cnt[29]~96_combout ),
	.cout(\key_filter_inst3|cnt[29]~97 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[29]~96 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N27
dffeas \key_filter_inst3|cnt[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[29]~96_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[29] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N28
cycloneive_lcell_comb \key_filter_inst3|cnt[30]~98 (
// Equation(s):
// \key_filter_inst3|cnt[30]~98_combout  = (\key_filter_inst3|cnt [30] & (\key_filter_inst3|cnt[29]~97  $ (GND))) # (!\key_filter_inst3|cnt [30] & (!\key_filter_inst3|cnt[29]~97  & VCC))
// \key_filter_inst3|cnt[30]~99  = CARRY((\key_filter_inst3|cnt [30] & !\key_filter_inst3|cnt[29]~97 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[29]~97 ),
	.combout(\key_filter_inst3|cnt[30]~98_combout ),
	.cout(\key_filter_inst3|cnt[30]~99 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[30]~98 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N29
dffeas \key_filter_inst3|cnt[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[30]~98_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[30] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N30
cycloneive_lcell_comb \key_filter_inst3|cnt[31]~100 (
// Equation(s):
// \key_filter_inst3|cnt[31]~100_combout  = \key_filter_inst3|cnt [31] $ (\key_filter_inst3|cnt[30]~99 )

	.dataa(\key_filter_inst3|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_filter_inst3|cnt[30]~99 ),
	.combout(\key_filter_inst3|cnt[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|cnt[31]~100 .lut_mask = 16'h5A5A;
defparam \key_filter_inst3|cnt[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y7_N31
dffeas \key_filter_inst3|cnt[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[31]~100_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[31] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N10
cycloneive_lcell_comb \key_filter_inst3|state~2 (
// Equation(s):
// \key_filter_inst3|state~2_combout  = (!\key_filter_inst3|cnt [29] & (!\key_filter_inst3|cnt [28] & (!\key_filter_inst3|cnt [30] & !\key_filter_inst3|cnt [27])))

	.dataa(\key_filter_inst3|cnt [29]),
	.datab(\key_filter_inst3|cnt [28]),
	.datac(\key_filter_inst3|cnt [30]),
	.datad(\key_filter_inst3|cnt [27]),
	.cin(gnd),
	.combout(\key_filter_inst3|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|state~2 .lut_mask = 16'h0001;
defparam \key_filter_inst3|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneive_lcell_comb \key_filter_inst3|state~3 (
// Equation(s):
// \key_filter_inst3|state~3_combout  = (\key_filter_inst3|state~0_combout  & (\key_filter_inst3|state~1_combout  & (!\key_filter_inst3|cnt [31] & \key_filter_inst3|state~2_combout )))

	.dataa(\key_filter_inst3|state~0_combout ),
	.datab(\key_filter_inst3|state~1_combout ),
	.datac(\key_filter_inst3|cnt [31]),
	.datad(\key_filter_inst3|state~2_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|state~3 .lut_mask = 16'h0800;
defparam \key_filter_inst3|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneive_lcell_comb \key_filter_inst3|state~5 (
// Equation(s):
// \key_filter_inst3|state~5_combout  = (\key_filter_inst3|state~4_combout  & (!\key_zoom_out~input_o )) # (!\key_filter_inst3|state~4_combout  & ((\key_filter_inst3|state~3_combout  & ((\key_filter_inst3|state~q ))) # (!\key_filter_inst3|state~3_combout  & 
// (!\key_zoom_out~input_o ))))

	.dataa(\key_zoom_out~input_o ),
	.datab(\key_filter_inst3|state~4_combout ),
	.datac(\key_filter_inst3|state~q ),
	.datad(\key_filter_inst3|state~3_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|state~5 .lut_mask = 16'h7455;
defparam \key_filter_inst3|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N27
dffeas \key_filter_inst3|state (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|state~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|state .is_wysiwyg = "true";
defparam \key_filter_inst3|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N6
cycloneive_lcell_comb \key_filter_inst3|cnt[10]~77 (
// Equation(s):
// \key_filter_inst3|cnt[10]~77_combout  = (\key_filter_inst3|cnt[10]~76_combout ) # ((\key_zoom_out~input_o  $ (\key_filter_inst3|state~q )) # (!\key_filter_inst3|state~3_combout ))

	.dataa(\key_zoom_out~input_o ),
	.datab(\key_filter_inst3|cnt[10]~76_combout ),
	.datac(\key_filter_inst3|state~q ),
	.datad(\key_filter_inst3|state~3_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|cnt[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|cnt[10]~77 .lut_mask = 16'hDEFF;
defparam \key_filter_inst3|cnt[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N1
dffeas \key_filter_inst3|cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[0]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[0] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N2
cycloneive_lcell_comb \key_filter_inst3|cnt[1]~36 (
// Equation(s):
// \key_filter_inst3|cnt[1]~36_combout  = (\key_filter_inst3|cnt [1] & (!\key_filter_inst3|cnt[0]~35 )) # (!\key_filter_inst3|cnt [1] & ((\key_filter_inst3|cnt[0]~35 ) # (GND)))
// \key_filter_inst3|cnt[1]~37  = CARRY((!\key_filter_inst3|cnt[0]~35 ) # (!\key_filter_inst3|cnt [1]))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[0]~35 ),
	.combout(\key_filter_inst3|cnt[1]~36_combout ),
	.cout(\key_filter_inst3|cnt[1]~37 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[1]~36 .lut_mask = 16'h3C3F;
defparam \key_filter_inst3|cnt[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N3
dffeas \key_filter_inst3|cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[1]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[1] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N4
cycloneive_lcell_comb \key_filter_inst3|cnt[2]~38 (
// Equation(s):
// \key_filter_inst3|cnt[2]~38_combout  = (\key_filter_inst3|cnt [2] & (\key_filter_inst3|cnt[1]~37  $ (GND))) # (!\key_filter_inst3|cnt [2] & (!\key_filter_inst3|cnt[1]~37  & VCC))
// \key_filter_inst3|cnt[2]~39  = CARRY((\key_filter_inst3|cnt [2] & !\key_filter_inst3|cnt[1]~37 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[1]~37 ),
	.combout(\key_filter_inst3|cnt[2]~38_combout ),
	.cout(\key_filter_inst3|cnt[2]~39 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[2]~38 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N5
dffeas \key_filter_inst3|cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[2]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[2] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N6
cycloneive_lcell_comb \key_filter_inst3|cnt[3]~40 (
// Equation(s):
// \key_filter_inst3|cnt[3]~40_combout  = (\key_filter_inst3|cnt [3] & (!\key_filter_inst3|cnt[2]~39 )) # (!\key_filter_inst3|cnt [3] & ((\key_filter_inst3|cnt[2]~39 ) # (GND)))
// \key_filter_inst3|cnt[3]~41  = CARRY((!\key_filter_inst3|cnt[2]~39 ) # (!\key_filter_inst3|cnt [3]))

	.dataa(\key_filter_inst3|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[2]~39 ),
	.combout(\key_filter_inst3|cnt[3]~40_combout ),
	.cout(\key_filter_inst3|cnt[3]~41 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[3]~40 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N7
dffeas \key_filter_inst3|cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[3]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[3] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N8
cycloneive_lcell_comb \key_filter_inst3|cnt[4]~42 (
// Equation(s):
// \key_filter_inst3|cnt[4]~42_combout  = (\key_filter_inst3|cnt [4] & (\key_filter_inst3|cnt[3]~41  $ (GND))) # (!\key_filter_inst3|cnt [4] & (!\key_filter_inst3|cnt[3]~41  & VCC))
// \key_filter_inst3|cnt[4]~43  = CARRY((\key_filter_inst3|cnt [4] & !\key_filter_inst3|cnt[3]~41 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[3]~41 ),
	.combout(\key_filter_inst3|cnt[4]~42_combout ),
	.cout(\key_filter_inst3|cnt[4]~43 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[4]~42 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N9
dffeas \key_filter_inst3|cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[4]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[4] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N10
cycloneive_lcell_comb \key_filter_inst3|cnt[5]~44 (
// Equation(s):
// \key_filter_inst3|cnt[5]~44_combout  = (\key_filter_inst3|cnt [5] & (!\key_filter_inst3|cnt[4]~43 )) # (!\key_filter_inst3|cnt [5] & ((\key_filter_inst3|cnt[4]~43 ) # (GND)))
// \key_filter_inst3|cnt[5]~45  = CARRY((!\key_filter_inst3|cnt[4]~43 ) # (!\key_filter_inst3|cnt [5]))

	.dataa(\key_filter_inst3|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[4]~43 ),
	.combout(\key_filter_inst3|cnt[5]~44_combout ),
	.cout(\key_filter_inst3|cnt[5]~45 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[5]~44 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N11
dffeas \key_filter_inst3|cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[5]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[5] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N12
cycloneive_lcell_comb \key_filter_inst3|cnt[6]~46 (
// Equation(s):
// \key_filter_inst3|cnt[6]~46_combout  = (\key_filter_inst3|cnt [6] & (\key_filter_inst3|cnt[5]~45  $ (GND))) # (!\key_filter_inst3|cnt [6] & (!\key_filter_inst3|cnt[5]~45  & VCC))
// \key_filter_inst3|cnt[6]~47  = CARRY((\key_filter_inst3|cnt [6] & !\key_filter_inst3|cnt[5]~45 ))

	.dataa(\key_filter_inst3|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[5]~45 ),
	.combout(\key_filter_inst3|cnt[6]~46_combout ),
	.cout(\key_filter_inst3|cnt[6]~47 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[6]~46 .lut_mask = 16'hA50A;
defparam \key_filter_inst3|cnt[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N13
dffeas \key_filter_inst3|cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[6]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[6] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N14
cycloneive_lcell_comb \key_filter_inst3|cnt[7]~48 (
// Equation(s):
// \key_filter_inst3|cnt[7]~48_combout  = (\key_filter_inst3|cnt [7] & (!\key_filter_inst3|cnt[6]~47 )) # (!\key_filter_inst3|cnt [7] & ((\key_filter_inst3|cnt[6]~47 ) # (GND)))
// \key_filter_inst3|cnt[7]~49  = CARRY((!\key_filter_inst3|cnt[6]~47 ) # (!\key_filter_inst3|cnt [7]))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[6]~47 ),
	.combout(\key_filter_inst3|cnt[7]~48_combout ),
	.cout(\key_filter_inst3|cnt[7]~49 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[7]~48 .lut_mask = 16'h3C3F;
defparam \key_filter_inst3|cnt[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N15
dffeas \key_filter_inst3|cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[7]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[7] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N16
cycloneive_lcell_comb \key_filter_inst3|cnt[8]~50 (
// Equation(s):
// \key_filter_inst3|cnt[8]~50_combout  = (\key_filter_inst3|cnt [8] & (\key_filter_inst3|cnt[7]~49  $ (GND))) # (!\key_filter_inst3|cnt [8] & (!\key_filter_inst3|cnt[7]~49  & VCC))
// \key_filter_inst3|cnt[8]~51  = CARRY((\key_filter_inst3|cnt [8] & !\key_filter_inst3|cnt[7]~49 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[7]~49 ),
	.combout(\key_filter_inst3|cnt[8]~50_combout ),
	.cout(\key_filter_inst3|cnt[8]~51 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[8]~50 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N17
dffeas \key_filter_inst3|cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[8]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[8] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N18
cycloneive_lcell_comb \key_filter_inst3|cnt[9]~52 (
// Equation(s):
// \key_filter_inst3|cnt[9]~52_combout  = (\key_filter_inst3|cnt [9] & (!\key_filter_inst3|cnt[8]~51 )) # (!\key_filter_inst3|cnt [9] & ((\key_filter_inst3|cnt[8]~51 ) # (GND)))
// \key_filter_inst3|cnt[9]~53  = CARRY((!\key_filter_inst3|cnt[8]~51 ) # (!\key_filter_inst3|cnt [9]))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[8]~51 ),
	.combout(\key_filter_inst3|cnt[9]~52_combout ),
	.cout(\key_filter_inst3|cnt[9]~53 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[9]~52 .lut_mask = 16'h3C3F;
defparam \key_filter_inst3|cnt[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N19
dffeas \key_filter_inst3|cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[9]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[9] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N20
cycloneive_lcell_comb \key_filter_inst3|cnt[10]~54 (
// Equation(s):
// \key_filter_inst3|cnt[10]~54_combout  = (\key_filter_inst3|cnt [10] & (\key_filter_inst3|cnt[9]~53  $ (GND))) # (!\key_filter_inst3|cnt [10] & (!\key_filter_inst3|cnt[9]~53  & VCC))
// \key_filter_inst3|cnt[10]~55  = CARRY((\key_filter_inst3|cnt [10] & !\key_filter_inst3|cnt[9]~53 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[9]~53 ),
	.combout(\key_filter_inst3|cnt[10]~54_combout ),
	.cout(\key_filter_inst3|cnt[10]~55 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[10]~54 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N21
dffeas \key_filter_inst3|cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[10]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[10] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N22
cycloneive_lcell_comb \key_filter_inst3|cnt[11]~56 (
// Equation(s):
// \key_filter_inst3|cnt[11]~56_combout  = (\key_filter_inst3|cnt [11] & (!\key_filter_inst3|cnt[10]~55 )) # (!\key_filter_inst3|cnt [11] & ((\key_filter_inst3|cnt[10]~55 ) # (GND)))
// \key_filter_inst3|cnt[11]~57  = CARRY((!\key_filter_inst3|cnt[10]~55 ) # (!\key_filter_inst3|cnt [11]))

	.dataa(\key_filter_inst3|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[10]~55 ),
	.combout(\key_filter_inst3|cnt[11]~56_combout ),
	.cout(\key_filter_inst3|cnt[11]~57 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[11]~56 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N23
dffeas \key_filter_inst3|cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[11]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[11] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N24
cycloneive_lcell_comb \key_filter_inst3|cnt[12]~58 (
// Equation(s):
// \key_filter_inst3|cnt[12]~58_combout  = (\key_filter_inst3|cnt [12] & (\key_filter_inst3|cnt[11]~57  $ (GND))) # (!\key_filter_inst3|cnt [12] & (!\key_filter_inst3|cnt[11]~57  & VCC))
// \key_filter_inst3|cnt[12]~59  = CARRY((\key_filter_inst3|cnt [12] & !\key_filter_inst3|cnt[11]~57 ))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[11]~57 ),
	.combout(\key_filter_inst3|cnt[12]~58_combout ),
	.cout(\key_filter_inst3|cnt[12]~59 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[12]~58 .lut_mask = 16'hC30C;
defparam \key_filter_inst3|cnt[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N25
dffeas \key_filter_inst3|cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[12]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[12] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N26
cycloneive_lcell_comb \key_filter_inst3|cnt[13]~60 (
// Equation(s):
// \key_filter_inst3|cnt[13]~60_combout  = (\key_filter_inst3|cnt [13] & (!\key_filter_inst3|cnt[12]~59 )) # (!\key_filter_inst3|cnt [13] & ((\key_filter_inst3|cnt[12]~59 ) # (GND)))
// \key_filter_inst3|cnt[13]~61  = CARRY((!\key_filter_inst3|cnt[12]~59 ) # (!\key_filter_inst3|cnt [13]))

	.dataa(\key_filter_inst3|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst3|cnt[12]~59 ),
	.combout(\key_filter_inst3|cnt[13]~60_combout ),
	.cout(\key_filter_inst3|cnt[13]~61 ));
// synopsys translate_off
defparam \key_filter_inst3|cnt[13]~60 .lut_mask = 16'h5A5F;
defparam \key_filter_inst3|cnt[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y8_N27
dffeas \key_filter_inst3|cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[13]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[13] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N29
dffeas \key_filter_inst3|cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|cnt[14]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst3|cnt[10]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|cnt[14] .is_wysiwyg = "true";
defparam \key_filter_inst3|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N18
cycloneive_lcell_comb \key_filter_inst3|key_out~0 (
// Equation(s):
// \key_filter_inst3|key_out~0_combout  = (\key_filter_inst3|LessThan0~0_combout  & ((\key_filter_inst3|cnt [14]) # (\key_filter_inst3|key_out~3_combout )))

	.dataa(gnd),
	.datab(\key_filter_inst3|cnt [14]),
	.datac(\key_filter_inst3|key_out~3_combout ),
	.datad(\key_filter_inst3|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|key_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|key_out~0 .lut_mask = 16'hFC00;
defparam \key_filter_inst3|key_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N0
cycloneive_lcell_comb \key_filter_inst3|key_out~1 (
// Equation(s):
// \key_filter_inst3|key_out~1_combout  = (\key_filter_inst3|key_out~0_combout  & (\key_zoom_out~input_o  $ ((\key_filter_inst3|state~q )))) # (!\key_filter_inst3|key_out~0_combout  & ((\key_filter_inst3|state~3_combout ) # (\key_zoom_out~input_o  $ 
// (\key_filter_inst3|state~q ))))

	.dataa(\key_zoom_out~input_o ),
	.datab(\key_filter_inst3|key_out~0_combout ),
	.datac(\key_filter_inst3|state~q ),
	.datad(\key_filter_inst3|state~3_combout ),
	.cin(gnd),
	.combout(\key_filter_inst3|key_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst3|key_out~1 .lut_mask = 16'h7B5A;
defparam \key_filter_inst3|key_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N1
dffeas \key_filter_inst3|key_out (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst3|key_out~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst3|key_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst3|key_out .is_wysiwyg = "true";
defparam \key_filter_inst3|key_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N18
cycloneive_lcell_comb \key_toggle_inst2|toggle~0 (
// Equation(s):
// \key_toggle_inst2|toggle~0_combout  = \key_filter_inst3|key_out~q  $ (!\key_toggle_inst2|toggle~q )

	.dataa(gnd),
	.datab(\key_filter_inst3|key_out~q ),
	.datac(\key_toggle_inst2|toggle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_toggle_inst2|toggle~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_toggle_inst2|toggle~0 .lut_mask = 16'hC3C3;
defparam \key_toggle_inst2|toggle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N19
dffeas \key_toggle_inst2|toggle (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_toggle_inst2|toggle~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_toggle_inst2|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_toggle_inst2|toggle .is_wysiwyg = "true";
defparam \key_toggle_inst2|toggle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N12
cycloneive_lcell_comb \key_toggle_inst2|key_press~0 (
// Equation(s):
// \key_toggle_inst2|key_press~0_combout  = (!\key_filter_inst3|key_out~q  & \key_toggle_inst2|toggle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_filter_inst3|key_out~q ),
	.datad(\key_toggle_inst2|toggle~q ),
	.cin(gnd),
	.combout(\key_toggle_inst2|key_press~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_toggle_inst2|key_press~0 .lut_mask = 16'h0F00;
defparam \key_toggle_inst2|key_press~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N13
dffeas \key_toggle_inst2|key_press (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_toggle_inst2|key_press~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_toggle_inst2|key_press~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_toggle_inst2|key_press .is_wysiwyg = "true";
defparam \key_toggle_inst2|key_press .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \key_zoom_in~input (
	.i(key_zoom_in),
	.ibar(gnd),
	.o(\key_zoom_in~input_o ));
// synopsys translate_off
defparam \key_zoom_in~input .bus_hold = "false";
defparam \key_zoom_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N0
cycloneive_lcell_comb \key_filter_inst2|cnt[0]~34 (
// Equation(s):
// \key_filter_inst2|cnt[0]~34_combout  = \key_filter_inst2|cnt [0] $ (VCC)
// \key_filter_inst2|cnt[0]~35  = CARRY(\key_filter_inst2|cnt [0])

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_filter_inst2|cnt[0]~34_combout ),
	.cout(\key_filter_inst2|cnt[0]~35 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[0]~34 .lut_mask = 16'h33CC;
defparam \key_filter_inst2|cnt[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N12
cycloneive_lcell_comb \key_filter_inst2|LessThan0~0 (
// Equation(s):
// \key_filter_inst2|LessThan0~0_combout  = (\key_filter_inst2|cnt [16] & (\key_filter_inst2|cnt [17] & (\key_filter_inst2|cnt [15] & \key_filter_inst2|cnt [18])))

	.dataa(\key_filter_inst2|cnt [16]),
	.datab(\key_filter_inst2|cnt [17]),
	.datac(\key_filter_inst2|cnt [15]),
	.datad(\key_filter_inst2|cnt [18]),
	.cin(gnd),
	.combout(\key_filter_inst2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|LessThan0~0 .lut_mask = 16'h8000;
defparam \key_filter_inst2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N18
cycloneive_lcell_comb \key_filter_inst2|LessThan0~1 (
// Equation(s):
// \key_filter_inst2|LessThan0~1_combout  = (((!\key_filter_inst2|cnt [1]) # (!\key_filter_inst2|cnt [0])) # (!\key_filter_inst2|cnt [3])) # (!\key_filter_inst2|cnt [2])

	.dataa(\key_filter_inst2|cnt [2]),
	.datab(\key_filter_inst2|cnt [3]),
	.datac(\key_filter_inst2|cnt [0]),
	.datad(\key_filter_inst2|cnt [1]),
	.cin(gnd),
	.combout(\key_filter_inst2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \key_filter_inst2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
cycloneive_lcell_comb \key_filter_inst2|LessThan0~2 (
// Equation(s):
// \key_filter_inst2|LessThan0~2_combout  = (!\key_filter_inst2|cnt [5] & ((\key_filter_inst2|LessThan0~1_combout ) # (!\key_filter_inst2|cnt [4])))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [5]),
	.datac(\key_filter_inst2|cnt [4]),
	.datad(\key_filter_inst2|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|LessThan0~2 .lut_mask = 16'h3303;
defparam \key_filter_inst2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N2
cycloneive_lcell_comb \key_filter_inst2|cnt[9]~32 (
// Equation(s):
// \key_filter_inst2|cnt[9]~32_combout  = (!\key_filter_inst2|cnt [7] & !\key_filter_inst2|cnt [6])

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [7]),
	.datac(\key_filter_inst2|cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_filter_inst2|cnt[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|cnt[9]~32 .lut_mask = 16'h0303;
defparam \key_filter_inst2|cnt[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N26
cycloneive_lcell_comb \key_filter_inst2|key_out~2 (
// Equation(s):
// \key_filter_inst2|key_out~2_combout  = ((\key_filter_inst2|state~q  & ((\key_filter_inst2|cnt [5]))) # (!\key_filter_inst2|state~q  & (!\key_filter_inst2|LessThan0~2_combout ))) # (!\key_filter_inst2|cnt[9]~32_combout )

	.dataa(\key_filter_inst2|state~q ),
	.datab(\key_filter_inst2|LessThan0~2_combout ),
	.datac(\key_filter_inst2|cnt [5]),
	.datad(\key_filter_inst2|cnt[9]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|key_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|key_out~2 .lut_mask = 16'hB1FF;
defparam \key_filter_inst2|key_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N0
cycloneive_lcell_comb \key_filter_inst2|cnt[9]~33 (
// Equation(s):
// \key_filter_inst2|cnt[9]~33_combout  = (!\key_filter_inst2|cnt [12] & (!\key_filter_inst2|cnt [11] & (!\key_filter_inst2|cnt [10] & !\key_filter_inst2|cnt [9])))

	.dataa(\key_filter_inst2|cnt [12]),
	.datab(\key_filter_inst2|cnt [11]),
	.datac(\key_filter_inst2|cnt [10]),
	.datad(\key_filter_inst2|cnt [9]),
	.cin(gnd),
	.combout(\key_filter_inst2|cnt[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|cnt[9]~33 .lut_mask = 16'h0001;
defparam \key_filter_inst2|cnt[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N8
cycloneive_lcell_comb \key_filter_inst2|key_out~3 (
// Equation(s):
// \key_filter_inst2|key_out~3_combout  = (\key_filter_inst2|cnt [13] & (((\key_filter_inst2|cnt [8] & \key_filter_inst2|key_out~2_combout )) # (!\key_filter_inst2|cnt[9]~33_combout )))

	.dataa(\key_filter_inst2|cnt [8]),
	.datab(\key_filter_inst2|cnt [13]),
	.datac(\key_filter_inst2|key_out~2_combout ),
	.datad(\key_filter_inst2|cnt[9]~33_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|key_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|key_out~3 .lut_mask = 16'h80CC;
defparam \key_filter_inst2|key_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
cycloneive_lcell_comb \key_filter_inst2|state~4 (
// Equation(s):
// \key_filter_inst2|state~4_combout  = (\key_filter_inst2|LessThan0~0_combout  & ((\key_filter_inst2|key_out~3_combout ) # (\key_filter_inst2|cnt [14])))

	.dataa(\key_filter_inst2|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\key_filter_inst2|key_out~3_combout ),
	.datad(\key_filter_inst2|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst2|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|state~4 .lut_mask = 16'hAAA0;
defparam \key_filter_inst2|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N10
cycloneive_lcell_comb \key_filter_inst2|state~5 (
// Equation(s):
// \key_filter_inst2|state~5_combout  = (\key_filter_inst2|state~3_combout  & ((\key_filter_inst2|state~4_combout  & (!\key_zoom_in~input_o )) # (!\key_filter_inst2|state~4_combout  & ((\key_filter_inst2|state~q ))))) # (!\key_filter_inst2|state~3_combout  & 
// (!\key_zoom_in~input_o ))

	.dataa(\key_zoom_in~input_o ),
	.datab(\key_filter_inst2|state~3_combout ),
	.datac(\key_filter_inst2|state~q ),
	.datad(\key_filter_inst2|state~4_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|state~5 .lut_mask = 16'h55D1;
defparam \key_filter_inst2|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N11
dffeas \key_filter_inst2|state (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|state~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|state .is_wysiwyg = "true";
defparam \key_filter_inst2|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N4
cycloneive_lcell_comb \key_filter_inst2|cnt[9]~74 (
// Equation(s):
// \key_filter_inst2|cnt[9]~74_combout  = ((\key_zoom_in~input_o  & ((\key_filter_inst2|cnt [5]))) # (!\key_zoom_in~input_o  & (!\key_filter_inst2|LessThan0~2_combout ))) # (!\key_filter_inst2|cnt[9]~32_combout )

	.dataa(\key_zoom_in~input_o ),
	.datab(\key_filter_inst2|LessThan0~2_combout ),
	.datac(\key_filter_inst2|cnt [5]),
	.datad(\key_filter_inst2|cnt[9]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|cnt[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|cnt[9]~74 .lut_mask = 16'hB1FF;
defparam \key_filter_inst2|cnt[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N22
cycloneive_lcell_comb \key_filter_inst2|cnt[9]~75 (
// Equation(s):
// \key_filter_inst2|cnt[9]~75_combout  = (\key_filter_inst2|cnt [13] & (((\key_filter_inst2|cnt [8] & \key_filter_inst2|cnt[9]~74_combout )) # (!\key_filter_inst2|cnt[9]~33_combout )))

	.dataa(\key_filter_inst2|cnt [8]),
	.datab(\key_filter_inst2|cnt [13]),
	.datac(\key_filter_inst2|cnt[9]~74_combout ),
	.datad(\key_filter_inst2|cnt[9]~33_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|cnt[9]~75_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|cnt[9]~75 .lut_mask = 16'h80CC;
defparam \key_filter_inst2|cnt[9]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N28
cycloneive_lcell_comb \key_filter_inst2|cnt[9]~76 (
// Equation(s):
// \key_filter_inst2|cnt[9]~76_combout  = (\key_filter_inst2|LessThan0~0_combout  & ((\key_filter_inst2|cnt[9]~75_combout ) # (\key_filter_inst2|cnt [14])))

	.dataa(\key_filter_inst2|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\key_filter_inst2|cnt[9]~75_combout ),
	.datad(\key_filter_inst2|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst2|cnt[9]~76_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|cnt[9]~76 .lut_mask = 16'hAAA0;
defparam \key_filter_inst2|cnt[9]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N30
cycloneive_lcell_comb \key_filter_inst2|cnt[9]~77 (
// Equation(s):
// \key_filter_inst2|cnt[9]~77_combout  = (\key_filter_inst2|cnt[9]~76_combout ) # ((\key_filter_inst2|state~q  $ (\key_zoom_in~input_o )) # (!\key_filter_inst2|state~3_combout ))

	.dataa(\key_filter_inst2|state~q ),
	.datab(\key_filter_inst2|cnt[9]~76_combout ),
	.datac(\key_zoom_in~input_o ),
	.datad(\key_filter_inst2|state~3_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|cnt[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|cnt[9]~77 .lut_mask = 16'hDEFF;
defparam \key_filter_inst2|cnt[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y10_N1
dffeas \key_filter_inst2|cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[0]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[0] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N2
cycloneive_lcell_comb \key_filter_inst2|cnt[1]~36 (
// Equation(s):
// \key_filter_inst2|cnt[1]~36_combout  = (\key_filter_inst2|cnt [1] & (!\key_filter_inst2|cnt[0]~35 )) # (!\key_filter_inst2|cnt [1] & ((\key_filter_inst2|cnt[0]~35 ) # (GND)))
// \key_filter_inst2|cnt[1]~37  = CARRY((!\key_filter_inst2|cnt[0]~35 ) # (!\key_filter_inst2|cnt [1]))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[0]~35 ),
	.combout(\key_filter_inst2|cnt[1]~36_combout ),
	.cout(\key_filter_inst2|cnt[1]~37 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[1]~36 .lut_mask = 16'h3C3F;
defparam \key_filter_inst2|cnt[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N3
dffeas \key_filter_inst2|cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[1]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[1] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N4
cycloneive_lcell_comb \key_filter_inst2|cnt[2]~38 (
// Equation(s):
// \key_filter_inst2|cnt[2]~38_combout  = (\key_filter_inst2|cnt [2] & (\key_filter_inst2|cnt[1]~37  $ (GND))) # (!\key_filter_inst2|cnt [2] & (!\key_filter_inst2|cnt[1]~37  & VCC))
// \key_filter_inst2|cnt[2]~39  = CARRY((\key_filter_inst2|cnt [2] & !\key_filter_inst2|cnt[1]~37 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[1]~37 ),
	.combout(\key_filter_inst2|cnt[2]~38_combout ),
	.cout(\key_filter_inst2|cnt[2]~39 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[2]~38 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N5
dffeas \key_filter_inst2|cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[2]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[2] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N6
cycloneive_lcell_comb \key_filter_inst2|cnt[3]~40 (
// Equation(s):
// \key_filter_inst2|cnt[3]~40_combout  = (\key_filter_inst2|cnt [3] & (!\key_filter_inst2|cnt[2]~39 )) # (!\key_filter_inst2|cnt [3] & ((\key_filter_inst2|cnt[2]~39 ) # (GND)))
// \key_filter_inst2|cnt[3]~41  = CARRY((!\key_filter_inst2|cnt[2]~39 ) # (!\key_filter_inst2|cnt [3]))

	.dataa(\key_filter_inst2|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[2]~39 ),
	.combout(\key_filter_inst2|cnt[3]~40_combout ),
	.cout(\key_filter_inst2|cnt[3]~41 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[3]~40 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N7
dffeas \key_filter_inst2|cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[3]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[3] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N8
cycloneive_lcell_comb \key_filter_inst2|cnt[4]~42 (
// Equation(s):
// \key_filter_inst2|cnt[4]~42_combout  = (\key_filter_inst2|cnt [4] & (\key_filter_inst2|cnt[3]~41  $ (GND))) # (!\key_filter_inst2|cnt [4] & (!\key_filter_inst2|cnt[3]~41  & VCC))
// \key_filter_inst2|cnt[4]~43  = CARRY((\key_filter_inst2|cnt [4] & !\key_filter_inst2|cnt[3]~41 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[3]~41 ),
	.combout(\key_filter_inst2|cnt[4]~42_combout ),
	.cout(\key_filter_inst2|cnt[4]~43 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[4]~42 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N9
dffeas \key_filter_inst2|cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[4]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[4] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N10
cycloneive_lcell_comb \key_filter_inst2|cnt[5]~44 (
// Equation(s):
// \key_filter_inst2|cnt[5]~44_combout  = (\key_filter_inst2|cnt [5] & (!\key_filter_inst2|cnt[4]~43 )) # (!\key_filter_inst2|cnt [5] & ((\key_filter_inst2|cnt[4]~43 ) # (GND)))
// \key_filter_inst2|cnt[5]~45  = CARRY((!\key_filter_inst2|cnt[4]~43 ) # (!\key_filter_inst2|cnt [5]))

	.dataa(\key_filter_inst2|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[4]~43 ),
	.combout(\key_filter_inst2|cnt[5]~44_combout ),
	.cout(\key_filter_inst2|cnt[5]~45 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[5]~44 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N11
dffeas \key_filter_inst2|cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[5]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[5] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N12
cycloneive_lcell_comb \key_filter_inst2|cnt[6]~46 (
// Equation(s):
// \key_filter_inst2|cnt[6]~46_combout  = (\key_filter_inst2|cnt [6] & (\key_filter_inst2|cnt[5]~45  $ (GND))) # (!\key_filter_inst2|cnt [6] & (!\key_filter_inst2|cnt[5]~45  & VCC))
// \key_filter_inst2|cnt[6]~47  = CARRY((\key_filter_inst2|cnt [6] & !\key_filter_inst2|cnt[5]~45 ))

	.dataa(\key_filter_inst2|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[5]~45 ),
	.combout(\key_filter_inst2|cnt[6]~46_combout ),
	.cout(\key_filter_inst2|cnt[6]~47 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[6]~46 .lut_mask = 16'hA50A;
defparam \key_filter_inst2|cnt[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N13
dffeas \key_filter_inst2|cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[6]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[6] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N14
cycloneive_lcell_comb \key_filter_inst2|cnt[7]~48 (
// Equation(s):
// \key_filter_inst2|cnt[7]~48_combout  = (\key_filter_inst2|cnt [7] & (!\key_filter_inst2|cnt[6]~47 )) # (!\key_filter_inst2|cnt [7] & ((\key_filter_inst2|cnt[6]~47 ) # (GND)))
// \key_filter_inst2|cnt[7]~49  = CARRY((!\key_filter_inst2|cnt[6]~47 ) # (!\key_filter_inst2|cnt [7]))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[6]~47 ),
	.combout(\key_filter_inst2|cnt[7]~48_combout ),
	.cout(\key_filter_inst2|cnt[7]~49 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[7]~48 .lut_mask = 16'h3C3F;
defparam \key_filter_inst2|cnt[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N15
dffeas \key_filter_inst2|cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[7]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[7] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N16
cycloneive_lcell_comb \key_filter_inst2|cnt[8]~50 (
// Equation(s):
// \key_filter_inst2|cnt[8]~50_combout  = (\key_filter_inst2|cnt [8] & (\key_filter_inst2|cnt[7]~49  $ (GND))) # (!\key_filter_inst2|cnt [8] & (!\key_filter_inst2|cnt[7]~49  & VCC))
// \key_filter_inst2|cnt[8]~51  = CARRY((\key_filter_inst2|cnt [8] & !\key_filter_inst2|cnt[7]~49 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[7]~49 ),
	.combout(\key_filter_inst2|cnt[8]~50_combout ),
	.cout(\key_filter_inst2|cnt[8]~51 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[8]~50 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N17
dffeas \key_filter_inst2|cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[8]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[8] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N18
cycloneive_lcell_comb \key_filter_inst2|cnt[9]~52 (
// Equation(s):
// \key_filter_inst2|cnt[9]~52_combout  = (\key_filter_inst2|cnt [9] & (!\key_filter_inst2|cnt[8]~51 )) # (!\key_filter_inst2|cnt [9] & ((\key_filter_inst2|cnt[8]~51 ) # (GND)))
// \key_filter_inst2|cnt[9]~53  = CARRY((!\key_filter_inst2|cnt[8]~51 ) # (!\key_filter_inst2|cnt [9]))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[8]~51 ),
	.combout(\key_filter_inst2|cnt[9]~52_combout ),
	.cout(\key_filter_inst2|cnt[9]~53 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[9]~52 .lut_mask = 16'h3C3F;
defparam \key_filter_inst2|cnt[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N19
dffeas \key_filter_inst2|cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[9]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[9] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N20
cycloneive_lcell_comb \key_filter_inst2|cnt[10]~54 (
// Equation(s):
// \key_filter_inst2|cnt[10]~54_combout  = (\key_filter_inst2|cnt [10] & (\key_filter_inst2|cnt[9]~53  $ (GND))) # (!\key_filter_inst2|cnt [10] & (!\key_filter_inst2|cnt[9]~53  & VCC))
// \key_filter_inst2|cnt[10]~55  = CARRY((\key_filter_inst2|cnt [10] & !\key_filter_inst2|cnt[9]~53 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[9]~53 ),
	.combout(\key_filter_inst2|cnt[10]~54_combout ),
	.cout(\key_filter_inst2|cnt[10]~55 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[10]~54 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N21
dffeas \key_filter_inst2|cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[10]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[10] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N22
cycloneive_lcell_comb \key_filter_inst2|cnt[11]~56 (
// Equation(s):
// \key_filter_inst2|cnt[11]~56_combout  = (\key_filter_inst2|cnt [11] & (!\key_filter_inst2|cnt[10]~55 )) # (!\key_filter_inst2|cnt [11] & ((\key_filter_inst2|cnt[10]~55 ) # (GND)))
// \key_filter_inst2|cnt[11]~57  = CARRY((!\key_filter_inst2|cnt[10]~55 ) # (!\key_filter_inst2|cnt [11]))

	.dataa(\key_filter_inst2|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[10]~55 ),
	.combout(\key_filter_inst2|cnt[11]~56_combout ),
	.cout(\key_filter_inst2|cnt[11]~57 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[11]~56 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N23
dffeas \key_filter_inst2|cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[11]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[11] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N24
cycloneive_lcell_comb \key_filter_inst2|cnt[12]~58 (
// Equation(s):
// \key_filter_inst2|cnt[12]~58_combout  = (\key_filter_inst2|cnt [12] & (\key_filter_inst2|cnt[11]~57  $ (GND))) # (!\key_filter_inst2|cnt [12] & (!\key_filter_inst2|cnt[11]~57  & VCC))
// \key_filter_inst2|cnt[12]~59  = CARRY((\key_filter_inst2|cnt [12] & !\key_filter_inst2|cnt[11]~57 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[11]~57 ),
	.combout(\key_filter_inst2|cnt[12]~58_combout ),
	.cout(\key_filter_inst2|cnt[12]~59 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[12]~58 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N25
dffeas \key_filter_inst2|cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[12]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[12] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N26
cycloneive_lcell_comb \key_filter_inst2|cnt[13]~60 (
// Equation(s):
// \key_filter_inst2|cnt[13]~60_combout  = (\key_filter_inst2|cnt [13] & (!\key_filter_inst2|cnt[12]~59 )) # (!\key_filter_inst2|cnt [13] & ((\key_filter_inst2|cnt[12]~59 ) # (GND)))
// \key_filter_inst2|cnt[13]~61  = CARRY((!\key_filter_inst2|cnt[12]~59 ) # (!\key_filter_inst2|cnt [13]))

	.dataa(\key_filter_inst2|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[12]~59 ),
	.combout(\key_filter_inst2|cnt[13]~60_combout ),
	.cout(\key_filter_inst2|cnt[13]~61 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[13]~60 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N27
dffeas \key_filter_inst2|cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[13]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[13] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N28
cycloneive_lcell_comb \key_filter_inst2|cnt[14]~62 (
// Equation(s):
// \key_filter_inst2|cnt[14]~62_combout  = (\key_filter_inst2|cnt [14] & (\key_filter_inst2|cnt[13]~61  $ (GND))) # (!\key_filter_inst2|cnt [14] & (!\key_filter_inst2|cnt[13]~61  & VCC))
// \key_filter_inst2|cnt[14]~63  = CARRY((\key_filter_inst2|cnt [14] & !\key_filter_inst2|cnt[13]~61 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[13]~61 ),
	.combout(\key_filter_inst2|cnt[14]~62_combout ),
	.cout(\key_filter_inst2|cnt[14]~63 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[14]~62 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N29
dffeas \key_filter_inst2|cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[14]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[14] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N30
cycloneive_lcell_comb \key_filter_inst2|cnt[15]~64 (
// Equation(s):
// \key_filter_inst2|cnt[15]~64_combout  = (\key_filter_inst2|cnt [15] & (!\key_filter_inst2|cnt[14]~63 )) # (!\key_filter_inst2|cnt [15] & ((\key_filter_inst2|cnt[14]~63 ) # (GND)))
// \key_filter_inst2|cnt[15]~65  = CARRY((!\key_filter_inst2|cnt[14]~63 ) # (!\key_filter_inst2|cnt [15]))

	.dataa(\key_filter_inst2|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[14]~63 ),
	.combout(\key_filter_inst2|cnt[15]~64_combout ),
	.cout(\key_filter_inst2|cnt[15]~65 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[15]~64 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N31
dffeas \key_filter_inst2|cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[15]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[15] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N0
cycloneive_lcell_comb \key_filter_inst2|cnt[16]~66 (
// Equation(s):
// \key_filter_inst2|cnt[16]~66_combout  = (\key_filter_inst2|cnt [16] & (\key_filter_inst2|cnt[15]~65  $ (GND))) # (!\key_filter_inst2|cnt [16] & (!\key_filter_inst2|cnt[15]~65  & VCC))
// \key_filter_inst2|cnt[16]~67  = CARRY((\key_filter_inst2|cnt [16] & !\key_filter_inst2|cnt[15]~65 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[15]~65 ),
	.combout(\key_filter_inst2|cnt[16]~66_combout ),
	.cout(\key_filter_inst2|cnt[16]~67 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[16]~66 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N1
dffeas \key_filter_inst2|cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[16]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[16] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N2
cycloneive_lcell_comb \key_filter_inst2|cnt[17]~68 (
// Equation(s):
// \key_filter_inst2|cnt[17]~68_combout  = (\key_filter_inst2|cnt [17] & (!\key_filter_inst2|cnt[16]~67 )) # (!\key_filter_inst2|cnt [17] & ((\key_filter_inst2|cnt[16]~67 ) # (GND)))
// \key_filter_inst2|cnt[17]~69  = CARRY((!\key_filter_inst2|cnt[16]~67 ) # (!\key_filter_inst2|cnt [17]))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[16]~67 ),
	.combout(\key_filter_inst2|cnt[17]~68_combout ),
	.cout(\key_filter_inst2|cnt[17]~69 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[17]~68 .lut_mask = 16'h3C3F;
defparam \key_filter_inst2|cnt[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N3
dffeas \key_filter_inst2|cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[17]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[17] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N4
cycloneive_lcell_comb \key_filter_inst2|cnt[18]~70 (
// Equation(s):
// \key_filter_inst2|cnt[18]~70_combout  = (\key_filter_inst2|cnt [18] & (\key_filter_inst2|cnt[17]~69  $ (GND))) # (!\key_filter_inst2|cnt [18] & (!\key_filter_inst2|cnt[17]~69  & VCC))
// \key_filter_inst2|cnt[18]~71  = CARRY((\key_filter_inst2|cnt [18] & !\key_filter_inst2|cnt[17]~69 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[17]~69 ),
	.combout(\key_filter_inst2|cnt[18]~70_combout ),
	.cout(\key_filter_inst2|cnt[18]~71 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[18]~70 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N5
dffeas \key_filter_inst2|cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[18]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[18] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N6
cycloneive_lcell_comb \key_filter_inst2|cnt[19]~72 (
// Equation(s):
// \key_filter_inst2|cnt[19]~72_combout  = (\key_filter_inst2|cnt [19] & (!\key_filter_inst2|cnt[18]~71 )) # (!\key_filter_inst2|cnt [19] & ((\key_filter_inst2|cnt[18]~71 ) # (GND)))
// \key_filter_inst2|cnt[19]~73  = CARRY((!\key_filter_inst2|cnt[18]~71 ) # (!\key_filter_inst2|cnt [19]))

	.dataa(\key_filter_inst2|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[18]~71 ),
	.combout(\key_filter_inst2|cnt[19]~72_combout ),
	.cout(\key_filter_inst2|cnt[19]~73 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[19]~72 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N7
dffeas \key_filter_inst2|cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[19]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[19] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N8
cycloneive_lcell_comb \key_filter_inst2|cnt[20]~78 (
// Equation(s):
// \key_filter_inst2|cnt[20]~78_combout  = (\key_filter_inst2|cnt [20] & (\key_filter_inst2|cnt[19]~73  $ (GND))) # (!\key_filter_inst2|cnt [20] & (!\key_filter_inst2|cnt[19]~73  & VCC))
// \key_filter_inst2|cnt[20]~79  = CARRY((\key_filter_inst2|cnt [20] & !\key_filter_inst2|cnt[19]~73 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[19]~73 ),
	.combout(\key_filter_inst2|cnt[20]~78_combout ),
	.cout(\key_filter_inst2|cnt[20]~79 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[20]~78 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[20]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N9
dffeas \key_filter_inst2|cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[20]~78_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[20] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N10
cycloneive_lcell_comb \key_filter_inst2|cnt[21]~80 (
// Equation(s):
// \key_filter_inst2|cnt[21]~80_combout  = (\key_filter_inst2|cnt [21] & (!\key_filter_inst2|cnt[20]~79 )) # (!\key_filter_inst2|cnt [21] & ((\key_filter_inst2|cnt[20]~79 ) # (GND)))
// \key_filter_inst2|cnt[21]~81  = CARRY((!\key_filter_inst2|cnt[20]~79 ) # (!\key_filter_inst2|cnt [21]))

	.dataa(\key_filter_inst2|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[20]~79 ),
	.combout(\key_filter_inst2|cnt[21]~80_combout ),
	.cout(\key_filter_inst2|cnt[21]~81 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[21]~80 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[21]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N11
dffeas \key_filter_inst2|cnt[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[21]~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[21] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N12
cycloneive_lcell_comb \key_filter_inst2|cnt[22]~82 (
// Equation(s):
// \key_filter_inst2|cnt[22]~82_combout  = (\key_filter_inst2|cnt [22] & (\key_filter_inst2|cnt[21]~81  $ (GND))) # (!\key_filter_inst2|cnt [22] & (!\key_filter_inst2|cnt[21]~81  & VCC))
// \key_filter_inst2|cnt[22]~83  = CARRY((\key_filter_inst2|cnt [22] & !\key_filter_inst2|cnt[21]~81 ))

	.dataa(\key_filter_inst2|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[21]~81 ),
	.combout(\key_filter_inst2|cnt[22]~82_combout ),
	.cout(\key_filter_inst2|cnt[22]~83 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[22]~82 .lut_mask = 16'hA50A;
defparam \key_filter_inst2|cnt[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N13
dffeas \key_filter_inst2|cnt[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[22]~82_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[22] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N14
cycloneive_lcell_comb \key_filter_inst2|cnt[23]~84 (
// Equation(s):
// \key_filter_inst2|cnt[23]~84_combout  = (\key_filter_inst2|cnt [23] & (!\key_filter_inst2|cnt[22]~83 )) # (!\key_filter_inst2|cnt [23] & ((\key_filter_inst2|cnt[22]~83 ) # (GND)))
// \key_filter_inst2|cnt[23]~85  = CARRY((!\key_filter_inst2|cnt[22]~83 ) # (!\key_filter_inst2|cnt [23]))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[22]~83 ),
	.combout(\key_filter_inst2|cnt[23]~84_combout ),
	.cout(\key_filter_inst2|cnt[23]~85 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[23]~84 .lut_mask = 16'h3C3F;
defparam \key_filter_inst2|cnt[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N15
dffeas \key_filter_inst2|cnt[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[23]~84_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[23] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N16
cycloneive_lcell_comb \key_filter_inst2|cnt[24]~86 (
// Equation(s):
// \key_filter_inst2|cnt[24]~86_combout  = (\key_filter_inst2|cnt [24] & (\key_filter_inst2|cnt[23]~85  $ (GND))) # (!\key_filter_inst2|cnt [24] & (!\key_filter_inst2|cnt[23]~85  & VCC))
// \key_filter_inst2|cnt[24]~87  = CARRY((\key_filter_inst2|cnt [24] & !\key_filter_inst2|cnt[23]~85 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[23]~85 ),
	.combout(\key_filter_inst2|cnt[24]~86_combout ),
	.cout(\key_filter_inst2|cnt[24]~87 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[24]~86 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N17
dffeas \key_filter_inst2|cnt[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[24]~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[24] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N18
cycloneive_lcell_comb \key_filter_inst2|cnt[25]~88 (
// Equation(s):
// \key_filter_inst2|cnt[25]~88_combout  = (\key_filter_inst2|cnt [25] & (!\key_filter_inst2|cnt[24]~87 )) # (!\key_filter_inst2|cnt [25] & ((\key_filter_inst2|cnt[24]~87 ) # (GND)))
// \key_filter_inst2|cnt[25]~89  = CARRY((!\key_filter_inst2|cnt[24]~87 ) # (!\key_filter_inst2|cnt [25]))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[24]~87 ),
	.combout(\key_filter_inst2|cnt[25]~88_combout ),
	.cout(\key_filter_inst2|cnt[25]~89 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[25]~88 .lut_mask = 16'h3C3F;
defparam \key_filter_inst2|cnt[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N19
dffeas \key_filter_inst2|cnt[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[25]~88_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[25] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N20
cycloneive_lcell_comb \key_filter_inst2|cnt[26]~90 (
// Equation(s):
// \key_filter_inst2|cnt[26]~90_combout  = (\key_filter_inst2|cnt [26] & (\key_filter_inst2|cnt[25]~89  $ (GND))) # (!\key_filter_inst2|cnt [26] & (!\key_filter_inst2|cnt[25]~89  & VCC))
// \key_filter_inst2|cnt[26]~91  = CARRY((\key_filter_inst2|cnt [26] & !\key_filter_inst2|cnt[25]~89 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[25]~89 ),
	.combout(\key_filter_inst2|cnt[26]~90_combout ),
	.cout(\key_filter_inst2|cnt[26]~91 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[26]~90 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N21
dffeas \key_filter_inst2|cnt[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[26]~90_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[26] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N4
cycloneive_lcell_comb \key_filter_inst2|state~1 (
// Equation(s):
// \key_filter_inst2|state~1_combout  = (!\key_filter_inst2|cnt [23] & (!\key_filter_inst2|cnt [26] & (!\key_filter_inst2|cnt [24] & !\key_filter_inst2|cnt [25])))

	.dataa(\key_filter_inst2|cnt [23]),
	.datab(\key_filter_inst2|cnt [26]),
	.datac(\key_filter_inst2|cnt [24]),
	.datad(\key_filter_inst2|cnt [25]),
	.cin(gnd),
	.combout(\key_filter_inst2|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|state~1 .lut_mask = 16'h0001;
defparam \key_filter_inst2|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N22
cycloneive_lcell_comb \key_filter_inst2|cnt[27]~92 (
// Equation(s):
// \key_filter_inst2|cnt[27]~92_combout  = (\key_filter_inst2|cnt [27] & (!\key_filter_inst2|cnt[26]~91 )) # (!\key_filter_inst2|cnt [27] & ((\key_filter_inst2|cnt[26]~91 ) # (GND)))
// \key_filter_inst2|cnt[27]~93  = CARRY((!\key_filter_inst2|cnt[26]~91 ) # (!\key_filter_inst2|cnt [27]))

	.dataa(\key_filter_inst2|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[26]~91 ),
	.combout(\key_filter_inst2|cnt[27]~92_combout ),
	.cout(\key_filter_inst2|cnt[27]~93 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[27]~92 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N23
dffeas \key_filter_inst2|cnt[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[27]~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[27] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N24
cycloneive_lcell_comb \key_filter_inst2|cnt[28]~94 (
// Equation(s):
// \key_filter_inst2|cnt[28]~94_combout  = (\key_filter_inst2|cnt [28] & (\key_filter_inst2|cnt[27]~93  $ (GND))) # (!\key_filter_inst2|cnt [28] & (!\key_filter_inst2|cnt[27]~93  & VCC))
// \key_filter_inst2|cnt[28]~95  = CARRY((\key_filter_inst2|cnt [28] & !\key_filter_inst2|cnt[27]~93 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[27]~93 ),
	.combout(\key_filter_inst2|cnt[28]~94_combout ),
	.cout(\key_filter_inst2|cnt[28]~95 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[28]~94 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N25
dffeas \key_filter_inst2|cnt[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[28]~94_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[28] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N26
cycloneive_lcell_comb \key_filter_inst2|cnt[29]~96 (
// Equation(s):
// \key_filter_inst2|cnt[29]~96_combout  = (\key_filter_inst2|cnt [29] & (!\key_filter_inst2|cnt[28]~95 )) # (!\key_filter_inst2|cnt [29] & ((\key_filter_inst2|cnt[28]~95 ) # (GND)))
// \key_filter_inst2|cnt[29]~97  = CARRY((!\key_filter_inst2|cnt[28]~95 ) # (!\key_filter_inst2|cnt [29]))

	.dataa(\key_filter_inst2|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[28]~95 ),
	.combout(\key_filter_inst2|cnt[29]~96_combout ),
	.cout(\key_filter_inst2|cnt[29]~97 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[29]~96 .lut_mask = 16'h5A5F;
defparam \key_filter_inst2|cnt[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N27
dffeas \key_filter_inst2|cnt[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[29]~96_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[29] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N28
cycloneive_lcell_comb \key_filter_inst2|cnt[30]~98 (
// Equation(s):
// \key_filter_inst2|cnt[30]~98_combout  = (\key_filter_inst2|cnt [30] & (\key_filter_inst2|cnt[29]~97  $ (GND))) # (!\key_filter_inst2|cnt [30] & (!\key_filter_inst2|cnt[29]~97  & VCC))
// \key_filter_inst2|cnt[30]~99  = CARRY((\key_filter_inst2|cnt [30] & !\key_filter_inst2|cnt[29]~97 ))

	.dataa(gnd),
	.datab(\key_filter_inst2|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst2|cnt[29]~97 ),
	.combout(\key_filter_inst2|cnt[30]~98_combout ),
	.cout(\key_filter_inst2|cnt[30]~99 ));
// synopsys translate_off
defparam \key_filter_inst2|cnt[30]~98 .lut_mask = 16'hC30C;
defparam \key_filter_inst2|cnt[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N29
dffeas \key_filter_inst2|cnt[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[30]~98_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[30] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
cycloneive_lcell_comb \key_filter_inst2|state~2 (
// Equation(s):
// \key_filter_inst2|state~2_combout  = (!\key_filter_inst2|cnt [29] & (!\key_filter_inst2|cnt [27] & (!\key_filter_inst2|cnt [28] & !\key_filter_inst2|cnt [30])))

	.dataa(\key_filter_inst2|cnt [29]),
	.datab(\key_filter_inst2|cnt [27]),
	.datac(\key_filter_inst2|cnt [28]),
	.datad(\key_filter_inst2|cnt [30]),
	.cin(gnd),
	.combout(\key_filter_inst2|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|state~2 .lut_mask = 16'h0001;
defparam \key_filter_inst2|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N30
cycloneive_lcell_comb \key_filter_inst2|cnt[31]~100 (
// Equation(s):
// \key_filter_inst2|cnt[31]~100_combout  = \key_filter_inst2|cnt [31] $ (\key_filter_inst2|cnt[30]~99 )

	.dataa(\key_filter_inst2|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_filter_inst2|cnt[30]~99 ),
	.combout(\key_filter_inst2|cnt[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|cnt[31]~100 .lut_mask = 16'h5A5A;
defparam \key_filter_inst2|cnt[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y9_N31
dffeas \key_filter_inst2|cnt[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|cnt[31]~100_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst2|cnt[9]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|cnt[31] .is_wysiwyg = "true";
defparam \key_filter_inst2|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
cycloneive_lcell_comb \key_filter_inst2|state~0 (
// Equation(s):
// \key_filter_inst2|state~0_combout  = (!\key_filter_inst2|cnt [20] & (!\key_filter_inst2|cnt [22] & (!\key_filter_inst2|cnt [21] & !\key_filter_inst2|cnt [19])))

	.dataa(\key_filter_inst2|cnt [20]),
	.datab(\key_filter_inst2|cnt [22]),
	.datac(\key_filter_inst2|cnt [21]),
	.datad(\key_filter_inst2|cnt [19]),
	.cin(gnd),
	.combout(\key_filter_inst2|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|state~0 .lut_mask = 16'h0001;
defparam \key_filter_inst2|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N0
cycloneive_lcell_comb \key_filter_inst2|state~3 (
// Equation(s):
// \key_filter_inst2|state~3_combout  = (\key_filter_inst2|state~1_combout  & (\key_filter_inst2|state~2_combout  & (!\key_filter_inst2|cnt [31] & \key_filter_inst2|state~0_combout )))

	.dataa(\key_filter_inst2|state~1_combout ),
	.datab(\key_filter_inst2|state~2_combout ),
	.datac(\key_filter_inst2|cnt [31]),
	.datad(\key_filter_inst2|state~0_combout ),
	.cin(gnd),
	.combout(\key_filter_inst2|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|state~3 .lut_mask = 16'h0800;
defparam \key_filter_inst2|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N14
cycloneive_lcell_comb \key_filter_inst2|key_out~0 (
// Equation(s):
// \key_filter_inst2|key_out~0_combout  = (\key_filter_inst2|LessThan0~0_combout  & ((\key_filter_inst2|key_out~3_combout ) # (\key_filter_inst2|cnt [14])))

	.dataa(\key_filter_inst2|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\key_filter_inst2|key_out~3_combout ),
	.datad(\key_filter_inst2|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst2|key_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|key_out~0 .lut_mask = 16'hAAA0;
defparam \key_filter_inst2|key_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N24
cycloneive_lcell_comb \key_filter_inst2|key_out~1 (
// Equation(s):
// \key_filter_inst2|key_out~1_combout  = (\key_filter_inst2|state~3_combout  & ((\key_zoom_in~input_o  $ (\key_filter_inst2|state~q )) # (!\key_filter_inst2|key_out~0_combout ))) # (!\key_filter_inst2|state~3_combout  & (\key_zoom_in~input_o  $ 
// (((\key_filter_inst2|state~q )))))

	.dataa(\key_zoom_in~input_o ),
	.datab(\key_filter_inst2|state~3_combout ),
	.datac(\key_filter_inst2|key_out~0_combout ),
	.datad(\key_filter_inst2|state~q ),
	.cin(gnd),
	.combout(\key_filter_inst2|key_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst2|key_out~1 .lut_mask = 16'h5DAE;
defparam \key_filter_inst2|key_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N25
dffeas \key_filter_inst2|key_out (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst2|key_out~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst2|key_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst2|key_out .is_wysiwyg = "true";
defparam \key_filter_inst2|key_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \key_toggle_inst1|toggle~0 (
// Equation(s):
// \key_toggle_inst1|toggle~0_combout  = \key_filter_inst2|key_out~q  $ (!\key_toggle_inst1|toggle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_filter_inst2|key_out~q ),
	.datad(\key_toggle_inst1|toggle~q ),
	.cin(gnd),
	.combout(\key_toggle_inst1|toggle~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_toggle_inst1|toggle~0 .lut_mask = 16'hF00F;
defparam \key_toggle_inst1|toggle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \key_toggle_inst1|toggle~feeder (
// Equation(s):
// \key_toggle_inst1|toggle~feeder_combout  = \key_toggle_inst1|toggle~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_toggle_inst1|toggle~0_combout ),
	.cin(gnd),
	.combout(\key_toggle_inst1|toggle~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key_toggle_inst1|toggle~feeder .lut_mask = 16'hFF00;
defparam \key_toggle_inst1|toggle~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \key_toggle_inst1|toggle (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_toggle_inst1|toggle~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_toggle_inst1|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_toggle_inst1|toggle .is_wysiwyg = "true";
defparam \key_toggle_inst1|toggle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \key_toggle_inst1|key_press~0 (
// Equation(s):
// \key_toggle_inst1|key_press~0_combout  = (!\key_filter_inst2|key_out~q  & \key_toggle_inst1|toggle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_filter_inst2|key_out~q ),
	.datad(\key_toggle_inst1|toggle~q ),
	.cin(gnd),
	.combout(\key_toggle_inst1|key_press~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_toggle_inst1|key_press~0 .lut_mask = 16'h0F00;
defparam \key_toggle_inst1|key_press~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \key_toggle_inst1|key_press (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_toggle_inst1|key_press~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_toggle_inst1|key_press~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_toggle_inst1|key_press .is_wysiwyg = "true";
defparam \key_toggle_inst1|key_press .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \zoom_level_inst|zoom_out_level~0 (
// Equation(s):
// \zoom_level_inst|zoom_out_level~0_combout  = (!\zoom_level_inst|zoom_in_level [1] & (!\zoom_level_inst|zoom_in_level [0] & (\key_toggle_inst2|key_press~q  & !\key_toggle_inst1|key_press~q )))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\key_toggle_inst2|key_press~q ),
	.datad(\key_toggle_inst1|key_press~q ),
	.cin(gnd),
	.combout(\zoom_level_inst|zoom_out_level~0_combout ),
	.cout());
// synopsys translate_off
defparam \zoom_level_inst|zoom_out_level~0 .lut_mask = 16'h0010;
defparam \zoom_level_inst|zoom_out_level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \zoom_level_inst|zoom_out_level[1]~2 (
// Equation(s):
// \zoom_level_inst|zoom_out_level[1]~2_combout  = (\zoom_level_inst|zoom_out_level [0] & ((\zoom_level_inst|zoom_out_level~0_combout ) # ((\zoom_level_inst|zoom_out_level [1])))) # (!\zoom_level_inst|zoom_out_level [0] & (((\zoom_level_inst|zoom_out_level 
// [1] & !\key_toggle_inst1|key_press~q ))))

	.dataa(\zoom_level_inst|zoom_out_level~0_combout ),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_out_level [1]),
	.datad(\key_toggle_inst1|key_press~q ),
	.cin(gnd),
	.combout(\zoom_level_inst|zoom_out_level[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \zoom_level_inst|zoom_out_level[1]~2 .lut_mask = 16'hC8F8;
defparam \zoom_level_inst|zoom_out_level[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \zoom_level_inst|zoom_out_level[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\zoom_level_inst|zoom_out_level[1]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_level_inst|zoom_out_level [1]),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_level_inst|zoom_out_level[1] .is_wysiwyg = "true";
defparam \zoom_level_inst|zoom_out_level[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \zoom_level_inst|zoom_out_level[0]~1 (
// Equation(s):
// \zoom_level_inst|zoom_out_level[0]~1_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] $ (\key_toggle_inst1|key_press~q )))) # (!\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level~0_combout  & 
// (!\zoom_level_inst|zoom_out_level [0])) # (!\zoom_level_inst|zoom_out_level~0_combout  & (\zoom_level_inst|zoom_out_level [0] & !\key_toggle_inst1|key_press~q ))))

	.dataa(\zoom_level_inst|zoom_out_level~0_combout ),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\key_toggle_inst1|key_press~q ),
	.cin(gnd),
	.combout(\zoom_level_inst|zoom_out_level[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \zoom_level_inst|zoom_out_level[0]~1 .lut_mask = 16'h0ED2;
defparam \zoom_level_inst|zoom_out_level[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \zoom_level_inst|zoom_out_level[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\zoom_level_inst|zoom_out_level[0]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_level_inst|zoom_out_level [0]),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_level_inst|zoom_out_level[0] .is_wysiwyg = "true";
defparam \zoom_level_inst|zoom_out_level[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~4 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~4_combout  = (\zoom_level_inst|zoom_out_level [0]) # (\zoom_level_inst|zoom_out_level [1])

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(gnd),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~4 .lut_mask = 16'hFFCC;
defparam \vga_ctrl_inst|ShiftLeft3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \zoom_level_inst|zoom_in_level[1]~0 (
// Equation(s):
// \zoom_level_inst|zoom_in_level[1]~0_combout  = (\zoom_level_inst|zoom_in_level [1] & ((\zoom_level_inst|zoom_in_level [0]) # ((\key_toggle_inst1|key_press~q ) # (!\key_toggle_inst2|key_press~q ))))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\key_toggle_inst2|key_press~q ),
	.datad(\key_toggle_inst1|key_press~q ),
	.cin(gnd),
	.combout(\zoom_level_inst|zoom_in_level[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \zoom_level_inst|zoom_in_level[1]~0 .lut_mask = 16'hAA8A;
defparam \zoom_level_inst|zoom_in_level[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \zoom_level_inst|zoom_in_level[1]~1 (
// Equation(s):
// \zoom_level_inst|zoom_in_level[1]~1_combout  = (\zoom_level_inst|zoom_in_level[1]~0_combout ) # ((\key_toggle_inst1|key_press~q  & (\zoom_level_inst|zoom_in_level [0] & !\vga_ctrl_inst|ShiftLeft3~4_combout )))

	.dataa(\key_toggle_inst1|key_press~q ),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datad(\zoom_level_inst|zoom_in_level[1]~0_combout ),
	.cin(gnd),
	.combout(\zoom_level_inst|zoom_in_level[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \zoom_level_inst|zoom_in_level[1]~1 .lut_mask = 16'hFF08;
defparam \zoom_level_inst|zoom_in_level[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \zoom_level_inst|zoom_in_level[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\zoom_level_inst|zoom_in_level[1]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_level_inst|zoom_in_level [1]),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_level_inst|zoom_in_level[1] .is_wysiwyg = "true";
defparam \zoom_level_inst|zoom_in_level[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \zoom_level_inst|zoom_in_level[0]~2 (
// Equation(s):
// \zoom_level_inst|zoom_in_level[0]~2_combout  = (\zoom_level_inst|zoom_in_level [1]) # ((\key_toggle_inst1|key_press~q  & ((\zoom_level_inst|zoom_out_level [1]) # (\zoom_level_inst|zoom_out_level [0]))))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\key_toggle_inst1|key_press~q ),
	.cin(gnd),
	.combout(\zoom_level_inst|zoom_in_level[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \zoom_level_inst|zoom_in_level[0]~2 .lut_mask = 16'hFEAA;
defparam \zoom_level_inst|zoom_in_level[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \zoom_level_inst|zoom_in_level[0]~3 (
// Equation(s):
// \zoom_level_inst|zoom_in_level[0]~3_combout  = (\key_toggle_inst1|key_press~q  & ((\zoom_level_inst|zoom_in_level[0]~2_combout  $ (!\zoom_level_inst|zoom_in_level [0])))) # (!\key_toggle_inst1|key_press~q  & ((\key_toggle_inst2|key_press~q  & 
// (\zoom_level_inst|zoom_in_level[0]~2_combout  & !\zoom_level_inst|zoom_in_level [0])) # (!\key_toggle_inst2|key_press~q  & ((\zoom_level_inst|zoom_in_level [0])))))

	.dataa(\key_toggle_inst2|key_press~q ),
	.datab(\zoom_level_inst|zoom_in_level[0]~2_combout ),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\key_toggle_inst1|key_press~q ),
	.cin(gnd),
	.combout(\zoom_level_inst|zoom_in_level[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \zoom_level_inst|zoom_in_level[0]~3 .lut_mask = 16'hC358;
defparam \zoom_level_inst|zoom_in_level[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \zoom_level_inst|zoom_in_level[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\zoom_level_inst|zoom_in_level[0]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zoom_level_inst|zoom_in_level [0]),
	.prn(vcc));
// synopsys translate_off
defparam \zoom_level_inst|zoom_in_level[0] .is_wysiwyg = "true";
defparam \zoom_level_inst|zoom_in_level[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~0 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~0_combout  = (\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & !\zoom_level_inst|zoom_out_level [1]))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~0 .lut_mask = 16'h00A0;
defparam \vga_ctrl_inst|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~1 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~1_combout  = (\zoom_level_inst|zoom_out_level [1]) # ((!\zoom_level_inst|zoom_in_level [0] & \zoom_level_inst|zoom_out_level [0]))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~1 .lut_mask = 16'hDCDC;
defparam \vga_ctrl_inst|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~2 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~2_combout  = (\zoom_level_inst|zoom_out_level [1] & (\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & !\zoom_level_inst|zoom_out_level [0]))) # (!\zoom_level_inst|zoom_out_level [1] & 
// (\zoom_level_inst|zoom_in_level [1] $ (((\zoom_level_inst|zoom_in_level [0] & !\zoom_level_inst|zoom_out_level [0])))))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\zoom_level_inst|zoom_out_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~2 .lut_mask = 16'h3092;
defparam \vga_ctrl_inst|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~3 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~3_combout  = (\zoom_level_inst|zoom_in_level [1] & (\zoom_level_inst|zoom_out_level [1] $ (((!\zoom_level_inst|zoom_in_level [0] & \zoom_level_inst|zoom_out_level [0]))))) # (!\zoom_level_inst|zoom_in_level [1] & 
// (!\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_in_level [0]) # (!\zoom_level_inst|zoom_out_level [0]))))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~3 .lut_mask = 16'hB04B;
defparam \vga_ctrl_inst|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~4 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~4_combout  = \zoom_level_inst|zoom_out_level [1] $ (\zoom_level_inst|zoom_in_level [1] $ (((\zoom_level_inst|zoom_out_level [0]) # (!\zoom_level_inst|zoom_in_level [0]))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\zoom_level_inst|zoom_in_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~4 .lut_mask = 16'h9A65;
defparam \vga_ctrl_inst|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~5 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~5_combout  = (\zoom_level_inst|zoom_out_level [0] & (\zoom_level_inst|zoom_out_level [1] $ (\zoom_level_inst|zoom_in_level [1] $ (!\zoom_level_inst|zoom_in_level [0])))) # (!\zoom_level_inst|zoom_out_level [0] & 
// ((\zoom_level_inst|zoom_out_level [1] & (!\zoom_level_inst|zoom_in_level [1])) # (!\zoom_level_inst|zoom_out_level [1] & (\zoom_level_inst|zoom_in_level [1] & !\zoom_level_inst|zoom_in_level [0]))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\zoom_level_inst|zoom_in_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~5 .lut_mask = 16'h4A96;
defparam \vga_ctrl_inst|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~6 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~6_combout  = (\zoom_level_inst|zoom_out_level [1] & (\zoom_level_inst|zoom_in_level [1] $ (((\zoom_level_inst|zoom_out_level [0]) # (!\zoom_level_inst|zoom_in_level [0]))))) # (!\zoom_level_inst|zoom_out_level [1] & 
// ((\zoom_level_inst|zoom_in_level [0] & (!\zoom_level_inst|zoom_in_level [1] & !\zoom_level_inst|zoom_out_level [0])) # (!\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & \zoom_level_inst|zoom_out_level [0]))))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\zoom_level_inst|zoom_out_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~6 .lut_mask = 16'h1C86;
defparam \vga_ctrl_inst|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~7 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~7_combout  = (\zoom_level_inst|zoom_out_level [0] & (!\zoom_level_inst|zoom_in_level [1] & (\zoom_level_inst|zoom_in_level [0] $ (\zoom_level_inst|zoom_out_level [1])))) # (!\zoom_level_inst|zoom_out_level [0] & 
// (!\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] $ (!\zoom_level_inst|zoom_out_level [1]))))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~7 .lut_mask = 16'h1409;
defparam \vga_ctrl_inst|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~9 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~9_combout  = (\zoom_level_inst|zoom_in_level [1]) # ((\zoom_level_inst|zoom_out_level [0]) # ((\zoom_level_inst|zoom_in_level [0]) # (!\zoom_level_inst|zoom_out_level [1])))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_out_level [1]),
	.datad(\zoom_level_inst|zoom_in_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~9 .lut_mask = 16'hFFEF;
defparam \vga_ctrl_inst|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~8 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~8_combout  = (!\zoom_level_inst|zoom_in_level [1] & ((\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_out_level [1] & !\zoom_level_inst|zoom_out_level [0])) # (!\zoom_level_inst|zoom_in_level [0] & 
// (!\zoom_level_inst|zoom_out_level [1] & \zoom_level_inst|zoom_out_level [0]))))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\zoom_level_inst|zoom_out_level [1]),
	.datad(\zoom_level_inst|zoom_out_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~8 .lut_mask = 16'h0140;
defparam \vga_ctrl_inst|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \vga_ctrl_inst|Add3~0 (
// Equation(s):
// \vga_ctrl_inst|Add3~0_combout  = (\vga_ctrl_inst|ShiftLeft0~9_combout  & (\vga_ctrl_inst|ShiftLeft0~8_combout  $ (GND))) # (!\vga_ctrl_inst|ShiftLeft0~9_combout  & (!\vga_ctrl_inst|ShiftLeft0~8_combout  & VCC))
// \vga_ctrl_inst|Add3~1  = CARRY((\vga_ctrl_inst|ShiftLeft0~9_combout  & !\vga_ctrl_inst|ShiftLeft0~8_combout ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~9_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add3~0_combout ),
	.cout(\vga_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~0 .lut_mask = 16'h9922;
defparam \vga_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add3~2 (
// Equation(s):
// \vga_ctrl_inst|Add3~2_combout  = (\vga_ctrl_inst|ShiftLeft0~7_combout  & ((\vga_ctrl_inst|Add3~1 ) # (GND))) # (!\vga_ctrl_inst|ShiftLeft0~7_combout  & (!\vga_ctrl_inst|Add3~1 ))
// \vga_ctrl_inst|Add3~3  = CARRY((\vga_ctrl_inst|ShiftLeft0~7_combout ) # (!\vga_ctrl_inst|Add3~1 ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~1 ),
	.combout(\vga_ctrl_inst|Add3~2_combout ),
	.cout(\vga_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~2 .lut_mask = 16'hA5AF;
defparam \vga_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add3~4 (
// Equation(s):
// \vga_ctrl_inst|Add3~4_combout  = (\vga_ctrl_inst|ShiftLeft0~6_combout  & (!\vga_ctrl_inst|Add3~3  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~6_combout  & (\vga_ctrl_inst|Add3~3  $ (GND)))
// \vga_ctrl_inst|Add3~5  = CARRY((!\vga_ctrl_inst|ShiftLeft0~6_combout  & !\vga_ctrl_inst|Add3~3 ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~3 ),
	.combout(\vga_ctrl_inst|Add3~4_combout ),
	.cout(\vga_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~4 .lut_mask = 16'h5A05;
defparam \vga_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add3~6 (
// Equation(s):
// \vga_ctrl_inst|Add3~6_combout  = (\vga_ctrl_inst|ShiftLeft0~5_combout  & ((\vga_ctrl_inst|Add3~5 ) # (GND))) # (!\vga_ctrl_inst|ShiftLeft0~5_combout  & (!\vga_ctrl_inst|Add3~5 ))
// \vga_ctrl_inst|Add3~7  = CARRY((\vga_ctrl_inst|ShiftLeft0~5_combout ) # (!\vga_ctrl_inst|Add3~5 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~5 ),
	.combout(\vga_ctrl_inst|Add3~6_combout ),
	.cout(\vga_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~6 .lut_mask = 16'hC3CF;
defparam \vga_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add3~8 (
// Equation(s):
// \vga_ctrl_inst|Add3~8_combout  = (\vga_ctrl_inst|ShiftLeft0~4_combout  & (\vga_ctrl_inst|Add3~7  $ (GND))) # (!\vga_ctrl_inst|ShiftLeft0~4_combout  & ((GND) # (!\vga_ctrl_inst|Add3~7 )))
// \vga_ctrl_inst|Add3~9  = CARRY((!\vga_ctrl_inst|Add3~7 ) # (!\vga_ctrl_inst|ShiftLeft0~4_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~7 ),
	.combout(\vga_ctrl_inst|Add3~8_combout ),
	.cout(\vga_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~8 .lut_mask = 16'hC33F;
defparam \vga_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add3~10 (
// Equation(s):
// \vga_ctrl_inst|Add3~10_combout  = (\vga_ctrl_inst|ShiftLeft0~3_combout  & ((\vga_ctrl_inst|Add3~9 ) # (GND))) # (!\vga_ctrl_inst|ShiftLeft0~3_combout  & (!\vga_ctrl_inst|Add3~9 ))
// \vga_ctrl_inst|Add3~11  = CARRY((\vga_ctrl_inst|ShiftLeft0~3_combout ) # (!\vga_ctrl_inst|Add3~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~9 ),
	.combout(\vga_ctrl_inst|Add3~10_combout ),
	.cout(\vga_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~10 .lut_mask = 16'hC3CF;
defparam \vga_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add3~12 (
// Equation(s):
// \vga_ctrl_inst|Add3~12_combout  = (\vga_ctrl_inst|ShiftLeft0~2_combout  & (!\vga_ctrl_inst|Add3~11  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~2_combout  & (\vga_ctrl_inst|Add3~11  $ (GND)))
// \vga_ctrl_inst|Add3~13  = CARRY((!\vga_ctrl_inst|ShiftLeft0~2_combout  & !\vga_ctrl_inst|Add3~11 ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~11 ),
	.combout(\vga_ctrl_inst|Add3~12_combout ),
	.cout(\vga_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~12 .lut_mask = 16'h5A05;
defparam \vga_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add3~14 (
// Equation(s):
// \vga_ctrl_inst|Add3~14_combout  = (\vga_ctrl_inst|Add3~13  & (((\vga_ctrl_inst|ShiftLeft0~1_combout ) # (!\zoom_level_inst|zoom_in_level [1])))) # (!\vga_ctrl_inst|Add3~13  & (\zoom_level_inst|zoom_in_level [1] & (!\vga_ctrl_inst|ShiftLeft0~1_combout )))
// \vga_ctrl_inst|Add3~15  = CARRY((\zoom_level_inst|zoom_in_level [1] & (!\vga_ctrl_inst|ShiftLeft0~1_combout  & !\vga_ctrl_inst|Add3~13 )))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\vga_ctrl_inst|ShiftLeft0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~13 ),
	.combout(\vga_ctrl_inst|Add3~14_combout ),
	.cout(\vga_ctrl_inst|Add3~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~14 .lut_mask = 16'hD202;
defparam \vga_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add3~16 (
// Equation(s):
// \vga_ctrl_inst|Add3~16_combout  = (\vga_ctrl_inst|Add3~15  & ((((\zoom_level_inst|zoom_out_level [0]) # (!\vga_ctrl_inst|ShiftLeft0~0_combout ))))) # (!\vga_ctrl_inst|Add3~15  & (((\zoom_level_inst|zoom_out_level [0]) # (GND)) # 
// (!\vga_ctrl_inst|ShiftLeft0~0_combout )))
// \vga_ctrl_inst|Add3~17  = CARRY(((\zoom_level_inst|zoom_out_level [0]) # (!\vga_ctrl_inst|Add3~15 )) # (!\vga_ctrl_inst|ShiftLeft0~0_combout ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~0_combout ),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~15 ),
	.combout(\vga_ctrl_inst|Add3~16_combout ),
	.cout(\vga_ctrl_inst|Add3~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~16 .lut_mask = 16'h2DDF;
defparam \vga_ctrl_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add3~18 (
// Equation(s):
// \vga_ctrl_inst|Add3~18_combout  = !\vga_ctrl_inst|Add3~17 
// \vga_ctrl_inst|Add3~19  = CARRY(!\vga_ctrl_inst|Add3~17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~17 ),
	.combout(\vga_ctrl_inst|Add3~18_combout ),
	.cout(\vga_ctrl_inst|Add3~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~18 .lut_mask = 16'h0F0F;
defparam \vga_ctrl_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add3~20 (
// Equation(s):
// \vga_ctrl_inst|Add3~20_combout  = \vga_ctrl_inst|Add3~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add3~19 ),
	.combout(\vga_ctrl_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~20 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add4~0 (
// Equation(s):
// \vga_ctrl_inst|Add4~0_combout  = \vga_ctrl_inst|Add3~6_combout  $ (VCC)
// \vga_ctrl_inst|Add4~1  = CARRY(\vga_ctrl_inst|Add3~6_combout )

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add4~0_combout ),
	.cout(\vga_ctrl_inst|Add4~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add4~2 (
// Equation(s):
// \vga_ctrl_inst|Add4~2_combout  = (\vga_ctrl_inst|Add3~8_combout  & (\vga_ctrl_inst|Add4~1  & VCC)) # (!\vga_ctrl_inst|Add3~8_combout  & (!\vga_ctrl_inst|Add4~1 ))
// \vga_ctrl_inst|Add4~3  = CARRY((!\vga_ctrl_inst|Add3~8_combout  & !\vga_ctrl_inst|Add4~1 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~1 ),
	.combout(\vga_ctrl_inst|Add4~2_combout ),
	.cout(\vga_ctrl_inst|Add4~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~2 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add4~4 (
// Equation(s):
// \vga_ctrl_inst|Add4~4_combout  = (\vga_ctrl_inst|Add3~10_combout  & (\vga_ctrl_inst|Add4~3  $ (GND))) # (!\vga_ctrl_inst|Add3~10_combout  & (!\vga_ctrl_inst|Add4~3  & VCC))
// \vga_ctrl_inst|Add4~5  = CARRY((\vga_ctrl_inst|Add3~10_combout  & !\vga_ctrl_inst|Add4~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~3 ),
	.combout(\vga_ctrl_inst|Add4~4_combout ),
	.cout(\vga_ctrl_inst|Add4~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add4~6 (
// Equation(s):
// \vga_ctrl_inst|Add4~6_combout  = (\vga_ctrl_inst|Add3~12_combout  & (\vga_ctrl_inst|Add4~5  & VCC)) # (!\vga_ctrl_inst|Add3~12_combout  & (!\vga_ctrl_inst|Add4~5 ))
// \vga_ctrl_inst|Add4~7  = CARRY((!\vga_ctrl_inst|Add3~12_combout  & !\vga_ctrl_inst|Add4~5 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~5 ),
	.combout(\vga_ctrl_inst|Add4~6_combout ),
	.cout(\vga_ctrl_inst|Add4~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~6 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add4~8 (
// Equation(s):
// \vga_ctrl_inst|Add4~8_combout  = (\vga_ctrl_inst|Add3~14_combout  & ((GND) # (!\vga_ctrl_inst|Add4~7 ))) # (!\vga_ctrl_inst|Add3~14_combout  & (\vga_ctrl_inst|Add4~7  $ (GND)))
// \vga_ctrl_inst|Add4~9  = CARRY((\vga_ctrl_inst|Add3~14_combout ) # (!\vga_ctrl_inst|Add4~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~7 ),
	.combout(\vga_ctrl_inst|Add4~8_combout ),
	.cout(\vga_ctrl_inst|Add4~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~8 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add4~10 (
// Equation(s):
// \vga_ctrl_inst|Add4~10_combout  = (\vga_ctrl_inst|Add3~16_combout  & (!\vga_ctrl_inst|Add4~9 )) # (!\vga_ctrl_inst|Add3~16_combout  & ((\vga_ctrl_inst|Add4~9 ) # (GND)))
// \vga_ctrl_inst|Add4~11  = CARRY((!\vga_ctrl_inst|Add4~9 ) # (!\vga_ctrl_inst|Add3~16_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~9 ),
	.combout(\vga_ctrl_inst|Add4~10_combout ),
	.cout(\vga_ctrl_inst|Add4~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add4~12 (
// Equation(s):
// \vga_ctrl_inst|Add4~12_combout  = (\vga_ctrl_inst|Add3~18_combout  & (\vga_ctrl_inst|Add4~11  $ (GND))) # (!\vga_ctrl_inst|Add3~18_combout  & (!\vga_ctrl_inst|Add4~11  & VCC))
// \vga_ctrl_inst|Add4~13  = CARRY((\vga_ctrl_inst|Add3~18_combout  & !\vga_ctrl_inst|Add4~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add4~11 ),
	.combout(\vga_ctrl_inst|Add4~12_combout ),
	.cout(\vga_ctrl_inst|Add4~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add4~14 (
// Equation(s):
// \vga_ctrl_inst|Add4~14_combout  = \vga_ctrl_inst|Add3~20_combout  $ (\vga_ctrl_inst|Add4~13 )

	.dataa(\vga_ctrl_inst|Add3~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add4~13 ),
	.combout(\vga_ctrl_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add4~14 .lut_mask = 16'h5A5A;
defparam \vga_ctrl_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~1_cout  = CARRY((\vga_ctrl_inst|Add3~0_combout  & !\vga_ctrl_inst|cnt1 [0]))

	.dataa(\vga_ctrl_inst|Add3~0_combout ),
	.datab(\vga_ctrl_inst|cnt1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~1 .lut_mask = 16'h0022;
defparam \vga_ctrl_inst|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~3 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~3_cout  = CARRY((\vga_ctrl_inst|cnt1 [1] & ((!\vga_ctrl_inst|LessThan4~1_cout ) # (!\vga_ctrl_inst|Add3~2_combout ))) # (!\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|Add3~2_combout  & !\vga_ctrl_inst|LessThan4~1_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [1]),
	.datab(\vga_ctrl_inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~3 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~5 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~5_cout  = CARRY((\vga_ctrl_inst|cnt1 [2] & (\vga_ctrl_inst|Add3~4_combout  & !\vga_ctrl_inst|LessThan4~3_cout )) # (!\vga_ctrl_inst|cnt1 [2] & ((\vga_ctrl_inst|Add3~4_combout ) # (!\vga_ctrl_inst|LessThan4~3_cout ))))

	.dataa(\vga_ctrl_inst|cnt1 [2]),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~5 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~7 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~7_cout  = CARRY((\vga_ctrl_inst|Add4~0_combout  & (\vga_ctrl_inst|cnt1 [3] & !\vga_ctrl_inst|LessThan4~5_cout )) # (!\vga_ctrl_inst|Add4~0_combout  & ((\vga_ctrl_inst|cnt1 [3]) # (!\vga_ctrl_inst|LessThan4~5_cout ))))

	.dataa(\vga_ctrl_inst|Add4~0_combout ),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~7 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~9 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~9_cout  = CARRY((\vga_ctrl_inst|Add4~2_combout  & ((!\vga_ctrl_inst|LessThan4~7_cout ) # (!\vga_ctrl_inst|cnt1 [4]))) # (!\vga_ctrl_inst|Add4~2_combout  & (!\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|LessThan4~7_cout )))

	.dataa(\vga_ctrl_inst|Add4~2_combout ),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~7_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~9_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~9 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~11 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~11_cout  = CARRY((\vga_ctrl_inst|Add4~4_combout  & (\vga_ctrl_inst|cnt1 [5] & !\vga_ctrl_inst|LessThan4~9_cout )) # (!\vga_ctrl_inst|Add4~4_combout  & ((\vga_ctrl_inst|cnt1 [5]) # (!\vga_ctrl_inst|LessThan4~9_cout ))))

	.dataa(\vga_ctrl_inst|Add4~4_combout ),
	.datab(\vga_ctrl_inst|cnt1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~9_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~11_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~11 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~13 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~13_cout  = CARRY((\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|Add4~6_combout  & !\vga_ctrl_inst|LessThan4~11_cout )) # (!\vga_ctrl_inst|cnt1 [6] & ((\vga_ctrl_inst|Add4~6_combout ) # (!\vga_ctrl_inst|LessThan4~11_cout ))))

	.dataa(\vga_ctrl_inst|cnt1 [6]),
	.datab(\vga_ctrl_inst|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~11_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~13_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~13 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~15 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~15_cout  = CARRY((\vga_ctrl_inst|cnt1 [7] & ((!\vga_ctrl_inst|LessThan4~13_cout ) # (!\vga_ctrl_inst|Add4~8_combout ))) # (!\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|Add4~8_combout  & !\vga_ctrl_inst|LessThan4~13_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~13_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~15_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~15 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~17 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~17_cout  = CARRY((\vga_ctrl_inst|cnt1 [8] & (\vga_ctrl_inst|Add4~10_combout  & !\vga_ctrl_inst|LessThan4~15_cout )) # (!\vga_ctrl_inst|cnt1 [8] & ((\vga_ctrl_inst|Add4~10_combout ) # (!\vga_ctrl_inst|LessThan4~15_cout ))))

	.dataa(\vga_ctrl_inst|cnt1 [8]),
	.datab(\vga_ctrl_inst|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~15_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~17_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~17 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~19 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~19_cout  = CARRY((\vga_ctrl_inst|Add4~12_combout  & (\vga_ctrl_inst|cnt1 [9] & !\vga_ctrl_inst|LessThan4~17_cout )) # (!\vga_ctrl_inst|Add4~12_combout  & ((\vga_ctrl_inst|cnt1 [9]) # (!\vga_ctrl_inst|LessThan4~17_cout ))))

	.dataa(\vga_ctrl_inst|Add4~12_combout ),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan4~17_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan4~19_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~19 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~20 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~20_combout  = (\vga_ctrl_inst|cnt1 [10] & (!\vga_ctrl_inst|LessThan4~19_cout  & \vga_ctrl_inst|Add4~14_combout )) # (!\vga_ctrl_inst|cnt1 [10] & ((\vga_ctrl_inst|Add4~14_combout ) # (!\vga_ctrl_inst|LessThan4~19_cout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add4~14_combout ),
	.cin(\vga_ctrl_inst|LessThan4~19_cout ),
	.combout(\vga_ctrl_inst|LessThan4~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~20 .lut_mask = 16'h3F03;
defparam \vga_ctrl_inst|LessThan4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft1~0 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft1~0_combout  = (\zoom_level_inst|zoom_in_level [0] & \zoom_level_inst|zoom_in_level [1])

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft1~0 .lut_mask = 16'hC0C0;
defparam \vga_ctrl_inst|ShiftLeft1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft1~1 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft1~1_combout  = \zoom_level_inst|zoom_in_level [1] $ (\zoom_level_inst|zoom_in_level [0])

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\zoom_level_inst|zoom_in_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft1~1 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|ShiftLeft1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~10 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~10_combout  = (\zoom_level_inst|zoom_in_level [1] & !\zoom_level_inst|zoom_in_level [0])

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~10 .lut_mask = 16'h0A0A;
defparam \vga_ctrl_inst|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft1~2 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft1~2_combout  = (\zoom_level_inst|zoom_in_level [0] & !\zoom_level_inst|zoom_in_level [1])

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft1~2 .lut_mask = 16'h0C0C;
defparam \vga_ctrl_inst|ShiftLeft1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~11 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~11_combout  = (!\zoom_level_inst|zoom_in_level [0] & !\zoom_level_inst|zoom_in_level [1])

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\zoom_level_inst|zoom_in_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~11 .lut_mask = 16'h0055;
defparam \vga_ctrl_inst|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add5~0 (
// Equation(s):
// \vga_ctrl_inst|Add5~0_combout  = (\vga_ctrl_inst|Add3~4_combout  & (\vga_ctrl_inst|ShiftLeft0~11_combout  $ (VCC))) # (!\vga_ctrl_inst|Add3~4_combout  & (\vga_ctrl_inst|ShiftLeft0~11_combout  & VCC))
// \vga_ctrl_inst|Add5~1  = CARRY((\vga_ctrl_inst|Add3~4_combout  & \vga_ctrl_inst|ShiftLeft0~11_combout ))

	.dataa(\vga_ctrl_inst|Add3~4_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add5~0_combout ),
	.cout(\vga_ctrl_inst|Add5~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add5~2 (
// Equation(s):
// \vga_ctrl_inst|Add5~2_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add4~0_combout  & (\vga_ctrl_inst|Add5~1  & VCC)) # (!\vga_ctrl_inst|Add4~0_combout  & (!\vga_ctrl_inst|Add5~1 )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// ((\vga_ctrl_inst|Add4~0_combout  & (!\vga_ctrl_inst|Add5~1 )) # (!\vga_ctrl_inst|Add4~0_combout  & ((\vga_ctrl_inst|Add5~1 ) # (GND)))))
// \vga_ctrl_inst|Add5~3  = CARRY((\vga_ctrl_inst|ShiftLeft1~2_combout  & (!\vga_ctrl_inst|Add4~0_combout  & !\vga_ctrl_inst|Add5~1 )) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & ((!\vga_ctrl_inst|Add5~1 ) # (!\vga_ctrl_inst|Add4~0_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~1 ),
	.combout(\vga_ctrl_inst|Add5~2_combout ),
	.cout(\vga_ctrl_inst|Add5~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add5~4 (
// Equation(s):
// \vga_ctrl_inst|Add5~4_combout  = ((\vga_ctrl_inst|Add4~2_combout  $ (\vga_ctrl_inst|ShiftLeft0~10_combout  $ (!\vga_ctrl_inst|Add5~3 )))) # (GND)
// \vga_ctrl_inst|Add5~5  = CARRY((\vga_ctrl_inst|Add4~2_combout  & ((\vga_ctrl_inst|ShiftLeft0~10_combout ) # (!\vga_ctrl_inst|Add5~3 ))) # (!\vga_ctrl_inst|Add4~2_combout  & (\vga_ctrl_inst|ShiftLeft0~10_combout  & !\vga_ctrl_inst|Add5~3 )))

	.dataa(\vga_ctrl_inst|Add4~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~3 ),
	.combout(\vga_ctrl_inst|Add5~4_combout ),
	.cout(\vga_ctrl_inst|Add5~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add5~6 (
// Equation(s):
// \vga_ctrl_inst|Add5~6_combout  = (\vga_ctrl_inst|ShiftLeft1~1_combout  & ((\vga_ctrl_inst|Add4~4_combout  & (!\vga_ctrl_inst|Add5~5 )) # (!\vga_ctrl_inst|Add4~4_combout  & ((\vga_ctrl_inst|Add5~5 ) # (GND))))) # (!\vga_ctrl_inst|ShiftLeft1~1_combout  & 
// ((\vga_ctrl_inst|Add4~4_combout  & (\vga_ctrl_inst|Add5~5  & VCC)) # (!\vga_ctrl_inst|Add4~4_combout  & (!\vga_ctrl_inst|Add5~5 ))))
// \vga_ctrl_inst|Add5~7  = CARRY((\vga_ctrl_inst|ShiftLeft1~1_combout  & ((!\vga_ctrl_inst|Add5~5 ) # (!\vga_ctrl_inst|Add4~4_combout ))) # (!\vga_ctrl_inst|ShiftLeft1~1_combout  & (!\vga_ctrl_inst|Add4~4_combout  & !\vga_ctrl_inst|Add5~5 )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~1_combout ),
	.datab(\vga_ctrl_inst|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~5 ),
	.combout(\vga_ctrl_inst|Add5~6_combout ),
	.cout(\vga_ctrl_inst|Add5~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~6 .lut_mask = 16'h692B;
defparam \vga_ctrl_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add5~8 (
// Equation(s):
// \vga_ctrl_inst|Add5~8_combout  = ((\zoom_level_inst|zoom_in_level [1] $ (\vga_ctrl_inst|Add4~6_combout  $ (\vga_ctrl_inst|Add5~7 )))) # (GND)
// \vga_ctrl_inst|Add5~9  = CARRY((\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|Add4~6_combout  & !\vga_ctrl_inst|Add5~7 )) # (!\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|Add4~6_combout ) # (!\vga_ctrl_inst|Add5~7 ))))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\vga_ctrl_inst|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~7 ),
	.combout(\vga_ctrl_inst|Add5~8_combout ),
	.cout(\vga_ctrl_inst|Add5~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~8 .lut_mask = 16'h964D;
defparam \vga_ctrl_inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add5~10 (
// Equation(s):
// \vga_ctrl_inst|Add5~10_combout  = (\vga_ctrl_inst|ShiftLeft1~1_combout  & ((\vga_ctrl_inst|Add4~8_combout  & (\vga_ctrl_inst|Add5~9  & VCC)) # (!\vga_ctrl_inst|Add4~8_combout  & (!\vga_ctrl_inst|Add5~9 )))) # (!\vga_ctrl_inst|ShiftLeft1~1_combout  & 
// ((\vga_ctrl_inst|Add4~8_combout  & (!\vga_ctrl_inst|Add5~9 )) # (!\vga_ctrl_inst|Add4~8_combout  & ((\vga_ctrl_inst|Add5~9 ) # (GND)))))
// \vga_ctrl_inst|Add5~11  = CARRY((\vga_ctrl_inst|ShiftLeft1~1_combout  & (!\vga_ctrl_inst|Add4~8_combout  & !\vga_ctrl_inst|Add5~9 )) # (!\vga_ctrl_inst|ShiftLeft1~1_combout  & ((!\vga_ctrl_inst|Add5~9 ) # (!\vga_ctrl_inst|Add4~8_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft1~1_combout ),
	.datab(\vga_ctrl_inst|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~9 ),
	.combout(\vga_ctrl_inst|Add5~10_combout ),
	.cout(\vga_ctrl_inst|Add5~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add5~12 (
// Equation(s):
// \vga_ctrl_inst|Add5~12_combout  = ((\vga_ctrl_inst|Add4~10_combout  $ (\zoom_level_inst|zoom_in_level [1] $ (!\vga_ctrl_inst|Add5~11 )))) # (GND)
// \vga_ctrl_inst|Add5~13  = CARRY((\vga_ctrl_inst|Add4~10_combout  & ((\zoom_level_inst|zoom_in_level [1]) # (!\vga_ctrl_inst|Add5~11 ))) # (!\vga_ctrl_inst|Add4~10_combout  & (\zoom_level_inst|zoom_in_level [1] & !\vga_ctrl_inst|Add5~11 )))

	.dataa(\vga_ctrl_inst|Add4~10_combout ),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~11 ),
	.combout(\vga_ctrl_inst|Add5~12_combout ),
	.cout(\vga_ctrl_inst|Add5~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add5~14 (
// Equation(s):
// \vga_ctrl_inst|Add5~14_combout  = (\vga_ctrl_inst|ShiftLeft1~0_combout  & ((\vga_ctrl_inst|Add4~12_combout  & (\vga_ctrl_inst|Add5~13  & VCC)) # (!\vga_ctrl_inst|Add4~12_combout  & (!\vga_ctrl_inst|Add5~13 )))) # (!\vga_ctrl_inst|ShiftLeft1~0_combout  & 
// ((\vga_ctrl_inst|Add4~12_combout  & (!\vga_ctrl_inst|Add5~13 )) # (!\vga_ctrl_inst|Add4~12_combout  & ((\vga_ctrl_inst|Add5~13 ) # (GND)))))
// \vga_ctrl_inst|Add5~15  = CARRY((\vga_ctrl_inst|ShiftLeft1~0_combout  & (!\vga_ctrl_inst|Add4~12_combout  & !\vga_ctrl_inst|Add5~13 )) # (!\vga_ctrl_inst|ShiftLeft1~0_combout  & ((!\vga_ctrl_inst|Add5~13 ) # (!\vga_ctrl_inst|Add4~12_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datab(\vga_ctrl_inst|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add5~13 ),
	.combout(\vga_ctrl_inst|Add5~14_combout ),
	.cout(\vga_ctrl_inst|Add5~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add5~16 (
// Equation(s):
// \vga_ctrl_inst|Add5~16_combout  = \vga_ctrl_inst|Add5~15  $ (!\vga_ctrl_inst|Add4~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add4~14_combout ),
	.cin(\vga_ctrl_inst|Add5~15 ),
	.combout(\vga_ctrl_inst|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add5~16 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~1_cout  = CARRY((!\vga_ctrl_inst|cnt1 [0] & \vga_ctrl_inst|Add3~0_combout ))

	.dataa(\vga_ctrl_inst|cnt1 [0]),
	.datab(\vga_ctrl_inst|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~1 .lut_mask = 16'h0044;
defparam \vga_ctrl_inst|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~3 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~3_cout  = CARRY((\vga_ctrl_inst|cnt1 [1] & ((!\vga_ctrl_inst|LessThan5~1_cout ) # (!\vga_ctrl_inst|Add3~2_combout ))) # (!\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|Add3~2_combout  & !\vga_ctrl_inst|LessThan5~1_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [1]),
	.datab(\vga_ctrl_inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~3 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~5 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~5_cout  = CARRY((\vga_ctrl_inst|Add5~0_combout  & ((!\vga_ctrl_inst|LessThan5~3_cout ) # (!\vga_ctrl_inst|cnt1 [2]))) # (!\vga_ctrl_inst|Add5~0_combout  & (!\vga_ctrl_inst|cnt1 [2] & !\vga_ctrl_inst|LessThan5~3_cout )))

	.dataa(\vga_ctrl_inst|Add5~0_combout ),
	.datab(\vga_ctrl_inst|cnt1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~5 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~7 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~7_cout  = CARRY((\vga_ctrl_inst|Add5~2_combout  & (\vga_ctrl_inst|cnt1 [3] & !\vga_ctrl_inst|LessThan5~5_cout )) # (!\vga_ctrl_inst|Add5~2_combout  & ((\vga_ctrl_inst|cnt1 [3]) # (!\vga_ctrl_inst|LessThan5~5_cout ))))

	.dataa(\vga_ctrl_inst|Add5~2_combout ),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~7 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~9 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~9_cout  = CARRY((\vga_ctrl_inst|Add5~4_combout  & ((!\vga_ctrl_inst|LessThan5~7_cout ) # (!\vga_ctrl_inst|cnt1 [4]))) # (!\vga_ctrl_inst|Add5~4_combout  & (!\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|LessThan5~7_cout )))

	.dataa(\vga_ctrl_inst|Add5~4_combout ),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~7_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~9_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~9 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~11 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~11_cout  = CARRY((\vga_ctrl_inst|cnt1 [5] & ((!\vga_ctrl_inst|LessThan5~9_cout ) # (!\vga_ctrl_inst|Add5~6_combout ))) # (!\vga_ctrl_inst|cnt1 [5] & (!\vga_ctrl_inst|Add5~6_combout  & !\vga_ctrl_inst|LessThan5~9_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(\vga_ctrl_inst|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~9_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~11_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~11 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~13 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~13_cout  = CARRY((\vga_ctrl_inst|Add5~8_combout  & ((!\vga_ctrl_inst|LessThan5~11_cout ) # (!\vga_ctrl_inst|cnt1 [6]))) # (!\vga_ctrl_inst|Add5~8_combout  & (!\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|LessThan5~11_cout )))

	.dataa(\vga_ctrl_inst|Add5~8_combout ),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~11_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~13_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~13 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~15 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~15_cout  = CARRY((\vga_ctrl_inst|cnt1 [7] & ((!\vga_ctrl_inst|LessThan5~13_cout ) # (!\vga_ctrl_inst|Add5~10_combout ))) # (!\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|Add5~10_combout  & !\vga_ctrl_inst|LessThan5~13_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~13_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~15_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~15 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~17 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~17_cout  = CARRY((\vga_ctrl_inst|Add5~12_combout  & ((!\vga_ctrl_inst|LessThan5~15_cout ) # (!\vga_ctrl_inst|cnt1 [8]))) # (!\vga_ctrl_inst|Add5~12_combout  & (!\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|LessThan5~15_cout )))

	.dataa(\vga_ctrl_inst|Add5~12_combout ),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~15_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~17_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~17 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~19 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~19_cout  = CARRY((\vga_ctrl_inst|cnt1 [9] & ((!\vga_ctrl_inst|LessThan5~17_cout ) # (!\vga_ctrl_inst|Add5~14_combout ))) # (!\vga_ctrl_inst|cnt1 [9] & (!\vga_ctrl_inst|Add5~14_combout  & !\vga_ctrl_inst|LessThan5~17_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(\vga_ctrl_inst|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan5~17_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan5~19_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~19 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan5~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~20 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~20_combout  = (\vga_ctrl_inst|cnt1 [10] & (!\vga_ctrl_inst|LessThan5~19_cout  & \vga_ctrl_inst|Add5~16_combout )) # (!\vga_ctrl_inst|cnt1 [10] & ((\vga_ctrl_inst|Add5~16_combout ) # (!\vga_ctrl_inst|LessThan5~19_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add5~16_combout ),
	.cin(\vga_ctrl_inst|LessThan5~19_cout ),
	.combout(\vga_ctrl_inst|LessThan5~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~20 .lut_mask = 16'h5F05;
defparam \vga_ctrl_inst|LessThan5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb[4]~2 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb[4]~2_combout  = (\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked  & (\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q  & (!\vga_ctrl_inst|LessThan4~20_combout  & \vga_ctrl_inst|LessThan5~20_combout )))

	.dataa(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\vga_ctrl_inst|LessThan4~20_combout ),
	.datad(\vga_ctrl_inst|LessThan5~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[4]~2 .lut_mask = 16'h0800;
defparam \vga_ctrl_inst|vga_rgb[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add6~0 (
// Equation(s):
// \vga_ctrl_inst|Add6~0_combout  = (\vga_ctrl_inst|ShiftLeft0~9_combout  & (\vga_ctrl_inst|ShiftLeft0~8_combout  $ (GND))) # (!\vga_ctrl_inst|ShiftLeft0~9_combout  & (!\vga_ctrl_inst|ShiftLeft0~8_combout  & VCC))
// \vga_ctrl_inst|Add6~1  = CARRY((\vga_ctrl_inst|ShiftLeft0~9_combout  & !\vga_ctrl_inst|ShiftLeft0~8_combout ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~9_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add6~0_combout ),
	.cout(\vga_ctrl_inst|Add6~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~0 .lut_mask = 16'h9922;
defparam \vga_ctrl_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add6~2 (
// Equation(s):
// \vga_ctrl_inst|Add6~2_combout  = (\vga_ctrl_inst|ShiftLeft0~7_combout  & ((\vga_ctrl_inst|Add6~1 ) # (GND))) # (!\vga_ctrl_inst|ShiftLeft0~7_combout  & (!\vga_ctrl_inst|Add6~1 ))
// \vga_ctrl_inst|Add6~3  = CARRY((\vga_ctrl_inst|ShiftLeft0~7_combout ) # (!\vga_ctrl_inst|Add6~1 ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~1 ),
	.combout(\vga_ctrl_inst|Add6~2_combout ),
	.cout(\vga_ctrl_inst|Add6~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~2 .lut_mask = 16'hA5AF;
defparam \vga_ctrl_inst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add6~4 (
// Equation(s):
// \vga_ctrl_inst|Add6~4_combout  = (\vga_ctrl_inst|ShiftLeft0~6_combout  & (!\vga_ctrl_inst|Add6~3  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~6_combout  & (\vga_ctrl_inst|Add6~3  $ (GND)))
// \vga_ctrl_inst|Add6~5  = CARRY((!\vga_ctrl_inst|ShiftLeft0~6_combout  & !\vga_ctrl_inst|Add6~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~3 ),
	.combout(\vga_ctrl_inst|Add6~4_combout ),
	.cout(\vga_ctrl_inst|Add6~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~4 .lut_mask = 16'h3C03;
defparam \vga_ctrl_inst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add6~6 (
// Equation(s):
// \vga_ctrl_inst|Add6~6_combout  = (\vga_ctrl_inst|ShiftLeft0~5_combout  & ((\vga_ctrl_inst|Add6~5 ) # (GND))) # (!\vga_ctrl_inst|ShiftLeft0~5_combout  & (!\vga_ctrl_inst|Add6~5 ))
// \vga_ctrl_inst|Add6~7  = CARRY((\vga_ctrl_inst|ShiftLeft0~5_combout ) # (!\vga_ctrl_inst|Add6~5 ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~5 ),
	.combout(\vga_ctrl_inst|Add6~6_combout ),
	.cout(\vga_ctrl_inst|Add6~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~6 .lut_mask = 16'hA5AF;
defparam \vga_ctrl_inst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add6~8 (
// Equation(s):
// \vga_ctrl_inst|Add6~8_combout  = (\vga_ctrl_inst|ShiftLeft0~4_combout  & (!\vga_ctrl_inst|Add6~7  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~4_combout  & (\vga_ctrl_inst|Add6~7  $ (GND)))
// \vga_ctrl_inst|Add6~9  = CARRY((!\vga_ctrl_inst|ShiftLeft0~4_combout  & !\vga_ctrl_inst|Add6~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~7 ),
	.combout(\vga_ctrl_inst|Add6~8_combout ),
	.cout(\vga_ctrl_inst|Add6~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~8 .lut_mask = 16'h3C03;
defparam \vga_ctrl_inst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add6~10 (
// Equation(s):
// \vga_ctrl_inst|Add6~10_combout  = (\vga_ctrl_inst|ShiftLeft0~3_combout  & ((\vga_ctrl_inst|Add6~9 ) # (GND))) # (!\vga_ctrl_inst|ShiftLeft0~3_combout  & (!\vga_ctrl_inst|Add6~9 ))
// \vga_ctrl_inst|Add6~11  = CARRY((\vga_ctrl_inst|ShiftLeft0~3_combout ) # (!\vga_ctrl_inst|Add6~9 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~9 ),
	.combout(\vga_ctrl_inst|Add6~10_combout ),
	.cout(\vga_ctrl_inst|Add6~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~10 .lut_mask = 16'hC3CF;
defparam \vga_ctrl_inst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add6~12 (
// Equation(s):
// \vga_ctrl_inst|Add6~12_combout  = (\vga_ctrl_inst|ShiftLeft0~2_combout  & (!\vga_ctrl_inst|Add6~11  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~2_combout  & (\vga_ctrl_inst|Add6~11  $ (GND)))
// \vga_ctrl_inst|Add6~13  = CARRY((!\vga_ctrl_inst|ShiftLeft0~2_combout  & !\vga_ctrl_inst|Add6~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~11 ),
	.combout(\vga_ctrl_inst|Add6~12_combout ),
	.cout(\vga_ctrl_inst|Add6~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~12 .lut_mask = 16'h3C03;
defparam \vga_ctrl_inst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add6~14 (
// Equation(s):
// \vga_ctrl_inst|Add6~14_combout  = (\vga_ctrl_inst|ShiftLeft0~1_combout  & (((!\vga_ctrl_inst|Add6~13 )))) # (!\vga_ctrl_inst|ShiftLeft0~1_combout  & ((\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|Add6~13 ) # (GND))) # 
// (!\zoom_level_inst|zoom_in_level [1] & (!\vga_ctrl_inst|Add6~13 ))))
// \vga_ctrl_inst|Add6~15  = CARRY(((!\vga_ctrl_inst|ShiftLeft0~1_combout  & \zoom_level_inst|zoom_in_level [1])) # (!\vga_ctrl_inst|Add6~13 ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~1_combout ),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~13 ),
	.combout(\vga_ctrl_inst|Add6~14_combout ),
	.cout(\vga_ctrl_inst|Add6~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~14 .lut_mask = 16'h4B4F;
defparam \vga_ctrl_inst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add6~16 (
// Equation(s):
// \vga_ctrl_inst|Add6~16_combout  = (\vga_ctrl_inst|Add6~15  & (((\zoom_level_inst|zoom_out_level [0]) # (!\vga_ctrl_inst|ShiftLeft0~0_combout )))) # (!\vga_ctrl_inst|Add6~15  & ((((\zoom_level_inst|zoom_out_level [0]) # 
// (!\vga_ctrl_inst|ShiftLeft0~0_combout )))))
// \vga_ctrl_inst|Add6~17  = CARRY((!\vga_ctrl_inst|Add6~15  & ((\zoom_level_inst|zoom_out_level [0]) # (!\vga_ctrl_inst|ShiftLeft0~0_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\vga_ctrl_inst|ShiftLeft0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add6~15 ),
	.combout(\vga_ctrl_inst|Add6~16_combout ),
	.cout(\vga_ctrl_inst|Add6~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~16 .lut_mask = 16'hB40B;
defparam \vga_ctrl_inst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add6~18 (
// Equation(s):
// \vga_ctrl_inst|Add6~18_combout  = \vga_ctrl_inst|Add6~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add6~17 ),
	.combout(\vga_ctrl_inst|Add6~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add6~18 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add7~0 (
// Equation(s):
// \vga_ctrl_inst|Add7~0_combout  = \vga_ctrl_inst|Add6~0_combout  $ (VCC)
// \vga_ctrl_inst|Add7~1  = CARRY(\vga_ctrl_inst|Add6~0_combout )

	.dataa(\vga_ctrl_inst|Add6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add7~0_combout ),
	.cout(\vga_ctrl_inst|Add7~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add7~2 (
// Equation(s):
// \vga_ctrl_inst|Add7~2_combout  = (\vga_ctrl_inst|Add6~2_combout  & (\vga_ctrl_inst|Add7~1  & VCC)) # (!\vga_ctrl_inst|Add6~2_combout  & (!\vga_ctrl_inst|Add7~1 ))
// \vga_ctrl_inst|Add7~3  = CARRY((!\vga_ctrl_inst|Add6~2_combout  & !\vga_ctrl_inst|Add7~1 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~1 ),
	.combout(\vga_ctrl_inst|Add7~2_combout ),
	.cout(\vga_ctrl_inst|Add7~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~2 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add7~4 (
// Equation(s):
// \vga_ctrl_inst|Add7~4_combout  = (\vga_ctrl_inst|Add6~4_combout  & ((GND) # (!\vga_ctrl_inst|Add7~3 ))) # (!\vga_ctrl_inst|Add6~4_combout  & (\vga_ctrl_inst|Add7~3  $ (GND)))
// \vga_ctrl_inst|Add7~5  = CARRY((\vga_ctrl_inst|Add6~4_combout ) # (!\vga_ctrl_inst|Add7~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~3 ),
	.combout(\vga_ctrl_inst|Add7~4_combout ),
	.cout(\vga_ctrl_inst|Add7~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~4 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add7~6 (
// Equation(s):
// \vga_ctrl_inst|Add7~6_combout  = (\vga_ctrl_inst|Add6~6_combout  & (!\vga_ctrl_inst|Add7~5 )) # (!\vga_ctrl_inst|Add6~6_combout  & ((\vga_ctrl_inst|Add7~5 ) # (GND)))
// \vga_ctrl_inst|Add7~7  = CARRY((!\vga_ctrl_inst|Add7~5 ) # (!\vga_ctrl_inst|Add6~6_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~5 ),
	.combout(\vga_ctrl_inst|Add7~6_combout ),
	.cout(\vga_ctrl_inst|Add7~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add7~8 (
// Equation(s):
// \vga_ctrl_inst|Add7~8_combout  = (\vga_ctrl_inst|Add6~8_combout  & (\vga_ctrl_inst|Add7~7  $ (GND))) # (!\vga_ctrl_inst|Add6~8_combout  & (!\vga_ctrl_inst|Add7~7  & VCC))
// \vga_ctrl_inst|Add7~9  = CARRY((\vga_ctrl_inst|Add6~8_combout  & !\vga_ctrl_inst|Add7~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~7 ),
	.combout(\vga_ctrl_inst|Add7~8_combout ),
	.cout(\vga_ctrl_inst|Add7~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add7~10 (
// Equation(s):
// \vga_ctrl_inst|Add7~10_combout  = (\vga_ctrl_inst|Add6~10_combout  & (!\vga_ctrl_inst|Add7~9 )) # (!\vga_ctrl_inst|Add6~10_combout  & ((\vga_ctrl_inst|Add7~9 ) # (GND)))
// \vga_ctrl_inst|Add7~11  = CARRY((!\vga_ctrl_inst|Add7~9 ) # (!\vga_ctrl_inst|Add6~10_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~9 ),
	.combout(\vga_ctrl_inst|Add7~10_combout ),
	.cout(\vga_ctrl_inst|Add7~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add7~12 (
// Equation(s):
// \vga_ctrl_inst|Add7~12_combout  = (\vga_ctrl_inst|Add6~12_combout  & ((GND) # (!\vga_ctrl_inst|Add7~11 ))) # (!\vga_ctrl_inst|Add6~12_combout  & (\vga_ctrl_inst|Add7~11  $ (GND)))
// \vga_ctrl_inst|Add7~13  = CARRY((\vga_ctrl_inst|Add6~12_combout ) # (!\vga_ctrl_inst|Add7~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~11 ),
	.combout(\vga_ctrl_inst|Add7~12_combout ),
	.cout(\vga_ctrl_inst|Add7~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~12 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add7~14 (
// Equation(s):
// \vga_ctrl_inst|Add7~14_combout  = (\vga_ctrl_inst|Add6~14_combout  & (!\vga_ctrl_inst|Add7~13 )) # (!\vga_ctrl_inst|Add6~14_combout  & ((\vga_ctrl_inst|Add7~13 ) # (GND)))
// \vga_ctrl_inst|Add7~15  = CARRY((!\vga_ctrl_inst|Add7~13 ) # (!\vga_ctrl_inst|Add6~14_combout ))

	.dataa(\vga_ctrl_inst|Add6~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~13 ),
	.combout(\vga_ctrl_inst|Add7~14_combout ),
	.cout(\vga_ctrl_inst|Add7~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~14 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add7~16 (
// Equation(s):
// \vga_ctrl_inst|Add7~16_combout  = (\vga_ctrl_inst|Add6~16_combout  & ((GND) # (!\vga_ctrl_inst|Add7~15 ))) # (!\vga_ctrl_inst|Add6~16_combout  & (\vga_ctrl_inst|Add7~15  $ (GND)))
// \vga_ctrl_inst|Add7~17  = CARRY((\vga_ctrl_inst|Add6~16_combout ) # (!\vga_ctrl_inst|Add7~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add6~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add7~15 ),
	.combout(\vga_ctrl_inst|Add7~16_combout ),
	.cout(\vga_ctrl_inst|Add7~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~16 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add7~18 (
// Equation(s):
// \vga_ctrl_inst|Add7~18_combout  = \vga_ctrl_inst|Add7~17  $ (!\vga_ctrl_inst|Add6~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add6~18_combout ),
	.cin(\vga_ctrl_inst|Add7~17 ),
	.combout(\vga_ctrl_inst|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add7~18 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~1_cout  = CARRY((!\vga_ctrl_inst|cnt2 [0] & \vga_ctrl_inst|Add7~0_combout ))

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(\vga_ctrl_inst|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~1 .lut_mask = 16'h0044;
defparam \vga_ctrl_inst|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~3 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~3_cout  = CARRY((\vga_ctrl_inst|cnt2 [1] & ((!\vga_ctrl_inst|LessThan6~1_cout ) # (!\vga_ctrl_inst|Add7~2_combout ))) # (!\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add7~2_combout  & !\vga_ctrl_inst|LessThan6~1_cout )))

	.dataa(\vga_ctrl_inst|cnt2 [1]),
	.datab(\vga_ctrl_inst|Add7~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~3 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~5 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~5_cout  = CARRY((\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add7~4_combout  & !\vga_ctrl_inst|LessThan6~3_cout )) # (!\vga_ctrl_inst|cnt2 [2] & ((\vga_ctrl_inst|Add7~4_combout ) # (!\vga_ctrl_inst|LessThan6~3_cout ))))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(\vga_ctrl_inst|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~5 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~7 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~7_cout  = CARRY((\vga_ctrl_inst|cnt2 [3] & ((!\vga_ctrl_inst|LessThan6~5_cout ) # (!\vga_ctrl_inst|Add7~6_combout ))) # (!\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add7~6_combout  & !\vga_ctrl_inst|LessThan6~5_cout )))

	.dataa(\vga_ctrl_inst|cnt2 [3]),
	.datab(\vga_ctrl_inst|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~7 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~9 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~9_cout  = CARRY((\vga_ctrl_inst|Add7~8_combout  & ((!\vga_ctrl_inst|LessThan6~7_cout ) # (!\vga_ctrl_inst|cnt2 [4]))) # (!\vga_ctrl_inst|Add7~8_combout  & (!\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|LessThan6~7_cout )))

	.dataa(\vga_ctrl_inst|Add7~8_combout ),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~7_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~9_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~9 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~11 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~11_cout  = CARRY((\vga_ctrl_inst|cnt2 [5] & ((!\vga_ctrl_inst|LessThan6~9_cout ) # (!\vga_ctrl_inst|Add7~10_combout ))) # (!\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add7~10_combout  & !\vga_ctrl_inst|LessThan6~9_cout )))

	.dataa(\vga_ctrl_inst|cnt2 [5]),
	.datab(\vga_ctrl_inst|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~9_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~11_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~11 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~13 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~13_cout  = CARRY((\vga_ctrl_inst|Add7~12_combout  & ((!\vga_ctrl_inst|LessThan6~11_cout ) # (!\vga_ctrl_inst|cnt2 [6]))) # (!\vga_ctrl_inst|Add7~12_combout  & (!\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|LessThan6~11_cout )))

	.dataa(\vga_ctrl_inst|Add7~12_combout ),
	.datab(\vga_ctrl_inst|cnt2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~11_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~13_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~13 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~15 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~15_cout  = CARRY((\vga_ctrl_inst|cnt2 [7] & ((!\vga_ctrl_inst|LessThan6~13_cout ) # (!\vga_ctrl_inst|Add7~14_combout ))) # (!\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add7~14_combout  & !\vga_ctrl_inst|LessThan6~13_cout )))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(\vga_ctrl_inst|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~13_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~15_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~15 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~17 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~17_cout  = CARRY((\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add7~16_combout  & !\vga_ctrl_inst|LessThan6~15_cout )) # (!\vga_ctrl_inst|cnt2 [8] & ((\vga_ctrl_inst|Add7~16_combout ) # (!\vga_ctrl_inst|LessThan6~15_cout ))))

	.dataa(\vga_ctrl_inst|cnt2 [8]),
	.datab(\vga_ctrl_inst|Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan6~15_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan6~17_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~17 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~18 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~18_combout  = (\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|LessThan6~17_cout  & \vga_ctrl_inst|Add7~18_combout )) # (!\vga_ctrl_inst|cnt2 [9] & ((\vga_ctrl_inst|LessThan6~17_cout ) # (\vga_ctrl_inst|Add7~18_combout )))

	.dataa(\vga_ctrl_inst|cnt2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add7~18_combout ),
	.cin(\vga_ctrl_inst|LessThan6~17_cout ),
	.combout(\vga_ctrl_inst|LessThan6~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~18 .lut_mask = 16'hF550;
defparam \vga_ctrl_inst|LessThan6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~12 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~12_combout  = (\zoom_level_inst|zoom_out_level [0]) # (((\zoom_level_inst|zoom_out_level [1]) # (!\zoom_level_inst|zoom_in_level [0])) # (!\zoom_level_inst|zoom_in_level [1]))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [1]),
	.datad(\zoom_level_inst|zoom_in_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~12 .lut_mask = 16'hFBFF;
defparam \vga_ctrl_inst|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft0~13 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft0~13_combout  = (\zoom_level_inst|zoom_out_level [1]) # (((\zoom_level_inst|zoom_out_level [0] & !\zoom_level_inst|zoom_in_level [0])) # (!\zoom_level_inst|zoom_in_level [1]))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\zoom_level_inst|zoom_in_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft0~13 .lut_mask = 16'hCEFF;
defparam \vga_ctrl_inst|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add2~1 (
// Equation(s):
// \vga_ctrl_inst|Add2~1_cout  = CARRY((\vga_ctrl_inst|Add3~0_combout  & !\vga_ctrl_inst|ShiftLeft0~9_combout ))

	.dataa(\vga_ctrl_inst|Add3~0_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~1 .lut_mask = 16'h0022;
defparam \vga_ctrl_inst|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add2~3 (
// Equation(s):
// \vga_ctrl_inst|Add2~3_cout  = CARRY((\vga_ctrl_inst|ShiftLeft0~8_combout  & (!\vga_ctrl_inst|Add3~2_combout  & !\vga_ctrl_inst|Add2~1_cout )) # (!\vga_ctrl_inst|ShiftLeft0~8_combout  & ((!\vga_ctrl_inst|Add2~1_cout ) # (!\vga_ctrl_inst|Add3~2_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft0~8_combout ),
	.datab(\vga_ctrl_inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~3 .lut_mask = 16'h0017;
defparam \vga_ctrl_inst|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add2~5 (
// Equation(s):
// \vga_ctrl_inst|Add2~5_cout  = CARRY((\vga_ctrl_inst|ShiftLeft0~7_combout  & ((\vga_ctrl_inst|Add3~4_combout ) # (!\vga_ctrl_inst|Add2~3_cout ))) # (!\vga_ctrl_inst|ShiftLeft0~7_combout  & (\vga_ctrl_inst|Add3~4_combout  & !\vga_ctrl_inst|Add2~3_cout )))

	.dataa(\vga_ctrl_inst|ShiftLeft0~7_combout ),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~5 .lut_mask = 16'h008E;
defparam \vga_ctrl_inst|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add2~7 (
// Equation(s):
// \vga_ctrl_inst|Add2~7_cout  = CARRY((\vga_ctrl_inst|Add4~0_combout  & (!\vga_ctrl_inst|ShiftLeft0~6_combout  & !\vga_ctrl_inst|Add2~5_cout )) # (!\vga_ctrl_inst|Add4~0_combout  & ((!\vga_ctrl_inst|Add2~5_cout ) # (!\vga_ctrl_inst|ShiftLeft0~6_combout ))))

	.dataa(\vga_ctrl_inst|Add4~0_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|Add2~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~7 .lut_mask = 16'h0017;
defparam \vga_ctrl_inst|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add2~8 (
// Equation(s):
// \vga_ctrl_inst|Add2~8_combout  = ((\vga_ctrl_inst|Add4~2_combout  $ (\vga_ctrl_inst|ShiftLeft0~5_combout  $ (!\vga_ctrl_inst|Add2~7_cout )))) # (GND)
// \vga_ctrl_inst|Add2~9  = CARRY((\vga_ctrl_inst|Add4~2_combout  & ((\vga_ctrl_inst|ShiftLeft0~5_combout ) # (!\vga_ctrl_inst|Add2~7_cout ))) # (!\vga_ctrl_inst|Add4~2_combout  & (\vga_ctrl_inst|ShiftLeft0~5_combout  & !\vga_ctrl_inst|Add2~7_cout )))

	.dataa(\vga_ctrl_inst|Add4~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~7_cout ),
	.combout(\vga_ctrl_inst|Add2~8_combout ),
	.cout(\vga_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add2~10 (
// Equation(s):
// \vga_ctrl_inst|Add2~10_combout  = (\vga_ctrl_inst|Add4~4_combout  & ((\vga_ctrl_inst|ShiftLeft0~4_combout  & (\vga_ctrl_inst|Add2~9  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~4_combout  & (!\vga_ctrl_inst|Add2~9 )))) # (!\vga_ctrl_inst|Add4~4_combout  & 
// ((\vga_ctrl_inst|ShiftLeft0~4_combout  & (!\vga_ctrl_inst|Add2~9 )) # (!\vga_ctrl_inst|ShiftLeft0~4_combout  & ((\vga_ctrl_inst|Add2~9 ) # (GND)))))
// \vga_ctrl_inst|Add2~11  = CARRY((\vga_ctrl_inst|Add4~4_combout  & (!\vga_ctrl_inst|ShiftLeft0~4_combout  & !\vga_ctrl_inst|Add2~9 )) # (!\vga_ctrl_inst|Add4~4_combout  & ((!\vga_ctrl_inst|Add2~9 ) # (!\vga_ctrl_inst|ShiftLeft0~4_combout ))))

	.dataa(\vga_ctrl_inst|Add4~4_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~9 ),
	.combout(\vga_ctrl_inst|Add2~10_combout ),
	.cout(\vga_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add2~12 (
// Equation(s):
// \vga_ctrl_inst|Add2~12_combout  = ((\vga_ctrl_inst|Add4~6_combout  $ (\vga_ctrl_inst|ShiftLeft0~3_combout  $ (!\vga_ctrl_inst|Add2~11 )))) # (GND)
// \vga_ctrl_inst|Add2~13  = CARRY((\vga_ctrl_inst|Add4~6_combout  & ((\vga_ctrl_inst|ShiftLeft0~3_combout ) # (!\vga_ctrl_inst|Add2~11 ))) # (!\vga_ctrl_inst|Add4~6_combout  & (\vga_ctrl_inst|ShiftLeft0~3_combout  & !\vga_ctrl_inst|Add2~11 )))

	.dataa(\vga_ctrl_inst|Add4~6_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~11 ),
	.combout(\vga_ctrl_inst|Add2~12_combout ),
	.cout(\vga_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add2~14 (
// Equation(s):
// \vga_ctrl_inst|Add2~14_combout  = (\vga_ctrl_inst|ShiftLeft0~2_combout  & ((\vga_ctrl_inst|Add4~8_combout  & (\vga_ctrl_inst|Add2~13  & VCC)) # (!\vga_ctrl_inst|Add4~8_combout  & (!\vga_ctrl_inst|Add2~13 )))) # (!\vga_ctrl_inst|ShiftLeft0~2_combout  & 
// ((\vga_ctrl_inst|Add4~8_combout  & (!\vga_ctrl_inst|Add2~13 )) # (!\vga_ctrl_inst|Add4~8_combout  & ((\vga_ctrl_inst|Add2~13 ) # (GND)))))
// \vga_ctrl_inst|Add2~15  = CARRY((\vga_ctrl_inst|ShiftLeft0~2_combout  & (!\vga_ctrl_inst|Add4~8_combout  & !\vga_ctrl_inst|Add2~13 )) # (!\vga_ctrl_inst|ShiftLeft0~2_combout  & ((!\vga_ctrl_inst|Add2~13 ) # (!\vga_ctrl_inst|Add4~8_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft0~2_combout ),
	.datab(\vga_ctrl_inst|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~13 ),
	.combout(\vga_ctrl_inst|Add2~14_combout ),
	.cout(\vga_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add2~16 (
// Equation(s):
// \vga_ctrl_inst|Add2~16_combout  = ((\vga_ctrl_inst|Add4~10_combout  $ (\vga_ctrl_inst|ShiftLeft0~13_combout  $ (\vga_ctrl_inst|Add2~15 )))) # (GND)
// \vga_ctrl_inst|Add2~17  = CARRY((\vga_ctrl_inst|Add4~10_combout  & ((!\vga_ctrl_inst|Add2~15 ) # (!\vga_ctrl_inst|ShiftLeft0~13_combout ))) # (!\vga_ctrl_inst|Add4~10_combout  & (!\vga_ctrl_inst|ShiftLeft0~13_combout  & !\vga_ctrl_inst|Add2~15 )))

	.dataa(\vga_ctrl_inst|Add4~10_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~15 ),
	.combout(\vga_ctrl_inst|Add2~16_combout ),
	.cout(\vga_ctrl_inst|Add2~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~16 .lut_mask = 16'h962B;
defparam \vga_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add2~18 (
// Equation(s):
// \vga_ctrl_inst|Add2~18_combout  = (\vga_ctrl_inst|Add4~12_combout  & ((\vga_ctrl_inst|ShiftLeft0~12_combout  & (!\vga_ctrl_inst|Add2~17 )) # (!\vga_ctrl_inst|ShiftLeft0~12_combout  & (\vga_ctrl_inst|Add2~17  & VCC)))) # (!\vga_ctrl_inst|Add4~12_combout  & 
// ((\vga_ctrl_inst|ShiftLeft0~12_combout  & ((\vga_ctrl_inst|Add2~17 ) # (GND))) # (!\vga_ctrl_inst|ShiftLeft0~12_combout  & (!\vga_ctrl_inst|Add2~17 ))))
// \vga_ctrl_inst|Add2~19  = CARRY((\vga_ctrl_inst|Add4~12_combout  & (\vga_ctrl_inst|ShiftLeft0~12_combout  & !\vga_ctrl_inst|Add2~17 )) # (!\vga_ctrl_inst|Add4~12_combout  & ((\vga_ctrl_inst|ShiftLeft0~12_combout ) # (!\vga_ctrl_inst|Add2~17 ))))

	.dataa(\vga_ctrl_inst|Add4~12_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~17 ),
	.combout(\vga_ctrl_inst|Add2~18_combout ),
	.cout(\vga_ctrl_inst|Add2~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~18 .lut_mask = 16'h694D;
defparam \vga_ctrl_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add2~20 (
// Equation(s):
// \vga_ctrl_inst|Add2~20_combout  = \vga_ctrl_inst|Add2~19  $ (!\vga_ctrl_inst|Add4~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add4~14_combout ),
	.cin(\vga_ctrl_inst|Add2~19 ),
	.combout(\vga_ctrl_inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~20 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~1_cout  = CARRY((!\vga_ctrl_inst|cnt1 [0] & \vga_ctrl_inst|ShiftLeft0~8_combout ))

	.dataa(\vga_ctrl_inst|cnt1 [0]),
	.datab(\vga_ctrl_inst|ShiftLeft0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~1 .lut_mask = 16'h0044;
defparam \vga_ctrl_inst|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~3 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~3_cout  = CARRY((\vga_ctrl_inst|cnt1 [1] & ((!\vga_ctrl_inst|LessThan3~1_cout ) # (!\vga_ctrl_inst|ShiftLeft0~7_combout ))) # (!\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|ShiftLeft0~7_combout  & !\vga_ctrl_inst|LessThan3~1_cout 
// )))

	.dataa(\vga_ctrl_inst|cnt1 [1]),
	.datab(\vga_ctrl_inst|ShiftLeft0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~3 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~5 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~5_cout  = CARRY((\vga_ctrl_inst|cnt1 [2] & (\vga_ctrl_inst|ShiftLeft0~6_combout  & !\vga_ctrl_inst|LessThan3~3_cout )) # (!\vga_ctrl_inst|cnt1 [2] & ((\vga_ctrl_inst|ShiftLeft0~6_combout ) # (!\vga_ctrl_inst|LessThan3~3_cout ))))

	.dataa(\vga_ctrl_inst|cnt1 [2]),
	.datab(\vga_ctrl_inst|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~5 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~7 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~7_cout  = CARRY((\vga_ctrl_inst|cnt1 [3] & ((\vga_ctrl_inst|ShiftLeft0~5_combout ) # (!\vga_ctrl_inst|LessThan3~5_cout ))) # (!\vga_ctrl_inst|cnt1 [3] & (\vga_ctrl_inst|ShiftLeft0~5_combout  & !\vga_ctrl_inst|LessThan3~5_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [3]),
	.datab(\vga_ctrl_inst|ShiftLeft0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~7 .lut_mask = 16'h008E;
defparam \vga_ctrl_inst|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~9 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~9_cout  = CARRY((\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|Add2~8_combout  & !\vga_ctrl_inst|LessThan3~7_cout )) # (!\vga_ctrl_inst|cnt1 [4] & ((\vga_ctrl_inst|Add2~8_combout ) # (!\vga_ctrl_inst|LessThan3~7_cout ))))

	.dataa(\vga_ctrl_inst|cnt1 [4]),
	.datab(\vga_ctrl_inst|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~7_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~9_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~9 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~11 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~11_cout  = CARRY((\vga_ctrl_inst|Add2~10_combout  & (\vga_ctrl_inst|cnt1 [5] & !\vga_ctrl_inst|LessThan3~9_cout )) # (!\vga_ctrl_inst|Add2~10_combout  & ((\vga_ctrl_inst|cnt1 [5]) # (!\vga_ctrl_inst|LessThan3~9_cout ))))

	.dataa(\vga_ctrl_inst|Add2~10_combout ),
	.datab(\vga_ctrl_inst|cnt1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~9_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~11_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~11 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~13 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~13_cout  = CARRY((\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|Add2~12_combout  & !\vga_ctrl_inst|LessThan3~11_cout )) # (!\vga_ctrl_inst|cnt1 [6] & ((\vga_ctrl_inst|Add2~12_combout ) # (!\vga_ctrl_inst|LessThan3~11_cout ))))

	.dataa(\vga_ctrl_inst|cnt1 [6]),
	.datab(\vga_ctrl_inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~11_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~13_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~13 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~15 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~15_cout  = CARRY((\vga_ctrl_inst|cnt1 [7] & ((!\vga_ctrl_inst|LessThan3~13_cout ) # (!\vga_ctrl_inst|Add2~14_combout ))) # (!\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|Add2~14_combout  & !\vga_ctrl_inst|LessThan3~13_cout )))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~13_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~15_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~15 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~17 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~17_cout  = CARRY((\vga_ctrl_inst|Add2~16_combout  & ((!\vga_ctrl_inst|LessThan3~15_cout ) # (!\vga_ctrl_inst|cnt1 [8]))) # (!\vga_ctrl_inst|Add2~16_combout  & (!\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|LessThan3~15_cout )))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~15_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~17_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~17 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~19 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~19_cout  = CARRY((\vga_ctrl_inst|Add2~18_combout  & (\vga_ctrl_inst|cnt1 [9] & !\vga_ctrl_inst|LessThan3~17_cout )) # (!\vga_ctrl_inst|Add2~18_combout  & ((\vga_ctrl_inst|cnt1 [9]) # (!\vga_ctrl_inst|LessThan3~17_cout ))))

	.dataa(\vga_ctrl_inst|Add2~18_combout ),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan3~17_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan3~19_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~19 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan3~20 (
// Equation(s):
// \vga_ctrl_inst|LessThan3~20_combout  = (\vga_ctrl_inst|cnt1 [10] & (!\vga_ctrl_inst|LessThan3~19_cout  & \vga_ctrl_inst|Add2~20_combout )) # (!\vga_ctrl_inst|cnt1 [10] & ((\vga_ctrl_inst|Add2~20_combout ) # (!\vga_ctrl_inst|LessThan3~19_cout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add2~20_combout ),
	.cin(\vga_ctrl_inst|LessThan3~19_cout ),
	.combout(\vga_ctrl_inst|LessThan3~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan3~20 .lut_mask = 16'h3F03;
defparam \vga_ctrl_inst|LessThan3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add8~1 (
// Equation(s):
// \vga_ctrl_inst|Add8~1_cout  = CARRY((!\vga_ctrl_inst|ShiftLeft0~9_combout  & \vga_ctrl_inst|Add7~0_combout ))

	.dataa(\vga_ctrl_inst|ShiftLeft0~9_combout ),
	.datab(\vga_ctrl_inst|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|Add8~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~1 .lut_mask = 16'h0044;
defparam \vga_ctrl_inst|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add8~2 (
// Equation(s):
// \vga_ctrl_inst|Add8~2_combout  = (\vga_ctrl_inst|Add7~2_combout  & ((\vga_ctrl_inst|ShiftLeft0~8_combout  & (\vga_ctrl_inst|Add8~1_cout  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~8_combout  & (!\vga_ctrl_inst|Add8~1_cout )))) # (!\vga_ctrl_inst|Add7~2_combout 
//  & ((\vga_ctrl_inst|ShiftLeft0~8_combout  & (!\vga_ctrl_inst|Add8~1_cout )) # (!\vga_ctrl_inst|ShiftLeft0~8_combout  & ((\vga_ctrl_inst|Add8~1_cout ) # (GND)))))
// \vga_ctrl_inst|Add8~3  = CARRY((\vga_ctrl_inst|Add7~2_combout  & (!\vga_ctrl_inst|ShiftLeft0~8_combout  & !\vga_ctrl_inst|Add8~1_cout )) # (!\vga_ctrl_inst|Add7~2_combout  & ((!\vga_ctrl_inst|Add8~1_cout ) # (!\vga_ctrl_inst|ShiftLeft0~8_combout ))))

	.dataa(\vga_ctrl_inst|Add7~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~1_cout ),
	.combout(\vga_ctrl_inst|Add8~2_combout ),
	.cout(\vga_ctrl_inst|Add8~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add8~4 (
// Equation(s):
// \vga_ctrl_inst|Add8~4_combout  = ((\vga_ctrl_inst|ShiftLeft0~7_combout  $ (\vga_ctrl_inst|Add7~4_combout  $ (!\vga_ctrl_inst|Add8~3 )))) # (GND)
// \vga_ctrl_inst|Add8~5  = CARRY((\vga_ctrl_inst|ShiftLeft0~7_combout  & ((\vga_ctrl_inst|Add7~4_combout ) # (!\vga_ctrl_inst|Add8~3 ))) # (!\vga_ctrl_inst|ShiftLeft0~7_combout  & (\vga_ctrl_inst|Add7~4_combout  & !\vga_ctrl_inst|Add8~3 )))

	.dataa(\vga_ctrl_inst|ShiftLeft0~7_combout ),
	.datab(\vga_ctrl_inst|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~3 ),
	.combout(\vga_ctrl_inst|Add8~4_combout ),
	.cout(\vga_ctrl_inst|Add8~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add8~6 (
// Equation(s):
// \vga_ctrl_inst|Add8~6_combout  = (\vga_ctrl_inst|ShiftLeft0~6_combout  & ((\vga_ctrl_inst|Add7~6_combout  & (\vga_ctrl_inst|Add8~5  & VCC)) # (!\vga_ctrl_inst|Add7~6_combout  & (!\vga_ctrl_inst|Add8~5 )))) # (!\vga_ctrl_inst|ShiftLeft0~6_combout  & 
// ((\vga_ctrl_inst|Add7~6_combout  & (!\vga_ctrl_inst|Add8~5 )) # (!\vga_ctrl_inst|Add7~6_combout  & ((\vga_ctrl_inst|Add8~5 ) # (GND)))))
// \vga_ctrl_inst|Add8~7  = CARRY((\vga_ctrl_inst|ShiftLeft0~6_combout  & (!\vga_ctrl_inst|Add7~6_combout  & !\vga_ctrl_inst|Add8~5 )) # (!\vga_ctrl_inst|ShiftLeft0~6_combout  & ((!\vga_ctrl_inst|Add8~5 ) # (!\vga_ctrl_inst|Add7~6_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft0~6_combout ),
	.datab(\vga_ctrl_inst|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~5 ),
	.combout(\vga_ctrl_inst|Add8~6_combout ),
	.cout(\vga_ctrl_inst|Add8~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add8~8 (
// Equation(s):
// \vga_ctrl_inst|Add8~8_combout  = ((\vga_ctrl_inst|ShiftLeft0~5_combout  $ (\vga_ctrl_inst|Add7~8_combout  $ (!\vga_ctrl_inst|Add8~7 )))) # (GND)
// \vga_ctrl_inst|Add8~9  = CARRY((\vga_ctrl_inst|ShiftLeft0~5_combout  & ((\vga_ctrl_inst|Add7~8_combout ) # (!\vga_ctrl_inst|Add8~7 ))) # (!\vga_ctrl_inst|ShiftLeft0~5_combout  & (\vga_ctrl_inst|Add7~8_combout  & !\vga_ctrl_inst|Add8~7 )))

	.dataa(\vga_ctrl_inst|ShiftLeft0~5_combout ),
	.datab(\vga_ctrl_inst|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~7 ),
	.combout(\vga_ctrl_inst|Add8~8_combout ),
	.cout(\vga_ctrl_inst|Add8~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add8~10 (
// Equation(s):
// \vga_ctrl_inst|Add8~10_combout  = (\vga_ctrl_inst|Add7~10_combout  & ((\vga_ctrl_inst|ShiftLeft0~4_combout  & (\vga_ctrl_inst|Add8~9  & VCC)) # (!\vga_ctrl_inst|ShiftLeft0~4_combout  & (!\vga_ctrl_inst|Add8~9 )))) # (!\vga_ctrl_inst|Add7~10_combout  & 
// ((\vga_ctrl_inst|ShiftLeft0~4_combout  & (!\vga_ctrl_inst|Add8~9 )) # (!\vga_ctrl_inst|ShiftLeft0~4_combout  & ((\vga_ctrl_inst|Add8~9 ) # (GND)))))
// \vga_ctrl_inst|Add8~11  = CARRY((\vga_ctrl_inst|Add7~10_combout  & (!\vga_ctrl_inst|ShiftLeft0~4_combout  & !\vga_ctrl_inst|Add8~9 )) # (!\vga_ctrl_inst|Add7~10_combout  & ((!\vga_ctrl_inst|Add8~9 ) # (!\vga_ctrl_inst|ShiftLeft0~4_combout ))))

	.dataa(\vga_ctrl_inst|Add7~10_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~9 ),
	.combout(\vga_ctrl_inst|Add8~10_combout ),
	.cout(\vga_ctrl_inst|Add8~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add8~12 (
// Equation(s):
// \vga_ctrl_inst|Add8~12_combout  = ((\vga_ctrl_inst|ShiftLeft0~3_combout  $ (\vga_ctrl_inst|Add7~12_combout  $ (!\vga_ctrl_inst|Add8~11 )))) # (GND)
// \vga_ctrl_inst|Add8~13  = CARRY((\vga_ctrl_inst|ShiftLeft0~3_combout  & ((\vga_ctrl_inst|Add7~12_combout ) # (!\vga_ctrl_inst|Add8~11 ))) # (!\vga_ctrl_inst|ShiftLeft0~3_combout  & (\vga_ctrl_inst|Add7~12_combout  & !\vga_ctrl_inst|Add8~11 )))

	.dataa(\vga_ctrl_inst|ShiftLeft0~3_combout ),
	.datab(\vga_ctrl_inst|Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~11 ),
	.combout(\vga_ctrl_inst|Add8~12_combout ),
	.cout(\vga_ctrl_inst|Add8~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add8~14 (
// Equation(s):
// \vga_ctrl_inst|Add8~14_combout  = (\vga_ctrl_inst|ShiftLeft0~2_combout  & ((\vga_ctrl_inst|Add7~14_combout  & (\vga_ctrl_inst|Add8~13  & VCC)) # (!\vga_ctrl_inst|Add7~14_combout  & (!\vga_ctrl_inst|Add8~13 )))) # (!\vga_ctrl_inst|ShiftLeft0~2_combout  & 
// ((\vga_ctrl_inst|Add7~14_combout  & (!\vga_ctrl_inst|Add8~13 )) # (!\vga_ctrl_inst|Add7~14_combout  & ((\vga_ctrl_inst|Add8~13 ) # (GND)))))
// \vga_ctrl_inst|Add8~15  = CARRY((\vga_ctrl_inst|ShiftLeft0~2_combout  & (!\vga_ctrl_inst|Add7~14_combout  & !\vga_ctrl_inst|Add8~13 )) # (!\vga_ctrl_inst|ShiftLeft0~2_combout  & ((!\vga_ctrl_inst|Add8~13 ) # (!\vga_ctrl_inst|Add7~14_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft0~2_combout ),
	.datab(\vga_ctrl_inst|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~13 ),
	.combout(\vga_ctrl_inst|Add8~14_combout ),
	.cout(\vga_ctrl_inst|Add8~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add8~16 (
// Equation(s):
// \vga_ctrl_inst|Add8~16_combout  = ((\vga_ctrl_inst|ShiftLeft0~13_combout  $ (\vga_ctrl_inst|Add7~16_combout  $ (\vga_ctrl_inst|Add8~15 )))) # (GND)
// \vga_ctrl_inst|Add8~17  = CARRY((\vga_ctrl_inst|ShiftLeft0~13_combout  & (\vga_ctrl_inst|Add7~16_combout  & !\vga_ctrl_inst|Add8~15 )) # (!\vga_ctrl_inst|ShiftLeft0~13_combout  & ((\vga_ctrl_inst|Add7~16_combout ) # (!\vga_ctrl_inst|Add8~15 ))))

	.dataa(\vga_ctrl_inst|ShiftLeft0~13_combout ),
	.datab(\vga_ctrl_inst|Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add8~15 ),
	.combout(\vga_ctrl_inst|Add8~16_combout ),
	.cout(\vga_ctrl_inst|Add8~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~16 .lut_mask = 16'h964D;
defparam \vga_ctrl_inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add8~18 (
// Equation(s):
// \vga_ctrl_inst|Add8~18_combout  = \vga_ctrl_inst|Add7~18_combout  $ (\vga_ctrl_inst|Add8~17  $ (!\vga_ctrl_inst|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add7~18_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|ShiftLeft0~12_combout ),
	.cin(\vga_ctrl_inst|Add8~17 ),
	.combout(\vga_ctrl_inst|Add8~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add8~18 .lut_mask = 16'h3CC3;
defparam \vga_ctrl_inst|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~1_cout  = CARRY((!\vga_ctrl_inst|ShiftLeft0~8_combout  & !\vga_ctrl_inst|cnt2 [0]))

	.dataa(\vga_ctrl_inst|ShiftLeft0~8_combout ),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~1_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~1 .lut_mask = 16'h0011;
defparam \vga_ctrl_inst|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~3 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~3_cout  = CARRY((\vga_ctrl_inst|Add8~2_combout  & (\vga_ctrl_inst|cnt2 [1] & !\vga_ctrl_inst|LessThan7~1_cout )) # (!\vga_ctrl_inst|Add8~2_combout  & ((\vga_ctrl_inst|cnt2 [1]) # (!\vga_ctrl_inst|LessThan7~1_cout ))))

	.dataa(\vga_ctrl_inst|Add8~2_combout ),
	.datab(\vga_ctrl_inst|cnt2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~1_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~3_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~3 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~5 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~5_cout  = CARRY((\vga_ctrl_inst|Add8~4_combout  & ((!\vga_ctrl_inst|LessThan7~3_cout ) # (!\vga_ctrl_inst|cnt2 [2]))) # (!\vga_ctrl_inst|Add8~4_combout  & (!\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|LessThan7~3_cout )))

	.dataa(\vga_ctrl_inst|Add8~4_combout ),
	.datab(\vga_ctrl_inst|cnt2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~3_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~5_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~5 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~7 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~7_cout  = CARRY((\vga_ctrl_inst|Add8~6_combout  & (\vga_ctrl_inst|cnt2 [3] & !\vga_ctrl_inst|LessThan7~5_cout )) # (!\vga_ctrl_inst|Add8~6_combout  & ((\vga_ctrl_inst|cnt2 [3]) # (!\vga_ctrl_inst|LessThan7~5_cout ))))

	.dataa(\vga_ctrl_inst|Add8~6_combout ),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~5_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~7_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~7 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~9 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~9_cout  = CARRY((\vga_ctrl_inst|Add8~8_combout  & ((!\vga_ctrl_inst|LessThan7~7_cout ) # (!\vga_ctrl_inst|cnt2 [4]))) # (!\vga_ctrl_inst|Add8~8_combout  & (!\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|LessThan7~7_cout )))

	.dataa(\vga_ctrl_inst|Add8~8_combout ),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~7_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~9_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~9 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~11 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~11_cout  = CARRY((\vga_ctrl_inst|Add8~10_combout  & (\vga_ctrl_inst|cnt2 [5] & !\vga_ctrl_inst|LessThan7~9_cout )) # (!\vga_ctrl_inst|Add8~10_combout  & ((\vga_ctrl_inst|cnt2 [5]) # (!\vga_ctrl_inst|LessThan7~9_cout ))))

	.dataa(\vga_ctrl_inst|Add8~10_combout ),
	.datab(\vga_ctrl_inst|cnt2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~9_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~11_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~11 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~13 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~13_cout  = CARRY((\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add8~12_combout  & !\vga_ctrl_inst|LessThan7~11_cout )) # (!\vga_ctrl_inst|cnt2 [6] & ((\vga_ctrl_inst|Add8~12_combout ) # (!\vga_ctrl_inst|LessThan7~11_cout ))))

	.dataa(\vga_ctrl_inst|cnt2 [6]),
	.datab(\vga_ctrl_inst|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~11_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~13_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~13 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~15 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~15_cout  = CARRY((\vga_ctrl_inst|cnt2 [7] & ((!\vga_ctrl_inst|LessThan7~13_cout ) # (!\vga_ctrl_inst|Add8~14_combout ))) # (!\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add8~14_combout  & !\vga_ctrl_inst|LessThan7~13_cout )))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(\vga_ctrl_inst|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~13_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~15_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~15 .lut_mask = 16'h002B;
defparam \vga_ctrl_inst|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~17 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~17_cout  = CARRY((\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add8~16_combout  & !\vga_ctrl_inst|LessThan7~15_cout )) # (!\vga_ctrl_inst|cnt2 [8] & ((\vga_ctrl_inst|Add8~16_combout ) # (!\vga_ctrl_inst|LessThan7~15_cout ))))

	.dataa(\vga_ctrl_inst|cnt2 [8]),
	.datab(\vga_ctrl_inst|Add8~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|LessThan7~15_cout ),
	.combout(),
	.cout(\vga_ctrl_inst|LessThan7~17_cout ));
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~17 .lut_mask = 16'h004D;
defparam \vga_ctrl_inst|LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \vga_ctrl_inst|LessThan7~18 (
// Equation(s):
// \vga_ctrl_inst|LessThan7~18_combout  = (\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|LessThan7~17_cout  & \vga_ctrl_inst|Add8~18_combout )) # (!\vga_ctrl_inst|cnt2 [9] & ((\vga_ctrl_inst|LessThan7~17_cout ) # (\vga_ctrl_inst|Add8~18_combout )))

	.dataa(\vga_ctrl_inst|cnt2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add8~18_combout ),
	.cin(\vga_ctrl_inst|LessThan7~17_cout ),
	.combout(\vga_ctrl_inst|LessThan7~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan7~18 .lut_mask = 16'hF550;
defparam \vga_ctrl_inst|LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb[4]~3 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb[4]~3_combout  = (!\vga_ctrl_inst|LessThan6~18_combout  & (\vga_ctrl_inst|LessThan3~20_combout  & \vga_ctrl_inst|LessThan7~18_combout ))

	.dataa(\vga_ctrl_inst|LessThan6~18_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|LessThan3~20_combout ),
	.datad(\vga_ctrl_inst|LessThan7~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[4]~3 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|vga_rgb[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \vga_ctrl_inst|Add10~0 (
// Equation(s):
// \vga_ctrl_inst|Add10~0_combout  = (\vga_ctrl_inst|Add3~0_combout  & (\vga_ctrl_inst|cnt1 [0] $ (VCC))) # (!\vga_ctrl_inst|Add3~0_combout  & ((\vga_ctrl_inst|cnt1 [0]) # (GND)))
// \vga_ctrl_inst|Add10~1  = CARRY((\vga_ctrl_inst|cnt1 [0]) # (!\vga_ctrl_inst|Add3~0_combout ))

	.dataa(\vga_ctrl_inst|Add3~0_combout ),
	.datab(\vga_ctrl_inst|cnt1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add10~0_combout ),
	.cout(\vga_ctrl_inst|Add10~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~0 .lut_mask = 16'h66DD;
defparam \vga_ctrl_inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \vga_ctrl_inst|Add10~2 (
// Equation(s):
// \vga_ctrl_inst|Add10~2_combout  = (\vga_ctrl_inst|Add3~2_combout  & ((\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|Add10~1 )) # (!\vga_ctrl_inst|cnt1 [1] & ((\vga_ctrl_inst|Add10~1 ) # (GND))))) # (!\vga_ctrl_inst|Add3~2_combout  & ((\vga_ctrl_inst|cnt1 [1] 
// & (\vga_ctrl_inst|Add10~1  & VCC)) # (!\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|Add10~1 ))))
// \vga_ctrl_inst|Add10~3  = CARRY((\vga_ctrl_inst|Add3~2_combout  & ((!\vga_ctrl_inst|Add10~1 ) # (!\vga_ctrl_inst|cnt1 [1]))) # (!\vga_ctrl_inst|Add3~2_combout  & (!\vga_ctrl_inst|cnt1 [1] & !\vga_ctrl_inst|Add10~1 )))

	.dataa(\vga_ctrl_inst|Add3~2_combout ),
	.datab(\vga_ctrl_inst|cnt1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~1 ),
	.combout(\vga_ctrl_inst|Add10~2_combout ),
	.cout(\vga_ctrl_inst|Add10~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~2 .lut_mask = 16'h692B;
defparam \vga_ctrl_inst|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add10~4 (
// Equation(s):
// \vga_ctrl_inst|Add10~4_combout  = ((\vga_ctrl_inst|cnt1 [2] $ (\vga_ctrl_inst|Add3~4_combout  $ (\vga_ctrl_inst|Add10~3 )))) # (GND)
// \vga_ctrl_inst|Add10~5  = CARRY((\vga_ctrl_inst|cnt1 [2] & ((!\vga_ctrl_inst|Add10~3 ) # (!\vga_ctrl_inst|Add3~4_combout ))) # (!\vga_ctrl_inst|cnt1 [2] & (!\vga_ctrl_inst|Add3~4_combout  & !\vga_ctrl_inst|Add10~3 )))

	.dataa(\vga_ctrl_inst|cnt1 [2]),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~3 ),
	.combout(\vga_ctrl_inst|Add10~4_combout ),
	.cout(\vga_ctrl_inst|Add10~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~4 .lut_mask = 16'h962B;
defparam \vga_ctrl_inst|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add10~6 (
// Equation(s):
// \vga_ctrl_inst|Add10~6_combout  = (\vga_ctrl_inst|cnt1 [3] & ((\vga_ctrl_inst|Add4~0_combout  & (!\vga_ctrl_inst|Add10~5 )) # (!\vga_ctrl_inst|Add4~0_combout  & (\vga_ctrl_inst|Add10~5  & VCC)))) # (!\vga_ctrl_inst|cnt1 [3] & 
// ((\vga_ctrl_inst|Add4~0_combout  & ((\vga_ctrl_inst|Add10~5 ) # (GND))) # (!\vga_ctrl_inst|Add4~0_combout  & (!\vga_ctrl_inst|Add10~5 ))))
// \vga_ctrl_inst|Add10~7  = CARRY((\vga_ctrl_inst|cnt1 [3] & (\vga_ctrl_inst|Add4~0_combout  & !\vga_ctrl_inst|Add10~5 )) # (!\vga_ctrl_inst|cnt1 [3] & ((\vga_ctrl_inst|Add4~0_combout ) # (!\vga_ctrl_inst|Add10~5 ))))

	.dataa(\vga_ctrl_inst|cnt1 [3]),
	.datab(\vga_ctrl_inst|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~5 ),
	.combout(\vga_ctrl_inst|Add10~6_combout ),
	.cout(\vga_ctrl_inst|Add10~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~6 .lut_mask = 16'h694D;
defparam \vga_ctrl_inst|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add10~8 (
// Equation(s):
// \vga_ctrl_inst|Add10~8_combout  = ((\vga_ctrl_inst|Add4~2_combout  $ (\vga_ctrl_inst|cnt1 [4] $ (\vga_ctrl_inst|Add10~7 )))) # (GND)
// \vga_ctrl_inst|Add10~9  = CARRY((\vga_ctrl_inst|Add4~2_combout  & (\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|Add10~7 )) # (!\vga_ctrl_inst|Add4~2_combout  & ((\vga_ctrl_inst|cnt1 [4]) # (!\vga_ctrl_inst|Add10~7 ))))

	.dataa(\vga_ctrl_inst|Add4~2_combout ),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~7 ),
	.combout(\vga_ctrl_inst|Add10~8_combout ),
	.cout(\vga_ctrl_inst|Add10~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~8 .lut_mask = 16'h964D;
defparam \vga_ctrl_inst|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add10~10 (
// Equation(s):
// \vga_ctrl_inst|Add10~10_combout  = (\vga_ctrl_inst|cnt1 [5] & ((\vga_ctrl_inst|Add4~4_combout  & (!\vga_ctrl_inst|Add10~9 )) # (!\vga_ctrl_inst|Add4~4_combout  & (\vga_ctrl_inst|Add10~9  & VCC)))) # (!\vga_ctrl_inst|cnt1 [5] & 
// ((\vga_ctrl_inst|Add4~4_combout  & ((\vga_ctrl_inst|Add10~9 ) # (GND))) # (!\vga_ctrl_inst|Add4~4_combout  & (!\vga_ctrl_inst|Add10~9 ))))
// \vga_ctrl_inst|Add10~11  = CARRY((\vga_ctrl_inst|cnt1 [5] & (\vga_ctrl_inst|Add4~4_combout  & !\vga_ctrl_inst|Add10~9 )) # (!\vga_ctrl_inst|cnt1 [5] & ((\vga_ctrl_inst|Add4~4_combout ) # (!\vga_ctrl_inst|Add10~9 ))))

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(\vga_ctrl_inst|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~9 ),
	.combout(\vga_ctrl_inst|Add10~10_combout ),
	.cout(\vga_ctrl_inst|Add10~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~10 .lut_mask = 16'h694D;
defparam \vga_ctrl_inst|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add10~12 (
// Equation(s):
// \vga_ctrl_inst|Add10~12_combout  = ((\vga_ctrl_inst|Add4~6_combout  $ (\vga_ctrl_inst|cnt1 [6] $ (\vga_ctrl_inst|Add10~11 )))) # (GND)
// \vga_ctrl_inst|Add10~13  = CARRY((\vga_ctrl_inst|Add4~6_combout  & (\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|Add10~11 )) # (!\vga_ctrl_inst|Add4~6_combout  & ((\vga_ctrl_inst|cnt1 [6]) # (!\vga_ctrl_inst|Add10~11 ))))

	.dataa(\vga_ctrl_inst|Add4~6_combout ),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~11 ),
	.combout(\vga_ctrl_inst|Add10~12_combout ),
	.cout(\vga_ctrl_inst|Add10~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~12 .lut_mask = 16'h964D;
defparam \vga_ctrl_inst|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add10~14 (
// Equation(s):
// \vga_ctrl_inst|Add10~14_combout  = (\vga_ctrl_inst|cnt1 [7] & ((\vga_ctrl_inst|Add4~8_combout  & (!\vga_ctrl_inst|Add10~13 )) # (!\vga_ctrl_inst|Add4~8_combout  & (\vga_ctrl_inst|Add10~13  & VCC)))) # (!\vga_ctrl_inst|cnt1 [7] & 
// ((\vga_ctrl_inst|Add4~8_combout  & ((\vga_ctrl_inst|Add10~13 ) # (GND))) # (!\vga_ctrl_inst|Add4~8_combout  & (!\vga_ctrl_inst|Add10~13 ))))
// \vga_ctrl_inst|Add10~15  = CARRY((\vga_ctrl_inst|cnt1 [7] & (\vga_ctrl_inst|Add4~8_combout  & !\vga_ctrl_inst|Add10~13 )) # (!\vga_ctrl_inst|cnt1 [7] & ((\vga_ctrl_inst|Add4~8_combout ) # (!\vga_ctrl_inst|Add10~13 ))))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~13 ),
	.combout(\vga_ctrl_inst|Add10~14_combout ),
	.cout(\vga_ctrl_inst|Add10~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~14 .lut_mask = 16'h694D;
defparam \vga_ctrl_inst|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add10~16 (
// Equation(s):
// \vga_ctrl_inst|Add10~16_combout  = ((\vga_ctrl_inst|Add4~10_combout  $ (\vga_ctrl_inst|cnt1 [8] $ (\vga_ctrl_inst|Add10~15 )))) # (GND)
// \vga_ctrl_inst|Add10~17  = CARRY((\vga_ctrl_inst|Add4~10_combout  & (\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|Add10~15 )) # (!\vga_ctrl_inst|Add4~10_combout  & ((\vga_ctrl_inst|cnt1 [8]) # (!\vga_ctrl_inst|Add10~15 ))))

	.dataa(\vga_ctrl_inst|Add4~10_combout ),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~15 ),
	.combout(\vga_ctrl_inst|Add10~16_combout ),
	.cout(\vga_ctrl_inst|Add10~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~16 .lut_mask = 16'h964D;
defparam \vga_ctrl_inst|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add10~18 (
// Equation(s):
// \vga_ctrl_inst|Add10~18_combout  = (\vga_ctrl_inst|cnt1 [9] & ((\vga_ctrl_inst|Add4~12_combout  & (!\vga_ctrl_inst|Add10~17 )) # (!\vga_ctrl_inst|Add4~12_combout  & (\vga_ctrl_inst|Add10~17  & VCC)))) # (!\vga_ctrl_inst|cnt1 [9] & 
// ((\vga_ctrl_inst|Add4~12_combout  & ((\vga_ctrl_inst|Add10~17 ) # (GND))) # (!\vga_ctrl_inst|Add4~12_combout  & (!\vga_ctrl_inst|Add10~17 ))))
// \vga_ctrl_inst|Add10~19  = CARRY((\vga_ctrl_inst|cnt1 [9] & (\vga_ctrl_inst|Add4~12_combout  & !\vga_ctrl_inst|Add10~17 )) # (!\vga_ctrl_inst|cnt1 [9] & ((\vga_ctrl_inst|Add4~12_combout ) # (!\vga_ctrl_inst|Add10~17 ))))

	.dataa(\vga_ctrl_inst|cnt1 [9]),
	.datab(\vga_ctrl_inst|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~17 ),
	.combout(\vga_ctrl_inst|Add10~18_combout ),
	.cout(\vga_ctrl_inst|Add10~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~18 .lut_mask = 16'h694D;
defparam \vga_ctrl_inst|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add10~20 (
// Equation(s):
// \vga_ctrl_inst|Add10~20_combout  = ((\vga_ctrl_inst|Add4~14_combout  $ (\vga_ctrl_inst|cnt1 [10] $ (\vga_ctrl_inst|Add10~19 )))) # (GND)
// \vga_ctrl_inst|Add10~21  = CARRY((\vga_ctrl_inst|Add4~14_combout  & (\vga_ctrl_inst|cnt1 [10] & !\vga_ctrl_inst|Add10~19 )) # (!\vga_ctrl_inst|Add4~14_combout  & ((\vga_ctrl_inst|cnt1 [10]) # (!\vga_ctrl_inst|Add10~19 ))))

	.dataa(\vga_ctrl_inst|Add4~14_combout ),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add10~19 ),
	.combout(\vga_ctrl_inst|Add10~20_combout ),
	.cout(\vga_ctrl_inst|Add10~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~20 .lut_mask = 16'h964D;
defparam \vga_ctrl_inst|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add10~22 (
// Equation(s):
// \vga_ctrl_inst|Add10~22_combout  = !\vga_ctrl_inst|Add10~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add10~21 ),
	.combout(\vga_ctrl_inst|Add10~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add10~22 .lut_mask = 16'h0F0F;
defparam \vga_ctrl_inst|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add11~0 (
// Equation(s):
// \vga_ctrl_inst|Add11~0_combout  = (\vga_ctrl_inst|cnt2 [0] & ((GND) # (!\vga_ctrl_inst|Add7~0_combout ))) # (!\vga_ctrl_inst|cnt2 [0] & (\vga_ctrl_inst|Add7~0_combout  $ (GND)))
// \vga_ctrl_inst|Add11~1  = CARRY((\vga_ctrl_inst|cnt2 [0]) # (!\vga_ctrl_inst|Add7~0_combout ))

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(\vga_ctrl_inst|Add7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add11~0_combout ),
	.cout(\vga_ctrl_inst|Add11~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~0 .lut_mask = 16'h66BB;
defparam \vga_ctrl_inst|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add11~2 (
// Equation(s):
// \vga_ctrl_inst|Add11~2_combout  = (\vga_ctrl_inst|Add7~2_combout  & ((\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add11~1 )) # (!\vga_ctrl_inst|cnt2 [1] & ((\vga_ctrl_inst|Add11~1 ) # (GND))))) # (!\vga_ctrl_inst|Add7~2_combout  & ((\vga_ctrl_inst|cnt2 [1] 
// & (\vga_ctrl_inst|Add11~1  & VCC)) # (!\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add11~1 ))))
// \vga_ctrl_inst|Add11~3  = CARRY((\vga_ctrl_inst|Add7~2_combout  & ((!\vga_ctrl_inst|Add11~1 ) # (!\vga_ctrl_inst|cnt2 [1]))) # (!\vga_ctrl_inst|Add7~2_combout  & (!\vga_ctrl_inst|cnt2 [1] & !\vga_ctrl_inst|Add11~1 )))

	.dataa(\vga_ctrl_inst|Add7~2_combout ),
	.datab(\vga_ctrl_inst|cnt2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~1 ),
	.combout(\vga_ctrl_inst|Add11~2_combout ),
	.cout(\vga_ctrl_inst|Add11~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~2 .lut_mask = 16'h692B;
defparam \vga_ctrl_inst|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add11~4 (
// Equation(s):
// \vga_ctrl_inst|Add11~4_combout  = ((\vga_ctrl_inst|cnt2 [2] $ (\vga_ctrl_inst|Add7~4_combout  $ (\vga_ctrl_inst|Add11~3 )))) # (GND)
// \vga_ctrl_inst|Add11~5  = CARRY((\vga_ctrl_inst|cnt2 [2] & ((!\vga_ctrl_inst|Add11~3 ) # (!\vga_ctrl_inst|Add7~4_combout ))) # (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|Add7~4_combout  & !\vga_ctrl_inst|Add11~3 )))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(\vga_ctrl_inst|Add7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~3 ),
	.combout(\vga_ctrl_inst|Add11~4_combout ),
	.cout(\vga_ctrl_inst|Add11~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~4 .lut_mask = 16'h962B;
defparam \vga_ctrl_inst|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add11~6 (
// Equation(s):
// \vga_ctrl_inst|Add11~6_combout  = (\vga_ctrl_inst|Add7~6_combout  & ((\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add11~5 )) # (!\vga_ctrl_inst|cnt2 [3] & ((\vga_ctrl_inst|Add11~5 ) # (GND))))) # (!\vga_ctrl_inst|Add7~6_combout  & ((\vga_ctrl_inst|cnt2 [3] 
// & (\vga_ctrl_inst|Add11~5  & VCC)) # (!\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add11~5 ))))
// \vga_ctrl_inst|Add11~7  = CARRY((\vga_ctrl_inst|Add7~6_combout  & ((!\vga_ctrl_inst|Add11~5 ) # (!\vga_ctrl_inst|cnt2 [3]))) # (!\vga_ctrl_inst|Add7~6_combout  & (!\vga_ctrl_inst|cnt2 [3] & !\vga_ctrl_inst|Add11~5 )))

	.dataa(\vga_ctrl_inst|Add7~6_combout ),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~5 ),
	.combout(\vga_ctrl_inst|Add11~6_combout ),
	.cout(\vga_ctrl_inst|Add11~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~6 .lut_mask = 16'h692B;
defparam \vga_ctrl_inst|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add11~8 (
// Equation(s):
// \vga_ctrl_inst|Add11~8_combout  = ((\vga_ctrl_inst|Add7~8_combout  $ (\vga_ctrl_inst|cnt2 [4] $ (\vga_ctrl_inst|Add11~7 )))) # (GND)
// \vga_ctrl_inst|Add11~9  = CARRY((\vga_ctrl_inst|Add7~8_combout  & (\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|Add11~7 )) # (!\vga_ctrl_inst|Add7~8_combout  & ((\vga_ctrl_inst|cnt2 [4]) # (!\vga_ctrl_inst|Add11~7 ))))

	.dataa(\vga_ctrl_inst|Add7~8_combout ),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~7 ),
	.combout(\vga_ctrl_inst|Add11~8_combout ),
	.cout(\vga_ctrl_inst|Add11~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~8 .lut_mask = 16'h964D;
defparam \vga_ctrl_inst|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add11~10 (
// Equation(s):
// \vga_ctrl_inst|Add11~10_combout  = (\vga_ctrl_inst|Add7~10_combout  & ((\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add11~9 )) # (!\vga_ctrl_inst|cnt2 [5] & ((\vga_ctrl_inst|Add11~9 ) # (GND))))) # (!\vga_ctrl_inst|Add7~10_combout  & ((\vga_ctrl_inst|cnt2 
// [5] & (\vga_ctrl_inst|Add11~9  & VCC)) # (!\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add11~9 ))))
// \vga_ctrl_inst|Add11~11  = CARRY((\vga_ctrl_inst|Add7~10_combout  & ((!\vga_ctrl_inst|Add11~9 ) # (!\vga_ctrl_inst|cnt2 [5]))) # (!\vga_ctrl_inst|Add7~10_combout  & (!\vga_ctrl_inst|cnt2 [5] & !\vga_ctrl_inst|Add11~9 )))

	.dataa(\vga_ctrl_inst|Add7~10_combout ),
	.datab(\vga_ctrl_inst|cnt2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~9 ),
	.combout(\vga_ctrl_inst|Add11~10_combout ),
	.cout(\vga_ctrl_inst|Add11~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~10 .lut_mask = 16'h692B;
defparam \vga_ctrl_inst|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add11~12 (
// Equation(s):
// \vga_ctrl_inst|Add11~12_combout  = ((\vga_ctrl_inst|cnt2 [6] $ (\vga_ctrl_inst|Add7~12_combout  $ (\vga_ctrl_inst|Add11~11 )))) # (GND)
// \vga_ctrl_inst|Add11~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & ((!\vga_ctrl_inst|Add11~11 ) # (!\vga_ctrl_inst|Add7~12_combout ))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add7~12_combout  & !\vga_ctrl_inst|Add11~11 )))

	.dataa(\vga_ctrl_inst|cnt2 [6]),
	.datab(\vga_ctrl_inst|Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~11 ),
	.combout(\vga_ctrl_inst|Add11~12_combout ),
	.cout(\vga_ctrl_inst|Add11~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~12 .lut_mask = 16'h962B;
defparam \vga_ctrl_inst|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add11~14 (
// Equation(s):
// \vga_ctrl_inst|Add11~14_combout  = (\vga_ctrl_inst|Add7~14_combout  & ((\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add11~13 )) # (!\vga_ctrl_inst|cnt2 [7] & ((\vga_ctrl_inst|Add11~13 ) # (GND))))) # (!\vga_ctrl_inst|Add7~14_combout  & 
// ((\vga_ctrl_inst|cnt2 [7] & (\vga_ctrl_inst|Add11~13  & VCC)) # (!\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add11~13 ))))
// \vga_ctrl_inst|Add11~15  = CARRY((\vga_ctrl_inst|Add7~14_combout  & ((!\vga_ctrl_inst|Add11~13 ) # (!\vga_ctrl_inst|cnt2 [7]))) # (!\vga_ctrl_inst|Add7~14_combout  & (!\vga_ctrl_inst|cnt2 [7] & !\vga_ctrl_inst|Add11~13 )))

	.dataa(\vga_ctrl_inst|Add7~14_combout ),
	.datab(\vga_ctrl_inst|cnt2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~13 ),
	.combout(\vga_ctrl_inst|Add11~14_combout ),
	.cout(\vga_ctrl_inst|Add11~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~14 .lut_mask = 16'h692B;
defparam \vga_ctrl_inst|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add11~16 (
// Equation(s):
// \vga_ctrl_inst|Add11~16_combout  = ((\vga_ctrl_inst|cnt2 [8] $ (\vga_ctrl_inst|Add7~16_combout  $ (\vga_ctrl_inst|Add11~15 )))) # (GND)
// \vga_ctrl_inst|Add11~17  = CARRY((\vga_ctrl_inst|cnt2 [8] & ((!\vga_ctrl_inst|Add11~15 ) # (!\vga_ctrl_inst|Add7~16_combout ))) # (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|Add7~16_combout  & !\vga_ctrl_inst|Add11~15 )))

	.dataa(\vga_ctrl_inst|cnt2 [8]),
	.datab(\vga_ctrl_inst|Add7~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~15 ),
	.combout(\vga_ctrl_inst|Add11~16_combout ),
	.cout(\vga_ctrl_inst|Add11~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~16 .lut_mask = 16'h962B;
defparam \vga_ctrl_inst|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add11~18 (
// Equation(s):
// \vga_ctrl_inst|Add11~18_combout  = (\vga_ctrl_inst|cnt2 [9] & ((\vga_ctrl_inst|Add7~18_combout  & (!\vga_ctrl_inst|Add11~17 )) # (!\vga_ctrl_inst|Add7~18_combout  & (\vga_ctrl_inst|Add11~17  & VCC)))) # (!\vga_ctrl_inst|cnt2 [9] & 
// ((\vga_ctrl_inst|Add7~18_combout  & ((\vga_ctrl_inst|Add11~17 ) # (GND))) # (!\vga_ctrl_inst|Add7~18_combout  & (!\vga_ctrl_inst|Add11~17 ))))
// \vga_ctrl_inst|Add11~19  = CARRY((\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|Add7~18_combout  & !\vga_ctrl_inst|Add11~17 )) # (!\vga_ctrl_inst|cnt2 [9] & ((\vga_ctrl_inst|Add7~18_combout ) # (!\vga_ctrl_inst|Add11~17 ))))

	.dataa(\vga_ctrl_inst|cnt2 [9]),
	.datab(\vga_ctrl_inst|Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add11~17 ),
	.combout(\vga_ctrl_inst|Add11~18_combout ),
	.cout(\vga_ctrl_inst|Add11~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~18 .lut_mask = 16'h694D;
defparam \vga_ctrl_inst|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add11~20 (
// Equation(s):
// \vga_ctrl_inst|Add11~20_combout  = \vga_ctrl_inst|Add11~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add11~19 ),
	.combout(\vga_ctrl_inst|Add11~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add11~20 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~33 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~33_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~18_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~16_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & (\vga_ctrl_inst|Add11~16_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~16_combout ),
	.datad(\vga_ctrl_inst|Add11~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~33 .lut_mask = 16'hEAC0;
defparam \vga_ctrl_inst|ShiftRight2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[2][5] (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout  = (\vga_ctrl_inst|Add11~20_combout  & (!\zoom_level_inst|zoom_in_level [1] & !\vga_ctrl_inst|ShiftRight2~33_combout )) # (!\vga_ctrl_inst|Add11~20_combout  & ((\vga_ctrl_inst|ShiftRight2~33_combout )))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~20_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~33_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[2][5] .lut_mask = 16'h0F50;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[2][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~20 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~20_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~14_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~12_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & (\vga_ctrl_inst|Add11~12_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~12_combout ),
	.datad(\vga_ctrl_inst|Add11~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~20 .lut_mask = 16'hEAC0;
defparam \vga_ctrl_inst|ShiftRight2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~37 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~37_combout  = (\zoom_level_inst|zoom_in_level [1] & (!\zoom_level_inst|zoom_in_level [0] & \vga_ctrl_inst|Add11~16_combout ))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add11~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~37 .lut_mask = 16'h2020;
defparam \vga_ctrl_inst|ShiftRight2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~21 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~21_combout  = (\vga_ctrl_inst|ShiftRight2~20_combout ) # ((\vga_ctrl_inst|ShiftRight2~37_combout ) # ((\vga_ctrl_inst|ShiftLeft1~0_combout  & \vga_ctrl_inst|Add11~18_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datab(\vga_ctrl_inst|Add11~18_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~20_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~37_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~21 .lut_mask = 16'hFFF8;
defparam \vga_ctrl_inst|ShiftRight2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~35 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~35_combout  = (!\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|Add11~14_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\vga_ctrl_inst|Add11~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~35 .lut_mask = 16'h3000;
defparam \vga_ctrl_inst|ShiftRight2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~16 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~16_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~12_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~10_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & ((\vga_ctrl_inst|Add11~10_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~12_combout ),
	.datad(\vga_ctrl_inst|Add11~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~16 .lut_mask = 16'hECA0;
defparam \vga_ctrl_inst|ShiftRight2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~17 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~17_combout  = (\vga_ctrl_inst|ShiftRight2~35_combout ) # ((\vga_ctrl_inst|ShiftRight2~16_combout ) # ((\vga_ctrl_inst|ShiftLeft1~0_combout  & \vga_ctrl_inst|Add11~16_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datab(\vga_ctrl_inst|Add11~16_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~35_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~17 .lut_mask = 16'hFFF8;
defparam \vga_ctrl_inst|ShiftRight2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~38 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~38_combout  = (\zoom_level_inst|zoom_in_level [1] & (!\zoom_level_inst|zoom_in_level [0] & \vga_ctrl_inst|Add11~18_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\vga_ctrl_inst|Add11~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~38 .lut_mask = 16'h0C00;
defparam \vga_ctrl_inst|ShiftRight2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~22 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~22_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~16_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~14_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & ((\vga_ctrl_inst|Add11~14_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~16_combout ),
	.datad(\vga_ctrl_inst|Add11~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~22 .lut_mask = 16'hECA0;
defparam \vga_ctrl_inst|ShiftRight2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~23 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~23_combout  = (\vga_ctrl_inst|ShiftRight2~38_combout ) # ((\vga_ctrl_inst|ShiftRight2~22_combout ) # ((\vga_ctrl_inst|Add11~20_combout  & \vga_ctrl_inst|ShiftLeft1~0_combout )))

	.dataa(\vga_ctrl_inst|Add11~20_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~38_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~23 .lut_mask = 16'hFFF8;
defparam \vga_ctrl_inst|ShiftRight2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~36 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~36_combout  = (!\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|Add11~12_combout ))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~36 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|ShiftRight2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~18 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~18_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~10_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~8_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & (\vga_ctrl_inst|Add11~8_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~8_combout ),
	.datad(\vga_ctrl_inst|Add11~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~18 .lut_mask = 16'hEAC0;
defparam \vga_ctrl_inst|ShiftRight2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~19 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~19_combout  = (\vga_ctrl_inst|ShiftRight2~36_combout ) # ((\vga_ctrl_inst|ShiftRight2~18_combout ) # ((\vga_ctrl_inst|Add11~14_combout  & \vga_ctrl_inst|ShiftLeft1~0_combout )))

	.dataa(\vga_ctrl_inst|Add11~14_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~36_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~19 .lut_mask = 16'hFFF8;
defparam \vga_ctrl_inst|ShiftRight2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0_combout  = (\vga_ctrl_inst|ShiftRight2~21_combout  & (\vga_ctrl_inst|ShiftRight2~17_combout  & (!\vga_ctrl_inst|ShiftRight2~23_combout ))) # (!\vga_ctrl_inst|ShiftRight2~21_combout  & 
// (\vga_ctrl_inst|ShiftRight2~23_combout  & ((!\vga_ctrl_inst|ShiftRight2~19_combout ) # (!\vga_ctrl_inst|ShiftRight2~17_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight2~21_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~17_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~23_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0 .lut_mask = 16'h1858;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1_combout  = (\vga_ctrl_inst|ShiftRight2~21_combout  & ((\vga_ctrl_inst|ShiftRight2~17_combout  & (\vga_ctrl_inst|ShiftRight2~23_combout )) # (!\vga_ctrl_inst|ShiftRight2~17_combout  & 
// ((\vga_ctrl_inst|ShiftRight2~19_combout ) # (!\vga_ctrl_inst|ShiftRight2~23_combout ))))) # (!\vga_ctrl_inst|ShiftRight2~21_combout  & (\vga_ctrl_inst|ShiftRight2~23_combout  $ (((\vga_ctrl_inst|ShiftRight2~17_combout  & 
// \vga_ctrl_inst|ShiftRight2~19_combout )))))

	.dataa(\vga_ctrl_inst|ShiftRight2~21_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~17_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~23_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1 .lut_mask = 16'hB6D2;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2_combout  = \vga_ctrl_inst|ShiftRight2~21_combout  $ (((\vga_ctrl_inst|ShiftRight2~19_combout  & (\vga_ctrl_inst|ShiftRight2~23_combout  & !\vga_ctrl_inst|ShiftRight2~17_combout )) # 
// (!\vga_ctrl_inst|ShiftRight2~19_combout  & ((\vga_ctrl_inst|ShiftRight2~17_combout )))))

	.dataa(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~23_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~17_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~21_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2 .lut_mask = 16'hA758;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3_combout  = \vga_ctrl_inst|ShiftRight2~17_combout  $ (((!\vga_ctrl_inst|ShiftRight2~23_combout  & \vga_ctrl_inst|ShiftRight2~19_combout )))

	.dataa(\vga_ctrl_inst|ShiftRight2~23_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~17_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3 .lut_mask = 16'hAF50;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~28 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~28_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~4_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~2_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & ((\vga_ctrl_inst|Add11~2_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~4_combout ),
	.datad(\vga_ctrl_inst|Add11~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~28 .lut_mask = 16'hECA0;
defparam \vga_ctrl_inst|ShiftRight2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~29 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~29_combout  = (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add11~6_combout  & \zoom_level_inst|zoom_in_level [1]))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~6_combout ),
	.datad(\zoom_level_inst|zoom_in_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~29 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|ShiftRight2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~30 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~30_combout  = (\vga_ctrl_inst|ShiftRight2~28_combout ) # ((\vga_ctrl_inst|ShiftRight2~29_combout ) # ((\vga_ctrl_inst|Add11~8_combout  & \vga_ctrl_inst|ShiftLeft1~0_combout )))

	.dataa(\vga_ctrl_inst|Add11~8_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~28_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~29_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~30 .lut_mask = 16'hFFF8;
defparam \vga_ctrl_inst|ShiftRight2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~31 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~31_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~2_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~0_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & ((\vga_ctrl_inst|Add11~0_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~31 .lut_mask = 16'hECA0;
defparam \vga_ctrl_inst|ShiftRight2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~41 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~41_combout  = (!\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|Add11~4_combout ))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\vga_ctrl_inst|Add11~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~41 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|ShiftRight2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~32 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~32_combout  = (\vga_ctrl_inst|ShiftRight2~31_combout ) # ((\vga_ctrl_inst|ShiftRight2~41_combout ) # ((\vga_ctrl_inst|ShiftLeft1~0_combout  & \vga_ctrl_inst|Add11~6_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~31_combout ),
	.datac(\vga_ctrl_inst|Add11~6_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~41_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~32 .lut_mask = 16'hFFEC;
defparam \vga_ctrl_inst|ShiftRight2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~39 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~39_combout  = (!\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|Add11~10_combout ))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\vga_ctrl_inst|Add11~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~39 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|ShiftRight2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~24 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~24_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~8_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~6_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & (\vga_ctrl_inst|Add11~6_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~6_combout ),
	.datad(\vga_ctrl_inst|Add11~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~24 .lut_mask = 16'hEAC0;
defparam \vga_ctrl_inst|ShiftRight2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~25 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~25_combout  = (\vga_ctrl_inst|ShiftRight2~39_combout ) # ((\vga_ctrl_inst|ShiftRight2~24_combout ) # ((\vga_ctrl_inst|Add11~12_combout  & \vga_ctrl_inst|ShiftLeft1~0_combout )))

	.dataa(\vga_ctrl_inst|Add11~12_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~39_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~24_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~25 .lut_mask = 16'hFFF8;
defparam \vga_ctrl_inst|ShiftRight2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~26 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~26_combout  = (\vga_ctrl_inst|ShiftLeft1~2_combout  & ((\vga_ctrl_inst|Add11~6_combout ) # ((\vga_ctrl_inst|ShiftLeft0~11_combout  & \vga_ctrl_inst|Add11~4_combout )))) # (!\vga_ctrl_inst|ShiftLeft1~2_combout  & 
// (\vga_ctrl_inst|ShiftLeft0~11_combout  & (\vga_ctrl_inst|Add11~4_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft0~11_combout ),
	.datac(\vga_ctrl_inst|Add11~4_combout ),
	.datad(\vga_ctrl_inst|Add11~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~26 .lut_mask = 16'hEAC0;
defparam \vga_ctrl_inst|ShiftRight2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~40 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~40_combout  = (!\zoom_level_inst|zoom_in_level [0] & (\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|Add11~8_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\vga_ctrl_inst|Add11~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~40 .lut_mask = 16'h3000;
defparam \vga_ctrl_inst|ShiftRight2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~27 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~27_combout  = (\vga_ctrl_inst|ShiftRight2~26_combout ) # ((\vga_ctrl_inst|ShiftRight2~40_combout ) # ((\vga_ctrl_inst|Add11~10_combout  & \vga_ctrl_inst|ShiftLeft1~0_combout )))

	.dataa(\vga_ctrl_inst|Add11~10_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft1~0_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~26_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~40_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~27 .lut_mask = 16'hFFF8;
defparam \vga_ctrl_inst|ShiftRight2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4_combout  = (\vga_ctrl_inst|ShiftRight2~25_combout  & ((\vga_ctrl_inst|ShiftRight2~27_combout ) # ((\vga_ctrl_inst|ShiftRight2~30_combout  & \vga_ctrl_inst|ShiftRight2~32_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight2~30_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~25_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~27_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4 .lut_mask = 16'hF080;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout  = \vga_ctrl_inst|ShiftRight2~23_combout  $ (\vga_ctrl_inst|ShiftRight2~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight2~23_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout  = (\vga_ctrl_inst|ShiftRight2~25_combout  & (!\vga_ctrl_inst|ShiftRight2~27_combout  & ((!\vga_ctrl_inst|ShiftRight2~32_combout ) # (!\vga_ctrl_inst|ShiftRight2~30_combout )))) # 
// (!\vga_ctrl_inst|ShiftRight2~25_combout  & (\vga_ctrl_inst|ShiftRight2~30_combout  & ((\vga_ctrl_inst|ShiftRight2~27_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight2~30_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~25_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~27_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6 .lut_mask = 16'h0A70;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7_combout  = (\vga_ctrl_inst|ShiftRight2~30_combout  & (\vga_ctrl_inst|ShiftRight2~25_combout  $ (((\vga_ctrl_inst|ShiftRight2~32_combout  & !\vga_ctrl_inst|ShiftRight2~27_combout ))))) # 
// (!\vga_ctrl_inst|ShiftRight2~30_combout  & ((\vga_ctrl_inst|ShiftRight2~25_combout  & ((\vga_ctrl_inst|ShiftRight2~32_combout ) # (!\vga_ctrl_inst|ShiftRight2~27_combout ))) # (!\vga_ctrl_inst|ShiftRight2~25_combout  & 
// ((\vga_ctrl_inst|ShiftRight2~27_combout )))))

	.dataa(\vga_ctrl_inst|ShiftRight2~30_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~25_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~27_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7 .lut_mask = 16'hE578;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout  = \vga_ctrl_inst|ShiftRight2~27_combout  $ (((\vga_ctrl_inst|ShiftRight2~30_combout  & (!\vga_ctrl_inst|ShiftRight2~32_combout )) # (!\vga_ctrl_inst|ShiftRight2~30_combout  & 
// (\vga_ctrl_inst|ShiftRight2~32_combout  & \vga_ctrl_inst|ShiftRight2~25_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight2~30_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~25_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~27_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8 .lut_mask = 16'h9D62;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9_combout  = \vga_ctrl_inst|ShiftRight2~30_combout  $ (((\vga_ctrl_inst|ShiftRight2~32_combout  & !\vga_ctrl_inst|ShiftRight2~25_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~25_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~30_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9 .lut_mask = 16'hF30C;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|ShiftRight2~19_combout  & (\vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9_combout  $ (VCC))) # (!\vga_ctrl_inst|ShiftRight2~19_combout  & 
// (\vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9_combout  & VCC))
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|ShiftRight2~19_combout  & \vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9_combout ))

	.dataa(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|romout[0][6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|ShiftRight2~17_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout  & (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  & 
// VCC)) # (!\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|ShiftRight2~17_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout  & 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|ShiftRight2~17_combout  & (!\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout  & !\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_ctrl_inst|ShiftRight2~17_combout  & ((!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight2~17_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|romout[0][7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|ShiftRight2~21_combout  $ (\vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7_combout  $ (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 
// )))) # (GND)
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|ShiftRight2~21_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7_combout ) # (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) 
// # (!\vga_ctrl_inst|ShiftRight2~21_combout  & (\vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7_combout  & !\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|ShiftRight2~21_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|romout[0][8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout  & 
// (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout  & 
// ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout  & (!\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout  & 
// !\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout  & ((!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout ))))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|romout[1][5]~5_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|romout[0][9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3_combout  $ (\vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4_combout  $ 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4_combout ) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3_combout  & (\vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4_combout  & 
// !\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|romout[1][6]~3_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|romout[0][10]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult1|mult_core|romout[1][7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1_combout  & (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1_combout  & !\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|romout[1][8]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0_combout ))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|romout[1][9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~42 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~42_combout  = (\zoom_level_inst|zoom_in_level [1] & (((\vga_ctrl_inst|Add11~20_combout )))) # (!\zoom_level_inst|zoom_in_level [1] & ((\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add11~20_combout ))) # 
// (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add11~18_combout ))))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add11~18_combout ),
	.datad(\vga_ctrl_inst|Add11~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~42 .lut_mask = 16'hFE10;
defparam \vga_ctrl_inst|ShiftRight2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight2~34 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight2~34_combout  = (\vga_ctrl_inst|ShiftRight2~33_combout ) # ((\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|Add11~20_combout ))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight2~33_combout ),
	.datad(\vga_ctrl_inst|Add11~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight2~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight2~34 .lut_mask = 16'hFAF0;
defparam \vga_ctrl_inst|ShiftRight2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|ShiftRight2~34_combout  & (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # 
// (!\vga_ctrl_inst|ShiftRight2~34_combout  & (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|ShiftRight2~34_combout  & \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vga_ctrl_inst|ShiftRight2~34_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|ShiftRight2~42_combout  & 
// (\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_ctrl_inst|ShiftRight2~42_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|ShiftRight2~42_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|ShiftRight2~42_combout  
// & ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vga_ctrl_inst|ShiftRight2~42_combout  & 
// !\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) 
// # (!\vga_ctrl_inst|ShiftRight2~42_combout ))))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\vga_ctrl_inst|Add11~20_combout  $ 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\vga_ctrl_inst|Add11~20_combout ) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\vga_ctrl_inst|Add11~20_combout  & 
// !\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\vga_ctrl_inst|Add11~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) 
// # (GND)))))
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout  & ((!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|romout[2][5]~combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~18 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~18_combout  = (\zoom_level_inst|zoom_in_level [1] & (((\vga_ctrl_inst|Add10~22_combout )))) # (!\zoom_level_inst|zoom_in_level [1] & ((\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~22_combout ))) # 
// (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~20_combout ))))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add10~20_combout ),
	.datad(\vga_ctrl_inst|Add10~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~18 .lut_mask = 16'hFE10;
defparam \vga_ctrl_inst|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~2 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~2_combout  = (\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~20_combout )) # (!\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~18_combout )))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add10~20_combout ),
	.datad(\vga_ctrl_inst|Add10~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~2 .lut_mask = 16'hF3C0;
defparam \vga_ctrl_inst|ShiftRight1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~3 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~3_combout  = (\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|Add10~22_combout )) # (!\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|ShiftRight1~2_combout )))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\vga_ctrl_inst|Add10~22_combout ),
	.datad(\vga_ctrl_inst|ShiftRight1~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~3 .lut_mask = 16'hF3C0;
defparam \vga_ctrl_inst|ShiftRight1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~5 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~5_combout  = (\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~18_combout ))) # (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~16_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add10~16_combout ),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\vga_ctrl_inst|Add10~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~5 .lut_mask = 16'hFC0C;
defparam \vga_ctrl_inst|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~4 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~4_combout  = (\zoom_level_inst|zoom_in_level [1] & ((\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~22_combout ))) # (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~20_combout ))))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add10~20_combout ),
	.datad(\vga_ctrl_inst|Add10~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~4 .lut_mask = 16'hA820;
defparam \vga_ctrl_inst|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~6 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~6_combout  = (\vga_ctrl_inst|ShiftRight1~4_combout ) # ((!\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|ShiftRight1~5_combout ))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight1~5_combout ),
	.datad(\vga_ctrl_inst|ShiftRight1~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~6 .lut_mask = 16'hFF50;
defparam \vga_ctrl_inst|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~7 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~7_combout  = (\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~16_combout )) # (!\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~14_combout )))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add10~16_combout ),
	.datad(\vga_ctrl_inst|Add10~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~7 .lut_mask = 16'hF3C0;
defparam \vga_ctrl_inst|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~8 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~8_combout  = (\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|ShiftRight1~2_combout )) # (!\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|ShiftRight1~7_combout )))

	.dataa(\vga_ctrl_inst|ShiftRight1~2_combout ),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\vga_ctrl_inst|ShiftRight1~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~8 .lut_mask = 16'hAFA0;
defparam \vga_ctrl_inst|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~9 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~9_combout  = (\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~14_combout )) # (!\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~12_combout )))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add10~14_combout ),
	.datad(\vga_ctrl_inst|Add10~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~9 .lut_mask = 16'hF3C0;
defparam \vga_ctrl_inst|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~10 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~10_combout  = (\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|ShiftRight1~5_combout )) # (!\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|ShiftRight1~9_combout )))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight1~5_combout ),
	.datad(\vga_ctrl_inst|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~10 .lut_mask = 16'hF5A0;
defparam \vga_ctrl_inst|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~11 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~11_combout  = (\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~12_combout ))) # (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~10_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [0]),
	.datac(\vga_ctrl_inst|Add10~10_combout ),
	.datad(\vga_ctrl_inst|Add10~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~11 .lut_mask = 16'hFC30;
defparam \vga_ctrl_inst|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~12 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~12_combout  = (\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|ShiftRight1~7_combout ))) # (!\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|ShiftRight1~11_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\vga_ctrl_inst|ShiftRight1~11_combout ),
	.datad(\vga_ctrl_inst|ShiftRight1~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~12 .lut_mask = 16'hFC30;
defparam \vga_ctrl_inst|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout  = \vga_ctrl_inst|ShiftRight2~25_combout  $ (\vga_ctrl_inst|ShiftRight2~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight2~25_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~13 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~13_combout  = (\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~10_combout ))) # (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~8_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add10~8_combout ),
	.datac(\vga_ctrl_inst|Add10~10_combout ),
	.datad(\zoom_level_inst|zoom_in_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~13 .lut_mask = 16'hF0CC;
defparam \vga_ctrl_inst|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~14 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~14_combout  = (\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|ShiftRight1~9_combout )) # (!\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|ShiftRight1~13_combout )))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight1~9_combout ),
	.datad(\vga_ctrl_inst|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~14 .lut_mask = 16'hF5A0;
defparam \vga_ctrl_inst|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \vga_ctrl_inst|addr~15 (
// Equation(s):
// \vga_ctrl_inst|addr~15_combout  = (\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~8_combout ))) # (!\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~6_combout ))

	.dataa(\vga_ctrl_inst|Add10~6_combout ),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\vga_ctrl_inst|Add10~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~15 .lut_mask = 16'hFA0A;
defparam \vga_ctrl_inst|addr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~15 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~15_combout  = (\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|ShiftRight1~11_combout ))) # (!\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|addr~15_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\vga_ctrl_inst|addr~15_combout ),
	.datad(\vga_ctrl_inst|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~15 .lut_mask = 16'hFC30;
defparam \vga_ctrl_inst|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~16 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~16_combout  = (!\zoom_level_inst|zoom_in_level [1] & ((\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~6_combout )) # (!\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~4_combout )))))

	.dataa(\vga_ctrl_inst|Add10~6_combout ),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\vga_ctrl_inst|Add10~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~16 .lut_mask = 16'h2320;
defparam \vga_ctrl_inst|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \vga_ctrl_inst|ShiftRight1~17 (
// Equation(s):
// \vga_ctrl_inst|ShiftRight1~17_combout  = (\vga_ctrl_inst|ShiftRight1~16_combout ) # ((\zoom_level_inst|zoom_in_level [1] & \vga_ctrl_inst|ShiftRight1~13_combout ))

	.dataa(\zoom_level_inst|zoom_in_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftRight1~16_combout ),
	.datad(\vga_ctrl_inst|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftRight1~17 .lut_mask = 16'hFAF0;
defparam \vga_ctrl_inst|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr[2]~16 (
// Equation(s):
// \vga_ctrl_inst|addr[2]~16_combout  = (\vga_ctrl_inst|ShiftRight1~17_combout  & (\vga_ctrl_inst|ShiftRight2~32_combout  $ (VCC))) # (!\vga_ctrl_inst|ShiftRight1~17_combout  & (\vga_ctrl_inst|ShiftRight2~32_combout  & VCC))
// \vga_ctrl_inst|addr[2]~17  = CARRY((\vga_ctrl_inst|ShiftRight1~17_combout  & \vga_ctrl_inst|ShiftRight2~32_combout ))

	.dataa(\vga_ctrl_inst|ShiftRight1~17_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[2]~16_combout ),
	.cout(\vga_ctrl_inst|addr[2]~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2]~16 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|addr[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|addr[3]~18 (
// Equation(s):
// \vga_ctrl_inst|addr[3]~18_combout  = (\vga_ctrl_inst|ShiftRight1~15_combout  & ((\vga_ctrl_inst|ShiftRight2~30_combout  & (\vga_ctrl_inst|addr[2]~17  & VCC)) # (!\vga_ctrl_inst|ShiftRight2~30_combout  & (!\vga_ctrl_inst|addr[2]~17 )))) # 
// (!\vga_ctrl_inst|ShiftRight1~15_combout  & ((\vga_ctrl_inst|ShiftRight2~30_combout  & (!\vga_ctrl_inst|addr[2]~17 )) # (!\vga_ctrl_inst|ShiftRight2~30_combout  & ((\vga_ctrl_inst|addr[2]~17 ) # (GND)))))
// \vga_ctrl_inst|addr[3]~19  = CARRY((\vga_ctrl_inst|ShiftRight1~15_combout  & (!\vga_ctrl_inst|ShiftRight2~30_combout  & !\vga_ctrl_inst|addr[2]~17 )) # (!\vga_ctrl_inst|ShiftRight1~15_combout  & ((!\vga_ctrl_inst|addr[2]~17 ) # 
// (!\vga_ctrl_inst|ShiftRight2~30_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight1~15_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[2]~17 ),
	.combout(\vga_ctrl_inst|addr[3]~18_combout ),
	.cout(\vga_ctrl_inst|addr[3]~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[3]~18 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|addr[4]~20 (
// Equation(s):
// \vga_ctrl_inst|addr[4]~20_combout  = ((\vga_ctrl_inst|ShiftRight2~27_combout  $ (\vga_ctrl_inst|ShiftRight1~14_combout  $ (!\vga_ctrl_inst|addr[3]~19 )))) # (GND)
// \vga_ctrl_inst|addr[4]~21  = CARRY((\vga_ctrl_inst|ShiftRight2~27_combout  & ((\vga_ctrl_inst|ShiftRight1~14_combout ) # (!\vga_ctrl_inst|addr[3]~19 ))) # (!\vga_ctrl_inst|ShiftRight2~27_combout  & (\vga_ctrl_inst|ShiftRight1~14_combout  & 
// !\vga_ctrl_inst|addr[3]~19 )))

	.dataa(\vga_ctrl_inst|ShiftRight2~27_combout ),
	.datab(\vga_ctrl_inst|ShiftRight1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[3]~19 ),
	.combout(\vga_ctrl_inst|addr[4]~20_combout ),
	.cout(\vga_ctrl_inst|addr[4]~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[4]~20 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|addr[5]~22 (
// Equation(s):
// \vga_ctrl_inst|addr[5]~22_combout  = (\vga_ctrl_inst|ShiftRight1~12_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout  & (\vga_ctrl_inst|addr[4]~21  & VCC)) # (!\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout  & 
// (!\vga_ctrl_inst|addr[4]~21 )))) # (!\vga_ctrl_inst|ShiftRight1~12_combout  & ((\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout  & (!\vga_ctrl_inst|addr[4]~21 )) # (!\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout  & 
// ((\vga_ctrl_inst|addr[4]~21 ) # (GND)))))
// \vga_ctrl_inst|addr[5]~23  = CARRY((\vga_ctrl_inst|ShiftRight1~12_combout  & (!\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout  & !\vga_ctrl_inst|addr[4]~21 )) # (!\vga_ctrl_inst|ShiftRight1~12_combout  & ((!\vga_ctrl_inst|addr[4]~21 ) # 
// (!\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight1~12_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|romout[0][5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[4]~21 ),
	.combout(\vga_ctrl_inst|addr[5]~22_combout ),
	.cout(\vga_ctrl_inst|addr[5]~23 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[5]~22 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|addr[6]~24 (
// Equation(s):
// \vga_ctrl_inst|addr[6]~24_combout  = ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|ShiftRight1~10_combout  $ (!\vga_ctrl_inst|addr[5]~23 )))) # (GND)
// \vga_ctrl_inst|addr[6]~25  = CARRY((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\vga_ctrl_inst|ShiftRight1~10_combout ) # (!\vga_ctrl_inst|addr[5]~23 ))) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\vga_ctrl_inst|ShiftRight1~10_combout  & !\vga_ctrl_inst|addr[5]~23 )))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_ctrl_inst|ShiftRight1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[5]~23 ),
	.combout(\vga_ctrl_inst|addr[6]~24_combout ),
	.cout(\vga_ctrl_inst|addr[6]~25 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[6]~24 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|addr[7]~26 (
// Equation(s):
// \vga_ctrl_inst|addr[7]~26_combout  = (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|ShiftRight1~8_combout  & (\vga_ctrl_inst|addr[6]~25  & VCC)) # (!\vga_ctrl_inst|ShiftRight1~8_combout  & 
// (!\vga_ctrl_inst|addr[6]~25 )))) # (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|ShiftRight1~8_combout  & (!\vga_ctrl_inst|addr[6]~25 )) # (!\vga_ctrl_inst|ShiftRight1~8_combout  & 
// ((\vga_ctrl_inst|addr[6]~25 ) # (GND)))))
// \vga_ctrl_inst|addr[7]~27  = CARRY((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|ShiftRight1~8_combout  & !\vga_ctrl_inst|addr[6]~25 )) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_ctrl_inst|addr[6]~25 ) # (!\vga_ctrl_inst|ShiftRight1~8_combout ))))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftRight1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[6]~25 ),
	.combout(\vga_ctrl_inst|addr[7]~26_combout ),
	.cout(\vga_ctrl_inst|addr[7]~27 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[7]~26 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|addr[8]~28 (
// Equation(s):
// \vga_ctrl_inst|addr[8]~28_combout  = ((\vga_ctrl_inst|ShiftRight1~6_combout  $ (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|addr[7]~27 )))) # (GND)
// \vga_ctrl_inst|addr[8]~29  = CARRY((\vga_ctrl_inst|ShiftRight1~6_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|addr[7]~27 ))) # (!\vga_ctrl_inst|ShiftRight1~6_combout  & 
// (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|addr[7]~27 )))

	.dataa(\vga_ctrl_inst|ShiftRight1~6_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[7]~27 ),
	.combout(\vga_ctrl_inst|addr[8]~28_combout ),
	.cout(\vga_ctrl_inst|addr[8]~29 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[8]~28 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|addr[9]~30 (
// Equation(s):
// \vga_ctrl_inst|addr[9]~30_combout  = (\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|ShiftRight1~3_combout  & (\vga_ctrl_inst|addr[8]~29  & VCC)) # (!\vga_ctrl_inst|ShiftRight1~3_combout  & 
// (!\vga_ctrl_inst|addr[8]~29 )))) # (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|ShiftRight1~3_combout  & (!\vga_ctrl_inst|addr[8]~29 )) # (!\vga_ctrl_inst|ShiftRight1~3_combout  & 
// ((\vga_ctrl_inst|addr[8]~29 ) # (GND)))))
// \vga_ctrl_inst|addr[9]~31  = CARRY((\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|ShiftRight1~3_combout  & !\vga_ctrl_inst|addr[8]~29 )) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|addr[8]~29 ) # (!\vga_ctrl_inst|ShiftRight1~3_combout ))))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|ShiftRight1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[8]~29 ),
	.combout(\vga_ctrl_inst|addr[9]~30_combout ),
	.cout(\vga_ctrl_inst|addr[9]~31 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[9]~30 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \vga_ctrl_inst|addr[10]~32 (
// Equation(s):
// \vga_ctrl_inst|addr[10]~32_combout  = ((\vga_ctrl_inst|ShiftRight1~18_combout  $ (\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|addr[9]~31 )))) # (GND)
// \vga_ctrl_inst|addr[10]~33  = CARRY((\vga_ctrl_inst|ShiftRight1~18_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|addr[9]~31 ))) # (!\vga_ctrl_inst|ShiftRight1~18_combout  & 
// (\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|addr[9]~31 )))

	.dataa(\vga_ctrl_inst|ShiftRight1~18_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[9]~31 ),
	.combout(\vga_ctrl_inst|addr[10]~32_combout ),
	.cout(\vga_ctrl_inst|addr[10]~33 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[10]~32 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cycloneive_lcell_comb \vga_ctrl_inst|addr[11]~34 (
// Equation(s):
// \vga_ctrl_inst|addr[11]~34_combout  = (\vga_ctrl_inst|Add10~22_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|addr[10]~33  & VCC)) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|addr[10]~33 )))) # (!\vga_ctrl_inst|Add10~22_combout  & 
// ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|addr[10]~33 )) # (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|addr[10]~33 ) # 
// (GND)))))
// \vga_ctrl_inst|addr[11]~35  = CARRY((\vga_ctrl_inst|Add10~22_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|addr[10]~33 )) # (!\vga_ctrl_inst|Add10~22_combout  & 
// ((!\vga_ctrl_inst|addr[10]~33 ) # (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|Add10~22_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[10]~33 ),
	.combout(\vga_ctrl_inst|addr[11]~34_combout ),
	.cout(\vga_ctrl_inst|addr[11]~35 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[11]~34 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|addr[12]~36 (
// Equation(s):
// \vga_ctrl_inst|addr[12]~36_combout  = ((\vga_ctrl_inst|Add10~22_combout  $ (\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|addr[11]~35 )))) # (GND)
// \vga_ctrl_inst|addr[12]~37  = CARRY((\vga_ctrl_inst|Add10~22_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|addr[11]~35 ))) # (!\vga_ctrl_inst|Add10~22_combout  & 
// (\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|addr[11]~35 )))

	.dataa(\vga_ctrl_inst|Add10~22_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[11]~35 ),
	.combout(\vga_ctrl_inst|addr[12]~36_combout ),
	.cout(\vga_ctrl_inst|addr[12]~37 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[12]~36 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|addr[13]~38 (
// Equation(s):
// \vga_ctrl_inst|addr[13]~38_combout  = (\vga_ctrl_inst|Add10~22_combout  & ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (\vga_ctrl_inst|addr[12]~37  & VCC)) # 
// (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|addr[12]~37 )))) # (!\vga_ctrl_inst|Add10~22_combout  & 
// ((\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|addr[12]~37 )) # (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|addr[12]~37 ) # 
// (GND)))))
// \vga_ctrl_inst|addr[13]~39  = CARRY((\vga_ctrl_inst|Add10~22_combout  & (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & !\vga_ctrl_inst|addr[12]~37 )) # (!\vga_ctrl_inst|Add10~22_combout  & 
// ((!\vga_ctrl_inst|addr[12]~37 ) # (!\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vga_ctrl_inst|Add10~22_combout ),
	.datab(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[12]~37 ),
	.combout(\vga_ctrl_inst|addr[13]~38_combout ),
	.cout(\vga_ctrl_inst|addr[13]~39 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[13]~38 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|addr[13]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[13]~feeder_combout  = \vga_ctrl_inst|addr[13]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[13]~38_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[13]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~0 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~0_combout  = (\zoom_level_inst|zoom_out_level [0] & ((\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|Add10~20_combout )) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|Add10~22_combout ))))) # 
// (!\zoom_level_inst|zoom_out_level [0] & (((\vga_ctrl_inst|Add10~22_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add10~20_combout ),
	.datad(\vga_ctrl_inst|Add10~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~0 .lut_mask = 16'hF780;
defparam \vga_ctrl_inst|ShiftLeft2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~22 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~22_combout  = (!\zoom_level_inst|zoom_out_level [1] & (\zoom_level_inst|zoom_out_level [0] & \vga_ctrl_inst|Add11~14_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add11~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~22 .lut_mask = 16'h3000;
defparam \vga_ctrl_inst|ShiftLeft3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~23 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~23_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~10_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~12_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~23 .lut_mask = 16'hA280;
defparam \vga_ctrl_inst|ShiftLeft3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~24 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~24_combout  = (\vga_ctrl_inst|ShiftLeft3~22_combout ) # ((\vga_ctrl_inst|ShiftLeft3~23_combout ) # ((!\vga_ctrl_inst|ShiftLeft3~4_combout  & \vga_ctrl_inst|Add11~16_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~22_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~23_combout ),
	.datad(\vga_ctrl_inst|Add11~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~24 .lut_mask = 16'hFDFC;
defparam \vga_ctrl_inst|ShiftLeft3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~25 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~25_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~16_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~18_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\vga_ctrl_inst|Add11~16_combout ),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add11~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~25 .lut_mask = 16'h8A80;
defparam \vga_ctrl_inst|ShiftLeft3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout  = \vga_ctrl_inst|ShiftLeft3~24_combout  $ (((\vga_ctrl_inst|ShiftLeft3~25_combout ) # ((!\zoom_level_inst|zoom_out_level [1] & \vga_ctrl_inst|Add11~20_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~24_combout ),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~20_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~25_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17 .lut_mask = 16'h559A;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~5 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~5_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~4_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~6_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~4_combout ),
	.datad(\vga_ctrl_inst|Add11~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~5 .lut_mask = 16'hC480;
defparam \vga_ctrl_inst|ShiftLeft3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~6 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~6_combout  = (!\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|Add11~8_combout  & \zoom_level_inst|zoom_out_level [0]))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~8_combout ),
	.datad(\zoom_level_inst|zoom_out_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~6 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|ShiftLeft3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~7 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~7_combout  = (\vga_ctrl_inst|ShiftLeft3~5_combout ) # ((\vga_ctrl_inst|ShiftLeft3~6_combout ) # ((\vga_ctrl_inst|Add11~10_combout  & !\vga_ctrl_inst|ShiftLeft3~4_combout )))

	.dataa(\vga_ctrl_inst|Add11~10_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~5_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~7 .lut_mask = 16'hFFF2;
defparam \vga_ctrl_inst|ShiftLeft3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~8 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~8_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~2_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~4_combout ))))

	.dataa(\vga_ctrl_inst|Add11~4_combout ),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~8 .lut_mask = 16'hE200;
defparam \vga_ctrl_inst|ShiftLeft3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~9 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~9_combout  = (!\zoom_level_inst|zoom_out_level [1] & (\zoom_level_inst|zoom_out_level [0] & \vga_ctrl_inst|Add11~6_combout ))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add11~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~9 .lut_mask = 16'h4400;
defparam \vga_ctrl_inst|ShiftLeft3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~10 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~10_combout  = (\vga_ctrl_inst|ShiftLeft3~8_combout ) # ((\vga_ctrl_inst|ShiftLeft3~9_combout ) # ((!\vga_ctrl_inst|ShiftLeft3~4_combout  & \vga_ctrl_inst|Add11~8_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~8_combout ),
	.datac(\vga_ctrl_inst|Add11~8_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~9_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~10 .lut_mask = 16'hFFDC;
defparam \vga_ctrl_inst|ShiftLeft3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~11 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~11_combout  = (!\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|Add11~10_combout  & \zoom_level_inst|zoom_out_level [0]))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\zoom_level_inst|zoom_out_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~11 .lut_mask = 16'h5000;
defparam \vga_ctrl_inst|ShiftLeft3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~12 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~12_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~6_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~8_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~8_combout ),
	.datad(\vga_ctrl_inst|Add11~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~12 .lut_mask = 16'hC840;
defparam \vga_ctrl_inst|ShiftLeft3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~13 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~13_combout  = (\vga_ctrl_inst|ShiftLeft3~11_combout ) # ((\vga_ctrl_inst|ShiftLeft3~12_combout ) # ((!\vga_ctrl_inst|ShiftLeft3~4_combout  & \vga_ctrl_inst|Add11~12_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datab(\vga_ctrl_inst|Add11~12_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~11_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~13 .lut_mask = 16'hFFF4;
defparam \vga_ctrl_inst|ShiftLeft3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~14 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~14_combout  = (!\zoom_level_inst|zoom_out_level [1] & (\zoom_level_inst|zoom_out_level [0] & \vga_ctrl_inst|Add11~12_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~14 .lut_mask = 16'h3000;
defparam \vga_ctrl_inst|ShiftLeft3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~15 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~15_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~8_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~10_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add11~10_combout ),
	.datad(\vga_ctrl_inst|Add11~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~15 .lut_mask = 16'hA820;
defparam \vga_ctrl_inst|ShiftLeft3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~16 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~16_combout  = (\vga_ctrl_inst|ShiftLeft3~14_combout ) # ((\vga_ctrl_inst|ShiftLeft3~15_combout ) # ((!\vga_ctrl_inst|ShiftLeft3~4_combout  & \vga_ctrl_inst|Add11~14_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~14_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~15_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~16 .lut_mask = 16'hFFF4;
defparam \vga_ctrl_inst|ShiftLeft3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4_combout  = (\vga_ctrl_inst|ShiftLeft3~13_combout  & (\vga_ctrl_inst|ShiftLeft3~7_combout  & ((!\vga_ctrl_inst|ShiftLeft3~16_combout )))) # (!\vga_ctrl_inst|ShiftLeft3~13_combout  & 
// (\vga_ctrl_inst|ShiftLeft3~16_combout  & ((!\vga_ctrl_inst|ShiftLeft3~10_combout ) # (!\vga_ctrl_inst|ShiftLeft3~7_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~7_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~13_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4 .lut_mask = 16'h07A0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5_combout  = (\vga_ctrl_inst|ShiftLeft3~7_combout  & (\vga_ctrl_inst|ShiftLeft3~16_combout  $ (((!\vga_ctrl_inst|ShiftLeft3~13_combout  & \vga_ctrl_inst|ShiftLeft3~10_combout ))))) # 
// (!\vga_ctrl_inst|ShiftLeft3~7_combout  & ((\vga_ctrl_inst|ShiftLeft3~13_combout  & ((\vga_ctrl_inst|ShiftLeft3~10_combout ) # (!\vga_ctrl_inst|ShiftLeft3~16_combout ))) # (!\vga_ctrl_inst|ShiftLeft3~13_combout  & ((\vga_ctrl_inst|ShiftLeft3~16_combout 
// )))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~7_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~13_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5 .lut_mask = 16'hDB64;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6_combout  = \vga_ctrl_inst|ShiftLeft3~13_combout  $ (((\vga_ctrl_inst|ShiftLeft3~10_combout  & (\vga_ctrl_inst|ShiftLeft3~16_combout  & !\vga_ctrl_inst|ShiftLeft3~7_combout )) # 
// (!\vga_ctrl_inst|ShiftLeft3~10_combout  & ((\vga_ctrl_inst|ShiftLeft3~7_combout )))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~16_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~13_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6 .lut_mask = 16'hC378;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~20 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~20_combout  = (\zoom_level_inst|zoom_out_level [0] & (!\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|Add11~2_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\zoom_level_inst|zoom_out_level [1] & 
// ((\vga_ctrl_inst|Add11~0_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~20 .lut_mask = 16'h6420;
defparam \vga_ctrl_inst|ShiftLeft3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~33 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~33_combout  = (\vga_ctrl_inst|ShiftLeft3~20_combout ) # ((!\zoom_level_inst|zoom_out_level [0] & (!\zoom_level_inst|zoom_out_level [1] & \vga_ctrl_inst|Add11~4_combout )))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~4_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~33 .lut_mask = 16'hFF10;
defparam \vga_ctrl_inst|ShiftLeft3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~21 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~21_combout  = (!\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~0_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~2_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~21 .lut_mask = 16'h3210;
defparam \vga_ctrl_inst|ShiftLeft3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~34 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~34_combout  = (!\zoom_level_inst|zoom_out_level [1] & (!\zoom_level_inst|zoom_out_level [0] & \vga_ctrl_inst|Add11~0_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~34 .lut_mask = 16'h0300;
defparam \vga_ctrl_inst|ShiftLeft3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~18 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~18_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~0_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~2_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~2_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~18 .lut_mask = 16'hC840;
defparam \vga_ctrl_inst|ShiftLeft3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~17 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~17_combout  = (\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~4_combout  & !\zoom_level_inst|zoom_out_level [1]))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~4_combout ),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~17 .lut_mask = 16'h00A0;
defparam \vga_ctrl_inst|ShiftLeft3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~19 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~19_combout  = (\vga_ctrl_inst|ShiftLeft3~18_combout ) # ((\vga_ctrl_inst|ShiftLeft3~17_combout ) # ((!\vga_ctrl_inst|ShiftLeft3~4_combout  & \vga_ctrl_inst|Add11~6_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~18_combout ),
	.datac(\vga_ctrl_inst|Add11~6_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~17_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~19 .lut_mask = 16'hFFDC;
defparam \vga_ctrl_inst|ShiftLeft3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8_combout  = (\vga_ctrl_inst|ShiftLeft3~19_combout  & ((\vga_ctrl_inst|ShiftLeft3~33_combout ) # ((\vga_ctrl_inst|ShiftLeft3~21_combout  & \vga_ctrl_inst|ShiftLeft3~34_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~33_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~21_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~34_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8 .lut_mask = 16'hEA00;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7_combout  = \vga_ctrl_inst|ShiftLeft3~7_combout  $ (((\vga_ctrl_inst|ShiftLeft3~10_combout  & !\vga_ctrl_inst|ShiftLeft3~16_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~16_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7 .lut_mask = 16'hF30C;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout  = \vga_ctrl_inst|ShiftLeft3~10_combout  $ (\vga_ctrl_inst|ShiftLeft3~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout  = (\vga_ctrl_inst|ShiftLeft3~33_combout  & (\vga_ctrl_inst|ShiftLeft3~21_combout  & ((!\vga_ctrl_inst|ShiftLeft3~19_combout )))) # (!\vga_ctrl_inst|ShiftLeft3~33_combout  & 
// (\vga_ctrl_inst|ShiftLeft3~19_combout  & ((!\vga_ctrl_inst|ShiftLeft3~34_combout ) # (!\vga_ctrl_inst|ShiftLeft3~21_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~33_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~21_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~34_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10 .lut_mask = 16'h1588;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11_combout  = (\vga_ctrl_inst|ShiftLeft3~33_combout  & ((\vga_ctrl_inst|ShiftLeft3~21_combout  & ((\vga_ctrl_inst|ShiftLeft3~19_combout ))) # (!\vga_ctrl_inst|ShiftLeft3~21_combout  & 
// ((\vga_ctrl_inst|ShiftLeft3~34_combout ) # (!\vga_ctrl_inst|ShiftLeft3~19_combout ))))) # (!\vga_ctrl_inst|ShiftLeft3~33_combout  & (\vga_ctrl_inst|ShiftLeft3~19_combout  $ (((\vga_ctrl_inst|ShiftLeft3~21_combout  & \vga_ctrl_inst|ShiftLeft3~34_combout 
// )))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~33_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~21_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~34_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11 .lut_mask = 16'hBD62;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout  = \vga_ctrl_inst|ShiftLeft3~33_combout  $ (((\vga_ctrl_inst|ShiftLeft3~21_combout  & (!\vga_ctrl_inst|ShiftLeft3~34_combout )) # (!\vga_ctrl_inst|ShiftLeft3~21_combout  & 
// (\vga_ctrl_inst|ShiftLeft3~34_combout  & \vga_ctrl_inst|ShiftLeft3~19_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~33_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~21_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~34_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12 .lut_mask = 16'h96A6;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13_combout  = (\zoom_level_inst|zoom_out_level [0] & (((\vga_ctrl_inst|Add11~0_combout )))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~2_combout  $ (((!\vga_ctrl_inst|Add11~6_combout  & 
// \vga_ctrl_inst|Add11~0_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\vga_ctrl_inst|Add11~2_combout ),
	.datac(\vga_ctrl_inst|Add11~6_combout ),
	.datad(\vga_ctrl_inst|Add11~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13 .lut_mask = 16'hEB44;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14_combout  = (!\zoom_level_inst|zoom_out_level [1] & \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13_combout )

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~13_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14 .lut_mask = 16'h3300;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14_combout  & (\vga_ctrl_inst|ShiftLeft3~10_combout  $ (VCC))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14_combout  & 
// (\vga_ctrl_inst|ShiftLeft3~10_combout  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14_combout  & \vga_ctrl_inst|ShiftLeft3~10_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~14_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|ShiftLeft3~7_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & 
// VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|ShiftLeft3~7_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|ShiftLeft3~7_combout  & (!\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_ctrl_inst|ShiftLeft3~7_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~7_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11_combout  $ (\vga_ctrl_inst|ShiftLeft3~13_combout  $ (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 
// )))) # (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11_combout  & ((\vga_ctrl_inst|ShiftLeft3~13_combout ) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) 
// # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11_combout  & (\vga_ctrl_inst|ShiftLeft3~13_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~11_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout  & (!\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[1][5]~9_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8_combout  $ (\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7_combout  $ 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7_combout ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8_combout  & (\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~8_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~27 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~27_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~14_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~16_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add11~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~27 .lut_mask = 16'h8A80;
defparam \vga_ctrl_inst|ShiftLeft3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~28 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~28_combout  = (\zoom_level_inst|zoom_out_level [0] & (!\zoom_level_inst|zoom_out_level [1] & \vga_ctrl_inst|Add11~18_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_out_level [1]),
	.datad(\vga_ctrl_inst|Add11~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~28 .lut_mask = 16'h0C00;
defparam \vga_ctrl_inst|ShiftLeft3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~29 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~29_combout  = (\vga_ctrl_inst|ShiftLeft3~27_combout ) # ((\vga_ctrl_inst|ShiftLeft3~28_combout ) # ((!\vga_ctrl_inst|ShiftLeft3~4_combout  & \vga_ctrl_inst|Add11~20_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~27_combout ),
	.datac(\vga_ctrl_inst|Add11~20_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~28_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~29 .lut_mask = 16'hFFDC;
defparam \vga_ctrl_inst|ShiftLeft3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~30 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~30_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~12_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~14_combout )))) # 
// (!\zoom_level_inst|zoom_out_level [1] & (((\zoom_level_inst|zoom_out_level [0]))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\vga_ctrl_inst|Add11~14_combout ),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add11~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~30 .lut_mask = 16'hF858;
defparam \vga_ctrl_inst|ShiftLeft3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~31 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~31_combout  = (\zoom_level_inst|zoom_out_level [1] & (((\vga_ctrl_inst|ShiftLeft3~30_combout )))) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|ShiftLeft3~30_combout  & (\vga_ctrl_inst|Add11~16_combout )) # 
// (!\vga_ctrl_inst|ShiftLeft3~30_combout  & ((\vga_ctrl_inst|Add11~18_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\vga_ctrl_inst|Add11~16_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~30_combout ),
	.datad(\vga_ctrl_inst|Add11~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~31 .lut_mask = 16'hE5E0;
defparam \vga_ctrl_inst|ShiftLeft3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|ShiftLeft3~24_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # 
// (!\vga_ctrl_inst|ShiftLeft3~24_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|ShiftLeft3~24_combout  & \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vga_ctrl_inst|ShiftLeft3~24_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|ShiftLeft3~31_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_ctrl_inst|ShiftLeft3~31_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|ShiftLeft3~31_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|ShiftLeft3~31_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vga_ctrl_inst|ShiftLeft3~31_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) 
// # (!\vga_ctrl_inst|ShiftLeft3~31_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\vga_ctrl_inst|ShiftLeft3~29_combout  $ 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\vga_ctrl_inst|ShiftLeft3~29_combout ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\vga_ctrl_inst|ShiftLeft3~29_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) 
// # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[2][5]~17_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~1 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~1_combout  = (\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~18_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~20_combout )))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add10~18_combout ),
	.datad(\vga_ctrl_inst|Add10~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~1 .lut_mask = 16'hF5A0;
defparam \vga_ctrl_inst|ShiftLeft2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~2 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~2_combout  = (\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|ShiftLeft2~1_combout )) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|Add10~22_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft2~1_combout ),
	.datac(\vga_ctrl_inst|Add10~22_combout ),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~2 .lut_mask = 16'hCCF0;
defparam \vga_ctrl_inst|ShiftLeft2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~3 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~3_combout  = (!\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~20_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~22_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add10~20_combout ),
	.datad(\vga_ctrl_inst|Add10~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~3 .lut_mask = 16'h3120;
defparam \vga_ctrl_inst|ShiftLeft2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~4 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~4_combout  = (\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~16_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~18_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add10~16_combout ),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add10~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~4 .lut_mask = 16'hCFC0;
defparam \vga_ctrl_inst|ShiftLeft2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~5 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~5_combout  = (\vga_ctrl_inst|ShiftLeft2~3_combout ) # ((\zoom_level_inst|zoom_out_level [1] & \vga_ctrl_inst|ShiftLeft2~4_combout ))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftLeft2~3_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft2~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~5 .lut_mask = 16'hFAF0;
defparam \vga_ctrl_inst|ShiftLeft2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~6 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~6_combout  = (\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~14_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~16_combout )))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add10~14_combout ),
	.datad(\vga_ctrl_inst|Add10~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~6 .lut_mask = 16'hF5A0;
defparam \vga_ctrl_inst|ShiftLeft2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~7 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~7_combout  = (\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|ShiftLeft2~6_combout )) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|ShiftLeft2~1_combout )))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|ShiftLeft2~6_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft2~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~7 .lut_mask = 16'hF3C0;
defparam \vga_ctrl_inst|ShiftLeft2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~8 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~8_combout  = (\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~12_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~14_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add10~14_combout ),
	.datad(\vga_ctrl_inst|Add10~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~8 .lut_mask = 16'hFC30;
defparam \vga_ctrl_inst|ShiftLeft2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~9 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~9_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|ShiftLeft2~8_combout ))) # (!\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|ShiftLeft2~4_combout ))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftLeft2~4_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft2~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~9 .lut_mask = 16'hFA50;
defparam \vga_ctrl_inst|ShiftLeft2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~10 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~10_combout  = (\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~10_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~12_combout ))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add10~12_combout ),
	.datad(\vga_ctrl_inst|Add10~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~10 .lut_mask = 16'hFA50;
defparam \vga_ctrl_inst|ShiftLeft2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~11 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~11_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|ShiftLeft2~10_combout ))) # (!\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|ShiftLeft2~6_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|ShiftLeft2~6_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft2~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~11 .lut_mask = 16'hFC30;
defparam \vga_ctrl_inst|ShiftLeft2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~12 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~12_combout  = (\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~8_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~10_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add10~10_combout ),
	.datac(\vga_ctrl_inst|Add10~8_combout ),
	.datad(\zoom_level_inst|zoom_out_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~12 .lut_mask = 16'hF0CC;
defparam \vga_ctrl_inst|ShiftLeft2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~13 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~13_combout  = (\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|ShiftLeft2~12_combout )) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|ShiftLeft2~8_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft2~12_combout ),
	.datac(\zoom_level_inst|zoom_out_level [1]),
	.datad(\vga_ctrl_inst|ShiftLeft2~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~13 .lut_mask = 16'hCFC0;
defparam \vga_ctrl_inst|ShiftLeft2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~14 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~14_combout  = (\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~6_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~8_combout )))

	.dataa(\vga_ctrl_inst|Add10~6_combout ),
	.datab(gnd),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|Add10~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~14 .lut_mask = 16'hAFA0;
defparam \vga_ctrl_inst|ShiftLeft2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~15 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~15_combout  = (\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|ShiftLeft2~14_combout )) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|ShiftLeft2~10_combout )))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|ShiftLeft2~14_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft2~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~15 .lut_mask = 16'hF3C0;
defparam \vga_ctrl_inst|ShiftLeft2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout  = \vga_ctrl_inst|ShiftLeft3~19_combout  $ (((\vga_ctrl_inst|Add11~0_combout  & (!\zoom_level_inst|zoom_out_level [1] & !\zoom_level_inst|zoom_out_level [0]))))

	.dataa(\vga_ctrl_inst|Add11~0_combout ),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\zoom_level_inst|zoom_out_level [0]),
	.datad(\vga_ctrl_inst|ShiftLeft3~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18 .lut_mask = 16'hFD02;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~16 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~16_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~4_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~6_combout ))))

	.dataa(\vga_ctrl_inst|Add10~6_combout ),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\zoom_level_inst|zoom_out_level [1]),
	.datad(\vga_ctrl_inst|Add10~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~16 .lut_mask = 16'hE020;
defparam \vga_ctrl_inst|ShiftLeft2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~17 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~17_combout  = (\vga_ctrl_inst|ShiftLeft2~16_combout ) # ((!\zoom_level_inst|zoom_out_level [1] & \vga_ctrl_inst|ShiftLeft2~12_combout ))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftLeft2~16_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft2~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~17 .lut_mask = 16'hF5F0;
defparam \vga_ctrl_inst|ShiftLeft2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~18 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~18_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add10~2_combout )) # (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add10~4_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add10~2_combout ),
	.datad(\vga_ctrl_inst|Add10~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~18 .lut_mask = 16'hA280;
defparam \vga_ctrl_inst|ShiftLeft2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~19 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~19_combout  = (\vga_ctrl_inst|ShiftLeft2~18_combout ) # ((\vga_ctrl_inst|ShiftLeft2~14_combout  & !\zoom_level_inst|zoom_out_level [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftLeft2~14_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft2~18_combout ),
	.datad(\zoom_level_inst|zoom_out_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~19 .lut_mask = 16'hF0FC;
defparam \vga_ctrl_inst|ShiftLeft2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~21 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~21_combout  = (\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|Add10~0_combout )) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|Add10~4_combout )))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add10~0_combout ),
	.datad(\vga_ctrl_inst|Add10~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~21 .lut_mask = 16'hF3C0;
defparam \vga_ctrl_inst|ShiftLeft2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~20 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~20_combout  = (!\zoom_level_inst|zoom_out_level [0] & ((\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|Add10~2_combout )) # (!\zoom_level_inst|zoom_out_level [1] & ((\vga_ctrl_inst|Add10~6_combout )))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add10~2_combout ),
	.datad(\vga_ctrl_inst|Add10~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~20 .lut_mask = 16'h3120;
defparam \vga_ctrl_inst|ShiftLeft2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~22 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~22_combout  = (\vga_ctrl_inst|ShiftLeft2~20_combout ) # ((\zoom_level_inst|zoom_out_level [0] & \vga_ctrl_inst|ShiftLeft2~21_combout ))

	.dataa(\zoom_level_inst|zoom_out_level [0]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftLeft2~21_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft2~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~22 .lut_mask = 16'hFFA0;
defparam \vga_ctrl_inst|ShiftLeft2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft2~23 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft2~23_combout  = (\zoom_level_inst|zoom_out_level [0] & (!\zoom_level_inst|zoom_out_level [1] & (\vga_ctrl_inst|Add10~2_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (((\vga_ctrl_inst|ShiftLeft2~21_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\vga_ctrl_inst|Add10~2_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft2~21_combout ),
	.datad(\zoom_level_inst|zoom_out_level [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft2~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft2~23 .lut_mask = 16'h44F0;
defparam \vga_ctrl_inst|ShiftLeft2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add9~0 (
// Equation(s):
// \vga_ctrl_inst|Add9~0_combout  = (\vga_ctrl_inst|ShiftLeft3~34_combout  & (\vga_ctrl_inst|ShiftLeft2~23_combout  $ (VCC))) # (!\vga_ctrl_inst|ShiftLeft3~34_combout  & (\vga_ctrl_inst|ShiftLeft2~23_combout  & VCC))
// \vga_ctrl_inst|Add9~1  = CARRY((\vga_ctrl_inst|ShiftLeft3~34_combout  & \vga_ctrl_inst|ShiftLeft2~23_combout ))

	.dataa(\vga_ctrl_inst|ShiftLeft3~34_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft2~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add9~0_combout ),
	.cout(\vga_ctrl_inst|Add9~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add9~2 (
// Equation(s):
// \vga_ctrl_inst|Add9~2_combout  = (\vga_ctrl_inst|ShiftLeft3~21_combout  & ((\vga_ctrl_inst|ShiftLeft2~22_combout  & (\vga_ctrl_inst|Add9~1  & VCC)) # (!\vga_ctrl_inst|ShiftLeft2~22_combout  & (!\vga_ctrl_inst|Add9~1 )))) # 
// (!\vga_ctrl_inst|ShiftLeft3~21_combout  & ((\vga_ctrl_inst|ShiftLeft2~22_combout  & (!\vga_ctrl_inst|Add9~1 )) # (!\vga_ctrl_inst|ShiftLeft2~22_combout  & ((\vga_ctrl_inst|Add9~1 ) # (GND)))))
// \vga_ctrl_inst|Add9~3  = CARRY((\vga_ctrl_inst|ShiftLeft3~21_combout  & (!\vga_ctrl_inst|ShiftLeft2~22_combout  & !\vga_ctrl_inst|Add9~1 )) # (!\vga_ctrl_inst|ShiftLeft3~21_combout  & ((!\vga_ctrl_inst|Add9~1 ) # (!\vga_ctrl_inst|ShiftLeft2~22_combout 
// ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~21_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~1 ),
	.combout(\vga_ctrl_inst|Add9~2_combout ),
	.cout(\vga_ctrl_inst|Add9~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add9~4 (
// Equation(s):
// \vga_ctrl_inst|Add9~4_combout  = ((\vga_ctrl_inst|ShiftLeft2~19_combout  $ (\vga_ctrl_inst|ShiftLeft3~33_combout  $ (!\vga_ctrl_inst|Add9~3 )))) # (GND)
// \vga_ctrl_inst|Add9~5  = CARRY((\vga_ctrl_inst|ShiftLeft2~19_combout  & ((\vga_ctrl_inst|ShiftLeft3~33_combout ) # (!\vga_ctrl_inst|Add9~3 ))) # (!\vga_ctrl_inst|ShiftLeft2~19_combout  & (\vga_ctrl_inst|ShiftLeft3~33_combout  & !\vga_ctrl_inst|Add9~3 )))

	.dataa(\vga_ctrl_inst|ShiftLeft2~19_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~3 ),
	.combout(\vga_ctrl_inst|Add9~4_combout ),
	.cout(\vga_ctrl_inst|Add9~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add9~6 (
// Equation(s):
// \vga_ctrl_inst|Add9~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout  & ((\vga_ctrl_inst|ShiftLeft2~17_combout  & (\vga_ctrl_inst|Add9~5  & VCC)) # (!\vga_ctrl_inst|ShiftLeft2~17_combout  & (!\vga_ctrl_inst|Add9~5 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout  & ((\vga_ctrl_inst|ShiftLeft2~17_combout  & (!\vga_ctrl_inst|Add9~5 )) # (!\vga_ctrl_inst|ShiftLeft2~17_combout  & ((\vga_ctrl_inst|Add9~5 ) # (GND)))))
// \vga_ctrl_inst|Add9~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout  & (!\vga_ctrl_inst|ShiftLeft2~17_combout  & !\vga_ctrl_inst|Add9~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout  & ((!\vga_ctrl_inst|Add9~5 ) # 
// (!\vga_ctrl_inst|ShiftLeft2~17_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][5]~18_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft2~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~5 ),
	.combout(\vga_ctrl_inst|Add9~6_combout ),
	.cout(\vga_ctrl_inst|Add9~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add9~8 (
// Equation(s):
// \vga_ctrl_inst|Add9~8_combout  = ((\vga_ctrl_inst|ShiftLeft2~15_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|Add9~7 )))) # (GND)
// \vga_ctrl_inst|Add9~9  = CARRY((\vga_ctrl_inst|ShiftLeft2~15_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|Add9~7 ))) # (!\vga_ctrl_inst|ShiftLeft2~15_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|Add9~7 )))

	.dataa(\vga_ctrl_inst|ShiftLeft2~15_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~7 ),
	.combout(\vga_ctrl_inst|Add9~8_combout ),
	.cout(\vga_ctrl_inst|Add9~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add9~10 (
// Equation(s):
// \vga_ctrl_inst|Add9~10_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|ShiftLeft2~13_combout  & (\vga_ctrl_inst|Add9~9  & VCC)) # (!\vga_ctrl_inst|ShiftLeft2~13_combout  & 
// (!\vga_ctrl_inst|Add9~9 )))) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|ShiftLeft2~13_combout  & (!\vga_ctrl_inst|Add9~9 )) # (!\vga_ctrl_inst|ShiftLeft2~13_combout  & ((\vga_ctrl_inst|Add9~9 ) # 
// (GND)))))
// \vga_ctrl_inst|Add9~11  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|ShiftLeft2~13_combout  & !\vga_ctrl_inst|Add9~9 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vga_ctrl_inst|Add9~9 ) # (!\vga_ctrl_inst|ShiftLeft2~13_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft2~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~9 ),
	.combout(\vga_ctrl_inst|Add9~10_combout ),
	.cout(\vga_ctrl_inst|Add9~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~10 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add9~12 (
// Equation(s):
// \vga_ctrl_inst|Add9~12_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|ShiftLeft2~11_combout  $ (!\vga_ctrl_inst|Add9~11 )))) # (GND)
// \vga_ctrl_inst|Add9~13  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|ShiftLeft2~11_combout ) # (!\vga_ctrl_inst|Add9~11 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|ShiftLeft2~11_combout  & !\vga_ctrl_inst|Add9~11 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft2~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~11 ),
	.combout(\vga_ctrl_inst|Add9~12_combout ),
	.cout(\vga_ctrl_inst|Add9~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~12 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add9~14 (
// Equation(s):
// \vga_ctrl_inst|Add9~14_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|ShiftLeft2~9_combout  & (\vga_ctrl_inst|Add9~13  & VCC)) # (!\vga_ctrl_inst|ShiftLeft2~9_combout  & 
// (!\vga_ctrl_inst|Add9~13 )))) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|ShiftLeft2~9_combout  & (!\vga_ctrl_inst|Add9~13 )) # (!\vga_ctrl_inst|ShiftLeft2~9_combout  & ((\vga_ctrl_inst|Add9~13 ) # 
// (GND)))))
// \vga_ctrl_inst|Add9~15  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|ShiftLeft2~9_combout  & !\vga_ctrl_inst|Add9~13 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|Add9~13 ) # (!\vga_ctrl_inst|ShiftLeft2~9_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft2~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~13 ),
	.combout(\vga_ctrl_inst|Add9~14_combout ),
	.cout(\vga_ctrl_inst|Add9~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~14 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add9~16 (
// Equation(s):
// \vga_ctrl_inst|Add9~16_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|ShiftLeft2~7_combout  $ (!\vga_ctrl_inst|Add9~15 )))) # (GND)
// \vga_ctrl_inst|Add9~17  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & ((\vga_ctrl_inst|ShiftLeft2~7_combout ) # (!\vga_ctrl_inst|Add9~15 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\vga_ctrl_inst|ShiftLeft2~7_combout  & !\vga_ctrl_inst|Add9~15 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft2~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~15 ),
	.combout(\vga_ctrl_inst|Add9~16_combout ),
	.cout(\vga_ctrl_inst|Add9~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~16 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add9~18 (
// Equation(s):
// \vga_ctrl_inst|Add9~18_combout  = (\vga_ctrl_inst|ShiftLeft2~5_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|Add9~17  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add9~17 )))) # (!\vga_ctrl_inst|ShiftLeft2~5_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|Add9~17 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|Add9~17 ) # 
// (GND)))))
// \vga_ctrl_inst|Add9~19  = CARRY((\vga_ctrl_inst|ShiftLeft2~5_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|Add9~17 )) # (!\vga_ctrl_inst|ShiftLeft2~5_combout  & 
// ((!\vga_ctrl_inst|Add9~17 ) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft2~5_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~17 ),
	.combout(\vga_ctrl_inst|Add9~18_combout ),
	.cout(\vga_ctrl_inst|Add9~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~18 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add9~20 (
// Equation(s):
// \vga_ctrl_inst|Add9~20_combout  = ((\vga_ctrl_inst|ShiftLeft2~2_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|Add9~19 )))) # (GND)
// \vga_ctrl_inst|Add9~21  = CARRY((\vga_ctrl_inst|ShiftLeft2~2_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|Add9~19 ))) # (!\vga_ctrl_inst|ShiftLeft2~2_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|Add9~19 )))

	.dataa(\vga_ctrl_inst|ShiftLeft2~2_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~19 ),
	.combout(\vga_ctrl_inst|Add9~20_combout ),
	.cout(\vga_ctrl_inst|Add9~21 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~20 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|Add9~22 (
// Equation(s):
// \vga_ctrl_inst|Add9~22_combout  = (\vga_ctrl_inst|ShiftLeft2~0_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (\vga_ctrl_inst|Add9~21  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add9~21 )))) # (!\vga_ctrl_inst|ShiftLeft2~0_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add9~21 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add9~21 ) # 
// (GND)))))
// \vga_ctrl_inst|Add9~23  = CARRY((\vga_ctrl_inst|ShiftLeft2~0_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & !\vga_ctrl_inst|Add9~21 )) # (!\vga_ctrl_inst|ShiftLeft2~0_combout  & 
// ((!\vga_ctrl_inst|Add9~21 ) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft2~0_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add9~21 ),
	.combout(\vga_ctrl_inst|Add9~22_combout ),
	.cout(\vga_ctrl_inst|Add9~23 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~22 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb[4]~12 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb[4]~12_combout  = (!\vga_ctrl_inst|LessThan6~18_combout  & (\vga_ctrl_inst|LessThan7~18_combout  & (\vga_ctrl_inst|LessThan3~20_combout  & \vga_ctrl_inst|vga_rgb[4]~2_combout )))

	.dataa(\vga_ctrl_inst|LessThan6~18_combout ),
	.datab(\vga_ctrl_inst|LessThan7~18_combout ),
	.datac(\vga_ctrl_inst|LessThan3~20_combout ),
	.datad(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[4]~12 .lut_mask = 16'h4000;
defparam \vga_ctrl_inst|vga_rgb[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \vga_ctrl_inst|addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[13]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~22_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[13] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \vga_ctrl_inst|addr~41 (
// Equation(s):
// \vga_ctrl_inst|addr~41_combout  = (\zoom_level_inst|zoom_in_level [0] & ((\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|Add10~6_combout ))) # (!\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|Add10~2_combout ))))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(\vga_ctrl_inst|Add10~2_combout ),
	.datac(\zoom_level_inst|zoom_in_level [1]),
	.datad(\vga_ctrl_inst|Add10~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~41 .lut_mask = 16'hA808;
defparam \vga_ctrl_inst|addr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \vga_ctrl_inst|addr~40 (
// Equation(s):
// \vga_ctrl_inst|addr~40_combout  = (!\zoom_level_inst|zoom_in_level [0] & ((\zoom_level_inst|zoom_in_level [1] & ((\vga_ctrl_inst|Add10~4_combout ))) # (!\zoom_level_inst|zoom_in_level [1] & (\vga_ctrl_inst|Add10~0_combout ))))

	.dataa(\zoom_level_inst|zoom_in_level [0]),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\vga_ctrl_inst|Add10~0_combout ),
	.datad(\vga_ctrl_inst|Add10~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~40 .lut_mask = 16'h5410;
defparam \vga_ctrl_inst|addr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \vga_ctrl_inst|addr~47 (
// Equation(s):
// \vga_ctrl_inst|addr~47_combout  = (!\zoom_level_inst|zoom_out_level [1] & (!\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|addr~41_combout ) # (\vga_ctrl_inst|addr~40_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|addr~41_combout ),
	.datad(\vga_ctrl_inst|addr~40_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~47 .lut_mask = 16'h1110;
defparam \vga_ctrl_inst|addr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \vga_ctrl_inst|addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr~47_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr~42 (
// Equation(s):
// \vga_ctrl_inst|addr~42_combout  = (!\zoom_level_inst|zoom_in_level [1] & ((\zoom_level_inst|zoom_in_level [0] & (\vga_ctrl_inst|Add10~4_combout )) # (!\zoom_level_inst|zoom_in_level [0] & ((\vga_ctrl_inst|Add10~2_combout )))))

	.dataa(\vga_ctrl_inst|Add10~4_combout ),
	.datab(\vga_ctrl_inst|Add10~2_combout ),
	.datac(\zoom_level_inst|zoom_in_level [0]),
	.datad(\zoom_level_inst|zoom_in_level [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~42 .lut_mask = 16'h00AC;
defparam \vga_ctrl_inst|addr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \vga_ctrl_inst|addr~43 (
// Equation(s):
// \vga_ctrl_inst|addr~43_combout  = (!\vga_ctrl_inst|ShiftLeft3~4_combout  & ((\vga_ctrl_inst|addr~42_combout ) # ((\vga_ctrl_inst|addr~15_combout  & \zoom_level_inst|zoom_in_level [1]))))

	.dataa(\vga_ctrl_inst|addr~15_combout ),
	.datab(\zoom_level_inst|zoom_in_level [1]),
	.datac(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.datad(\vga_ctrl_inst|addr~42_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~43 .lut_mask = 16'h0F08;
defparam \vga_ctrl_inst|addr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \vga_ctrl_inst|addr~44 (
// Equation(s):
// \vga_ctrl_inst|addr~44_combout  = (\vga_ctrl_inst|addr~43_combout ) # ((!\zoom_level_inst|zoom_out_level [1] & (\zoom_level_inst|zoom_out_level [0] & \vga_ctrl_inst|Add10~0_combout )))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add10~0_combout ),
	.datad(\vga_ctrl_inst|addr~43_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr~44 .lut_mask = 16'hFF40;
defparam \vga_ctrl_inst|addr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \vga_ctrl_inst|addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr~44_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|addr[2]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[2]~feeder_combout  = \vga_ctrl_inst|addr[2]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \vga_ctrl_inst|addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[2]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~0_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr[3]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[3]~feeder_combout  = \vga_ctrl_inst|addr[3]~18_combout 

	.dataa(\vga_ctrl_inst|addr[3]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[3]~feeder .lut_mask = 16'hAAAA;
defparam \vga_ctrl_inst|addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \vga_ctrl_inst|addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[3]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~2_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|addr[4]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[4]~feeder_combout  = \vga_ctrl_inst|addr[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[4]~20_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \vga_ctrl_inst|addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[4]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~4_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|addr[5]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[5]~feeder_combout  = \vga_ctrl_inst|addr[5]~22_combout 

	.dataa(gnd),
	.datab(\vga_ctrl_inst|addr[5]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[5]~feeder .lut_mask = 16'hCCCC;
defparam \vga_ctrl_inst|addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \vga_ctrl_inst|addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[5]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~6_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|addr[6]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[6]~feeder_combout  = \vga_ctrl_inst|addr[6]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[6]~24_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[6]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \vga_ctrl_inst|addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[6]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~8_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|addr[7]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[7]~feeder_combout  = \vga_ctrl_inst|addr[7]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[7]~26_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[7]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \vga_ctrl_inst|addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[7]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~10_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|addr[8]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[8]~feeder_combout  = \vga_ctrl_inst|addr[8]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[8]~28_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[8]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \vga_ctrl_inst|addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[8]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~12_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr[9]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[9]~feeder_combout  = \vga_ctrl_inst|addr[9]~30_combout 

	.dataa(\vga_ctrl_inst|addr[9]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[9]~feeder .lut_mask = 16'hAAAA;
defparam \vga_ctrl_inst|addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \vga_ctrl_inst|addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[9]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~14_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|addr[10]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[10]~feeder_combout  = \vga_ctrl_inst|addr[10]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr[10]~32_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[10]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \vga_ctrl_inst|addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[10]~feeder_combout ),
	.asdata(\vga_ctrl_inst|Add9~16_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[10] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEDDDDDDDEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDDDCCCCCCCCCCCCCCCDDDEEFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDCCCCCCCCCCCCCCCCCCCCCCCCDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCCCCCCCCCCCCCCC88884444444448888CCCCCCCCCCCCCDDEFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCCCCCC844400000000000000000004488CCCCCCCCCCDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCCCCC844000000000000000000000000000488CCCCCCCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCCC840000000000000000000000000000000000048CCCCCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCCCCCCCC8400000000000000000000000000000000000000048CCCCCCDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCC80000000000000000000000000000000000000000000048CCCCCCDEFFFFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFEDCCCCCC840000000000000000000000000000000000000000000000048CCCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCCCC8400000000000000000000000000000000000000000000000000048CCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCCCC840000000000000000011111111111111111100000000000000000048CCCCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCCC840000000000000000011000000000000000000110000000000000000004CCCCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCC84000000000000000000000000000000000000000010000000000000000004CCCCCEFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \vga_ctrl_inst|addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[11]~34_combout ),
	.asdata(\vga_ctrl_inst|Add9~18_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[11] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \vga_ctrl_inst|addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[12]~36_combout ),
	.asdata(\vga_ctrl_inst|Add9~20_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[12] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hF4000002000004000000FFFFFF80000020000040000017FFFFF0000002000000000000FFFFFE00000010000080000007FFFF80000000FFFFF00000005FFFFC00000000000000000003FFFF000000000000000000001FFFF0000000000000000000017FFF000000000000000000000FFFC000000000000000000000BFFE0000000000000000000007FF80000000000000000000005FFC0000000000000000000003FF40000000000000000000002FF00000FF000000000FF00000FF800070070000000E00E0001FE8001D81BC000001D81980007E00065FFA6000006DFFA60007F000D7FFEB00000D7FFEB000FD0019FFFF8800011FFFF8800BC002BFFFFC4000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h23FFFFCC003E0067FFFFE200067FFFFE6007E004FFFFFF3000CFFFFFF2007E00BFFFFFFD000BFFFFFFD007A019FFFFFF9801DFFFFFF9801801FFFFFFFE8017FFFFFFE8018013FFBFFFC0013FFBBFFC801800FFF9CFFF000FFF98FFF801802FFE7E7FF402FFF7E7FF401C02FFE6E7FF4027FCDEFFF403C027FC423FE4027FC007FE403C027FC003FE4027FE003FE403C02FFC003FF4027FC007FF403C02FFE007FF4027FE007FF403C02FFE007FF402FFF007FF403800BFF80FFD402FFF80FFC0018013FFFFFFC8003FFBBFFC8018015FFFFFFA8017FFFFFFA8018009FFFFFF98019FFFFFF9801800AFFFFFF5000AFFFFFF5007E0057FFFFFB0004FFFFFEA007E;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h006FFFFFE600067FFFFC6007E0021FFFF9600021FFFF86007C001AFFFF4FFE23AFFFF5C003D003D3FFC9FFFFDD3FFEB800BF007E43C27FFFFEE41C27000FE003F8C31FFFFFFF9C31FC007E003FF90FFFFFFFFF98FFC007F803FFFFFFFFFFFFFFFFFC01FF003FFFFFFFFFFFFFFFFFC00FF403FFFFFFFFFFFFFFFFFC02FFC03FFFFFFFFFFFFFFFFFC03FFA01FFFFFFFFFFFFFFFFF801FFE01FFFFFFFFFFFFFFFFF807FFD019FFFFFFFFFFFFFFFD80BFFF00E3F0FFFFFF0FFFF8700FFFE8090100000300300309017FFF80C200000000000004300FFFFC06060000000000020603FFFF807001FC0000007C00C05FFFFC01800000000000001807FFFFF0100000000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000380FFFFFF80D0002000004000B01FFFFFF4062010000000804602FFFFFFA030000000000000C05FFFFFFC01800000000000180BFFFFFFE80C000000000003017FFFFFFF00200000000000402FFFFFFFFA0180000000001805FFFFFFFFD006006000000200BFFFFFFFFF8018001FE001801FFFFFFFFFFC00E00FFF007007FFFFFFFFFFD000C3FFF03800BFFFFFFFFFFF400380001E003FFFFFFFFFFFFB0003FFFC0005FFFFFFFFFFFFE800000000017FFFFFFFFFFFFFB000000000DFFFFFFFFFFFFFFE4000000027FFFFFFFFFFFFFFFCE0000033FFFFFFFFFFFFFFFFF9C00039FFFFFFFFFFFFFFFFFFFC1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(gnd),
	.datac(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hAFA0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \pulse_cnt_inst|pulse_cnt~2 (
// Equation(s):
// \pulse_cnt_inst|pulse_cnt~2_combout  = (!\pulse_cnt_inst|pulse_cnt [0] & !\pulse_cnt_inst|pulse_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pulse_cnt_inst|pulse_cnt [0]),
	.datad(\pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\pulse_cnt_inst|pulse_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt~2 .lut_mask = 16'h000F;
defparam \pulse_cnt_inst|pulse_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \key_filter_inst1|cnt[0]~34 (
// Equation(s):
// \key_filter_inst1|cnt[0]~34_combout  = \key_filter_inst1|cnt [0] $ (VCC)
// \key_filter_inst1|cnt[0]~35  = CARRY(\key_filter_inst1|cnt [0])

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key_filter_inst1|cnt[0]~34_combout ),
	.cout(\key_filter_inst1|cnt[0]~35 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[0]~34 .lut_mask = 16'h33CC;
defparam \key_filter_inst1|cnt[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \key_switch~input (
	.i(key_switch),
	.ibar(gnd),
	.o(\key_switch~input_o ));
// synopsys translate_off
defparam \key_switch~input .bus_hold = "false";
defparam \key_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N0
cycloneive_lcell_comb \key_filter_inst1|LessThan0~0 (
// Equation(s):
// \key_filter_inst1|LessThan0~0_combout  = (\key_filter_inst1|cnt [18] & (\key_filter_inst1|cnt [15] & (\key_filter_inst1|cnt [16] & \key_filter_inst1|cnt [17])))

	.dataa(\key_filter_inst1|cnt [18]),
	.datab(\key_filter_inst1|cnt [15]),
	.datac(\key_filter_inst1|cnt [16]),
	.datad(\key_filter_inst1|cnt [17]),
	.cin(gnd),
	.combout(\key_filter_inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|LessThan0~0 .lut_mask = 16'h8000;
defparam \key_filter_inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N28
cycloneive_lcell_comb \key_filter_inst1|cnt[1]~33 (
// Equation(s):
// \key_filter_inst1|cnt[1]~33_combout  = (!\key_filter_inst1|cnt [12] & (!\key_filter_inst1|cnt [11] & (!\key_filter_inst1|cnt [10] & !\key_filter_inst1|cnt [9])))

	.dataa(\key_filter_inst1|cnt [12]),
	.datab(\key_filter_inst1|cnt [11]),
	.datac(\key_filter_inst1|cnt [10]),
	.datad(\key_filter_inst1|cnt [9]),
	.cin(gnd),
	.combout(\key_filter_inst1|cnt[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|cnt[1]~33 .lut_mask = 16'h0001;
defparam \key_filter_inst1|cnt[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneive_lcell_comb \key_filter_inst1|LessThan0~1 (
// Equation(s):
// \key_filter_inst1|LessThan0~1_combout  = (((!\key_filter_inst1|cnt [1]) # (!\key_filter_inst1|cnt [2])) # (!\key_filter_inst1|cnt [3])) # (!\key_filter_inst1|cnt [0])

	.dataa(\key_filter_inst1|cnt [0]),
	.datab(\key_filter_inst1|cnt [3]),
	.datac(\key_filter_inst1|cnt [2]),
	.datad(\key_filter_inst1|cnt [1]),
	.cin(gnd),
	.combout(\key_filter_inst1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \key_filter_inst1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N20
cycloneive_lcell_comb \key_filter_inst1|LessThan0~2 (
// Equation(s):
// \key_filter_inst1|LessThan0~2_combout  = (!\key_filter_inst1|cnt [5] & ((\key_filter_inst1|LessThan0~1_combout ) # (!\key_filter_inst1|cnt [4])))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [5]),
	.datac(\key_filter_inst1|cnt [4]),
	.datad(\key_filter_inst1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\key_filter_inst1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|LessThan0~2 .lut_mask = 16'h3303;
defparam \key_filter_inst1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
cycloneive_lcell_comb \key_filter_inst1|cnt[1]~32 (
// Equation(s):
// \key_filter_inst1|cnt[1]~32_combout  = (!\key_filter_inst1|cnt [7] & !\key_filter_inst1|cnt [6])

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [7]),
	.datac(\key_filter_inst1|cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\key_filter_inst1|cnt[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|cnt[1]~32 .lut_mask = 16'h0303;
defparam \key_filter_inst1|cnt[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N30
cycloneive_lcell_comb \key_filter_inst1|key_out~2 (
// Equation(s):
// \key_filter_inst1|key_out~2_combout  = ((\key_filter_inst1|state~q  & ((\key_filter_inst1|cnt [5]))) # (!\key_filter_inst1|state~q  & (!\key_filter_inst1|LessThan0~2_combout ))) # (!\key_filter_inst1|cnt[1]~32_combout )

	.dataa(\key_filter_inst1|state~q ),
	.datab(\key_filter_inst1|LessThan0~2_combout ),
	.datac(\key_filter_inst1|cnt [5]),
	.datad(\key_filter_inst1|cnt[1]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst1|key_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|key_out~2 .lut_mask = 16'hB1FF;
defparam \key_filter_inst1|key_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
cycloneive_lcell_comb \key_filter_inst1|key_out~3 (
// Equation(s):
// \key_filter_inst1|key_out~3_combout  = (\key_filter_inst1|cnt [13] & (((\key_filter_inst1|key_out~2_combout  & \key_filter_inst1|cnt [8])) # (!\key_filter_inst1|cnt[1]~33_combout )))

	.dataa(\key_filter_inst1|cnt [13]),
	.datab(\key_filter_inst1|cnt[1]~33_combout ),
	.datac(\key_filter_inst1|key_out~2_combout ),
	.datad(\key_filter_inst1|cnt [8]),
	.cin(gnd),
	.combout(\key_filter_inst1|key_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|key_out~3 .lut_mask = 16'hA222;
defparam \key_filter_inst1|key_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N16
cycloneive_lcell_comb \key_filter_inst1|state~4 (
// Equation(s):
// \key_filter_inst1|state~4_combout  = (\key_filter_inst1|LessThan0~0_combout  & ((\key_filter_inst1|key_out~3_combout ) # (\key_filter_inst1|cnt [14])))

	.dataa(gnd),
	.datab(\key_filter_inst1|LessThan0~0_combout ),
	.datac(\key_filter_inst1|key_out~3_combout ),
	.datad(\key_filter_inst1|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst1|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|state~4 .lut_mask = 16'hCCC0;
defparam \key_filter_inst1|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
cycloneive_lcell_comb \key_filter_inst1|state~5 (
// Equation(s):
// \key_filter_inst1|state~5_combout  = (\key_filter_inst1|state~4_combout  & (!\key_switch~input_o )) # (!\key_filter_inst1|state~4_combout  & ((\key_filter_inst1|state~3_combout  & ((\key_filter_inst1|state~q ))) # (!\key_filter_inst1|state~3_combout  & 
// (!\key_switch~input_o ))))

	.dataa(\key_switch~input_o ),
	.datab(\key_filter_inst1|state~4_combout ),
	.datac(\key_filter_inst1|state~q ),
	.datad(\key_filter_inst1|state~3_combout ),
	.cin(gnd),
	.combout(\key_filter_inst1|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|state~5 .lut_mask = 16'h7455;
defparam \key_filter_inst1|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N11
dffeas \key_filter_inst1|state (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|state~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|state .is_wysiwyg = "true";
defparam \key_filter_inst1|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N12
cycloneive_lcell_comb \key_filter_inst1|cnt[1]~74 (
// Equation(s):
// \key_filter_inst1|cnt[1]~74_combout  = (\key_switch~input_o  $ (\key_filter_inst1|state~q )) # (!\key_filter_inst1|state~3_combout )

	.dataa(\key_filter_inst1|state~3_combout ),
	.datab(gnd),
	.datac(\key_switch~input_o ),
	.datad(\key_filter_inst1|state~q ),
	.cin(gnd),
	.combout(\key_filter_inst1|cnt[1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|cnt[1]~74 .lut_mask = 16'h5FF5;
defparam \key_filter_inst1|cnt[1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N22
cycloneive_lcell_comb \key_filter_inst1|cnt[1]~75 (
// Equation(s):
// \key_filter_inst1|cnt[1]~75_combout  = ((\key_switch~input_o  & ((\key_filter_inst1|cnt [5]))) # (!\key_switch~input_o  & (!\key_filter_inst1|LessThan0~2_combout ))) # (!\key_filter_inst1|cnt[1]~32_combout )

	.dataa(\key_switch~input_o ),
	.datab(\key_filter_inst1|LessThan0~2_combout ),
	.datac(\key_filter_inst1|cnt [5]),
	.datad(\key_filter_inst1|cnt[1]~32_combout ),
	.cin(gnd),
	.combout(\key_filter_inst1|cnt[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|cnt[1]~75 .lut_mask = 16'hB1FF;
defparam \key_filter_inst1|cnt[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
cycloneive_lcell_comb \key_filter_inst1|cnt[1]~76 (
// Equation(s):
// \key_filter_inst1|cnt[1]~76_combout  = (\key_filter_inst1|cnt [13] & (((\key_filter_inst1|cnt[1]~75_combout  & \key_filter_inst1|cnt [8])) # (!\key_filter_inst1|cnt[1]~33_combout )))

	.dataa(\key_filter_inst1|cnt [13]),
	.datab(\key_filter_inst1|cnt[1]~33_combout ),
	.datac(\key_filter_inst1|cnt[1]~75_combout ),
	.datad(\key_filter_inst1|cnt [8]),
	.cin(gnd),
	.combout(\key_filter_inst1|cnt[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|cnt[1]~76 .lut_mask = 16'hA222;
defparam \key_filter_inst1|cnt[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N6
cycloneive_lcell_comb \key_filter_inst1|cnt[1]~77 (
// Equation(s):
// \key_filter_inst1|cnt[1]~77_combout  = (\key_filter_inst1|cnt[1]~74_combout ) # ((\key_filter_inst1|LessThan0~0_combout  & ((\key_filter_inst1|cnt[1]~76_combout ) # (\key_filter_inst1|cnt [14]))))

	.dataa(\key_filter_inst1|cnt[1]~74_combout ),
	.datab(\key_filter_inst1|LessThan0~0_combout ),
	.datac(\key_filter_inst1|cnt[1]~76_combout ),
	.datad(\key_filter_inst1|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst1|cnt[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|cnt[1]~77 .lut_mask = 16'hEEEA;
defparam \key_filter_inst1|cnt[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N1
dffeas \key_filter_inst1|cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[0]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[0] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N2
cycloneive_lcell_comb \key_filter_inst1|cnt[1]~36 (
// Equation(s):
// \key_filter_inst1|cnt[1]~36_combout  = (\key_filter_inst1|cnt [1] & (!\key_filter_inst1|cnt[0]~35 )) # (!\key_filter_inst1|cnt [1] & ((\key_filter_inst1|cnt[0]~35 ) # (GND)))
// \key_filter_inst1|cnt[1]~37  = CARRY((!\key_filter_inst1|cnt[0]~35 ) # (!\key_filter_inst1|cnt [1]))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[0]~35 ),
	.combout(\key_filter_inst1|cnt[1]~36_combout ),
	.cout(\key_filter_inst1|cnt[1]~37 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[1]~36 .lut_mask = 16'h3C3F;
defparam \key_filter_inst1|cnt[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N3
dffeas \key_filter_inst1|cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[1]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[1] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N4
cycloneive_lcell_comb \key_filter_inst1|cnt[2]~38 (
// Equation(s):
// \key_filter_inst1|cnt[2]~38_combout  = (\key_filter_inst1|cnt [2] & (\key_filter_inst1|cnt[1]~37  $ (GND))) # (!\key_filter_inst1|cnt [2] & (!\key_filter_inst1|cnt[1]~37  & VCC))
// \key_filter_inst1|cnt[2]~39  = CARRY((\key_filter_inst1|cnt [2] & !\key_filter_inst1|cnt[1]~37 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[1]~37 ),
	.combout(\key_filter_inst1|cnt[2]~38_combout ),
	.cout(\key_filter_inst1|cnt[2]~39 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[2]~38 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N5
dffeas \key_filter_inst1|cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[2]~38_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[2] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N6
cycloneive_lcell_comb \key_filter_inst1|cnt[3]~40 (
// Equation(s):
// \key_filter_inst1|cnt[3]~40_combout  = (\key_filter_inst1|cnt [3] & (!\key_filter_inst1|cnt[2]~39 )) # (!\key_filter_inst1|cnt [3] & ((\key_filter_inst1|cnt[2]~39 ) # (GND)))
// \key_filter_inst1|cnt[3]~41  = CARRY((!\key_filter_inst1|cnt[2]~39 ) # (!\key_filter_inst1|cnt [3]))

	.dataa(\key_filter_inst1|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[2]~39 ),
	.combout(\key_filter_inst1|cnt[3]~40_combout ),
	.cout(\key_filter_inst1|cnt[3]~41 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[3]~40 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N7
dffeas \key_filter_inst1|cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[3]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[3] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N8
cycloneive_lcell_comb \key_filter_inst1|cnt[4]~42 (
// Equation(s):
// \key_filter_inst1|cnt[4]~42_combout  = (\key_filter_inst1|cnt [4] & (\key_filter_inst1|cnt[3]~41  $ (GND))) # (!\key_filter_inst1|cnt [4] & (!\key_filter_inst1|cnt[3]~41  & VCC))
// \key_filter_inst1|cnt[4]~43  = CARRY((\key_filter_inst1|cnt [4] & !\key_filter_inst1|cnt[3]~41 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[3]~41 ),
	.combout(\key_filter_inst1|cnt[4]~42_combout ),
	.cout(\key_filter_inst1|cnt[4]~43 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[4]~42 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N9
dffeas \key_filter_inst1|cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[4]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[4] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N10
cycloneive_lcell_comb \key_filter_inst1|cnt[5]~44 (
// Equation(s):
// \key_filter_inst1|cnt[5]~44_combout  = (\key_filter_inst1|cnt [5] & (!\key_filter_inst1|cnt[4]~43 )) # (!\key_filter_inst1|cnt [5] & ((\key_filter_inst1|cnt[4]~43 ) # (GND)))
// \key_filter_inst1|cnt[5]~45  = CARRY((!\key_filter_inst1|cnt[4]~43 ) # (!\key_filter_inst1|cnt [5]))

	.dataa(\key_filter_inst1|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[4]~43 ),
	.combout(\key_filter_inst1|cnt[5]~44_combout ),
	.cout(\key_filter_inst1|cnt[5]~45 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[5]~44 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N11
dffeas \key_filter_inst1|cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[5]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[5] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N12
cycloneive_lcell_comb \key_filter_inst1|cnt[6]~46 (
// Equation(s):
// \key_filter_inst1|cnt[6]~46_combout  = (\key_filter_inst1|cnt [6] & (\key_filter_inst1|cnt[5]~45  $ (GND))) # (!\key_filter_inst1|cnt [6] & (!\key_filter_inst1|cnt[5]~45  & VCC))
// \key_filter_inst1|cnt[6]~47  = CARRY((\key_filter_inst1|cnt [6] & !\key_filter_inst1|cnt[5]~45 ))

	.dataa(\key_filter_inst1|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[5]~45 ),
	.combout(\key_filter_inst1|cnt[6]~46_combout ),
	.cout(\key_filter_inst1|cnt[6]~47 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[6]~46 .lut_mask = 16'hA50A;
defparam \key_filter_inst1|cnt[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N13
dffeas \key_filter_inst1|cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[6]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[6] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N14
cycloneive_lcell_comb \key_filter_inst1|cnt[7]~48 (
// Equation(s):
// \key_filter_inst1|cnt[7]~48_combout  = (\key_filter_inst1|cnt [7] & (!\key_filter_inst1|cnt[6]~47 )) # (!\key_filter_inst1|cnt [7] & ((\key_filter_inst1|cnt[6]~47 ) # (GND)))
// \key_filter_inst1|cnt[7]~49  = CARRY((!\key_filter_inst1|cnt[6]~47 ) # (!\key_filter_inst1|cnt [7]))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[6]~47 ),
	.combout(\key_filter_inst1|cnt[7]~48_combout ),
	.cout(\key_filter_inst1|cnt[7]~49 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[7]~48 .lut_mask = 16'h3C3F;
defparam \key_filter_inst1|cnt[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N15
dffeas \key_filter_inst1|cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[7]~48_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[7] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N16
cycloneive_lcell_comb \key_filter_inst1|cnt[8]~50 (
// Equation(s):
// \key_filter_inst1|cnt[8]~50_combout  = (\key_filter_inst1|cnt [8] & (\key_filter_inst1|cnt[7]~49  $ (GND))) # (!\key_filter_inst1|cnt [8] & (!\key_filter_inst1|cnt[7]~49  & VCC))
// \key_filter_inst1|cnt[8]~51  = CARRY((\key_filter_inst1|cnt [8] & !\key_filter_inst1|cnt[7]~49 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[7]~49 ),
	.combout(\key_filter_inst1|cnt[8]~50_combout ),
	.cout(\key_filter_inst1|cnt[8]~51 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[8]~50 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N17
dffeas \key_filter_inst1|cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[8]~50_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[8] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N18
cycloneive_lcell_comb \key_filter_inst1|cnt[9]~52 (
// Equation(s):
// \key_filter_inst1|cnt[9]~52_combout  = (\key_filter_inst1|cnt [9] & (!\key_filter_inst1|cnt[8]~51 )) # (!\key_filter_inst1|cnt [9] & ((\key_filter_inst1|cnt[8]~51 ) # (GND)))
// \key_filter_inst1|cnt[9]~53  = CARRY((!\key_filter_inst1|cnt[8]~51 ) # (!\key_filter_inst1|cnt [9]))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[8]~51 ),
	.combout(\key_filter_inst1|cnt[9]~52_combout ),
	.cout(\key_filter_inst1|cnt[9]~53 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[9]~52 .lut_mask = 16'h3C3F;
defparam \key_filter_inst1|cnt[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N19
dffeas \key_filter_inst1|cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[9]~52_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[9] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N20
cycloneive_lcell_comb \key_filter_inst1|cnt[10]~54 (
// Equation(s):
// \key_filter_inst1|cnt[10]~54_combout  = (\key_filter_inst1|cnt [10] & (\key_filter_inst1|cnt[9]~53  $ (GND))) # (!\key_filter_inst1|cnt [10] & (!\key_filter_inst1|cnt[9]~53  & VCC))
// \key_filter_inst1|cnt[10]~55  = CARRY((\key_filter_inst1|cnt [10] & !\key_filter_inst1|cnt[9]~53 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[9]~53 ),
	.combout(\key_filter_inst1|cnt[10]~54_combout ),
	.cout(\key_filter_inst1|cnt[10]~55 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[10]~54 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N21
dffeas \key_filter_inst1|cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[10]~54_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[10] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N22
cycloneive_lcell_comb \key_filter_inst1|cnt[11]~56 (
// Equation(s):
// \key_filter_inst1|cnt[11]~56_combout  = (\key_filter_inst1|cnt [11] & (!\key_filter_inst1|cnt[10]~55 )) # (!\key_filter_inst1|cnt [11] & ((\key_filter_inst1|cnt[10]~55 ) # (GND)))
// \key_filter_inst1|cnt[11]~57  = CARRY((!\key_filter_inst1|cnt[10]~55 ) # (!\key_filter_inst1|cnt [11]))

	.dataa(\key_filter_inst1|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[10]~55 ),
	.combout(\key_filter_inst1|cnt[11]~56_combout ),
	.cout(\key_filter_inst1|cnt[11]~57 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[11]~56 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N23
dffeas \key_filter_inst1|cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[11]~56_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[11] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N24
cycloneive_lcell_comb \key_filter_inst1|cnt[12]~58 (
// Equation(s):
// \key_filter_inst1|cnt[12]~58_combout  = (\key_filter_inst1|cnt [12] & (\key_filter_inst1|cnt[11]~57  $ (GND))) # (!\key_filter_inst1|cnt [12] & (!\key_filter_inst1|cnt[11]~57  & VCC))
// \key_filter_inst1|cnt[12]~59  = CARRY((\key_filter_inst1|cnt [12] & !\key_filter_inst1|cnt[11]~57 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[11]~57 ),
	.combout(\key_filter_inst1|cnt[12]~58_combout ),
	.cout(\key_filter_inst1|cnt[12]~59 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[12]~58 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N25
dffeas \key_filter_inst1|cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[12]~58_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[12] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneive_lcell_comb \key_filter_inst1|cnt[13]~60 (
// Equation(s):
// \key_filter_inst1|cnt[13]~60_combout  = (\key_filter_inst1|cnt [13] & (!\key_filter_inst1|cnt[12]~59 )) # (!\key_filter_inst1|cnt [13] & ((\key_filter_inst1|cnt[12]~59 ) # (GND)))
// \key_filter_inst1|cnt[13]~61  = CARRY((!\key_filter_inst1|cnt[12]~59 ) # (!\key_filter_inst1|cnt [13]))

	.dataa(\key_filter_inst1|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[12]~59 ),
	.combout(\key_filter_inst1|cnt[13]~60_combout ),
	.cout(\key_filter_inst1|cnt[13]~61 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[13]~60 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N27
dffeas \key_filter_inst1|cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[13]~60_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[13] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N28
cycloneive_lcell_comb \key_filter_inst1|cnt[14]~62 (
// Equation(s):
// \key_filter_inst1|cnt[14]~62_combout  = (\key_filter_inst1|cnt [14] & (\key_filter_inst1|cnt[13]~61  $ (GND))) # (!\key_filter_inst1|cnt [14] & (!\key_filter_inst1|cnt[13]~61  & VCC))
// \key_filter_inst1|cnt[14]~63  = CARRY((\key_filter_inst1|cnt [14] & !\key_filter_inst1|cnt[13]~61 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[13]~61 ),
	.combout(\key_filter_inst1|cnt[14]~62_combout ),
	.cout(\key_filter_inst1|cnt[14]~63 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[14]~62 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N29
dffeas \key_filter_inst1|cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[14]~62_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[14] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N30
cycloneive_lcell_comb \key_filter_inst1|cnt[15]~64 (
// Equation(s):
// \key_filter_inst1|cnt[15]~64_combout  = (\key_filter_inst1|cnt [15] & (!\key_filter_inst1|cnt[14]~63 )) # (!\key_filter_inst1|cnt [15] & ((\key_filter_inst1|cnt[14]~63 ) # (GND)))
// \key_filter_inst1|cnt[15]~65  = CARRY((!\key_filter_inst1|cnt[14]~63 ) # (!\key_filter_inst1|cnt [15]))

	.dataa(\key_filter_inst1|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[14]~63 ),
	.combout(\key_filter_inst1|cnt[15]~64_combout ),
	.cout(\key_filter_inst1|cnt[15]~65 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[15]~64 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y8_N31
dffeas \key_filter_inst1|cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[15]~64_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[15] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_lcell_comb \key_filter_inst1|cnt[16]~66 (
// Equation(s):
// \key_filter_inst1|cnt[16]~66_combout  = (\key_filter_inst1|cnt [16] & (\key_filter_inst1|cnt[15]~65  $ (GND))) # (!\key_filter_inst1|cnt [16] & (!\key_filter_inst1|cnt[15]~65  & VCC))
// \key_filter_inst1|cnt[16]~67  = CARRY((\key_filter_inst1|cnt [16] & !\key_filter_inst1|cnt[15]~65 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[15]~65 ),
	.combout(\key_filter_inst1|cnt[16]~66_combout ),
	.cout(\key_filter_inst1|cnt[16]~67 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[16]~66 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N1
dffeas \key_filter_inst1|cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[16]~66_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[16] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N2
cycloneive_lcell_comb \key_filter_inst1|cnt[17]~68 (
// Equation(s):
// \key_filter_inst1|cnt[17]~68_combout  = (\key_filter_inst1|cnt [17] & (!\key_filter_inst1|cnt[16]~67 )) # (!\key_filter_inst1|cnt [17] & ((\key_filter_inst1|cnt[16]~67 ) # (GND)))
// \key_filter_inst1|cnt[17]~69  = CARRY((!\key_filter_inst1|cnt[16]~67 ) # (!\key_filter_inst1|cnt [17]))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[16]~67 ),
	.combout(\key_filter_inst1|cnt[17]~68_combout ),
	.cout(\key_filter_inst1|cnt[17]~69 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[17]~68 .lut_mask = 16'h3C3F;
defparam \key_filter_inst1|cnt[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N3
dffeas \key_filter_inst1|cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[17]~68_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[17] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneive_lcell_comb \key_filter_inst1|cnt[18]~70 (
// Equation(s):
// \key_filter_inst1|cnt[18]~70_combout  = (\key_filter_inst1|cnt [18] & (\key_filter_inst1|cnt[17]~69  $ (GND))) # (!\key_filter_inst1|cnt [18] & (!\key_filter_inst1|cnt[17]~69  & VCC))
// \key_filter_inst1|cnt[18]~71  = CARRY((\key_filter_inst1|cnt [18] & !\key_filter_inst1|cnt[17]~69 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[17]~69 ),
	.combout(\key_filter_inst1|cnt[18]~70_combout ),
	.cout(\key_filter_inst1|cnt[18]~71 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[18]~70 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N5
dffeas \key_filter_inst1|cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[18]~70_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[18] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneive_lcell_comb \key_filter_inst1|cnt[19]~72 (
// Equation(s):
// \key_filter_inst1|cnt[19]~72_combout  = (\key_filter_inst1|cnt [19] & (!\key_filter_inst1|cnt[18]~71 )) # (!\key_filter_inst1|cnt [19] & ((\key_filter_inst1|cnt[18]~71 ) # (GND)))
// \key_filter_inst1|cnt[19]~73  = CARRY((!\key_filter_inst1|cnt[18]~71 ) # (!\key_filter_inst1|cnt [19]))

	.dataa(\key_filter_inst1|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[18]~71 ),
	.combout(\key_filter_inst1|cnt[19]~72_combout ),
	.cout(\key_filter_inst1|cnt[19]~73 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[19]~72 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N7
dffeas \key_filter_inst1|cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[19]~72_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[19] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneive_lcell_comb \key_filter_inst1|cnt[20]~78 (
// Equation(s):
// \key_filter_inst1|cnt[20]~78_combout  = (\key_filter_inst1|cnt [20] & (\key_filter_inst1|cnt[19]~73  $ (GND))) # (!\key_filter_inst1|cnt [20] & (!\key_filter_inst1|cnt[19]~73  & VCC))
// \key_filter_inst1|cnt[20]~79  = CARRY((\key_filter_inst1|cnt [20] & !\key_filter_inst1|cnt[19]~73 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[19]~73 ),
	.combout(\key_filter_inst1|cnt[20]~78_combout ),
	.cout(\key_filter_inst1|cnt[20]~79 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[20]~78 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[20]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N9
dffeas \key_filter_inst1|cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[20]~78_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[20] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneive_lcell_comb \key_filter_inst1|cnt[21]~80 (
// Equation(s):
// \key_filter_inst1|cnt[21]~80_combout  = (\key_filter_inst1|cnt [21] & (!\key_filter_inst1|cnt[20]~79 )) # (!\key_filter_inst1|cnt [21] & ((\key_filter_inst1|cnt[20]~79 ) # (GND)))
// \key_filter_inst1|cnt[21]~81  = CARRY((!\key_filter_inst1|cnt[20]~79 ) # (!\key_filter_inst1|cnt [21]))

	.dataa(\key_filter_inst1|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[20]~79 ),
	.combout(\key_filter_inst1|cnt[21]~80_combout ),
	.cout(\key_filter_inst1|cnt[21]~81 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[21]~80 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[21]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N11
dffeas \key_filter_inst1|cnt[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[21]~80_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[21] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneive_lcell_comb \key_filter_inst1|cnt[22]~82 (
// Equation(s):
// \key_filter_inst1|cnt[22]~82_combout  = (\key_filter_inst1|cnt [22] & (\key_filter_inst1|cnt[21]~81  $ (GND))) # (!\key_filter_inst1|cnt [22] & (!\key_filter_inst1|cnt[21]~81  & VCC))
// \key_filter_inst1|cnt[22]~83  = CARRY((\key_filter_inst1|cnt [22] & !\key_filter_inst1|cnt[21]~81 ))

	.dataa(\key_filter_inst1|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[21]~81 ),
	.combout(\key_filter_inst1|cnt[22]~82_combout ),
	.cout(\key_filter_inst1|cnt[22]~83 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[22]~82 .lut_mask = 16'hA50A;
defparam \key_filter_inst1|cnt[22]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N13
dffeas \key_filter_inst1|cnt[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[22]~82_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[22] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N14
cycloneive_lcell_comb \key_filter_inst1|cnt[23]~84 (
// Equation(s):
// \key_filter_inst1|cnt[23]~84_combout  = (\key_filter_inst1|cnt [23] & (!\key_filter_inst1|cnt[22]~83 )) # (!\key_filter_inst1|cnt [23] & ((\key_filter_inst1|cnt[22]~83 ) # (GND)))
// \key_filter_inst1|cnt[23]~85  = CARRY((!\key_filter_inst1|cnt[22]~83 ) # (!\key_filter_inst1|cnt [23]))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[22]~83 ),
	.combout(\key_filter_inst1|cnt[23]~84_combout ),
	.cout(\key_filter_inst1|cnt[23]~85 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[23]~84 .lut_mask = 16'h3C3F;
defparam \key_filter_inst1|cnt[23]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N15
dffeas \key_filter_inst1|cnt[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[23]~84_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[23] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneive_lcell_comb \key_filter_inst1|cnt[24]~86 (
// Equation(s):
// \key_filter_inst1|cnt[24]~86_combout  = (\key_filter_inst1|cnt [24] & (\key_filter_inst1|cnt[23]~85  $ (GND))) # (!\key_filter_inst1|cnt [24] & (!\key_filter_inst1|cnt[23]~85  & VCC))
// \key_filter_inst1|cnt[24]~87  = CARRY((\key_filter_inst1|cnt [24] & !\key_filter_inst1|cnt[23]~85 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[23]~85 ),
	.combout(\key_filter_inst1|cnt[24]~86_combout ),
	.cout(\key_filter_inst1|cnt[24]~87 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[24]~86 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[24]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N17
dffeas \key_filter_inst1|cnt[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[24]~86_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[24] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneive_lcell_comb \key_filter_inst1|cnt[25]~88 (
// Equation(s):
// \key_filter_inst1|cnt[25]~88_combout  = (\key_filter_inst1|cnt [25] & (!\key_filter_inst1|cnt[24]~87 )) # (!\key_filter_inst1|cnt [25] & ((\key_filter_inst1|cnt[24]~87 ) # (GND)))
// \key_filter_inst1|cnt[25]~89  = CARRY((!\key_filter_inst1|cnt[24]~87 ) # (!\key_filter_inst1|cnt [25]))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[24]~87 ),
	.combout(\key_filter_inst1|cnt[25]~88_combout ),
	.cout(\key_filter_inst1|cnt[25]~89 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[25]~88 .lut_mask = 16'h3C3F;
defparam \key_filter_inst1|cnt[25]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N19
dffeas \key_filter_inst1|cnt[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[25]~88_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[25] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneive_lcell_comb \key_filter_inst1|cnt[26]~90 (
// Equation(s):
// \key_filter_inst1|cnt[26]~90_combout  = (\key_filter_inst1|cnt [26] & (\key_filter_inst1|cnt[25]~89  $ (GND))) # (!\key_filter_inst1|cnt [26] & (!\key_filter_inst1|cnt[25]~89  & VCC))
// \key_filter_inst1|cnt[26]~91  = CARRY((\key_filter_inst1|cnt [26] & !\key_filter_inst1|cnt[25]~89 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[25]~89 ),
	.combout(\key_filter_inst1|cnt[26]~90_combout ),
	.cout(\key_filter_inst1|cnt[26]~91 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[26]~90 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[26]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N21
dffeas \key_filter_inst1|cnt[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[26]~90_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[26] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneive_lcell_comb \key_filter_inst1|cnt[27]~92 (
// Equation(s):
// \key_filter_inst1|cnt[27]~92_combout  = (\key_filter_inst1|cnt [27] & (!\key_filter_inst1|cnt[26]~91 )) # (!\key_filter_inst1|cnt [27] & ((\key_filter_inst1|cnt[26]~91 ) # (GND)))
// \key_filter_inst1|cnt[27]~93  = CARRY((!\key_filter_inst1|cnt[26]~91 ) # (!\key_filter_inst1|cnt [27]))

	.dataa(\key_filter_inst1|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[26]~91 ),
	.combout(\key_filter_inst1|cnt[27]~92_combout ),
	.cout(\key_filter_inst1|cnt[27]~93 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[27]~92 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[27]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N23
dffeas \key_filter_inst1|cnt[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[27]~92_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[27] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneive_lcell_comb \key_filter_inst1|cnt[28]~94 (
// Equation(s):
// \key_filter_inst1|cnt[28]~94_combout  = (\key_filter_inst1|cnt [28] & (\key_filter_inst1|cnt[27]~93  $ (GND))) # (!\key_filter_inst1|cnt [28] & (!\key_filter_inst1|cnt[27]~93  & VCC))
// \key_filter_inst1|cnt[28]~95  = CARRY((\key_filter_inst1|cnt [28] & !\key_filter_inst1|cnt[27]~93 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[27]~93 ),
	.combout(\key_filter_inst1|cnt[28]~94_combout ),
	.cout(\key_filter_inst1|cnt[28]~95 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[28]~94 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[28]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N25
dffeas \key_filter_inst1|cnt[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[28]~94_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[28] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneive_lcell_comb \key_filter_inst1|cnt[29]~96 (
// Equation(s):
// \key_filter_inst1|cnt[29]~96_combout  = (\key_filter_inst1|cnt [29] & (!\key_filter_inst1|cnt[28]~95 )) # (!\key_filter_inst1|cnt [29] & ((\key_filter_inst1|cnt[28]~95 ) # (GND)))
// \key_filter_inst1|cnt[29]~97  = CARRY((!\key_filter_inst1|cnt[28]~95 ) # (!\key_filter_inst1|cnt [29]))

	.dataa(\key_filter_inst1|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[28]~95 ),
	.combout(\key_filter_inst1|cnt[29]~96_combout ),
	.cout(\key_filter_inst1|cnt[29]~97 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[29]~96 .lut_mask = 16'h5A5F;
defparam \key_filter_inst1|cnt[29]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N27
dffeas \key_filter_inst1|cnt[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[29]~96_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[29] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
cycloneive_lcell_comb \key_filter_inst1|cnt[30]~98 (
// Equation(s):
// \key_filter_inst1|cnt[30]~98_combout  = (\key_filter_inst1|cnt [30] & (\key_filter_inst1|cnt[29]~97  $ (GND))) # (!\key_filter_inst1|cnt [30] & (!\key_filter_inst1|cnt[29]~97  & VCC))
// \key_filter_inst1|cnt[30]~99  = CARRY((\key_filter_inst1|cnt [30] & !\key_filter_inst1|cnt[29]~97 ))

	.dataa(gnd),
	.datab(\key_filter_inst1|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key_filter_inst1|cnt[29]~97 ),
	.combout(\key_filter_inst1|cnt[30]~98_combout ),
	.cout(\key_filter_inst1|cnt[30]~99 ));
// synopsys translate_off
defparam \key_filter_inst1|cnt[30]~98 .lut_mask = 16'hC30C;
defparam \key_filter_inst1|cnt[30]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N29
dffeas \key_filter_inst1|cnt[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[30]~98_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[30] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N12
cycloneive_lcell_comb \key_filter_inst1|state~2 (
// Equation(s):
// \key_filter_inst1|state~2_combout  = (!\key_filter_inst1|cnt [28] & (!\key_filter_inst1|cnt [30] & (!\key_filter_inst1|cnt [29] & !\key_filter_inst1|cnt [27])))

	.dataa(\key_filter_inst1|cnt [28]),
	.datab(\key_filter_inst1|cnt [30]),
	.datac(\key_filter_inst1|cnt [29]),
	.datad(\key_filter_inst1|cnt [27]),
	.cin(gnd),
	.combout(\key_filter_inst1|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|state~2 .lut_mask = 16'h0001;
defparam \key_filter_inst1|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N18
cycloneive_lcell_comb \key_filter_inst1|state~1 (
// Equation(s):
// \key_filter_inst1|state~1_combout  = (!\key_filter_inst1|cnt [26] & (!\key_filter_inst1|cnt [25] & (!\key_filter_inst1|cnt [23] & !\key_filter_inst1|cnt [24])))

	.dataa(\key_filter_inst1|cnt [26]),
	.datab(\key_filter_inst1|cnt [25]),
	.datac(\key_filter_inst1|cnt [23]),
	.datad(\key_filter_inst1|cnt [24]),
	.cin(gnd),
	.combout(\key_filter_inst1|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|state~1 .lut_mask = 16'h0001;
defparam \key_filter_inst1|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneive_lcell_comb \key_filter_inst1|cnt[31]~100 (
// Equation(s):
// \key_filter_inst1|cnt[31]~100_combout  = \key_filter_inst1|cnt [31] $ (\key_filter_inst1|cnt[30]~99 )

	.dataa(\key_filter_inst1|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\key_filter_inst1|cnt[30]~99 ),
	.combout(\key_filter_inst1|cnt[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|cnt[31]~100 .lut_mask = 16'h5A5A;
defparam \key_filter_inst1|cnt[31]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y7_N31
dffeas \key_filter_inst1|cnt[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|cnt[31]~100_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\key_filter_inst1|cnt[1]~77_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|cnt[31] .is_wysiwyg = "true";
defparam \key_filter_inst1|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N28
cycloneive_lcell_comb \key_filter_inst1|state~0 (
// Equation(s):
// \key_filter_inst1|state~0_combout  = (!\key_filter_inst1|cnt [22] & (!\key_filter_inst1|cnt [21] & (!\key_filter_inst1|cnt [20] & !\key_filter_inst1|cnt [19])))

	.dataa(\key_filter_inst1|cnt [22]),
	.datab(\key_filter_inst1|cnt [21]),
	.datac(\key_filter_inst1|cnt [20]),
	.datad(\key_filter_inst1|cnt [19]),
	.cin(gnd),
	.combout(\key_filter_inst1|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|state~0 .lut_mask = 16'h0001;
defparam \key_filter_inst1|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N10
cycloneive_lcell_comb \key_filter_inst1|state~3 (
// Equation(s):
// \key_filter_inst1|state~3_combout  = (\key_filter_inst1|state~2_combout  & (\key_filter_inst1|state~1_combout  & (!\key_filter_inst1|cnt [31] & \key_filter_inst1|state~0_combout )))

	.dataa(\key_filter_inst1|state~2_combout ),
	.datab(\key_filter_inst1|state~1_combout ),
	.datac(\key_filter_inst1|cnt [31]),
	.datad(\key_filter_inst1|state~0_combout ),
	.cin(gnd),
	.combout(\key_filter_inst1|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|state~3 .lut_mask = 16'h0800;
defparam \key_filter_inst1|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N2
cycloneive_lcell_comb \key_filter_inst1|key_out~0 (
// Equation(s):
// \key_filter_inst1|key_out~0_combout  = (\key_filter_inst1|LessThan0~0_combout  & ((\key_filter_inst1|key_out~3_combout ) # (\key_filter_inst1|cnt [14])))

	.dataa(gnd),
	.datab(\key_filter_inst1|LessThan0~0_combout ),
	.datac(\key_filter_inst1|key_out~3_combout ),
	.datad(\key_filter_inst1|cnt [14]),
	.cin(gnd),
	.combout(\key_filter_inst1|key_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|key_out~0 .lut_mask = 16'hCCC0;
defparam \key_filter_inst1|key_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneive_lcell_comb \key_filter_inst1|key_out~1 (
// Equation(s):
// \key_filter_inst1|key_out~1_combout  = (\key_filter_inst1|state~3_combout  & ((\key_switch~input_o  $ (\key_filter_inst1|state~q )) # (!\key_filter_inst1|key_out~0_combout ))) # (!\key_filter_inst1|state~3_combout  & ((\key_switch~input_o  $ 
// (\key_filter_inst1|state~q ))))

	.dataa(\key_filter_inst1|state~3_combout ),
	.datab(\key_filter_inst1|key_out~0_combout ),
	.datac(\key_switch~input_o ),
	.datad(\key_filter_inst1|state~q ),
	.cin(gnd),
	.combout(\key_filter_inst1|key_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_filter_inst1|key_out~1 .lut_mask = 16'h2FF2;
defparam \key_filter_inst1|key_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N25
dffeas \key_filter_inst1|key_out (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\key_filter_inst1|key_out~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_filter_inst1|key_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_filter_inst1|key_out .is_wysiwyg = "true";
defparam \key_filter_inst1|key_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \pulse_cnt_inst|counter[0]~0 (
// Equation(s):
// \pulse_cnt_inst|counter[0]~0_combout  = !\pulse_cnt_inst|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pulse_cnt_inst|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pulse_cnt_inst|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pulse_cnt_inst|counter[0]~0 .lut_mask = 16'h0F0F;
defparam \pulse_cnt_inst|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \pulse_cnt_inst|counter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\pulse_cnt_inst|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\key_filter_inst1|key_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pulse_cnt_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_inst|counter[0] .is_wysiwyg = "true";
defparam \pulse_cnt_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \pulse_cnt_inst|pulse_cnt[1]~1 (
// Equation(s):
// \pulse_cnt_inst|pulse_cnt[1]~1_combout  = (!\key_filter_inst1|key_out~q  & \pulse_cnt_inst|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\key_filter_inst1|key_out~q ),
	.datad(\pulse_cnt_inst|counter [0]),
	.cin(gnd),
	.combout(\pulse_cnt_inst|pulse_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt[1]~1 .lut_mask = 16'h0F00;
defparam \pulse_cnt_inst|pulse_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \pulse_cnt_inst|pulse_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\pulse_cnt_inst|pulse_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pulse_cnt_inst|pulse_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pulse_cnt_inst|pulse_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt[0] .is_wysiwyg = "true";
defparam \pulse_cnt_inst|pulse_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \pulse_cnt_inst|pulse_cnt~0 (
// Equation(s):
// \pulse_cnt_inst|pulse_cnt~0_combout  = (!\pulse_cnt_inst|pulse_cnt [1] & \pulse_cnt_inst|pulse_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pulse_cnt_inst|pulse_cnt [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\pulse_cnt_inst|pulse_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt~0 .lut_mask = 16'h0F00;
defparam \pulse_cnt_inst|pulse_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \pulse_cnt_inst|pulse_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\pulse_cnt_inst|pulse_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pulse_cnt_inst|pulse_cnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pulse_cnt_inst|pulse_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pulse_cnt_inst|pulse_cnt[1] .is_wysiwyg = "true";
defparam \pulse_cnt_inst|pulse_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \img_select_inst|q[1]~50 (
// Equation(s):
// \img_select_inst|q[1]~50_combout  = \pulse_cnt_inst|pulse_cnt [1] $ (\pulse_cnt_inst|pulse_cnt [0])

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pulse_cnt_inst|pulse_cnt [0]),
	.cin(gnd),
	.combout(\img_select_inst|q[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[1]~50 .lut_mask = 16'h55AA;
defparam \img_select_inst|q[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12_combout  = \vga_ctrl_inst|ShiftRight2~42_combout  $ (((\vga_ctrl_inst|ShiftRight2~33_combout  & !\vga_ctrl_inst|Add11~20_combout )))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|ShiftRight2~33_combout ),
	.datac(\vga_ctrl_inst|Add11~20_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~42_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12 .lut_mask = 16'hF30C;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = \vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12_combout  $ (\vga_ctrl_inst|Add11~20_combout )

	.dataa(\vga_ctrl_inst|Mult1|mult_core|romout[2][6]~12_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add11~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h5A5A;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11_combout  = (\vga_ctrl_inst|ShiftRight2~23_combout  & ((\vga_ctrl_inst|ShiftRight2~21_combout ) # ((\vga_ctrl_inst|ShiftRight2~17_combout  & \vga_ctrl_inst|ShiftRight2~19_combout ))))

	.dataa(\vga_ctrl_inst|ShiftRight2~21_combout ),
	.datab(\vga_ctrl_inst|ShiftRight2~17_combout ),
	.datac(\vga_ctrl_inst|ShiftRight2~23_combout ),
	.datad(\vga_ctrl_inst|ShiftRight2~19_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11 .lut_mask = 16'hE0A0;
defparam \vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult1|mult_core|romout[1][10]~11_combout ),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  
// $ (!\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cin(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~45 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~45_combout  = \vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  $ (\vga_ctrl_inst|addr[13]~39  $ (!\vga_ctrl_inst|Add10~22_combout ))

	.dataa(\vga_ctrl_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add10~22_combout ),
	.cin(\vga_ctrl_inst|addr[13]~39 ),
	.combout(\vga_ctrl_inst|addr[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~45 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|addr[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~26 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~26_combout  = (\vga_ctrl_inst|ShiftLeft3~25_combout ) # ((!\zoom_level_inst|zoom_out_level [1] & \vga_ctrl_inst|Add11~20_combout ))

	.dataa(gnd),
	.datab(\zoom_level_inst|zoom_out_level [1]),
	.datac(\vga_ctrl_inst|Add11~20_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~25_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~26 .lut_mask = 16'hFF30;
defparam \vga_ctrl_inst|ShiftLeft3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16_combout  = \vga_ctrl_inst|ShiftLeft3~31_combout  $ (((\vga_ctrl_inst|ShiftLeft3~24_combout  & !\vga_ctrl_inst|ShiftLeft3~26_combout )))

	.dataa(\vga_ctrl_inst|ShiftLeft3~24_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|ShiftLeft3~26_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~31_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16 .lut_mask = 16'hF50A;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|ShiftLeft3~32 (
// Equation(s):
// \vga_ctrl_inst|ShiftLeft3~32_combout  = (\zoom_level_inst|zoom_out_level [1] & ((\zoom_level_inst|zoom_out_level [0] & ((\vga_ctrl_inst|Add11~18_combout ))) # (!\zoom_level_inst|zoom_out_level [0] & (\vga_ctrl_inst|Add11~20_combout )))) # 
// (!\zoom_level_inst|zoom_out_level [1] & (((\vga_ctrl_inst|Add11~20_combout ))))

	.dataa(\zoom_level_inst|zoom_out_level [1]),
	.datab(\zoom_level_inst|zoom_out_level [0]),
	.datac(\vga_ctrl_inst|Add11~20_combout ),
	.datad(\vga_ctrl_inst|Add11~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|ShiftLeft3~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|ShiftLeft3~32 .lut_mask = 16'hF870;
defparam \vga_ctrl_inst|ShiftLeft3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16_combout  $ (\vga_ctrl_inst|ShiftLeft3~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~16_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~32_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15_combout  = (\vga_ctrl_inst|ShiftLeft3~16_combout  & ((\vga_ctrl_inst|ShiftLeft3~13_combout ) # ((\vga_ctrl_inst|ShiftLeft3~7_combout  & \vga_ctrl_inst|ShiftLeft3~10_combout ))))

	.dataa(\vga_ctrl_inst|ShiftLeft3~7_combout ),
	.datab(\vga_ctrl_inst|ShiftLeft3~16_combout ),
	.datac(\vga_ctrl_inst|ShiftLeft3~13_combout ),
	.datad(\vga_ctrl_inst|ShiftLeft3~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15 .lut_mask = 16'hC8C0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~15_combout ),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  
// $ (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h3CC3;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|Add9~24 (
// Equation(s):
// \vga_ctrl_inst|Add9~24_combout  = \vga_ctrl_inst|Add10~22_combout  $ (\vga_ctrl_inst|Add9~23  $ (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add10~22_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(\vga_ctrl_inst|Add9~23 ),
	.combout(\vga_ctrl_inst|Add9~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add9~24 .lut_mask = 16'h3CC3;
defparam \vga_ctrl_inst|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \vga_ctrl_inst|addr[14] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[14]~45_combout ),
	.asdata(\vga_ctrl_inst|Add9~24_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vga_ctrl_inst|ShiftLeft3~4_combout ),
	.ena(\vga_ctrl_inst|vga_rgb[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = (\vga_ctrl_inst|addr [14] & !\vga_ctrl_inst|addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [14]),
	.datad(\vga_ctrl_inst|addr [13]),
	.cin(gnd),
	.combout(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.cout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 16'h00F0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \img_select_inst|q[1]~48 (
// Equation(s):
// \img_select_inst|q[1]~48_combout  = (\rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\pulse_cnt_inst|pulse_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\img_select_inst|q[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[1]~48 .lut_mask = 16'hFFF0;
defparam \img_select_inst|q[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFC0000001F80000005FFFFFFFF8000001C038000002FFFFFFFF000000600060000017FFFFFFE00000180001800000BFFFFFFC00000300000C000007FFFFFFA000004000002000003FFFFFFC000008000001000000FFFFFF80000100000008000007FFFFE0000030000000C00000FFFFFF00000201FFF806000003FFFFC00000407801E02000005FFFFE00000418000182000001FFFF8000004600000E2000002FFFFC000003C000003C000001FFFF000000100000000000001FFFF8000000000000000000007FFE000001C0000000F000000FFFE00003FFF00000FFF80000BFFF0000600180001020400007FFC0001CFFCE00063FE300007FFE00033FFE2000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h8FFF880005FFE00067FFF98013FFFEC0001FFC0004FFFFC8027FFFF20001FF8000DFFFFEC06FFFFF20003FF80013F9DFE604FCEFF90003FF80013981EF205EC0F7D8002FFC001744007A09A5007C8002FFC00161E007A0D4F003C8000FFC003E3C003A1A07800A8000FFC00281E00061F0F00038001FFC002C08130E1E0604818001FFC002C007F0418000FE38001FFC0028007FC318003FF38001FFC000800FFE208007FF38001FFC001C03FFC20800FFFA8001FFC001C03FFC20801FFFA8001FFC001407FFCA0600FFF90000FFC001007FFE60501FFF10000FFC000A07FFCC0200FFE60000FF8000407FFD80380FFE20002FF8000701FFB00100FFCC0002FF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h8000381FE2000C0FF180003FF80001C0B44000601C300003FFE0000600180003800600001FFE0000380300001C01C00001FFC000007F8000001FE000007FFD0000000000000070000007FFF0005E000000000007F0003FFE00081C000000000180800BFFF000803000000000600800FFFF8008018000000008000007FFF000700400000001007001FFFFC001E020000000603C001FFFF8000381000000040C0002FFFFE0000C080000008180001FFFFD00003000000010600007FFFFF00001800000010C0000BFFFFE80000C0000001180000FFFFFF0000020000000A00001FFFFFF8000000000000000002FFFFFFE000000000000000001FFFFFFF000000000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000007FFFFFFF80000000000000000FFFFFFFF40000000000000001FFFFFFFFA0000000000000003FFFFFFFFD0000000000000007FFFFFFFFF8000000000000017FFFFFFFFFA00000000000002FFFFFFFFFFD0000000000000BFFFFFFFFFFF80000000000017FFFFFFFFFFFB000000000005FFFFFFFFFFFFEC00000000013FFFFFFFFFFFFF9000000000DFFFFFFFFFFFFFFE6000000037FFFFFFFFFFFFFFFCF0000073FFFFFFFFFFFFFFFFFCE00071FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \img_select_inst|q[1]~49 (
// Equation(s):
// \img_select_inst|q[1]~49_combout  = (\pulse_cnt_inst|pulse_cnt [1]) # ((\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & !\rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a [1]))

	.dataa(gnd),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\img_select_inst|q[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[1]~49 .lut_mask = 16'hFF0C;
defparam \img_select_inst|q[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = (!\vga_ctrl_inst|addr [14] & \vga_ctrl_inst|addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [14]),
	.datad(\vga_ctrl_inst|addr [13]),
	.cin(gnd),
	.combout(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.cout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 16'h0F00;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE1FFFFFFFFFFFFFFFFFFFB00000CFFFFFFFFFFFFFFFFFD80000019FFFFFFFFFFFFFFFE800000000BFFFFFFFFFFFFFFA0000000002FFFFFFFFFFFFFE80000000000BFFFFFFFFFFFFA000000000002FFFFFFFFFFFE8000000000000BFFFFFFFFFFD00000000000005FFFFFFFFFF400000000000001FFFFFFFFFE800000000000000FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = (!\vga_ctrl_inst|addr [14] & !\vga_ctrl_inst|addr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [14]),
	.datad(\vga_ctrl_inst|addr [13]),
	.cin(gnd),
	.combout(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.cout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 16'h000F;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFC0000000000000005FFFFFFFF80000000000000002FFFFFFFF000000000000000017FFFFFFE00000000000000000BFFFFFFD000000000000000007FFFFFFA00000001F800000003FFFFFFC00000007FE00000000FFFFFF80000003000C00000017FFFFE0000000C00030000000FFFFFF000000100000C0000003FFFFC00000060000060000005FFFFC000000C0000030000001FFFF800000180000018000002FFFF400000100000008000001FFFF0000002003FC004000001FFFF800000603801C060000007FFE00000040E000702000000FFFF0000004300000C20000003FFF0000000600000600010007FFC003F0010000000C01FC007FFE003FE0000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00007FC005FFE007FF00000000001FFF001FFC00FFF80000000001FFF801FF801FFFC0000000003FFFE03FF801FFFE0000000003FFFE03FF80FFFFE0000000007FFFE02FFC0FFFFE0000000007FFFF02FFC0FFFFC000000000FFFFF00FFC0FFFFC0000000003FFFE00FFC0FFFF80000000003FFFC00FFC07FFF80000000001FFFC01FF403FFF80000002001FFFC01FF403FFFC007000F003FFF801FF401FF9C01880108038FF801FF4003E0C030402040707C001FFC001E07BC040203FC072001FFC000601F8040000F8060000FFC000300000C0100000C0000FFC0001000008018000080000FF8000080001000C000100002FF80000C00020006000300002FF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h800003000C0003000C00003FFC0000080180000C03000003FFE000003FC000003FC000001FFE0000007000000000000001FFC0000000000000000000007FFD0000000000000000000007FFF0000000000000000000003FFE00000000000000000E000BFFE0003C0000000000062000FFFF8004600000000000C10007FFF00041E000000000702001FFFFC00403FC0000001C06001FFFF80020001000007C00C002FFFFE00180018000040010001FFFFC00060008000080060007FFFFF000300100000000C0003FFFFE80007FE0000073E0000FFFFFF00001F0000001F00001FFFFFF8000000000000000002FFFFFFE000000000000000001FFFFFFF000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000007FFFFFFF80000000000000000FFFFFFFF400000000000000017FFFFFFFA0000000000000003FFFFFFFFD0000000000000007FFFFFFFFF8000000000000017FFFFFFFFFA00000000000002FFFFFFFFFFD0000000000000BFFFFFFFFFFF00000000000017FFFFFFFFFFFB000000000005FFFFFFFFFFFFEC00000000017FFFFFFFFFFFFF90000000005FFFFFFFFFFFFFFF6000000037FFFFFFFFFFFFFFFCF0000073FFFFFFFFFFFFFFFFFCF00079FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \img_select_inst|Mux7~0 (
// Equation(s):
// \img_select_inst|Mux7~0_combout  = (\img_select_inst|q[1]~48_combout  & (\img_select_inst|q[1]~49_combout )) # (!\img_select_inst|q[1]~48_combout  & ((\img_select_inst|q[1]~49_combout  & 
// (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (!\img_select_inst|q[1]~49_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\img_select_inst|q[1]~48_combout ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux7~0 .lut_mask = 16'hD9C8;
defparam \img_select_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \img_select_inst|Mux7~1 (
// Equation(s):
// \img_select_inst|Mux7~1_combout  = (\img_select_inst|q[1]~48_combout  & ((\img_select_inst|Mux7~0_combout  & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (!\img_select_inst|Mux7~0_combout  & 
// (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\img_select_inst|q[1]~48_combout  & (((\img_select_inst|Mux7~0_combout ))))

	.dataa(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\img_select_inst|q[1]~48_combout ),
	.datac(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\img_select_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux7~1 .lut_mask = 16'hF388;
defparam \img_select_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \img_select_inst|Mux7~2 (
// Equation(s):
// \img_select_inst|Mux7~2_combout  = (\pulse_cnt_inst|pulse_cnt [1] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a8 )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_select_inst|Mux7~1_combout ))))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((\img_select_inst|Mux7~1_combout ))))

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a8 ),
	.datac(\img_select_inst|Mux7~1_combout ),
	.datad(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\img_select_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux7~2 .lut_mask = 16'hD8F0;
defparam \img_select_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \img_select_inst|q[0]~1 (
// Equation(s):
// \img_select_inst|q[0]~1_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[0]~1_combout ))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\img_select_inst|q[0]~1_combout ),
	.datac(\sys_rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\img_select_inst|q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[0]~1 .lut_mask = 16'hCACA;
defparam \img_select_inst|q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \img_select_inst|q[0]~3 (
// Equation(s):
// \img_select_inst|q[0]~3_combout  = \img_select_inst|q[0]~1_combout  $ (((\img_select_inst|q[1]~50_combout  & ((\img_select_inst|Mux7~2_combout ))) # (!\img_select_inst|q[1]~50_combout  & 
// (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\img_select_inst|q[1]~50_combout ),
	.datac(\img_select_inst|Mux7~2_combout ),
	.datad(\img_select_inst|q[0]~1_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[0]~3 .lut_mask = 16'h1DE2;
defparam \img_select_inst|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \img_select_inst|q[0]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[0]~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[0]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \img_select_inst|q[0]~2 (
// Equation(s):
// \img_select_inst|q[0]~2_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[0]~_emulated_q  $ (\img_select_inst|q[0]~1_combout )))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\img_select_inst|q[0]~_emulated_q ),
	.datac(\sys_rst_n~input_o ),
	.datad(\img_select_inst|q[0]~1_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[0]~2 .lut_mask = 16'h3ACA;
defparam \img_select_inst|q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~4 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~4_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[0]~2_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[0]~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~4 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \vga_ctrl_inst|vga_rgb[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hF8000000000000000001FFFFFF0000000000000000000FFFFFE00000000000000000007FFFFC00000000000000000003FFFFC00000000000000000003FFFF800000000000000000001FFFF800000000000000000000FFFF000000000000000000000FFFE0000000000000000000007FFE0000000000000000000007FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF00000000000000000000000FF000007E0000000007E00000FF00003FFC00000003FFC0000FE0000FFFF0000000FFFF00007E0003FFFFC000003FFFFC0007E0007FFFFE0000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h07FFFFE0007C000FFFFFF00000FFFFFF0003C001FFFFFF80001FFFFFF8003C001FFFFFF80001FFFFFF8003C003FFFFFFC0003FFFFFFC003C003FFFFFFC0003FFFFFFC003C007FFC3FFE0007FFC7FFE003C007FF01FFE0007FF01FFE003C007FF00FFE0007FE00FFE0038007FE007FE000FFE007FE001800FFE007FF000FFE007FF001800FFE007FF000FFC007FF0018007FE007FE000FFE007FE0018007FE007FE000FFE007FE0018007FF00FFE0007FE00FFE001C007FF01FFE0007FF01FFE003C007FFC3FFE0007FFC7FFE003C003FFFFFFC0003FFFFFFC003C003FFFFFFC0003FFFFFFC003C001FFFFFF80001FFFFFF8003C000FFFFFF00001FFFFFF0003C;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h0007FFFFF00000FFFFFF0003C0007FFFFE000007FFFFE0003E0001FFFF8000001FFFF80007E0000FFFF0000000FFFF00007E00003FFC00000003FFC00007F000003C0000000003C00000FF00000000000000000000000FF00000000000000000000000FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FFC0000000000000000000003FFC0000000000000000000003FFE0060000000000000002007FFE001C0F000000F000078007FFF000FEFFFFFCFFCFFCF000FFFF0001FFFFFFFFFFFFF8001FFFF80001FFFFFFFFFFFC0001FFFFC0000003FFFFFF8000003FFFFE0000000FFFFF00000003FFFFE00C0000FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFF00000007FFFFF0020001FFFFF8000400FFFFFF801C00FFFFFFF003801FFFFFFC00FFFFFFFFFFFFF003FFFFFFE007FFFFFFFFFFFE007FFFFFFF003FFFFFFFFFFFC00FFFFFFFF801FFFFFFFFFFF801FFFFFFFFC007FFFFFFFFFE003FFFFFFFFE001FFFFFFFFFC007FFFFFFFFF0007FFFFFFFE000FFFFFFFFFF8001FFFFFFF8001FFFFFFFFFFE0003FFFFFC0007FFFFFFFFFFF80007FFFE0000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a9 ))) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(gnd),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 .lut_mask = 16'hFC30;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFE0000000000000003FFFFFFFFC0000000000000001FFFFFFFF80000000000000000FFFFFFFF000000000000000007FFFFFFE000000000000000003FFFFFFC000000000000000001FFFFFF8000000000000000001FFFFFF0000000000000000000FFFFFF00000000000000000007FFFFE00000000000000000007FFFFE00000000000000000003FFFFC00000000000000000003FFFFC00000000000000000001FFFF800000000000000000000FFFF800000000000000000000FFFF000000000000000000000FFFF0000000000000000000007FFF0000000000000000000007FFE00001FFE00000FFF800003FFE00003FFF00001FFFC00003FFC0000FFFFC000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h7FFFF00003FFC0001FFFFE000FFFFF00003FFC0003FFFFF001FFFFFC0003FFC0003FFFFF001FFFFFC0001FFC000FFE3FF803FF1FFE0001FFC000FE001FC03F000FE0001FF8000F8800FC07C2003F0001FF8000F1C003C0387001F0001FF8000C1E000C070F00070001FF8001C1C000C060700030000FF80018000C04060003030000FF80018003F8606001FC10000FF8001800FFC406003FE10000FF8001801FFC406007FF10000FF8000801FFE40600FFF10000FF8000803FFE40600FFF10000FF8000803FFE40201FFF20001FF8000C03FFC80201FFF20001FF8000403FFC00101FFF00001FFC000203FF800001FFE40001FFC000003FF000080FFC00001FF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hC000001FE0000007F800001FFC000000780000003E000001FFC0000000000000000000003FFC0000000000000000000003FFE0000000000000000000003FFE0000000000000000000003FFE0000000000000000000007FFF0000000000000000000007FFF0000000000000000000007FFF000000000000000000000FFFF800000000000000000000FFFF800000000000000000000FFFFC00000000000000000001FFFFC00000000000000000003FFFFE00000000000000000003FFFFE00000000000000000007FFFFF00000000000000000007FFFFF8000000000000000000FFFFFFC000000000000000001FFFFFFC000000000000000003FFFFFFE000000000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000003FFFFFFF000000000000000007FFFFFFF80000000000000000FFFFFFFFC0000000000000001FFFFFFFFE0000000000000003FFFFFFFFF000000000000000FFFFFFFFFFC00000000000001FFFFFFFFFFE00000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFE0000000000000003FFFFFFFFC0000000000000001FFFFFFFF80000000000000000FFFFFFFF000000000000000007FFFFFFE000000000000000003FFFFFFC000000000000000001FFFFFF8000000000000000001FFFFFF0000000000000000000FFFFFF00000000000000000007FFFFE00000000000000000007FFFFE00000000000000000003FFFFC00000000000000000003FFFFC00000000000000000001FFFF800000000000000000000FFFF800000000000000000000FFFF000000000000000000000FFFF0000000000000000000007FFE0000000000000000000007FFE0000000000000000000003FFE0000000000000000000003FFC000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000001FFC0000000000000000000001FFC0000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000000FF80000000000000000000000FF80000000000000000000000FF80000000000000000000000FF80000000000000000000000FF80000000000000000000000FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FFC0000000000000000000001FFC0000000000000000000001FF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hC0000000000000000000001FFC0000000000000000000001FFC0000000000000000000003FFC0000000000000000000003FFE0000000000000000000003FFE0000000000000000000003FFE0000000000000000000007FFF0000000000000000000007FFF0000000000000000000007FFF000000000000000000000FFFF800000000000000000000FFFF800000000000000000000FFFFC00000000000000000001FFFFC00000000000000000003FFFFE00000000000000000003FFFFE00000000000000000007FFFFF00000000000000000007FFFFF8000000000000000000FFFFFFC000000000000000001FFFFFFC000000000000000003FFFFFFE000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000003FFFFFFF000000000000000007FFFFFFF80000000000000000FFFFFFFFC0000000000000001FFFFFFFFE0000000000000003FFFFFFFFF000000000000000FFFFFFFFFFC00000000000001FFFFFFFFFFE00000000000007FFFFFFFFFFF8000000000000FFFFFFFFFFFFC000000000003FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \img_select_inst|Mux6~0 (
// Equation(s):
// \img_select_inst|Mux6~0_combout  = (\img_select_inst|q[1]~48_combout  & ((\img_select_inst|q[1]~49_combout ) # ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a17 )))) # (!\img_select_inst|q[1]~48_combout  & 
// (!\img_select_inst|q[1]~49_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\img_select_inst|q[1]~48_combout ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a17 ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux6~0 .lut_mask = 16'hB9A8;
defparam \img_select_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF000000000007FFFFFFFFFFFFC000000000001FFFFFFFFFFFF00000000000007FFFFFFFFFFE00000000000003FFFFFFFFFF800000000000000FFFFFFFFFF0000000000000007FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \img_select_inst|Mux6~1 (
// Equation(s):
// \img_select_inst|Mux6~1_combout  = (\img_select_inst|q[1]~49_combout  & ((\img_select_inst|Mux6~0_combout  & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (!\img_select_inst|Mux6~0_combout  & 
// ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # (!\img_select_inst|q[1]~49_combout  & (((\img_select_inst|Mux6~0_combout ))))

	.dataa(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\img_select_inst|Mux6~0_combout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux6~1 .lut_mask = 16'hBCB0;
defparam \img_select_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \img_select_inst|Mux6~2 (
// Equation(s):
// \img_select_inst|Mux6~2_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\pulse_cnt_inst|pulse_cnt [1] & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a9 )) # (!\pulse_cnt_inst|pulse_cnt [1] & 
// ((\img_select_inst|Mux6~1_combout ))))) # (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\img_select_inst|Mux6~1_combout ))))

	.dataa(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a9 ),
	.datac(\img_select_inst|Mux6~1_combout ),
	.datad(\pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\img_select_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux6~2 .lut_mask = 16'hD8F0;
defparam \img_select_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \img_select_inst|q[1]~5 (
// Equation(s):
// \img_select_inst|q[1]~5_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[1]~5_combout ))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\img_select_inst|q[1]~5_combout ),
	.datac(gnd),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\img_select_inst|q[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[1]~5 .lut_mask = 16'hCCAA;
defparam \img_select_inst|q[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \img_select_inst|q[1]~7 (
// Equation(s):
// \img_select_inst|q[1]~7_combout  = \img_select_inst|q[1]~5_combout  $ (((\img_select_inst|q[1]~50_combout  & ((\img_select_inst|Mux6~2_combout ))) # (!\img_select_inst|q[1]~50_combout  & 
// (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ))))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\img_select_inst|q[1]~50_combout ),
	.datac(\img_select_inst|Mux6~2_combout ),
	.datad(\img_select_inst|q[1]~5_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[1]~7 .lut_mask = 16'h1DE2;
defparam \img_select_inst|q[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \img_select_inst|q[1]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[1]~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[1]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \img_select_inst|q[1]~6 (
// Equation(s):
// \img_select_inst|q[1]~6_combout  = (\sys_rst_n~input_o  & (\img_select_inst|q[1]~_emulated_q  $ (((\img_select_inst|q[1]~5_combout ))))) # (!\sys_rst_n~input_o  & (((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ))))

	.dataa(\sys_rst_n~input_o ),
	.datab(\img_select_inst|q[1]~_emulated_q ),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datad(\img_select_inst|q[1]~5_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[1]~6 .lut_mask = 16'h72D8;
defparam \img_select_inst|q[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~5 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~5_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[1]~6_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[1]~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~5 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \vga_ctrl_inst|vga_rgb[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hF1801C00C004B007800CFFFFFF1000E00FFFFD0070004FFFFFF60007007FFFE00E0000FFFFFE00003003C7DA00C06037FFFF803E03800000001C1F831FFFF907F83800000001C3F80BFFFF907FC180000000183FE0DFFFE20FFE180000000187FF0C7FFF70FFE1C0000000387FF0EFFFCE0FFE1C0000000387FF0E3FFCE0EFE1C0000000387FE0E7FF8F07F8180000000383FF0F1FFCF86FC180000000183FE1FBFF9F83E07800000001C3D81F9FFBF801FC0000000003F001FDFF3DC0E768000000013E6033CFE3CF3B3ED0000000F3CFC73C7F3C7EA7E58000004A7E57E1EFF7836BFFD6000006BFFDAC1EFC7004FFFF6800006FFFF201E3C700DFFFFA4000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h2DFFFFA00E3EF03BFFFFD80001BFFFFDC0F7EF027FFFFEC00037FFFFE40F7CF02FFFFFF20004FFFFFF40F38F07FFFFFFF000FFFFFFFF0719F01FFFFFF98013FFFFFF8071DE0FFFEDFFF000FFFFDFFF071DE1BFFE2FFD801BFFE6FFF87BDE0BFE817FC0003FF81FFD03BDE23FD01FFC8027FD017FC033DE03FEBDFFE801FFD7FBFC873DE07FCFF3FF801FFEFFFFE873DE07FCFF7FE801FFCFFBFC073DE03FC7EFFC8013FCFCFFC03BDE0BFE007FD0003FF00FFD073DE1FFF80FFF803BFF81FFE873CF09FFA5FFA000DFFE5FF90738E07FFFFFFB000DFFFFFF70718E0A7FFFFF5000EFFFFFF10718E077FFFFEE00073FFFFEB071CE00BFFFFD200042FFFFD80F3C;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hF064FFFC22000005FFB240E3EF02217E04C0003203F0440F7C7811000098000090001C80E3E7801400290000014006B01E7E38055F7AE0000075DBAA01CFF3801CC33C000003DC33801CFE3C00CC350000000EC32003C7F3C00081800000001818003CFF9C00000000000000000003DFF9E000000000000000000079FFCF0000000000000000000FBFF8F0000000000000000001F1FFEF8000000000000000001E7FFC7C400000000000000021E3FFF7A7400000000000005E3EFFFE3E570000000000003EA3C7FFF9E4EFC0000000000F7279FFFF8F0EA7FEC00007FF570F1FFFF878CF6FCB800C7F2721E1FFFFE7C60FFF1FFFEFFF873E7FFFFF3C98019FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h7F980187CFFFFFF1F779EDFFFFF9FFED7CFFFFFF1F9D22FBFFFFD58B9F8FFFFFF8FCF87FFFFFFFE1F3E1FFFFFFE7E7FFFFFFFFFFFE7E3FFFFFFF3F3FFFFFFFFFFFCF87FFFFFFF1FCFFFFFFFFFFFBF0FFFFFFFF87E7FFFFFFFFFE7F1FFFFFFFFC3F9FFFFFFFFF9F83FFFFFFFFE1FE7FFFFFFFE7F1FFFFFFFFFFCFF1FFFFFFF8FE3FFFFFFFFFFC3FF3FFFFFC7F83FFFFFFFFFFF8FFC3FFFC3FE1FFFFFFFFFFFFA3FFC0003FFC5FFFFFFFFFFFFE0FFFFFFFFE17FFFFFFFFFFFFFA07FFFFFE05FFFFFFFFFFFFFFE81FFFFEA1FFFFFFFFFFFFFFFFD0038E00BFFFFFFFFFFFFFFFFF9800009FFFFFFFFFFFFFFFFFFFC7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEDDDDDDDDDDEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCCCCCCCCCCCCCCCDEEFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCCCDDDDDDCCDCCCCCCCCCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCCDDDDDDDDDDDDDDDDDDDDDDDCCCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCCCDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDCCCDDDDDDDDDDDDDDDDEEDDDDDDDDDDDDDDDDDCCCCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCCDDDDDDDDDDDD9AAA666666666AAAEDDDDDDDDDDDCCCDEFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCCDDDDDDDDDDEA662222222222222222222659DDDDDDDDDCCCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCCDDDDDDD952222222222226666662222222222659DDDDDDDCCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCCCDDDDDD952222222266666AAAAAAA666A666666222216DDDDDDCCCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCDDDDDD9622222266666AAAAAAAAAAAAAAAAAAA66666222259DDDDDCCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCDDDDD9222222666AAAAAAAAAAAAAAAAAAAAAAAA66AA666622159DDDDCCCEFFFFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFECCCDDDD9512222666AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA66666215DDDDDCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCDDDD52222666AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA66666115DDDDCCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCCDDD91122266AAAAAAAAAAAABAAAAAAAAAAAAAABAAAAAAAAAAAAA66655159DDDCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECCDDDD5111156AAAAAAAAAAAAA8888888888888888889AAAAAAAAA66A65555515DDCCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFECCDDDD000005996AAAAAAAAAA9999999999999999999999AAAAAAAAAA9555554415DDDCCEFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))

	.dataa(gnd),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2 .lut_mask = 16'hFC30;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE3FFFFFFFFFFFFFFFFFFFD80000DFFFFFFFFFFFFFFFFFD000FF00DFFFFFFFFFFFFFFFE807E07FE17FFFFFFFFFFFFFFA07800107C2FFFFFFFFFFFFFE03C0000073CBFFFFFFFFFFFFA0E00000001F2FFFFFFFFFFFF87000000000BCFFFFFFFFFFFC0C0000000001F3FFFFFFFFFFC300000000000F9FFFFFFFFFE0580000000000FEFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFC16000000000000F3FFFFFFFF830000000000000F8FFFFFFFF0780000000000007E7FFFFFFE0C00000000000003FFFFFFFFE3000000000000001FFFFFFFFC6000000000000001FFFFFFFFC4000000CF3800000FCFFFFFF0C0000008F30000003DFFFFFE1E000008FF91000001FFFFFFF3800001BFFF9800001F3FFFFC7800005FFFFFA00000FFFFFFC700000AFFFFF1800007DFFFF8E000013FE0FFC000007DFFFF8C00002FF4E3FD800005CFFFF18000027B9F8EEC00005FFFFF9800007F1FFF8FE00009E7FFF3D0000F9E7F9F9600009FFFFF3FFC004FFFFCF93001E4F7FFE3FFE00BEFFFFFE700FFFF3FFE7FFFC03CFFFFFBD01FFFFFFFC7FFFC01FBFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFED07FFFFFFFEFFFFE07FEFFFFBA0FFFFFDFFCFFFFF81DDFFFF8C0FFFFF9FFCFFE3F83F9FFFF740FFFFFFFF8FFC0F826EFFFF901F83FFFFF8FF80FC1B7FFFFD81F01FFFFFDFF80F81FDFFF7C83F01FFEFFDFF807C1C6FFFFF83E01FFCFFDFF80FC1F9FFDDF81F01FFCFFDFF81F816FFF77E01F01FFCFF9FFE1F81FFFF9EF80F87FFCFF9FFFFF03F7FFF3F80FFFFFCFF9FFFFE03CFFF7FEC07FFFDEFF9FFFF703D3FFBFEE09FFFDEFF9BFFE809614F79ED9AFFF9CFF9CFFC6F2EF76E79F9F3FC1EFFDC0FD7F4FFDF7F813E8501CFFDC001FD0BF6F33FF7F8003CFFDC0003FFFCEEF1FFFF0001CFF9C0001FFF9FC6BFFFC0003FFF9C0001FFEBDD74FFE60003FFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h9C0002FFF5F6BF26E40003FFFDE00019099FFFFAF500007BFFFE0000F8FDFFFFFFF8000FDFFEF00006378FFFFFFE0001FDFFCF00000EE1FFFFFE80000FFFFEF800001FFFFFF8300000FFFFF78000013FFFFF3E40000F3FFE7800001DEFFFFE000000FFFFF7C000007FEF3FFE01401EFFFFBC01C025BFEFF480B200E7FFF3C0060017FFFFCC01001FFFFFDE01F8FF9FFFCB58E403CFFFF9E00BE1D60FF0C2FE003FFFFFFF00FF7AC0F80267E0079FFFFCF802FEB806009FF400FFFFFFFFC00AE620000DF9008FBFFFFFFE00004000001F8001EFFFFFF3E0000000000000007FFFFFFF9F000000000000000FFFFFFFFEF000000000000000FDFFFFFFFFE0000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000007F3FFFFFFFFE00000000000007EFFFFFFFFFF0000000000000BFFFFFFFFFFF8000000000000FFFFFFFFFFFFC000000000000FBFFFFFFFFFBF400000000007F7FFFFFFFFFBFC0000000001FFFFFFFFFFFFFFE0000000001FBFFFFFFFFFFF7F8000000037F7FFFFFFFFFFFDFC0000000FFDFFFFFFFFFFFFF7F0000003FF7FFFFFFFFFFFFFDFFE0000FFDFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFFFE7FFFFFF7FFFFFFFFFFFFFFFFFE3FFFE3FFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \img_select_inst|Mux5~0 (
// Equation(s):
// \img_select_inst|Mux5~0_combout  = (\img_select_inst|q[1]~48_combout  & (\img_select_inst|q[1]~49_combout )) # (!\img_select_inst|q[1]~48_combout  & ((\img_select_inst|q[1]~49_combout  & 
// (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\img_select_inst|q[1]~49_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\img_select_inst|q[1]~48_combout ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux5~0 .lut_mask = 16'hD9C8;
defparam \img_select_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFC1E000000000001F5FFFFFFFF83000002F200001F8FFFFFFFF078000073E000007EFFFFFFFE0C00001FFF800003FFFFFFFFE3000003FFFA80001FFFFFFFFC6000037FFFEC0000FBFFFFFFC700006FFFFFC00007CFFFFFF0E0000FF8F6FE00007E7FFFFE1C0001FD5FADF80001FFFFFFF3E0000F17FE9F00000FBFFFFC7C0000E3E1ED720000FFFFFFC7800004DFFF3400000FDFFFF8E00007ADFDFBDE00003FFFFF8C00000E4F87EF200007CFFFF1C0000167FFFD6C00001FFFFF9C00004DAFFF8BF80000E7FFF380000FA7FF77FF00001FFFFE3800001FBFFFFE030000FFFFF70000FFB7CF5FBFC0000F3FFE70003FFEFFF9EFFFA000FFFFC70007FFF9FFE;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hBFFFD0007FFFEF000FFFFDFF77FFFF0007DFFCE001F7FFEDFDFFFFF8007DFFCE003FFFFFFBFFFFFF8003FFF8C007FA9FF7F5FF0FFC003FFF8C007AFE2FBAFF3F07E003FFFDC00F77FFFA7BB1FFFE003EFFDC006ECFFFFFF6F7FFE003EFFDC0059CFFDE18EFBFE9003EFFDC01DEFE0E616FEF87F003EFF9C01DFBE0B6EDFBCCDB003EFF9C01BF3DFFEAEFDBFCD003CFF9C01BFFFFAEEEFFBFF3003CFF9C01FFFFFEECEFF7FFB003CFF9C009F9FFEFA4FF7FF9001EFF9C00DFFFFC5F7FDFFFB001EFFD800BFFFFE5D6FDFFF8003CFFDC007FBFFE5CB7EFFFA003CFFDC004F7FFDBD7BEFFE4003CFFDC001F3FFEDFBBDFFD8003DFF9C001FFFFB5FEDEFFB0003FFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h9C001FEFD3F6E6EFFF0003FFFDE000EF8DEFF56B2000003BFFEE0005A02FFF9BA81000039FFEF0003203FFFADB0600003DFFCF000061F6FF9EF8E00017FFFEF00008EFCFFCBFF00001FFFFF780000E73FFCC7680001F3FFE7C015099FFFAF8314701FFFFF7C09B1277FFEF6287901EFFFFBC07F189BFFFFD33FE01E7FFF3C013F536FFFFC8FA405FFFFFDE003B65FFFFECCE8007CFFFF9E000FA2BFFF810F003BBFFFFEE0001C800F800D2000F9FFFFCF00033800000130000FFFFFFFF80000C00000110001FBFFFFFFC0001800000040001EFFFFFF3E0000000000000003FFFFFFF9F000000000000000FEFFFFFFEF000000000000000F9FFFFFFFFC0000000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000F3FFFFFFFFF00000000000007EFFFFFFFFFF0000000000000BFFFFFFFFFFF8000000000000FBFFFFFFFFFFF000000000003FBFFFFFFFFFBF400000000017D7FFFFFFFFFBFE0000000001FBFFFFFFFFFFFFC0000000001FBFFFFFFFFFFF7F4000000037F7FFFFFFFFFFFDFE00000007FDFFFFFFFFFFFFFFFC000003FF7FFFFFFFFFFFFFDFFE00037FDFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFFFE7FFFFFF7FFFFFFFFFFFFFFFFFE7FFFE3FFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \img_select_inst|Mux5~1 (
// Equation(s):
// \img_select_inst|Mux5~1_combout  = (\img_select_inst|Mux5~0_combout  & (((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (!\img_select_inst|q[1]~48_combout ))) # (!\img_select_inst|Mux5~0_combout  & 
// (\img_select_inst|q[1]~48_combout  & (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )))

	.dataa(\img_select_inst|Mux5~0_combout ),
	.datab(\img_select_inst|q[1]~48_combout ),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux5~1 .lut_mask = 16'hEA62;
defparam \img_select_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \img_select_inst|Mux5~2 (
// Equation(s):
// \img_select_inst|Mux5~2_combout  = (\pulse_cnt_inst|pulse_cnt [1] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a10 )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_select_inst|Mux5~1_combout ))))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((\img_select_inst|Mux5~1_combout ))))

	.dataa(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a10 ),
	.datab(\pulse_cnt_inst|pulse_cnt [1]),
	.datac(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\img_select_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux5~2 .lut_mask = 16'hBF80;
defparam \img_select_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \img_select_inst|q[2]~9 (
// Equation(s):
// \img_select_inst|q[2]~9_combout  = (\sys_rst_n~input_o  & (\img_select_inst|q[2]~9_combout )) # (!\sys_rst_n~input_o  & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout )))

	.dataa(gnd),
	.datab(\img_select_inst|q[2]~9_combout ),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\img_select_inst|q[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[2]~9 .lut_mask = 16'hCCF0;
defparam \img_select_inst|q[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \img_select_inst|q[2]~11 (
// Equation(s):
// \img_select_inst|q[2]~11_combout  = \img_select_inst|q[2]~9_combout  $ (((\img_select_inst|q[1]~50_combout  & (\img_select_inst|Mux5~2_combout )) # (!\img_select_inst|q[1]~50_combout  & 
// ((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout )))))

	.dataa(\img_select_inst|q[1]~50_combout ),
	.datab(\img_select_inst|Mux5~2_combout ),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\img_select_inst|q[2]~9_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[2]~11 .lut_mask = 16'h27D8;
defparam \img_select_inst|q[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \img_select_inst|q[2]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[2]~11_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[2]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \img_select_inst|q[2]~10 (
// Equation(s):
// \img_select_inst|q[2]~10_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[2]~_emulated_q  $ (\img_select_inst|q[2]~9_combout )))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ))

	.dataa(\sys_rst_n~input_o ),
	.datab(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.datac(\img_select_inst|q[2]~_emulated_q ),
	.datad(\img_select_inst|q[2]~9_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[2]~10 .lut_mask = 16'h4EE4;
defparam \img_select_inst|q[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~6 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~6_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[2]~10_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[2]~10_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~6 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \vga_ctrl_inst|vga_rgb[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hF80003FF3FFB4FF80001FFFFFF00001FF00002FF80000FFFFFE00000FE000007F000007FFFFC00000FF7FFFEFF006003FFFFC03E007FFFFFFFE01F803FFFF807F807FFFFFFFE03F801FFFF007FC07FFFFFFFE03FE00FFFF00FFE07FFFFFFFE07FF00FFFE00FFE03FFFFFFFC07FF007FFE00FFE03FFFFFFFC07FF007FFC00EFE03FFFFFFFC07FE003FFC007F807FFFFFFFC03FF003FF8006FC07FFFFFFFE03FE001FF8003E007FFFFFFFE03D8001FF0000003FFFFFFFFFC000000FF02000767FFFFFFFE3E000C0FF0300300CFFFFFFF700E00C0FE03809FF9FFFFFFE9FF901E07E07CA7FFE5FFFFFA7FFED3E07E0FF5FFFFAFFFFF5FFFFAFE07E0FEBFFFFD7FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hEBFFFFD7F07C0FD7FFFFEBFFFD7FFFFEBF03C0FEFFFFFF7FFFEFFFFFF7F03C0FBFFFFFFBFFFDFFFFFFDF03C0FDFFFFFFAFFF5FFFFFFAF83C0F3FFFFFFDFFF3FFFFFFCF8381FBFFBFFFDFFFBFFBFFFDF8381EFFF9CFFF7FEFFF98FFD78181EFFE7E7FE7FE7FF7E7FF7C181E7FEFE7FEFFE7FEFEFFE7C181E7FC423FEFFF7FC807FEF8181E7FC003FEFFF7FE003FEF8181E7FC003FEFFF7FC007FE78181E7FE007FEFFF7FE007FE7C181EFFE007FF7FE7FF007FF78181EBFF80FFD7FEFFF80FFD78180FBFFFFFFDFFFBFFBFFFDF81C1F5FFFFFFFFFFFFFFFFFBF83C1F5FFFFFFAFFF5FFFFFFAF83C1FEFFFFFF7FFFEFFFFFF7F83C1FE7FFFFE5FFFAFFFFFEFF03C;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0FD3FFFFCBFFFD7FFFFCBF03C0FE9FFFF9FFFFF9FFFF97F03E07F4FFFF3FFFFFCFFFE6FF07E07FB3FFCDFFFFFB3FF8DFE07E07FFC083BFFFFFDC243FFE07E07FF7C3EFFFFFFF7C3EFFE07F03FFEFF3FFFFFFFCFF7FFC0FF03FFFFFFFFFFFFFFFFFFFC0FF03FFFFFFFFFFFFFFFFFFFC0FF81FFFFFFFFFFFFFFFFFFF81FF80FFFFFFFFFFFFFFFFFFF01FFC0FFFFFFFFFFFFFFFFFFE03FFC07FFFFFFFFFFFFFFFFFE03FFE03FFFFFFFFFFFFFFFFFE07FFE059FFFFFFFFFFFFFFF9C07FFF019FFFFFFFFFFFFFFF9C0FFFF0185FFFFFFFFFFFFFA180FFFF80C19FFFFFFFFFFF98301FFFFC0630E03FFFFF8038C603FFFFC031F000FFFFF00078C03FFFFE03E7FE1FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFF87FE7807FFFFF00E8601FFFFFA001680FFFFFF8079DE7FFFFFE679E01FFFFFFC03FFFFFFFFFFFFFC03FFFFFFC01FFFFFFFFFFFFF807FFFFFFE00FFFFFFFFFFFFF00FFFFFFFF803FFFFFFFFFFFC01FFFFFFFFC01FFFFFFFFFFF803FFFFFFFFE007FFFFFFFFFE007FFFFFFFFF001FFFFFFFFF800FFFFFFFFFF800FFFFFFFFF001FFFFFFFFFFE000FFFFFFF8007FFFFFFFFFFF0003FFFFFC000FFFFFFFFFFFFC0003FFFC0003FFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a11 ))) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))

	.dataa(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3 .lut_mask = 16'hFA50;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFE01FFFFFFFFFFFE03FFFFFFFFC0FFFFFCF1FFFFE01FFFFFFFF807FFFE8017FFFF80FFFFFFFF03FFFFA0005FFFFC07FFFFFFE0FFFFF800017FFFE03FFFFFFC1FFFFC000003FFFF01FFFFFF80FFFF8000001FFFF81FFFFFF81FFFF0000000FFFF80FFFFFF03FFFE00C03007FFFE07FFFFE01FFFF04FFF20FFFFF07FFFFE03FFFC17FFFE83FFFF03FFFFC07FFFE1FFFFFA7FFFF03FFFFC1FFFFEFFFFFFF7FFFFC1FFFF83FFFFFFFFFFFFFFFFF81FFFF83FFFFFFFFFFFFFFFFFE0FFFF03FFFFFFFFFFFFFFFFFF0FFFF07FFFFFFFFFFFFFFFFFE07FFF07FFFFFFFFFFFFFFFFFF07FFE0FFFF007FFFFFC03FFFF07FFE0FFFC001FFFFF0007FFF03FFE0FFF80007FFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hC0003FFF83FFC0FFF00003FFF80000FFF83FFC1FFE08001FFF000007FF83FFC1FFC00000FFE000007FFC1FFC3FF803400FFE01E003FFC1FFC3FF8301E07FC1C0F01FFC1FF83FF0040087FC050041FFC1FF83FF01C0043F80F8021FFC1FF83FFA3E0037FE07801BFFC1FF83FF81E0007FF0F0003FFC1FF83FFC0C110FFE060481FFC1FF83FFC007F07FC000FC1FFC1FF83FFC007FC7FC007FF3FFC1FF83FF800FFE7FC00FFF3FFC1FF83FFC01FFC7FE00FFF9FFE1FF83FFC03FFEFFE01FFF9FFE1FF87FF807FFC7FF00FFFBFFC1FF83FFC03FFEFFE01FFF7FFC1FF83FFC07FFDFFF01FFE3FFC1FF83FFE07FFDFFF00FFEFFFC1FFC3FFE01FF9FFFC1FFCFFFC1FF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hC3FFF01FF3FFFE0FF0FFFC1FFC1FFF80F47FFFE05D7FFFC1FFC1FFFF003FFFFF4007FFFC3FFC0FFFFBF7FFFFFDFDFFFFC3FFE0FFFFFFFFFFFFFFFFFFE83FFE0FFFFFFFFFFFFFFFFFFE03FFE07FFFFFFFFFFFFFFFFFE07FFF03FECFFFFFFFFFFF99FE07FFF03F00BFFFFFFFFFE80FE07FFF03FC02FFFFFFFFF800FE0FFFF83FE407FFFFFFFF813FA0FFFF81FFD07FFFFFFFF03FF81FFFFC1FFF43FFFFFFFE1FFC41FFFFC1FFFC0FFFFFFFC5FFF03FFFFE0FFFE87FFFFFF0FFFF03FFFFE07FFFCFFFFFFF9FFFE07FFFFF03FFFE7FFFFFF3FFFE07FFFFF81FFFFFFFFFFFFFFFC0FFFFFFC0FFFFFFFFFFFFFFF01FFFFFFC0FFFFFFFFFFFFFFF03FFFFFFE03FFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFF07FFFFFFF00FFFFFFFFFFFFF807FFFFFFF80FFFFFFFFFFFFF40FFFFFFFFC07FFFFFFFFFFFF01FFFFFFFFE00FFFFFFFFFFFC07FFFFFFFFF00BFFFFFFFFFE80FFFFFFFFFFC01FFFFFFFFFE01FFFFFFFFFFE03FFFFFFFFFE07FFFFFFFFFFF80BFFFFFFFC80FFFFFFFFFFFFE01FFFFFFF803FFFFFFFFFFFFF003FFFFFC00FFFFFFFFFFFFFFE001FFFC803FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFE09FFFFFFFFFFFF03FFFFFFFFC0FFFFFFFFFFFFF01FFFFFFFF807FFFFFFFFFFFF80FFFFFFFF03FFFFFFFFFFFFFC07FFFFFFE0FFFFFFFFFFFFFFE03FFFFFFC1FFFFFFFFFFFFFFE01FFFFFF83FFFFFFF0FFFFFFF01FFFFFF83FFFFFF30EFFFFFFC0FFFFFF01FFFFFD000BFFFFFE07FFFFE07FFFFF40002FFFFFE07FFFFE07FFFFF00000FFFFFF03FFFFC0FFFFFE000007FFFFF83FFFFC1FFFFFC000003FFFFF81FFFF83FFFFF803FC01FFFFFA1FFFF87FFFFE017FE80FFFFFA0FFFF07FFFFC0BFFFD03FFFF60FFFF02FFFFE2FFFFF47FFFF607FFE0003FFE7FFFFFC7FFE1B07FFE0001FFD7FFFFFF3FF00007FFE00003FFFFFFFFFFFE00003FFE00003FFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFF800003FFC00001FFFFFFFFFFF000003FFC000007FFFFFFFFFF000003FFC000007FFFFFFFFFF000001FFC000007FFFFFFFFFE000001FFC000003FFFFFFFFFE000001FF8000007FFFFFFFFFC000001FF8000003FFFFFFFFFC000001FF8000003FFFFFFFFFE000001FF8000007FFFFFFFFFE000001FF8000007FFFFFFFFFF000001FF800000FFFFFFFFFFF000001FF800001FFFFFFFFFFF800021FF800006FFFAFFF6FFF700021FF840001FFF87FE07FE080061FF8300303FD0FFE03FC0C03E1FF83F0302F40FFE02E40FAFE1FF83FFE00F00FFF800007FFC1FF83FFF00000FFFC0000FFFE1FFC3FFF80001FFFC0001FFFC1FFC3FFFC0003FFFF000BFFFC1FF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hC3FFFF801FFFFF400FFFFC1FFC1FFFFDFBFFFFFCF3FFFF81FFC1FFFFFFFFFFFFFFFFFFF03FFC0FFFFFFFFFFFFFFFFFFE03FFE0FFFFFFFFFFFFFFFFFFF03FFE07FFFFFFFFFFFFFFFFFF03FFE07FFFFFFFFFFFFFFFFFF07FFF07FFFFFFFFFFFFFFFFFF07FFF03FFFFFFFFFFFFFFEFFE07FFF03FCBFFFFFFFFFFFE1FF0FFFF83FE3FFFFFFFFFFF47FE0FFFF81FC0BFFFFFFFFFD0BFC1FFFFC1FE0103FFFFFFC81FFC1FFFFC0FF4001FFFFFF803FF83FFFFE07FD000FFFFF800BFF03FFFFE03FF31DFFFFFA04FF707FFFFF01FFFFFFFFFFE07FFE07FFFFF81FFFFFFFFFFFFFFF80FFFFFFC0FFFFFFFFFFFFFFF01FFFFFFC0FFFFFFFFFFFFFFF03FFFFFFE01FFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFF807FFFFFFF01FFFFFFFFFFFFF807FFFFFFF80FFFFFFFFFFFFF40FFFFFFFFC07FFFFFFFFFFFF01FFFFFFFFE03FFFFFFFFFFFF07FFFFFFFFF00BFFFFFFFFFF80FFFFFFFFFFC03FFFFFFFFFE01FFFFFFFFFFE01FFFFFFFFFE07FFFFFFFFFFF807FFFFFFFC80FFFFFFFFFFFFE03FFFFFFF003FFFFFFFFFFFFF80FFFFFFC00FFFFFFFFFFFFFFE001FFFF003FFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \img_select_inst|Mux4~0 (
// Equation(s):
// \img_select_inst|Mux4~0_combout  = (\img_select_inst|q[1]~49_combout  & (((\img_select_inst|q[1]~48_combout )))) # (!\img_select_inst|q[1]~49_combout  & ((\img_select_inst|q[1]~48_combout  & 
// (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a19 )) # (!\img_select_inst|q[1]~48_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a19 ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\img_select_inst|q[1]~48_combout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux4~0 .lut_mask = 16'hE3E0;
defparam \img_select_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFF0001F8000FFFFFFFFFFFFFFFC007FFEF801FFFFFFFFFFFFFF003FFFFF8C07FFFFFFFFFFFFC01FFFFFFFE01FFFFFFFFFFFF00FFFFFFFFF407FFFFFFFFFFE03FFFFFFFFFE03FFFFFFFFFF80FFFFFFFFFFF00FFFFFFFFFF027FFFFFFFFFF007FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \img_select_inst|Mux4~1 (
// Equation(s):
// \img_select_inst|Mux4~1_combout  = (\img_select_inst|q[1]~49_combout  & ((\img_select_inst|Mux4~0_combout  & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (!\img_select_inst|Mux4~0_combout  & 
// ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) # (!\img_select_inst|q[1]~49_combout  & (((\img_select_inst|Mux4~0_combout ))))

	.dataa(\img_select_inst|q[1]~49_combout ),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\img_select_inst|Mux4~0_combout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux4~1 .lut_mask = 16'hDAD0;
defparam \img_select_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \img_select_inst|Mux4~2 (
// Equation(s):
// \img_select_inst|Mux4~2_combout  = (\pulse_cnt_inst|pulse_cnt [1] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a11 )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_select_inst|Mux4~1_combout ))))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((\img_select_inst|Mux4~1_combout ))))

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a11 ),
	.datac(\img_select_inst|Mux4~1_combout ),
	.datad(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\img_select_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux4~2 .lut_mask = 16'hD8F0;
defparam \img_select_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \img_select_inst|q[3]~13 (
// Equation(s):
// \img_select_inst|q[3]~13_combout  = (\sys_rst_n~input_o  & (\img_select_inst|q[3]~13_combout )) # (!\sys_rst_n~input_o  & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout )))

	.dataa(\img_select_inst|q[3]~13_combout ),
	.datab(gnd),
	.datac(\sys_rst_n~input_o ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[3]~13 .lut_mask = 16'hAFA0;
defparam \img_select_inst|q[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \img_select_inst|q[3]~15 (
// Equation(s):
// \img_select_inst|q[3]~15_combout  = \img_select_inst|q[3]~13_combout  $ (((\img_select_inst|q[1]~50_combout  & (\img_select_inst|Mux4~2_combout )) # (!\img_select_inst|q[1]~50_combout  & 
// ((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout )))))

	.dataa(\img_select_inst|q[1]~50_combout ),
	.datab(\img_select_inst|Mux4~2_combout ),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.datad(\img_select_inst|q[3]~13_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[3]~15 .lut_mask = 16'h27D8;
defparam \img_select_inst|q[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \img_select_inst|q[3]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[3]~15_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[3]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \img_select_inst|q[3]~14 (
// Equation(s):
// \img_select_inst|q[3]~14_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[3]~_emulated_q  $ (\img_select_inst|q[3]~13_combout )))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.datab(\img_select_inst|q[3]~_emulated_q ),
	.datac(\sys_rst_n~input_o ),
	.datad(\img_select_inst|q[3]~13_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[3]~14 .lut_mask = 16'h3ACA;
defparam \img_select_inst|q[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~7 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~7_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[3]~14_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~7 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \vga_ctrl_inst|vga_rgb[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~7_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDFFFFFDDDDDFFFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDFFFFFFFFFFFFFFFFFF7777777FFFFFFFFFFFFFFFFFFDFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFF7777777777777777777FFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFF777777FFFFFFFFFFFFFFFFFF77777FFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF777777FFFFFFFFFFFFFFFFFFFFFFFF7777FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7777FFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF7777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFDDFFFFFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF777FFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF77F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF77F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF77F7FFFFFFFFFFFFFFFDCCCCCCCCCCCCCCCCCCCCDFFFFFFFFFFFFFFFFFF77FFFFDFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFE000007FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFF80001FFFF9FFFFFFFFFC1FFFFFFFFFFFFE07FFFFFFFF807FFFFFFFFFFFC07FFFFFFFF803FFFFFFFFFFFC01FFFFFFFF001FFFFFFFFFFF800FFFFFFFF001FFFFFFFFFFF800FFFFFFFF001FFFFFFFFFFF800FFFFFFFF101FFFFFFFFFFF801FFFFFFFF807FFFFFFFFFFFC00FFFFFFFF903FFFFFFFFFFFC01FFFFFFFFC1FFFFFFFFFFFFC27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF89FFFFFFFFFC1FFFFFFFFFFFCFF3FFFFFFF8FF1FFFFFFFFFF7FFE7FFFFFF7FFEFFFFFFFFFDFFFFBFFFFFDFFFF3FFFFFFFFBFFFFDFFFFFBFFFFDFFFFFFFF7FFFFEFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hF7FFFFEFFFFFFFEFFFFFF7FFFEFFFFFF7FFFFFFDFFFFFFBFFFDFFFFFFBFFFFFFDFFFFFFDFFFBFFFFFFBFFFFFFBFFFFFFDFFFBFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFC3FFEFFF7FFC3FFEFFFFFF7FF01FFEFFF7FF01FFEFFFFFF7FF00FFFFFFFFE00FFEFFFFFFFFE007FF7FFFFE007FFFFFFFFFFE007FF7FEFFE007FF7FFFFFFFE007FF7FEFFC007FF7FFFFFFFE007FF7FEFFE007FFFFFFFFFFE007FF7FEFFE007FFFFFFFF7FF00FFEFFFFFE00FFEFFFFFF7FF01FFEFFF7FF01FFEFFFFFF7FFC3FFEFFF7FFC3FFEFFFFFFBFFFFFFCFFF3FFFFFFCFFFFFFBFFFFFFDFFFBFFFFFFDFFFFFF9FFFFFF9FFF9FFFFFF9FFFFFFDFFFFFFBFFFDFFFFFF3FFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFEFFFFFF7FFFEFFFFFF7FFFFFFF7FFFFE7FFFE7FFFFEFFFFFFFFBFFFFCFFFFF3FFFF9FFFFFFFFCFFFF3FFFFFCFFFF3FFFFFFFFE3FFC7FFFFFE3FFC7FFFFFFFFF83C1FFFFFFF83C1FFFFFFFFFFF00FFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF1FFFFFFFFC3FFFFFFFFFFFFFC3FFFFFFFFE07FFFFFFFFFFFE07FFFFFFFFF001FFFFFFFFFC00FFFFFFFFFF80000FFFFF00001FFFFFFFFFFC0000FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFF00003FFFFFFFFFFF0003FFFFFC000FFFFFFFFFFFFE01FFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(gnd),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 16'hF3C0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \img_select_inst|q[4]~17 (
// Equation(s):
// \img_select_inst|q[4]~17_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[4]~17_combout ))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.datab(gnd),
	.datac(\img_select_inst|q[4]~17_combout ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\img_select_inst|q[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[4]~17 .lut_mask = 16'hF0AA;
defparam \img_select_inst|q[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF003FC00FFFFFFFFFFFFFFFFFE03FFFC07FFFFFFFFFFFFFFFFE0FFFFF07FFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFC7FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFE1FFFFFFFFFFFFFFC001FFFFE000FFFFFFFFFFFFF88007FFFC2003FFFFFFFFFFFF1E003FFF87001FFFFFFFFFFFC1E000FFF0F0007FFFFFFFFFFC1C000FFE070003FFFFFFFFFF8000E07FE000303FFFFFFFFFF8003F87FE001FE3FFFFFFFFFF800FFC7FE003FE1FFFFFFFFFF801FFC7FE007FF1FFFFFFFFFF803FFE7FE00FFF3FFFFFFFFFF803FFE7FE00FFF3FFFFFFFFFFC03FFEFFE01FFF3FFFFFFFFFFC07FFCFFF01FFF3FFFFFFFFFFE03FFCFFF01FFF7FFFFFFFFFFE03FF9FFF81FFE7FFFFFFFFFFF03FF3FFF80FFCFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFF81FE7FFFC07F9FFFFFFFFFFFFC078FFFFF03E3FFFFFFFFFFFFE001FFFFF800FFFFFFFFFFFFFFC0FFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFE0FFFFFFFFFF807FFFFFFFFFF00FFFFFFFFFF801FFFFFFFFFC01FFFFFFFFFFF80FFFFFFFFF00FFFFFFFFFFFFE03FFFFFFFE07FFFFFFFFFFFFF81FFFFFFFC0FFFFFFFFFFFFFFE1FFFFFFF83FFFFFFFFFFFFFFF0FFFFFFF87FFFFFFFFFFFFFFF87FFFFFF0FFFFFFFFFFFFFFFFCFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF00FFF007FFFFFFFFFFFFFFFFE07FFFE07FFFFFFFFFFFFFFFFC1FFFFF83FFFFFFFFFFFFFFFFC3FFFFFE3FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFDFFF9FFF8FFFFFFFFFFFF0FFF0FFF0FFF07FFFFFFFFFFE07FE07FF07FE07FFFFFFFFFFE01F807FF01F807FFFFFFFFFFF00000FFF00000FFFFFFFFFFFF80001FFF80001FFFFFFFFFFFFC0003FFFC0003FFFFFFFFFFFFE0007FFFE0007FFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFF000FFFFF801FFFFFFFFFFFFFFE07FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFE7FFFFFFFFFFFC3FFFFFFFFFFC1FFFFFFFFFFF83FFFFFFFFFFE07FFFFFFFFFE07FFFFFFFFFFF00FFFFFFFFF00FFFFFFFFFFFF8001FFFFFC001FFFFFFFFFFFFE001FFFFFC007FFFFFFFFFFFFFC03FFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \img_select_inst|Mux3~0 (
// Equation(s):
// \img_select_inst|Mux3~0_combout  = (\img_select_inst|q[1]~48_combout  & (\img_select_inst|q[1]~49_combout )) # (!\img_select_inst|q[1]~48_combout  & ((\img_select_inst|q[1]~49_combout  & 
// (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\img_select_inst|q[1]~49_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\img_select_inst|q[1]~48_combout ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux3~0 .lut_mask = 16'hD9C8;
defparam \img_select_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \img_select_inst|Mux3~1 (
// Equation(s):
// \img_select_inst|Mux3~1_combout  = (\img_select_inst|q[1]~48_combout  & ((\img_select_inst|Mux3~0_combout  & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (!\img_select_inst|Mux3~0_combout  & 
// ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))) # (!\img_select_inst|q[1]~48_combout  & (((\img_select_inst|Mux3~0_combout ))))

	.dataa(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\img_select_inst|q[1]~48_combout ),
	.datac(\img_select_inst|Mux3~0_combout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux3~1 .lut_mask = 16'hBCB0;
defparam \img_select_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \img_select_inst|Mux3~2 (
// Equation(s):
// \img_select_inst|Mux3~2_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\pulse_cnt_inst|pulse_cnt [1] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a12 ))) # (!\pulse_cnt_inst|pulse_cnt [1] & 
// (\img_select_inst|Mux3~1_combout )))) # (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\img_select_inst|Mux3~1_combout ))))

	.dataa(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\pulse_cnt_inst|pulse_cnt [1]),
	.datac(\img_select_inst|Mux3~1_combout ),
	.datad(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\img_select_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux3~2 .lut_mask = 16'hF870;
defparam \img_select_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \img_select_inst|q[4]~19 (
// Equation(s):
// \img_select_inst|q[4]~19_combout  = \img_select_inst|q[4]~17_combout  $ (((\img_select_inst|q[1]~50_combout  & ((\img_select_inst|Mux3~2_combout ))) # (!\img_select_inst|q[1]~50_combout  & 
// (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ))))

	.dataa(\img_select_inst|q[4]~17_combout ),
	.datab(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.datac(\img_select_inst|Mux3~2_combout ),
	.datad(\img_select_inst|q[1]~50_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[4]~19 .lut_mask = 16'h5A66;
defparam \img_select_inst|q[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \img_select_inst|q[4]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[4]~19_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[4]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \img_select_inst|q[4]~18 (
// Equation(s):
// \img_select_inst|q[4]~18_combout  = (\sys_rst_n~input_o  & (\img_select_inst|q[4]~_emulated_q  $ (((\img_select_inst|q[4]~17_combout ))))) # (!\sys_rst_n~input_o  & (((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout 
// ))))

	.dataa(\sys_rst_n~input_o ),
	.datab(\img_select_inst|q[4]~_emulated_q ),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.datad(\img_select_inst|q[4]~17_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[4]~18 .lut_mask = 16'h72D8;
defparam \img_select_inst|q[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~8 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~8_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[4]~18_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[4]~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~8 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \vga_ctrl_inst|vga_rgb[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~8_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFBFFFFFF7FFFEFFFFFFDFFFFFF7FFFFFF6D006FFFFFFEFFFFFEFFFFFFF80001FFFFFFFFFFFFEFFFFFFFE8335FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFFFFFFFFFFFFFFDFFFFBFFFFFFFFFFFFFFFFFFFDFFFF7FFFFFFFFFFFFFFFFFFFEFFFE7FFFFFFFFFFFFFFFFFFFE7FFEFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFBFFFFDFF7FFFE80FFFFFFFFD017FFFEFF7FFF37EDFFFFFFF33CCFFFEFF7FFEA7E53FFFFFCA7C53FFEFEFFFEBFFD7FFFFFE3FFD7FFF7EFFFCFFFF2FFFFF6FFFF3FFF7EFFFDFFFFB7FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFDFFFFBFFF7EFFDBFFFFFFFFFFFFFFFDFFF7DFFE7FFFFE5FFFB7FFFFE7FFFDFFAFFFFFF1FFF8FFFFFF5FFFDFF7FFFFFFFFFF7FFFFFF6FFBDFF5FFFFFF8FFF1FFFFFF8FFBDFFBFFEDFFF7FEFFFFDFFFFFBDFEFFFE2FFDFFFBFFE6FFF7FBFFF3FE817FC7FE3FF01FFCFFFBFE7FD91FFC7FEFFE317FC7FDBFEFFEFDFFF7FEFFDFFBFC7FDBFEFFCFF3FFFFEFFEFFFFC7FDDFE7FCFF7FDFFEFFEFF3FC7FFDFE3FC22FFC7FE3FCE0FFD7FFBFFFFE007FC7FE3FF00FFDFFD9FEFFF80FFFFFFBFF81FFE7FFDFF9FFA5FFA7FEDFFC5FF9FFFDFF7FFFFFFFFFF9FFFFFF6FFBDFF27FFFFF1FFFEFFFFFF0FFBDFFB7FFFFEFFFFF3FFFFEFFFBDFF8BFFFFD1FFF8BFFFFD3FFBD;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFE4FFFF23FFFC4FFFA27FFFFFFE217E047FFFE237E047FFFEFFF100008FFFFF18000CFFF7EFFFD40029FFFFF96006BFFF7EFFFD5FFAFFFFFFD5DFABFFF7F7FFFCE3BFFFFFFFDC73FFFEFF7FFFDF73FFFFFFFDFBBFFFEFFFFFFFE7FFFFFFFFFE7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFF9FFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFF7FFFFF9FFFFFFFFFFFFFFF9FE7FFF7FAFFFFFFFFFFFFFFF5FEFFFFBFB1FFFFFFFFFFFFF8DFDFFFFBFF15FFFFFFFFFFFA8FFDFFFFDFF31901FFFFF81B0DFFBFFFFEFF9FE00FFFFF001F8FF7FFFFE7FEFFF7FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFF67FE7FE7FFFFF7FE8FC3FFFFFC3F97FEFFFFFFBFFAFD7FFFFFEBF5FFDFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFE7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFCFFFFFFFFFFFFFBFFFFFFFFFFE7FFFFFFFFFFFE7FFFFFFFFFFF9FFFFFFFFFFFDFFFFFFFFFFFFCFFFFFFFFFFF3FFFFFFFFFFFFF1FFFFFFFFF9FFFFFFFFFFFFFFC7FFFFFFFE3FFFFFFFFFFFFFFFDFFFFFFF3FFFFFFFFFFFFFFFFF0FFFFF8FFFFFFFFFFFFFFFFFFF83FE1FFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a13 )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(gnd),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a13 ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5 .lut_mask = 16'hF3C0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \img_select_inst|q[5]~21 (
// Equation(s):
// \img_select_inst|q[5]~21_combout  = (\sys_rst_n~input_o  & (\img_select_inst|q[5]~21_combout )) # (!\sys_rst_n~input_o  & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout )))

	.dataa(gnd),
	.datab(\img_select_inst|q[5]~21_combout ),
	.datac(\sys_rst_n~input_o ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[5]~21 .lut_mask = 16'hCFC0;
defparam \img_select_inst|q[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFE7FFFFFFFFFFFFFF3FFFFFFFFC7FFFFFD0FFFFFFFDFFFFFFFF9FFFFFFBF9FFFFFFEFFFFFFFF7FFFFFFD91FFFFFFF7FFFFFFEBFFFFFC70A57FFFFFBFFFFFFCFFFFFC802493FFFFFBFFFFFFDFFFFFD00000FFFFFFDFFFFFF9FFFFFA0F9F07FFFFFEFFFFFF3FFFFE1630D7A7FFFFF7FFFFF7FFFFF98FFF3DFFFFFF7FFFFE7FFFFF3FFFFFEFFFFFFBFFFFCFFFFFFBFFFFFDFFFFFFFFFFFDFFFFFC7FFFFFE3FFFFFDFFFFBFFFFFEFFFFFFFFFFFFFDFFFF9FFFFFFFFFFFFFFFFFFFEFFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFF3E3FFFFFC71FFFFFFFFE7FFFD906FFFFE8023FFFFFFFE7FFF6FFC7FFFC7F7DFFFFFFFEFFFE1FFF5FFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFBFFFFFFFEFFFC77FFBFFFFFFFD3FFFBFFCFFFBFDFBDFFE7FFFEDFFFFFFDFFF5FE1FE7FDFE6FF9FFFFFFDFFFFC141F3FCE1E0FBFFFDFFDFFE763DD77F9D8E6BCFFFDFFDFFE617FEBBFF11FF5DFFFDFFDFFE1DF214DF83FC0A0FFFDFF9FFEBFD87E7FF5F407AFFFFFF9FFFB5FFF27FE9F4FDDFFFFFF9FFFEE7F5F7FF0CB333FFFFFF9FFFB2D9F37FD065FDDFFFFFF9FFFA13FFBFFF21BFEFFFFFFF9FFFA1EFFD7FF157FF7FFFFFFBFFFA0DFFF7FD877FF9FFFFFF9FFFF4BFFDFFEA3FFF7FFFFFF9FFFF2FFFCFFFCBFFFFFFFDFF9FFFDCBFFDFFFA6FFFFFFFDFF9FFFD0BFFFFFF46FFFBFFFDFFDFFFE9FFFFFFFC3FFF7FFFDFFDFFFEC5FF7FFFA6FFCFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hDFFFFA4FFFFFFF1FFCFFFFFFFDFFFF9313FFFFECA3FFFFFFFFDFFFFE7FEFFFFF7FEFFFFFFFFEFFFFFFBBFFFFFC8FFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFF7FFF7FFC6FFFFFFFFFFF98FFFFFFF7FF2EBFFFFFFFFFF32FFFFFFFFFF8CEFFFFFFFFFD91FFEFFFFBFFED0FFFFFFFFF3DBFFFFFFFBFFFC4BFFFFFFFF97FFFDFFFFDFFFF25FFFFFFFF4FFFFDFFFFFFFFFEAFFFFFFFA9FFFFBFFFFEFFFFEE7FFFFFFDFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF7FFFFF7FFFFE7FFFFFFBFFFFEFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFFFE7FFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFDFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFE07FFFF07FFFFFFFFFFFFFFFFC1FFFFFE0FFFFFFFFFFFFFFFC7FFFFFFFE1FFFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFFFFFFFCDFFFFFFFFFF1FFFFFFFFFFFF87FFFFFFFFFFCFFFFFFFFFFFE7FFFFFFFFFFFF3FFFFFFFFFFC7FFFFFFFFFFFFDFFFFFFFFFF3FFFFFFFFFFFFFE7FFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFE3FFFFFFFFFFFFFFBFFFFFFFFCFFFFFFFFFFFFFFFDFFFFFFFF9FFFFFFFFFFFFFFFEFFFFFFFF3FFFFFFFFFFFFFFFF7FFFFFFE7FFFFFFFFFFFFFFFF3FFFFFFCFFFFFFFFFFFFFFFFFDFFFFFF9FFFFFFFF0FFFFFFFFDFFFFFF9FFFFFFF20CFFFFFFFEFFFFFF3FFFFFFFF8EFFFFFFFF7FFFFE7FFFFFF50806FFFFFFF7FFFFE7FFFFFE400037FFFFFFFFFFFFFFFFFFF70148FFFFFFFFFFFFDFFFFFFE09FC17FFFFFFDFFFFBFFFFFFC7B99CBFFFFFFDFFFFBFFFFFE94BFD317FFFFFEFFFFBFFFFFCEFFFFFC3FFFFFEFFFF3FFFFFD5FFFFFEBFFFFFFFFFF7FFFFFF3FFFFFEFFFFFFF7FFE7FFFFFC7FFFFFFBFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFDFFDFFFFFFFFFFFFFFFFFFFFFDFF9FFFFFFFFFFFFFFFFFFFFFDFF9FFFFFFFFFFFFFFFFFFFFFDFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFF7FFFCFFF0FFF3FFFFFFF9FFFE77FEFFFE67FF57FFFFFF9FFFE93FC9FFEB7FD8FFFFFFF9FFFE88F117FE9F4FD7FFFFFF9FFFE026447FFC10E2FFFFFFF9FFFFC0D03FFFA0904FFFFDFFDFFFFA610DFFF922CBFFFFDFFDFFFFE8457FFFDC0BBFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hDFFFFEBFD7FFFF9FDFFFFFFFFDFFFFFB9DFFFFFC63FFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFEBFFFFFFFFFFE3FFFFFFFFFFFCDFFFFFFFBFFF8FFFFFFFFFFFEFFFFFFFFBFFE6FFFFFFFFFFFDBFFFFFFFDFFE5D6DFFFFFFD3FFFFDFFFFFFFF33C4FFFFFD9B9FFFFFFFFEFFFD614FFFFFE06BFFFFFFFFFFFFF519FFFFF8A6FFFF7FFFFF7FFFFFFFFFFFECFFFFEFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFE7FFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFDFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \img_select_inst|Mux2~0 (
// Equation(s):
// \img_select_inst|Mux2~0_combout  = (\img_select_inst|q[1]~48_combout  & ((\img_select_inst|q[1]~49_combout ) # ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a21 )))) # (!\img_select_inst|q[1]~48_combout  & 
// (!\img_select_inst|q[1]~49_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\img_select_inst|q[1]~48_combout ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a21 ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux2~0 .lut_mask = 16'hB9A8;
defparam \img_select_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \img_select_inst|Mux2~1 (
// Equation(s):
// \img_select_inst|Mux2~1_combout  = (\img_select_inst|Mux2~0_combout  & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # ((!\img_select_inst|q[1]~49_combout )))) # (!\img_select_inst|Mux2~0_combout  & 
// (((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & \img_select_inst|q[1]~49_combout ))))

	.dataa(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\img_select_inst|Mux2~0_combout ),
	.datad(\img_select_inst|q[1]~49_combout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux2~1 .lut_mask = 16'hACF0;
defparam \img_select_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \img_select_inst|Mux2~2 (
// Equation(s):
// \img_select_inst|Mux2~2_combout  = (\pulse_cnt_inst|pulse_cnt [1] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a13 ))) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_select_inst|Mux2~1_combout )))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((\img_select_inst|Mux2~1_combout ))))

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\img_select_inst|Mux2~1_combout ),
	.datad(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\img_select_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux2~2 .lut_mask = 16'hF870;
defparam \img_select_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \img_select_inst|q[5]~23 (
// Equation(s):
// \img_select_inst|q[5]~23_combout  = \img_select_inst|q[5]~21_combout  $ (((\img_select_inst|q[1]~50_combout  & (\img_select_inst|Mux2~2_combout )) # (!\img_select_inst|q[1]~50_combout  & 
// ((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout )))))

	.dataa(\img_select_inst|q[1]~50_combout ),
	.datab(\img_select_inst|q[5]~21_combout ),
	.datac(\img_select_inst|Mux2~2_combout ),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[5]~23 .lut_mask = 16'h396C;
defparam \img_select_inst|q[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \img_select_inst|q[5]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[5]~23_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[5]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \img_select_inst|q[5]~22 (
// Equation(s):
// \img_select_inst|q[5]~22_combout  = (\sys_rst_n~input_o  & (\img_select_inst|q[5]~_emulated_q  $ (((\img_select_inst|q[5]~21_combout ))))) # (!\sys_rst_n~input_o  & (((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout 
// ))))

	.dataa(\img_select_inst|q[5]~_emulated_q ),
	.datab(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.datac(\sys_rst_n~input_o ),
	.datad(\img_select_inst|q[5]~21_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[5]~22 .lut_mask = 16'h5CAC;
defparam \img_select_inst|q[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~9 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~9_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[5]~22_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[5]~22_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~9 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \vga_ctrl_inst|vga_rgb[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~9_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(4'b0000),
	.portaaddr({\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 4;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFE7FFFFFFFFFFFFFFFFFFF68334FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFE00FFFFFFFFFFFB00CFFFFFFFB00DFFFFFFFFFE9FF97FFFFFE9FF97FFFFFFFFA7FFE5FFFFFAFFFE5FFFFFFFF5FFFFAFFFFF5FFFFAFFFFFFFEBFFFFD7FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hEBFFFFD7FFFFFFF7FFFFEBFFFD7FFFFEBFFFFFFEFFFFFF7FFFEFFFFFF7FFFFFFBFFFFFF9FFF9FFFFFFDFFFFFFDFFFFFFAFFFDFFFFFFBFFFFFF7FFFFFFCFFF3FFFFFFCFFFFFFBFFBFFFDFFFBFFBFFFDFFFFFFBFF9CFFF7FEFFF98FFDFFFFFE7FE7E7FE7FE7FF7E7FE7FFFFE7FE6E7FE7FE7FCCEFFE7FFFFE7FC023FE7FE7FC007FE7FFFFE7FC003FEFFE7FE003FE7FFFFE7FC003FEFFE7FE007FE7FFFFE7FE007FE7FE7FE007FF7FFFFEBFE007FE7FE7FF007FF7FFFFFBFF80FFD7FEFFF80FFDFFFFFFBFFFFFFDFFFBFFBFFFDFFFFFF5FFFFFFBFFFBFFFFFFAFFFFFFDFFFFFFAFFF5FFFFFFBFFFFFFAFFFFFF7FFFEFFFFFF7FFFFFFE7FFFFE7FFFE7FFFFE7FFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFD3FFFFCBFFFD3FFFFCBFFFFFFE9FFFF97FFFE9FFFF97FFFFFFF4FFFF2FFFFF47FFF6FFFFFFFFB3FFCDFFFFFB1FF8DFFFFFFFFFC003BFFFFFFC203FFFFFFFFFF7E3EFFFFFFF7C7EFFFFFFFFFFEFF7FFFFFFFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF3FFFFFFFFCBFFFFFFFFFFFFFD3FFFFFFFFCF3FFFFFFFFFFFCF3FFFFFFFFEFF8FFFFFFFFE3FE7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFF1FFFFFFFFFFFFFFFFFFDFFFFFBFFFFFFFFFFFFFFFCFCFFFFFFF3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(gnd),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6 .lut_mask = 16'hAAF0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \img_select_inst|q[6]~25 (
// Equation(s):
// \img_select_inst|q[6]~25_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[6]~25_combout ))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.datab(gnd),
	.datac(\sys_rst_n~input_o ),
	.datad(\img_select_inst|q[6]~25_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[6]~25 .lut_mask = 16'hFA0A;
defparam \img_select_inst|q[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFEC077FFFFFFFFFFFFFFFFFFFFA26E5FFFFFFFFFFFFFFFFFFFFB8F5BFFFFFFFFFFFFFFFFFFFF7FDB6FFFFFFFFFFFFFFFFFFFAFFFFF1FFFFFFFFFFFFFFFFFF5F060F8FFFFFFFFFFFFFFFFFFE98F185FFFFFFFFFFFFFFFFFF65FFFA2FFFFFFFFFFFFFFFFFCD7FFFE93FFFFFFFFFFFFFFFFE5FFFFFA7FFFFFFFFFFFFFFFFD7FFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFF8FFFFFFFFFFFFFFEEFDFFFFF3FEFFFFFFFFFFFFFB002FFFFE800BFFFFFFFFFFFF6000BFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hA0006FFFFFFFFFFFE80005FFF40003FFFFFFFFFFFE00002FFF80001BFFFFFFFFFFA01E01FFF019003FFFFFFFFFF43E3E07FD1E1F05FFFFFFFFFF080008BFE200041FFFFFFFFFF9840043F8C50022FFFFFFFFFFE3CDE37FB8FBF1EFFFFFFFFFF03E7813F9273F85FFFFFFFFFF8BE00C7FF6FB023FFFFFFFFFFD14110FFEF54849FFFFFFFFFFCD23FCFFEF9AFC1FFFFFFFFFFDEC7FC7FCDE7FE3FFFFFFFFFFDE1FFCFFCEAFFFBFFFFFFFFFFDF1FFCFFE78FFF9FFFFFFFFFFCB7FFEFFF5DFFF1FFFFFFFFFF8D7FFE7FF34FFFBFFFFFFFFFFE33FFCFFE59FFF7FFFFFFFFFFCF3FFDFFFB9FFE7FFFFFFFFFFF67FFDFFF3CFFE7FFFFFFFFFFF3BFF1FFF99FFFFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFF5BFF3FFFEEFF3FFFFFFFFFFFFEC787FFFE35D7FFFFFFFFFFFFE803FFFFFC017FFFFFFFFFFFFFBF7FFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDEFFFFFFFFFFD1FFFFFFFFFFECDFFFFFFFFFFB33FFFFFFFFFA6EFFFFFFFFFFF6F7FFFFFFFF437FFFFFFFFFFFEB3FFFFFFFF6BFFFFFFFFFFFFF99FFFFFFFEAFFFFFFFFFFFFFFD4FFFFFFF97FFFFFFFFFFFFFFF9FFFFFFF2FFFFFFFFFFFFFFFFC7FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y22_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFD071BFFFFFFFFFFFFFFFFFFFFEF7FBFFFFFFFFFFFFFFFFFFFEBFFFC7FFFFFFFFFFFFFFFFFFE8FEB77FFFFFFFFFFFFFFFFFFDF603EBFFFFFFFFFFFFFFFFFFB879E35FFFFFFFFFFFFFFFFFE6A7FE4E7FFFFFFFFFFFFFFFFF1BFFFD3FFFFFFFFFFFFFFFFFCAFFFFF53FFFFFFFFFFFFFFFFEBFFFFFD7FFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF9FFF9FFFAFFFFFFFFFFFF9FFF87FF9FFEA7FFFFFFFFFFE6FFF6FFE4BFC7FFFFFFFFFFFE75FAE7FF62F427FFFFFFFFFFFFDFBBFFFBEF1DFFFFFFFFFFFF3F2FCFFFDF6FBFFFFFFFFFFFF99EF1FFFEDD35FFFFFFFFFFFFD7BABFFFF3F4FFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFC03FFFFF602FFFFFFFFFFFFFFDFBFFFFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFD7FFFFFFFFFFFD3FFFFFFFFFFE5FFFFFFFFFFF57FFFFFFFFFFD9BFFFFFFFFFD2FFFFFFFFFFFFA313FFFFFFE41FFFFFFFFFFFF8C3BFFFFFDE45FFFFFFFFFFFFF9EBFFFFF9F9FFFFFFFFFFFFFF9FBFFFFFF5DFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \img_select_inst|Mux1~0 (
// Equation(s):
// \img_select_inst|Mux1~0_combout  = (\img_select_inst|q[1]~49_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # ((\img_select_inst|q[1]~48_combout )))) # (!\img_select_inst|q[1]~49_combout  & 
// (((!\img_select_inst|q[1]~48_combout  & \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\img_select_inst|q[1]~49_combout ),
	.datac(\img_select_inst|q[1]~48_combout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux1~0 .lut_mask = 16'hCBC8;
defparam \img_select_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \img_select_inst|Mux1~1 (
// Equation(s):
// \img_select_inst|Mux1~1_combout  = (\img_select_inst|q[1]~48_combout  & ((\img_select_inst|Mux1~0_combout  & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (!\img_select_inst|Mux1~0_combout  & 
// (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\img_select_inst|q[1]~48_combout  & (((\img_select_inst|Mux1~0_combout ))))

	.dataa(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\img_select_inst|q[1]~48_combout ),
	.datac(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\img_select_inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux1~1 .lut_mask = 16'hF388;
defparam \img_select_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \img_select_inst|Mux1~2 (
// Equation(s):
// \img_select_inst|Mux1~2_combout  = (\pulse_cnt_inst|pulse_cnt [1] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a14 ))) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\img_select_inst|Mux1~1_combout )))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((\img_select_inst|Mux1~1_combout ))))

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\img_select_inst|Mux1~1_combout ),
	.datad(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\img_select_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux1~2 .lut_mask = 16'hF870;
defparam \img_select_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \img_select_inst|q[6]~27 (
// Equation(s):
// \img_select_inst|q[6]~27_combout  = \img_select_inst|q[6]~25_combout  $ (((\img_select_inst|q[1]~50_combout  & ((\img_select_inst|Mux1~2_combout ))) # (!\img_select_inst|q[1]~50_combout  & 
// (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ))))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.datab(\img_select_inst|q[6]~25_combout ),
	.datac(\img_select_inst|q[1]~50_combout ),
	.datad(\img_select_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[6]~27 .lut_mask = 16'h36C6;
defparam \img_select_inst|q[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \img_select_inst|q[6]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[6]~27_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[6]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \img_select_inst|q[6]~26 (
// Equation(s):
// \img_select_inst|q[6]~26_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[6]~_emulated_q  $ (\img_select_inst|q[6]~25_combout )))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ))

	.dataa(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.datab(\img_select_inst|q[6]~_emulated_q ),
	.datac(\sys_rst_n~input_o ),
	.datad(\img_select_inst|q[6]~25_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[6]~26 .lut_mask = 16'h3ACA;
defparam \img_select_inst|q[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~10 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~10_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[6]~26_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[6]~26_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~10 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \vga_ctrl_inst|vga_rgb[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../image1.mif";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom_ip_img1:rom_ip_img1_inst|altsyncram:altsyncram_component|altsyncram_i0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFE000007FFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFF97CCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF3FFFFFFFCFF3FFFFFFFFFF7FFEFFFFFFF7FFEFFFFFFFFFDFFFFBFFFFFDFFFFBFFFFFFFFBFFFFDFFFFFBFFFFDFFFFFFFF7FFFFEFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hF7FFFFEFFFFFFFEFFFFFF7FFFEFFFFFF7FFFFFFDFFFFFFBFFFDFFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFBFFFFFFDFFFBFFFFFFDFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFC3FFEFFF7FFC3FFEFFFFFF7FF01FFEFFF7FF01FFEFFFFFFFFF00FFFFFFFFE00FFFFFFFFFFFE007FFFFFFFE007FFFFFFFFFFE007FFFFFFFE007FFFFFFFFFFE007FF7FFFFC007FFFFFFFFFFE007FF7FFFFC007FFFFFFFFFFE007FFFFFFFE007FEFFFFFF7FF00FFFFFFFFE00FFEFFFFFF7FF01FFEFFF7FF01FFEFFFFFF7FFC3FFEFFF7FFC3FFEFFFFFFBFFFFFFCFFF7FFFFFFDFFFFFFBFFFFFFDFFFBFFFFFFDFFFFFFDFFFFFF9FFF9FFFFFF9FFFFFFDFFFFFFBFFFDFFFFFFBFFFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFEFFFFFF7FFFEFFFFFF7FFFFFFF7FFFFEFFFFF7FFFFEFFFFFFFFBFFFFDFFFFFBFFFF9FFFFFFFFCFFFF3FFFFFCFFFF3FFFFFFFFE3FFC7FFFFFE3FFC7FFFFFFFFF81C1FFFFFFF8381FFFFFFFFFFF00FFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF9FFFFFFFFC7FFFFFFFFFFFFFE3FFFFFFFFE0FFFFFFFFFFFFF07FFFFFFFFF007FFFFFFFFFC00FFFFFFFFFF80000FFFFF00001FFFFFFFFFFC0000FFF;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFF80003FFFFFFFFFFF0003FFFFFC000FFFFFFFFFFFFF03FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7 (
// Equation(s):
// \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  = (\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a15 )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(gnd),
	.datab(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a15 ),
	.datac(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\rom_ip_img1_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7 .lut_mask = 16'hCFC0;
defparam \rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \img_select_inst|q[7]~29 (
// Equation(s):
// \img_select_inst|q[7]~29_combout  = (\sys_rst_n~input_o  & (\img_select_inst|q[7]~29_combout )) # (!\sys_rst_n~input_o  & ((\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout )))

	.dataa(\img_select_inst|q[7]~29_combout ),
	.datab(gnd),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.datad(\sys_rst_n~input_o ),
	.cin(gnd),
	.combout(\img_select_inst|q[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[7]~29 .lut_mask = 16'hAAF0;
defparam \img_select_inst|q[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\vga_ctrl_inst|addr [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../image3.mif";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom_ip_img3:rom_ip_img3_inst|altsyncram:altsyncram_component|altsyncram_k0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10000;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF007FE00FFFFFFFFFFFFFFFFFE03FFFC07FFFFFFFFFFFFFFFFE0FFFFF07FFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFC01FFFFFFFFFFFFFC001FFFFF0007FFFFFFFFFFFF80007FFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hC0001FFFFFFFFFFFF00003FFF80000FFFFFFFFFFFC00001FFF000007FFFFFFFFFFC00000FFE000007FFFFFFFFFF800000FFE000003FFFFFFFFFF8000007FC000003FFFFFFFFFF0080007FC020001FFFFFFFFFF01E0003FC070001FFFFFFFFFFC1E000FFE0F8003FFFFFFFFFFC1C000FFE070003FFFFFFFFFF8080E07FE020783FFFFFFFFFF8007F87FE001FE3FFFFFFFFFF800FFC7FE003FF1FFFFFFFFFF801FFE7FE007FF1FFFFFFFFFF803FFE7FE00FFF3FFFFFFFFFF803FFE7FE00FFFBFFFFFFFFFFC03FFEFFE01FFF3FFFFFFFFFFC07FFEFFF01FFF3FFFFFFFFFFE07FFCFFF01FFF7FFFFFFFFFFE03FF9FFF81FFEFFFFFFFFFFFF03FFBFFFC0FFCFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFF81FE7FFFC07F9FFFFFFFFFFFFC0FCFFFFF03E3FFFFFFFFFFFFF001FFFFF800FFFFFFFFFFFFFFC0FFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFE1FFFFFFFFFF807FFFFFFFFFF00FFFFFFFFFFC01FFFFFFFFFC01FFFFFFFFFFF80FFFFFFFFF80FFFFFFFFFFFFF07FFFFFFFE07FFFFFFFFFFFFFC3FFFFFFFC1FFFFFFFFFFFFFFE1FFFFFFFC3FFFFFFFFFFFFFFF0FFFFFFF87FFFFFFFFFFFFFFF8FFFFFFF0FFFFFFFFFFFFFFFFCFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_ip_img2_inst|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../image2.mif";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom_ip_img2:rom_ip_img2_inst|altsyncram:altsyncram_component|altsyncram_v0c1:auto_generated|ALTSYNCRAM";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF0006000FFFFFFFFFFFFFFFFFF01FFF80FFFFFFFFFFFFFFFFFE07FFFE07FFFFFFFFFFFFFFFFE1FFFFF87FFFFFFFFFFFFFFFFC7FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF0FFF0FFF0FFF0FFFFFFFFFFFF07FE07FF07FE07FFFFFFFFFFF03FC0FFF01F80FFFFFFFFFFFF00000FFF00000FFFFFFFFFFFF80001FFF80001FFFFFFFFFFFFC0003FFFC0003FFFFFFFFFFFFE0007FFFE0007FFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFF000FFFFF801FFFFFFFFFFFFFFE07FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFEFFFFFFFFFFFFE3FFFFFFFFFFC3FFFFFFFFFFF83FFFFFFFFFFE07FFFFFFFFFE07FFFFFFFFFFF00FFFFFFFFF80FFFFFFFFFFFFC001FFFFFE003FFFFFFFFFFFFE001FFFFFC007FFFFFFFFFFFFFE07FFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \img_select_inst|Mux0~0 (
// Equation(s):
// \img_select_inst|Mux0~0_combout  = (\img_select_inst|q[1]~48_combout  & ((\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a23 ) # ((\img_select_inst|q[1]~49_combout )))) # (!\img_select_inst|q[1]~48_combout  & 
// (((!\img_select_inst|q[1]~49_combout  & \rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\img_select_inst|q[1]~48_combout ),
	.datab(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a23 ),
	.datac(\img_select_inst|q[1]~49_combout ),
	.datad(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux0~0 .lut_mask = 16'hADA8;
defparam \img_select_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \img_select_inst|Mux0~1 (
// Equation(s):
// \img_select_inst|Mux0~1_combout  = (\img_select_inst|q[1]~49_combout  & ((\img_select_inst|Mux0~0_combout  & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (!\img_select_inst|Mux0~0_combout  & 
// (\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (!\img_select_inst|q[1]~49_combout  & (((\img_select_inst|Mux0~0_combout ))))

	.dataa(\img_select_inst|q[1]~49_combout ),
	.datab(\rom_ip_img2_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\img_select_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux0~1 .lut_mask = 16'hF588;
defparam \img_select_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \img_select_inst|Mux0~2 (
// Equation(s):
// \img_select_inst|Mux0~2_combout  = (\pulse_cnt_inst|pulse_cnt [1] & ((\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a15 )) # 
// (!\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\img_select_inst|Mux0~1_combout ))))) # (!\pulse_cnt_inst|pulse_cnt [1] & (((\img_select_inst|Mux0~1_combout ))))

	.dataa(\pulse_cnt_inst|pulse_cnt [1]),
	.datab(\rom_ip_img3_inst|altsyncram_component|auto_generated|ram_block1a15 ),
	.datac(\rom_ip_img3_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\img_select_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\img_select_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|Mux0~2 .lut_mask = 16'hDF80;
defparam \img_select_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \img_select_inst|q[7]~31 (
// Equation(s):
// \img_select_inst|q[7]~31_combout  = \img_select_inst|q[7]~29_combout  $ (((\img_select_inst|q[1]~50_combout  & ((\img_select_inst|Mux0~2_combout ))) # (!\img_select_inst|q[1]~50_combout  & 
// (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ))))

	.dataa(\img_select_inst|q[1]~50_combout ),
	.datab(\img_select_inst|q[7]~29_combout ),
	.datac(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.datad(\img_select_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[7]~31 .lut_mask = 16'h369C;
defparam \img_select_inst|q[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \img_select_inst|q[7]~_emulated (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\img_select_inst|q[7]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_select_inst|q[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_select_inst|q[7]~_emulated .is_wysiwyg = "true";
defparam \img_select_inst|q[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \img_select_inst|q[7]~30 (
// Equation(s):
// \img_select_inst|q[7]~30_combout  = (\sys_rst_n~input_o  & ((\img_select_inst|q[7]~_emulated_q  $ (\img_select_inst|q[7]~29_combout )))) # (!\sys_rst_n~input_o  & (\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ))

	.dataa(\sys_rst_n~input_o ),
	.datab(\rom_ip_img1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.datac(\img_select_inst|q[7]~_emulated_q ),
	.datad(\img_select_inst|q[7]~29_combout ),
	.cin(gnd),
	.combout(\img_select_inst|q[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \img_select_inst|q[7]~30 .lut_mask = 16'h4EE4;
defparam \img_select_inst|q[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~11 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~11_combout  = (\vga_ctrl_inst|vga_rgb[4]~2_combout  & (\vga_ctrl_inst|vga_rgb[4]~3_combout  & \img_select_inst|q[7]~30_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|vga_rgb[4]~2_combout ),
	.datac(\vga_ctrl_inst|vga_rgb[4]~3_combout ),
	.datad(\img_select_inst|q[7]~30_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~11 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|vga_rgb~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \vga_ctrl_inst|vga_rgb[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~11_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[7] .power_up = "low";
// synopsys translate_on

endmodule
