

================================================================
== Vivado HLS Report for 'fc_snn_top'
================================================================
* Date:           Sun Dec  7 01:45:55 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fc_snn_1206_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.534 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         5|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !53"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !57"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !61"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !65"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V_data_V), !map !69"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_keep_V), !map !73"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_strb_V), !map !77"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !81"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n_steps), !map !85"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %clear_state), !map !91"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @fc_snn_top_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%clear_state_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %clear_state)"   --->   Operation 19 'read' 'clear_state_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%n_steps_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %n_steps)"   --->   Operation 20 'read' 'n_steps_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [fc_snn_top.cpp:23]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [fc_snn_top.cpp:24]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %n_steps, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [fc_snn_top.cpp:26]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %clear_state, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [fc_snn_top.cpp:27]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [fc_snn_top.cpp:28]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %clear_state_read, label %.preheader114.0, label %.loopexit115" [fc_snn_top.cpp:35]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_0, align 16" [fc_snn_top.cpp:38]   --->   Operation 27 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_1, align 4" [fc_snn_top.cpp:38]   --->   Operation 28 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_2, align 8" [fc_snn_top.cpp:38]   --->   Operation 29 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_3, align 4" [fc_snn_top.cpp:38]   --->   Operation 30 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_4, align 16" [fc_snn_top.cpp:38]   --->   Operation 31 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_5, align 4" [fc_snn_top.cpp:38]   --->   Operation 32 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_6, align 8" [fc_snn_top.cpp:38]   --->   Operation 33 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_7, align 4" [fc_snn_top.cpp:38]   --->   Operation 34 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_8, align 16" [fc_snn_top.cpp:38]   --->   Operation 35 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 0, i32* @v_mem_V_9, align 4" [fc_snn_top.cpp:38]   --->   Operation 36 'store' <Predicate = (clear_state_read)> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit115"   --->   Operation 37 'br' <Predicate = (clear_state_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 38 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln96 = add nsw i32 %n_steps_read, -1" [fc_snn_top.cpp:96]   --->   Operation 39 'add' 'add_ln96' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %n_steps_read, i12 0)" [fc_snn_top.cpp:96]   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.81ns)   --->   "store i32 0, i32* %p_Val2_s" [fc_snn_top.cpp:43]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader151" [fc_snn_top.cpp:43]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.53>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i44 [ 0, %.loopexit115 ], [ %add_ln43, %ifFalse ]" [fc_snn_top.cpp:43]   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%t_0 = phi i31 [ 0, %.loopexit115 ], [ %select_ln43_12, %ifFalse ]" [fc_snn_top.cpp:43]   --->   Operation 44 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%acc_V_9_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_9_V_1, %ifFalse ]"   --->   Operation 45 'phi' 'acc_V_9_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%acc_V_8_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_8_V_1, %ifFalse ]"   --->   Operation 46 'phi' 'acc_V_8_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%acc_V_7_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_7_V_1, %ifFalse ]"   --->   Operation 47 'phi' 'acc_V_7_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%acc_V_6_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_6_V_1, %ifFalse ]"   --->   Operation 48 'phi' 'acc_V_6_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_V_5_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_5_V_1, %ifFalse ]"   --->   Operation 49 'phi' 'acc_V_5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_V_4_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_4_V_1, %ifFalse ]"   --->   Operation 50 'phi' 'acc_V_4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_V_3_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_3_V_1, %ifFalse ]"   --->   Operation 51 'phi' 'acc_V_3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_V_2_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_2_V_1, %ifFalse ]"   --->   Operation 52 'phi' 'acc_V_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%acc_V_1_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_1_V_1, %ifFalse ]"   --->   Operation 53 'phi' 'acc_V_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%acc_V_0_0 = phi i32 [ 0, %.loopexit115 ], [ %acc_0_V_1, %ifFalse ]"   --->   Operation 54 'phi' 'acc_V_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %.loopexit115 ], [ %i, %ifFalse ]"   --->   Operation 55 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.68ns)   --->   "%icmp_ln43 = icmp eq i44 %indvar_flatten, %tmp" [fc_snn_top.cpp:43]   --->   Operation 56 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.98ns)   --->   "%add_ln43 = add i44 %indvar_flatten, 1" [fc_snn_top.cpp:43]   --->   Operation 57 'add' 'add_ln43' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %1, label %hls_label_3_begin" [fc_snn_top.cpp:43]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32* %p_Val2_s" [fc_snn_top.cpp:43]   --->   Operation 59 'load' 'p_Val2_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.09ns)   --->   "%icmp_ln60 = icmp eq i13 %i_0, -4096" [fc_snn_top.cpp:60]   --->   Operation 60 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln43)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%select_ln43_10 = select i1 %icmp_ln60, i32 0, i32 %p_Val2_load" [fc_snn_top.cpp:43]   --->   Operation 61 'select' 'select_ln43_10' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.69ns)   --->   "%select_ln43_11 = select i1 %icmp_ln60, i13 0, i13 %i_0" [fc_snn_top.cpp:43]   --->   Operation 62 'select' 'select_ln43_11' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (2.52ns)   --->   "%add_ln43_1 = add i31 1, %t_0" [fc_snn_top.cpp:43]   --->   Operation 63 'add' 'add_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.73ns)   --->   "%select_ln43_12 = select i1 %icmp_ln60, i31 %add_ln43_1, i31 %t_0" [fc_snn_top.cpp:43]   --->   Operation 64 'select' 'select_ln43_12' <Predicate = (!icmp_ln43)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i31 %select_ln43_12 to i32" [fc_snn_top.cpp:43]   --->   Operation 65 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bvh_d_index = trunc i13 %select_ln43_11 to i5" [fc_snn_top.cpp:60]   --->   Operation 66 'trunc' 'bvh_d_index' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln64 = icmp eq i5 %bvh_d_index, 0" [fc_snn_top.cpp:64]   --->   Operation 67 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln43)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %0, label %hls_label_3_begin.hls_label_3_end_crit_edge" [fc_snn_top.cpp:64]   --->   Operation 68 'br' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.81ns)   --->   "store i32 %select_ln43_10, i32* %p_Val2_s" [fc_snn_top.cpp:64]   --->   Operation 69 'store' <Predicate = (!icmp_ln43 & !icmp_ln64)> <Delay = 1.81>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [fc_snn_top.cpp:64]   --->   Operation 70 'br' <Predicate = (!icmp_ln43 & !icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [fc_snn_top.cpp:65]   --->   Operation 71 'read' 'empty' <Predicate = (!icmp_ln43 & icmp_ln64)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1 } %empty, 0" [fc_snn_top.cpp:65]   --->   Operation 72 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln43 & icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.81ns)   --->   "store i32 %tmp_data_V_1, i32* %p_Val2_s" [fc_snn_top.cpp:67]   --->   Operation 73 'store' <Predicate = (!icmp_ln43 & icmp_ln64)> <Delay = 1.81>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [fc_snn_top.cpp:67]   --->   Operation 74 'br' <Predicate = (!icmp_ln43 & icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i13 %select_ln43_11 to i64" [fc_snn_top.cpp:73]   --->   Operation 75 'zext' 'zext_ln73' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%W_FC_V_0_addr = getelementptr [4096 x i6]* @W_FC_V_0, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 76 'getelementptr' 'W_FC_V_0_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%W_FC_V_0_load = load i6* %W_FC_V_0_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 77 'load' 'W_FC_V_0_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%W_FC_V_1_addr = getelementptr [4096 x i6]* @W_FC_V_1, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 78 'getelementptr' 'W_FC_V_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%W_FC_V_1_load = load i6* %W_FC_V_1_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 79 'load' 'W_FC_V_1_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%W_FC_V_2_addr = getelementptr [4096 x i6]* @W_FC_V_2, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 80 'getelementptr' 'W_FC_V_2_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%W_FC_V_2_load = load i6* %W_FC_V_2_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 81 'load' 'W_FC_V_2_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%W_FC_V_3_addr = getelementptr [4096 x i6]* @W_FC_V_3, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 82 'getelementptr' 'W_FC_V_3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%W_FC_V_3_load = load i6* %W_FC_V_3_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 83 'load' 'W_FC_V_3_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%W_FC_V_4_addr = getelementptr [4096 x i6]* @W_FC_V_4, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 84 'getelementptr' 'W_FC_V_4_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%W_FC_V_4_load = load i6* %W_FC_V_4_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 85 'load' 'W_FC_V_4_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%W_FC_V_5_addr = getelementptr [4096 x i6]* @W_FC_V_5, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 86 'getelementptr' 'W_FC_V_5_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%W_FC_V_5_load = load i6* %W_FC_V_5_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 87 'load' 'W_FC_V_5_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%W_FC_V_6_addr = getelementptr [4096 x i6]* @W_FC_V_6, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 88 'getelementptr' 'W_FC_V_6_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%W_FC_V_6_load = load i6* %W_FC_V_6_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 89 'load' 'W_FC_V_6_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%W_FC_V_7_addr = getelementptr [4096 x i7]* @W_FC_V_7, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 90 'getelementptr' 'W_FC_V_7_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%W_FC_V_7_load = load i7* %W_FC_V_7_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 91 'load' 'W_FC_V_7_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%W_FC_V_8_addr = getelementptr [4096 x i7]* @W_FC_V_8, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 92 'getelementptr' 'W_FC_V_8_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%W_FC_V_8_load = load i7* %W_FC_V_8_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 93 'load' 'W_FC_V_8_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%W_FC_V_9_addr = getelementptr [4096 x i6]* @W_FC_V_9, i64 0, i64 %zext_ln73" [fc_snn_top.cpp:73]   --->   Operation 94 'getelementptr' 'W_FC_V_9_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%W_FC_V_9_load = load i6* %W_FC_V_9_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 95 'load' 'W_FC_V_9_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_2 : Operation 96 [1/1] (1.67ns)   --->   "%i = add i13 %select_ln43_11, 1" [fc_snn_top.cpp:60]   --->   Operation 96 'add' 'i' <Predicate = (!icmp_ln43)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.09ns)   --->   "%icmp_ln60_1 = icmp eq i13 %i, -4096" [fc_snn_top.cpp:60]   --->   Operation 97 'icmp' 'icmp_ln60_1' <Predicate = (!icmp_ln43)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60_1, label %ifTrue, label %ifFalse" [fc_snn_top.cpp:60]   --->   Operation 98 'br' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.47ns)   --->   "%y_last_V = icmp eq i32 %zext_ln43, %add_ln96" [fc_snn_top.cpp:96]   --->   Operation 99 'icmp' 'y_last_V' <Predicate = (!icmp_ln43 & icmp_ln60_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader151"   --->   Operation 100 'br' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 101 [1/1] (0.69ns)   --->   "%select_ln43 = select i1 %icmp_ln60, i32 0, i32 %acc_V_9_0" [fc_snn_top.cpp:43]   --->   Operation 101 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln43_1 = select i1 %icmp_ln60, i32 0, i32 %acc_V_8_0" [fc_snn_top.cpp:43]   --->   Operation 102 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln43_2 = select i1 %icmp_ln60, i32 0, i32 %acc_V_7_0" [fc_snn_top.cpp:43]   --->   Operation 103 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.69ns)   --->   "%select_ln43_3 = select i1 %icmp_ln60, i32 0, i32 %acc_V_6_0" [fc_snn_top.cpp:43]   --->   Operation 104 'select' 'select_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.69ns)   --->   "%select_ln43_4 = select i1 %icmp_ln60, i32 0, i32 %acc_V_5_0" [fc_snn_top.cpp:43]   --->   Operation 105 'select' 'select_ln43_4' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln43_5 = select i1 %icmp_ln60, i32 0, i32 %acc_V_4_0" [fc_snn_top.cpp:43]   --->   Operation 106 'select' 'select_ln43_5' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.69ns)   --->   "%select_ln43_6 = select i1 %icmp_ln60, i32 0, i32 %acc_V_3_0" [fc_snn_top.cpp:43]   --->   Operation 107 'select' 'select_ln43_6' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.69ns)   --->   "%select_ln43_7 = select i1 %icmp_ln60, i32 0, i32 %acc_V_2_0" [fc_snn_top.cpp:43]   --->   Operation 108 'select' 'select_ln43_7' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.69ns)   --->   "%select_ln43_8 = select i1 %icmp_ln60, i32 0, i32 %acc_V_1_0" [fc_snn_top.cpp:43]   --->   Operation 109 'select' 'select_ln43_8' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln43_9 = select i1 %icmp_ln60, i32 0, i32 %acc_V_0_0" [fc_snn_top.cpp:43]   --->   Operation 110 'select' 'select_ln43_9' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [fc_snn_top.cpp:60]   --->   Operation 111 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [fc_snn_top.cpp:61]   --->   Operation 112 'specpipeline' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %bvh_d_index to i32" [fc_snn_top.cpp:64]   --->   Operation 113 'zext' 'zext_ln64' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i32* %p_Val2_s" [fc_snn_top.cpp:70]   --->   Operation 114 'load' 'p_Val2_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln791 = shl i32 1, %zext_ln64" [fc_snn_top.cpp:70]   --->   Operation 115 'shl' 'shl_ln791' <Predicate = (!icmp_ln43)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln791 = and i32 %p_Val2_1, %shl_ln791" [fc_snn_top.cpp:70]   --->   Operation 116 'and' 'and_ln791' <Predicate = (!icmp_ln43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (2.66ns) (out node of the LUT)   --->   "%p_Result_s = icmp eq i32 %and_ln791, 0" [fc_snn_top.cpp:70]   --->   Operation 117 'icmp' 'p_Result_s' <Predicate = (!icmp_ln43)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%W_FC_V_0_load = load i6* %W_FC_V_0_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 118 'load' 'W_FC_V_0_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i6 %W_FC_V_0_load to i32" [fc_snn_top.cpp:73]   --->   Operation 119 'sext' 'sext_ln68' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.55ns)   --->   "%acc_0_V = add nsw i32 %select_ln43_9, %sext_ln68" [fc_snn_top.cpp:73]   --->   Operation 120 'add' 'acc_0_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/2] (3.25ns)   --->   "%W_FC_V_1_load = load i6* %W_FC_V_1_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 121 'load' 'W_FC_V_1_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i6 %W_FC_V_1_load to i32" [fc_snn_top.cpp:73]   --->   Operation 122 'sext' 'sext_ln68_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.55ns)   --->   "%acc_1_V = add nsw i32 %select_ln43_8, %sext_ln68_1" [fc_snn_top.cpp:73]   --->   Operation 123 'add' 'acc_1_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%W_FC_V_2_load = load i6* %W_FC_V_2_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 124 'load' 'W_FC_V_2_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i6 %W_FC_V_2_load to i32" [fc_snn_top.cpp:73]   --->   Operation 125 'sext' 'sext_ln68_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.55ns)   --->   "%acc_2_V = add nsw i32 %select_ln43_7, %sext_ln68_2" [fc_snn_top.cpp:73]   --->   Operation 126 'add' 'acc_2_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%W_FC_V_3_load = load i6* %W_FC_V_3_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 127 'load' 'W_FC_V_3_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i6 %W_FC_V_3_load to i32" [fc_snn_top.cpp:73]   --->   Operation 128 'sext' 'sext_ln68_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.55ns)   --->   "%acc_3_V = add nsw i32 %select_ln43_6, %sext_ln68_3" [fc_snn_top.cpp:73]   --->   Operation 129 'add' 'acc_3_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/2] (3.25ns)   --->   "%W_FC_V_4_load = load i6* %W_FC_V_4_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 130 'load' 'W_FC_V_4_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i6 %W_FC_V_4_load to i32" [fc_snn_top.cpp:73]   --->   Operation 131 'sext' 'sext_ln68_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (2.55ns)   --->   "%acc_4_V = add nsw i32 %select_ln43_5, %sext_ln68_4" [fc_snn_top.cpp:73]   --->   Operation 132 'add' 'acc_4_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%W_FC_V_5_load = load i6* %W_FC_V_5_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 133 'load' 'W_FC_V_5_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i6 %W_FC_V_5_load to i32" [fc_snn_top.cpp:73]   --->   Operation 134 'sext' 'sext_ln68_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.55ns)   --->   "%acc_5_V = add nsw i32 %select_ln43_4, %sext_ln68_5" [fc_snn_top.cpp:73]   --->   Operation 135 'add' 'acc_5_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%W_FC_V_6_load = load i6* %W_FC_V_6_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 136 'load' 'W_FC_V_6_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i6 %W_FC_V_6_load to i32" [fc_snn_top.cpp:73]   --->   Operation 137 'sext' 'sext_ln68_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (2.55ns)   --->   "%acc_6_V = add nsw i32 %select_ln43_3, %sext_ln68_6" [fc_snn_top.cpp:73]   --->   Operation 138 'add' 'acc_6_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%W_FC_V_7_load = load i7* %W_FC_V_7_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 139 'load' 'W_FC_V_7_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i7 %W_FC_V_7_load to i32" [fc_snn_top.cpp:73]   --->   Operation 140 'sext' 'sext_ln68_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (2.55ns)   --->   "%acc_7_V = add nsw i32 %select_ln43_2, %sext_ln68_7" [fc_snn_top.cpp:73]   --->   Operation 141 'add' 'acc_7_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%W_FC_V_8_load = load i7* %W_FC_V_8_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 142 'load' 'W_FC_V_8_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i7 %W_FC_V_8_load to i32" [fc_snn_top.cpp:73]   --->   Operation 143 'sext' 'sext_ln68_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (2.55ns)   --->   "%acc_8_V = add nsw i32 %select_ln43_1, %sext_ln68_8" [fc_snn_top.cpp:73]   --->   Operation 144 'add' 'acc_8_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/2] (3.25ns)   --->   "%W_FC_V_9_load = load i6* %W_FC_V_9_addr, align 1" [fc_snn_top.cpp:73]   --->   Operation 145 'load' 'W_FC_V_9_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 4096> <ROM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i6 %W_FC_V_9_load to i32" [fc_snn_top.cpp:73]   --->   Operation 146 'sext' 'sext_ln68_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.55ns)   --->   "%acc_9_V = add nsw i32 %select_ln43, %sext_ln68_9" [fc_snn_top.cpp:73]   --->   Operation 147 'add' 'acc_9_V' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.69ns)   --->   "%acc_9_V_1 = select i1 %p_Result_s, i32 %select_ln43, i32 %acc_9_V" [fc_snn_top.cpp:70]   --->   Operation 148 'select' 'acc_9_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.69ns)   --->   "%acc_8_V_1 = select i1 %p_Result_s, i32 %select_ln43_1, i32 %acc_8_V" [fc_snn_top.cpp:70]   --->   Operation 149 'select' 'acc_8_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.69ns)   --->   "%acc_7_V_1 = select i1 %p_Result_s, i32 %select_ln43_2, i32 %acc_7_V" [fc_snn_top.cpp:70]   --->   Operation 150 'select' 'acc_7_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.69ns)   --->   "%acc_6_V_1 = select i1 %p_Result_s, i32 %select_ln43_3, i32 %acc_6_V" [fc_snn_top.cpp:70]   --->   Operation 151 'select' 'acc_6_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.69ns)   --->   "%acc_5_V_1 = select i1 %p_Result_s, i32 %select_ln43_4, i32 %acc_5_V" [fc_snn_top.cpp:70]   --->   Operation 152 'select' 'acc_5_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.69ns)   --->   "%acc_4_V_1 = select i1 %p_Result_s, i32 %select_ln43_5, i32 %acc_4_V" [fc_snn_top.cpp:70]   --->   Operation 153 'select' 'acc_4_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.69ns)   --->   "%acc_3_V_1 = select i1 %p_Result_s, i32 %select_ln43_6, i32 %acc_3_V" [fc_snn_top.cpp:70]   --->   Operation 154 'select' 'acc_3_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.69ns)   --->   "%acc_2_V_1 = select i1 %p_Result_s, i32 %select_ln43_7, i32 %acc_2_V" [fc_snn_top.cpp:70]   --->   Operation 155 'select' 'acc_2_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.69ns)   --->   "%acc_1_V_1 = select i1 %p_Result_s, i32 %select_ln43_8, i32 %acc_1_V" [fc_snn_top.cpp:70]   --->   Operation 156 'select' 'acc_1_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.69ns)   --->   "%acc_0_V_1 = select i1 %p_Result_s, i32 %select_ln43_9, i32 %acc_0_V" [fc_snn_top.cpp:70]   --->   Operation 157 'select' 'acc_0_V_1' <Predicate = (!icmp_ln43)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1)" [fc_snn_top.cpp:76]   --->   Operation 158 'specregionend' 'empty_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%v_mem_V_0_load = load i32* @v_mem_V_0, align 16" [fc_snn_top.cpp:83]   --->   Operation 159 'load' 'v_mem_V_0_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln700 = add nsw i32 %v_mem_V_0_load, %acc_0_V_1" [fc_snn_top.cpp:83]   --->   Operation 160 'add' 'add_ln700' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 161 'partselect' 'tmp_3' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (2.45ns)   --->   "%icmp_ln891 = icmp slt i24 %tmp_3, 1" [fc_snn_top.cpp:85]   --->   Operation 162 'icmp' 'icmp_ln891' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln701 = add nsw i32 %add_ln700, -256" [fc_snn_top.cpp:87]   --->   Operation 163 'add' 'add_ln701' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.69ns)   --->   "%select_ln85 = select i1 %icmp_ln891, i32 %add_ln700, i32 %add_ln701" [fc_snn_top.cpp:85]   --->   Operation 164 'select' 'select_ln85' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (1.76ns)   --->   "store i32 %select_ln85, i32* @v_mem_V_0, align 16" [fc_snn_top.cpp:83]   --->   Operation 165 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%v_mem_V_1_load = load i32* @v_mem_V_1, align 4" [fc_snn_top.cpp:83]   --->   Operation 166 'load' 'v_mem_V_1_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln700_1 = add nsw i32 %v_mem_V_1_load, %acc_1_V_1" [fc_snn_top.cpp:83]   --->   Operation 167 'add' 'add_ln700_1' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_1, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 168 'partselect' 'tmp_4' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.45ns)   --->   "%icmp_ln891_1 = icmp slt i24 %tmp_4, 1" [fc_snn_top.cpp:85]   --->   Operation 169 'icmp' 'icmp_ln891_1' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (2.55ns)   --->   "%add_ln701_1 = add nsw i32 %add_ln700_1, -256" [fc_snn_top.cpp:87]   --->   Operation 170 'add' 'add_ln701_1' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.69ns)   --->   "%select_ln891 = select i1 %icmp_ln891_1, i32 %add_ln700_1, i32 %add_ln701_1" [fc_snn_top.cpp:85]   --->   Operation 171 'select' 'select_ln891' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (1.76ns)   --->   "store i32 %select_ln891, i32* @v_mem_V_1, align 4" [fc_snn_top.cpp:83]   --->   Operation 172 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%v_mem_V_2_load = load i32* @v_mem_V_2, align 8" [fc_snn_top.cpp:83]   --->   Operation 173 'load' 'v_mem_V_2_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln700_2 = add nsw i32 %v_mem_V_2_load, %acc_2_V_1" [fc_snn_top.cpp:83]   --->   Operation 174 'add' 'add_ln700_2' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_2, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 175 'partselect' 'tmp_5' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (2.45ns)   --->   "%icmp_ln891_2 = icmp slt i24 %tmp_5, 1" [fc_snn_top.cpp:85]   --->   Operation 176 'icmp' 'icmp_ln891_2' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (2.55ns)   --->   "%add_ln701_2 = add nsw i32 %add_ln700_2, -256" [fc_snn_top.cpp:87]   --->   Operation 177 'add' 'add_ln701_2' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.69ns)   --->   "%select_ln891_2 = select i1 %icmp_ln891_2, i32 %add_ln700_2, i32 %add_ln701_2" [fc_snn_top.cpp:85]   --->   Operation 178 'select' 'select_ln891_2' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.76ns)   --->   "store i32 %select_ln891_2, i32* @v_mem_V_2, align 8" [fc_snn_top.cpp:83]   --->   Operation 179 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%v_mem_V_3_load = load i32* @v_mem_V_3, align 4" [fc_snn_top.cpp:83]   --->   Operation 180 'load' 'v_mem_V_3_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (2.55ns)   --->   "%add_ln700_3 = add nsw i32 %v_mem_V_3_load, %acc_3_V_1" [fc_snn_top.cpp:83]   --->   Operation 181 'add' 'add_ln700_3' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_3, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 182 'partselect' 'tmp_7' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (2.45ns)   --->   "%icmp_ln891_3 = icmp slt i24 %tmp_7, 1" [fc_snn_top.cpp:85]   --->   Operation 183 'icmp' 'icmp_ln891_3' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (2.55ns)   --->   "%add_ln701_3 = add nsw i32 %add_ln700_3, -256" [fc_snn_top.cpp:87]   --->   Operation 184 'add' 'add_ln701_3' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.69ns)   --->   "%select_ln891_4 = select i1 %icmp_ln891_3, i32 %add_ln700_3, i32 %add_ln701_3" [fc_snn_top.cpp:85]   --->   Operation 185 'select' 'select_ln891_4' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (1.76ns)   --->   "store i32 %select_ln891_4, i32* @v_mem_V_3, align 4" [fc_snn_top.cpp:83]   --->   Operation 186 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%v_mem_V_4_load = load i32* @v_mem_V_4, align 16" [fc_snn_top.cpp:83]   --->   Operation 187 'load' 'v_mem_V_4_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.55ns)   --->   "%add_ln700_4 = add nsw i32 %v_mem_V_4_load, %acc_4_V_1" [fc_snn_top.cpp:83]   --->   Operation 188 'add' 'add_ln700_4' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_4, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 189 'partselect' 'tmp_9' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (2.45ns)   --->   "%icmp_ln891_4 = icmp slt i24 %tmp_9, 1" [fc_snn_top.cpp:85]   --->   Operation 190 'icmp' 'icmp_ln891_4' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (2.55ns)   --->   "%add_ln701_4 = add nsw i32 %add_ln700_4, -256" [fc_snn_top.cpp:87]   --->   Operation 191 'add' 'add_ln701_4' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.69ns)   --->   "%select_ln891_6 = select i1 %icmp_ln891_4, i32 %add_ln700_4, i32 %add_ln701_4" [fc_snn_top.cpp:85]   --->   Operation 192 'select' 'select_ln891_6' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (1.76ns)   --->   "store i32 %select_ln891_6, i32* @v_mem_V_4, align 16" [fc_snn_top.cpp:83]   --->   Operation 193 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%v_mem_V_5_load = load i32* @v_mem_V_5, align 4" [fc_snn_top.cpp:83]   --->   Operation 194 'load' 'v_mem_V_5_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (2.55ns)   --->   "%add_ln700_5 = add nsw i32 %v_mem_V_5_load, %acc_5_V_1" [fc_snn_top.cpp:83]   --->   Operation 195 'add' 'add_ln700_5' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_11 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_5, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 196 'partselect' 'tmp_11' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (2.45ns)   --->   "%icmp_ln891_5 = icmp slt i24 %tmp_11, 1" [fc_snn_top.cpp:85]   --->   Operation 197 'icmp' 'icmp_ln891_5' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (2.55ns)   --->   "%add_ln701_5 = add nsw i32 %add_ln700_5, -256" [fc_snn_top.cpp:87]   --->   Operation 198 'add' 'add_ln701_5' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.69ns)   --->   "%select_ln891_8 = select i1 %icmp_ln891_5, i32 %add_ln700_5, i32 %add_ln701_5" [fc_snn_top.cpp:85]   --->   Operation 199 'select' 'select_ln891_8' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (1.76ns)   --->   "store i32 %select_ln891_8, i32* @v_mem_V_5, align 4" [fc_snn_top.cpp:83]   --->   Operation 200 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%v_mem_V_6_load = load i32* @v_mem_V_6, align 8" [fc_snn_top.cpp:83]   --->   Operation 201 'load' 'v_mem_V_6_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (2.55ns)   --->   "%add_ln700_6 = add nsw i32 %v_mem_V_6_load, %acc_6_V_1" [fc_snn_top.cpp:83]   --->   Operation 202 'add' 'add_ln700_6' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_6, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 203 'partselect' 'tmp_13' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (2.45ns)   --->   "%icmp_ln891_6 = icmp slt i24 %tmp_13, 1" [fc_snn_top.cpp:85]   --->   Operation 204 'icmp' 'icmp_ln891_6' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln701_6 = add nsw i32 %add_ln700_6, -256" [fc_snn_top.cpp:87]   --->   Operation 205 'add' 'add_ln701_6' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.69ns)   --->   "%select_ln891_10 = select i1 %icmp_ln891_6, i32 %add_ln700_6, i32 %add_ln701_6" [fc_snn_top.cpp:85]   --->   Operation 206 'select' 'select_ln891_10' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (1.76ns)   --->   "store i32 %select_ln891_10, i32* @v_mem_V_6, align 8" [fc_snn_top.cpp:83]   --->   Operation 207 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%v_mem_V_7_load = load i32* @v_mem_V_7, align 4" [fc_snn_top.cpp:83]   --->   Operation 208 'load' 'v_mem_V_7_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln700_7 = add nsw i32 %v_mem_V_7_load, %acc_7_V_1" [fc_snn_top.cpp:83]   --->   Operation 209 'add' 'add_ln700_7' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_15 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_7, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 210 'partselect' 'tmp_15' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (2.45ns)   --->   "%icmp_ln891_7 = icmp slt i24 %tmp_15, 1" [fc_snn_top.cpp:85]   --->   Operation 211 'icmp' 'icmp_ln891_7' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (2.55ns)   --->   "%add_ln701_7 = add nsw i32 %add_ln700_7, -256" [fc_snn_top.cpp:87]   --->   Operation 212 'add' 'add_ln701_7' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.69ns)   --->   "%select_ln891_12 = select i1 %icmp_ln891_7, i32 %add_ln700_7, i32 %add_ln701_7" [fc_snn_top.cpp:85]   --->   Operation 213 'select' 'select_ln891_12' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (1.76ns)   --->   "store i32 %select_ln891_12, i32* @v_mem_V_7, align 4" [fc_snn_top.cpp:83]   --->   Operation 214 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%v_mem_V_8_load = load i32* @v_mem_V_8, align 16" [fc_snn_top.cpp:83]   --->   Operation 215 'load' 'v_mem_V_8_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (2.55ns)   --->   "%add_ln700_8 = add nsw i32 %v_mem_V_8_load, %acc_8_V_1" [fc_snn_top.cpp:83]   --->   Operation 216 'add' 'add_ln700_8' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_17 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_8, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 217 'partselect' 'tmp_17' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (2.45ns)   --->   "%icmp_ln891_8 = icmp slt i24 %tmp_17, 1" [fc_snn_top.cpp:85]   --->   Operation 218 'icmp' 'icmp_ln891_8' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (2.55ns)   --->   "%add_ln701_8 = add nsw i32 %add_ln700_8, -256" [fc_snn_top.cpp:87]   --->   Operation 219 'add' 'add_ln701_8' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.69ns)   --->   "%select_ln891_14 = select i1 %icmp_ln891_8, i32 %add_ln700_8, i32 %add_ln701_8" [fc_snn_top.cpp:85]   --->   Operation 220 'select' 'select_ln891_14' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (1.76ns)   --->   "store i32 %select_ln891_14, i32* @v_mem_V_8, align 16" [fc_snn_top.cpp:83]   --->   Operation 221 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%v_mem_V_9_load = load i32* @v_mem_V_9, align 4" [fc_snn_top.cpp:83]   --->   Operation 222 'load' 'v_mem_V_9_load' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (2.55ns)   --->   "%add_ln700_9 = add nsw i32 %v_mem_V_9_load, %acc_9_V_1" [fc_snn_top.cpp:83]   --->   Operation 223 'add' 'add_ln700_9' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_19 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %add_ln700_9, i32 8, i32 31)" [fc_snn_top.cpp:85]   --->   Operation 224 'partselect' 'tmp_19' <Predicate = (icmp_ln60_1)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (2.45ns)   --->   "%icmp_ln891_9 = icmp slt i24 %tmp_19, 1" [fc_snn_top.cpp:85]   --->   Operation 225 'icmp' 'icmp_ln891_9' <Predicate = (icmp_ln60_1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (2.55ns)   --->   "%add_ln701_9 = add nsw i32 %add_ln700_9, -256" [fc_snn_top.cpp:87]   --->   Operation 226 'add' 'add_ln701_9' <Predicate = (icmp_ln60_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.69ns)   --->   "%select_ln891_16 = select i1 %icmp_ln891_9, i32 %add_ln700_9, i32 %add_ln701_9" [fc_snn_top.cpp:85]   --->   Operation 227 'select' 'select_ln891_16' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (1.76ns)   --->   "store i32 %select_ln891_16, i32* @v_mem_V_9, align 4" [fc_snn_top.cpp:83]   --->   Operation 228 'store' <Predicate = (icmp_ln60_1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.83>
ST_5 : Operation 229 [1/1] (0.97ns)   --->   "%xor_ln85 = xor i1 %icmp_ln891, true" [fc_snn_top.cpp:85]   --->   Operation 229 'xor' 'xor_ln85' <Predicate = (icmp_ln60_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %xor_ln85 to i2" [fc_snn_top.cpp:83]   --->   Operation 230 'zext' 'zext_ln700' <Predicate = (icmp_ln60_1 & icmp_ln891_1)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %xor_ln85)" [fc_snn_top.cpp:86]   --->   Operation 231 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln60_1 & !icmp_ln891_1)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.99ns)   --->   "%select_ln891_1 = select i1 %icmp_ln891_1, i2 %zext_ln700, i2 %tmp_2" [fc_snn_top.cpp:85]   --->   Operation 232 'select' 'select_ln891_1' <Predicate = (icmp_ln60_1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln891 = zext i2 %select_ln891_1 to i32" [fc_snn_top.cpp:85]   --->   Operation 233 'zext' 'zext_ln891' <Predicate = (icmp_ln60_1 & icmp_ln891_2)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %select_ln891_1)" [fc_snn_top.cpp:86]   --->   Operation 234 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln60_1 & !icmp_ln891_2)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln816 = zext i3 %tmp_6 to i32" [fc_snn_top.cpp:86]   --->   Operation 235 'zext' 'zext_ln816' <Predicate = (icmp_ln60_1 & !icmp_ln891_2)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.98ns)   --->   "%select_ln891_3 = select i1 %icmp_ln891_2, i32 %zext_ln891, i32 %zext_ln816" [fc_snn_top.cpp:85]   --->   Operation 236 'select' 'select_ln891_3' <Predicate = (icmp_ln60_1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %select_ln891_3, i32 3, i1 true)" [fc_snn_top.cpp:86]   --->   Operation 237 'bitset' 'tmp_8' <Predicate = (icmp_ln60_1 & !icmp_ln891_3)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.69ns)   --->   "%select_ln891_5 = select i1 %icmp_ln891_3, i32 %select_ln891_3, i32 %tmp_8" [fc_snn_top.cpp:85]   --->   Operation 238 'select' 'select_ln891_5' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %select_ln891_5, i32 4, i1 true)" [fc_snn_top.cpp:86]   --->   Operation 239 'bitset' 'tmp_10' <Predicate = (icmp_ln60_1 & !icmp_ln891_4)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.69ns)   --->   "%select_ln891_7 = select i1 %icmp_ln891_4, i32 %select_ln891_5, i32 %tmp_10" [fc_snn_top.cpp:85]   --->   Operation 240 'select' 'select_ln891_7' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %select_ln891_7, i32 5, i1 true)" [fc_snn_top.cpp:86]   --->   Operation 241 'bitset' 'tmp_12' <Predicate = (icmp_ln60_1 & !icmp_ln891_5)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.69ns)   --->   "%select_ln891_9 = select i1 %icmp_ln891_5, i32 %select_ln891_7, i32 %tmp_12" [fc_snn_top.cpp:85]   --->   Operation 242 'select' 'select_ln891_9' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %select_ln891_9, i32 6, i1 true)" [fc_snn_top.cpp:86]   --->   Operation 243 'bitset' 'tmp_14' <Predicate = (icmp_ln60_1 & !icmp_ln891_6)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.69ns)   --->   "%select_ln891_11 = select i1 %icmp_ln891_6, i32 %select_ln891_9, i32 %tmp_14" [fc_snn_top.cpp:85]   --->   Operation 244 'select' 'select_ln891_11' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %select_ln891_11, i32 7, i1 true)" [fc_snn_top.cpp:86]   --->   Operation 245 'bitset' 'tmp_16' <Predicate = (icmp_ln60_1 & !icmp_ln891_7)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.69ns)   --->   "%select_ln891_13 = select i1 %icmp_ln891_7, i32 %select_ln891_11, i32 %tmp_16" [fc_snn_top.cpp:85]   --->   Operation 246 'select' 'select_ln891_13' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %select_ln891_13, i32 8, i1 true)" [fc_snn_top.cpp:86]   --->   Operation 247 'bitset' 'tmp_18' <Predicate = (icmp_ln60_1 & !icmp_ln891_8)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.69ns)   --->   "%select_ln891_15 = select i1 %icmp_ln891_8, i32 %select_ln891_13, i32 %tmp_18" [fc_snn_top.cpp:85]   --->   Operation 248 'select' 'select_ln891_15' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %select_ln891_15, i32 9, i1 true)" [fc_snn_top.cpp:86]   --->   Operation 249 'bitset' 'tmp_20' <Predicate = (icmp_ln60_1 & !icmp_ln891_9)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.69ns)   --->   "%tmp_data_V = select i1 %icmp_ln891_9, i32 %select_ln891_15, i32 %tmp_20" [fc_snn_top.cpp:85]   --->   Operation 250 'select' 'tmp_data_V' <Predicate = (icmp_ln60_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i32 %tmp_data_V, i4 -1, i4 -1, i1 %y_last_V)" [fc_snn_top.cpp:98]   --->   Operation 251 'write' <Predicate = (icmp_ln60_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 252 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i32 %tmp_data_V, i4 -1, i4 -1, i1 %y_last_V)" [fc_snn_top.cpp:98]   --->   Operation 252 'write' <Predicate = (icmp_ln60_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 253 'br' <Predicate = (icmp_ln60_1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "ret void" [fc_snn_top.cpp:100]   --->   Operation 254 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.55ns
The critical path consists of the following:
	s_axi read on port 'n_steps' [54]  (1 ns)
	'add' operation ('add_ln96', fc_snn_top.cpp:96) [75]  (2.55 ns)

 <State 2>: 8.53ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fc_snn_top.cpp:60) [92]  (0 ns)
	'icmp' operation ('icmp_ln60', fc_snn_top.cpp:60) [98]  (2.1 ns)
	'select' operation ('select_ln43_11', fc_snn_top.cpp:43) [110]  (0.7 ns)
	'add' operation ('i', fc_snn_top.cpp:60) [185]  (1.68 ns)
	'icmp' operation ('icmp_ln60_1', fc_snn_top.cpp:60) [186]  (2.1 ns)
	blocking operation 1.96 ns on control path)

 <State 3>: 6.5ns
The critical path consists of the following:
	'load' operation ('W_FC_V_0_load', fc_snn_top.cpp:73) on array 'W_FC_V_0' [135]  (3.25 ns)
	'add' operation ('acc[0].V', fc_snn_top.cpp:73) [137]  (2.55 ns)
	'select' operation ('acc[0].V', fc_snn_top.cpp:70) [183]  (0.698 ns)

 <State 4>: 7.57ns
The critical path consists of the following:
	'load' operation ('v_mem_V_0_load', fc_snn_top.cpp:83) on static variable 'v_mem_V_0' [189]  (0 ns)
	'add' operation ('add_ln700', fc_snn_top.cpp:83) [190]  (2.55 ns)
	'add' operation ('add_ln701', fc_snn_top.cpp:87) [193]  (2.55 ns)
	'select' operation ('select_ln85', fc_snn_top.cpp:85) [194]  (0.698 ns)
	'store' operation ('store_ln83', fc_snn_top.cpp:83) of variable 'select_ln85', fc_snn_top.cpp:85 on static variable 'v_mem_V_0' [197]  (1.77 ns)

 <State 5>: 7.84ns
The critical path consists of the following:
	'xor' operation ('xor_ln85', fc_snn_top.cpp:85) [195]  (0.978 ns)
	'select' operation ('select_ln891_1', fc_snn_top.cpp:85) [205]  (0.993 ns)
	'select' operation ('select_ln891_3', fc_snn_top.cpp:85) [216]  (0.98 ns)
	'select' operation ('select_ln891_5', fc_snn_top.cpp:85) [225]  (0.698 ns)
	'select' operation ('select_ln891_7', fc_snn_top.cpp:85) [234]  (0.698 ns)
	'select' operation ('select_ln891_9', fc_snn_top.cpp:85) [243]  (0.698 ns)
	'select' operation ('select_ln891_11', fc_snn_top.cpp:85) [252]  (0.698 ns)
	'select' operation ('select_ln891_13', fc_snn_top.cpp:85) [261]  (0.698 ns)
	'select' operation ('select_ln891_15', fc_snn_top.cpp:85) [270]  (0.698 ns)
	'select' operation ('tmp.data.V', fc_snn_top.cpp:85) [279]  (0.698 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
