serial array time slot interchang optic implement consid time slot interchang tsi built 2spl times2 exchang switch delay use time divis multiplex tdm system telecommun pipelin system time multiplex optic multiprocessor formul gener method construct tsi base multistag interconnect network space domain via spacetotim map two type tsi time slot permut time slot sorter consid review time slot permut base bene network obtain spl lambdaspl tild time slot permut base bitcontrol selfrout spl lambda permut network time slot sorter ssub n obtain batcher spatial sort network gener lambda time slot permut spl lambdasub nsup q obtain algorithm approach combin idea spl lambdaspl tild time slot permut qway biton decomposit q2sup q number switch control complex frame delay architectur compar problem crosstalk optic implement discuss shown control complex trade number switch b introduct need reorder data transmit serial time appear nearli everi complex serial digit system extens use probabl time divis multiplex tdm commun use tdm terminolog frame consist n time slot identifi data packet contain slot sequenti posit respect start frame switch among commun channel correspond chang rel order time slot frame increas use optic com munic photon techniqu tdm switch attract great deal interest 1 addit interest come design serial optic comput 2 word serial memori 3 consid time slot fix length frame time multiplex multipl comput serial hardwar propos 4 establish correspond time slot interchang multiprocessor interconnect network avail optic exchang switch eas implement optic delay fiber encourag studi time slot interchang built 22 exchang switch delay take time slot interchang tsi system one serial input consist fix length frame n time slot produc one serial output frame time slot permut order consid system frame integr output slot given input frame adjac interven gap system perform nontrivi permut must associ frame delay sinc slot move toward begin frame without violat input output order begin frame delay maximum requir frame delay n 1 slot interv correspond last slot input becom first slot output frame thompson 5 describ time slot interchang use order n optic switch delay line ramanan jordan sauer 6 demonstr architectur use 2log 2 n 1 switch delay line capabl perform arbitrari permut n time slot hunter smith 7 consid multipl tdm channel switch use optic element paper consid tsi base multistag interconnect network space domain eg 8 map switch delay line structur base singl switch delay line stage abl elementari permut sever architectur differ number switch control complex develop compar respect featur aspect optic implementa tion paper limit time domain permut techniqu yield network permut multipl time slot multipl space channel 9 ii serial array time slot interchang tsi describ deriv simpl stage capabl select interchang pair time slot correspond theorem map procedur allow time divis switch structur deriv correspond space divis net work tsi base bene v batcher l network lead distinctli differ switch count control complex tsi deriv bene v lambda network permut perform n permut n slot frame tsi deriv batcher network sorter sort time slot base key header ii1 k stage tsi treat consist stage made 22 exchang switch one output fed back one input fix length delay optic implement use switch direct coupler fiber delay electron stage logic gate exchang shift regist delay also possibl figur 1 show permut capabl one stage call k stage switch five termin devic control input shown electr optic control signal set exchang switch cross x bar state slot time switch alway cross state output input delay switch place bar state second pair time slot exchang output stream number time slot correspond input stream delay one slot time appropri pair exchang figur 1 show control input exchang pair 23 67 one slot nonadjac pair exchang clear multipl disjoint pair frame exchang happen switch bar state overlap pair shown character k stage two dimension diagram call cascad branch shown fig 2 one slot delay time repres vertic axi tempor switch point separ exchang switch inform rout vertic repres pass delay line next time point horizont rout inform pass output k stage eas diagram cross state switch cascad branch diagram correspond control correspond k stage control time bar state x control k stage maintain frame integr first last control input x correspond bar state top bottom cascad branch switch serial array interchang describ maintain frame integr stage properti follow immedi input output whole array k input control seq x x x x x x x figur 1 k stage pair exchang capabl bar state cross state c c k 1 figur 2 cascad branch represent k stage serial array architectur use delay multipl one slot time label integ multipl input slot partit k stage delay greater one disjoint sequenc interact slot cascad branch diagram chang fig 3 k k stage feedback delay slot time i3 i4 i6 i3 i4 i6 i3 i4 i6 o2 o3 o4 o6 o2 o3 o4 o6 o2 o3 o4 o6 figur 3 k stage differ feedback delay partit frame group q interact slot success slot group separ slot time k stage must start end sequenc control input xs maintain frame integr cascad branch show k stage permut capabl beyond pair exchang architectur consid paper restrict use exchang disjoint pair reason includ limit number time slot travers potenti lossi switch allow use feedback free k stage discuss sect ii3 addit attempt use gener permut capabl feedback k stage yield significantli improv architectur architectur perform two way perfect shuffl n input use log 3 n stage 10 interest except restrict pair exchang impos fix x control time addit requir frame integr cascad branch separ disjoint pair exchang control k stage control input control point even divis n assur restrict n power two frame integr restrict exchang disjoint pair fix switch control c k stage x time frame disjoint pair 2im 2i 1m 1 1 n 2m leav n 2 slot time control point control input freeli chosen exchang pair slot separ x maintain origin order control point time control point 2i th control point summar result use follow time domain permut scheme reli definit k stage pair interchang properti stage delay perform one two oper pair time slot arriv input separ time either output 1st 2nd slot delay delay 1st slot 2d transmit 2nd slot delay theorem frame n time slot appli k stage associ delay integr number time slot pair slot frame separ select exchang maintain frame integr ii2 space time map scheme discuss lead map class space divis switch network onto correspond time divis switch structur follow definit lemma establish correspond k stage space divis switch restrict discuss n n switch network use 22 exchang switch element se restrict definit 1 transposit unit denot n n even 1 n 2 switch stage consist column n 2 se connect follow first unconnect pair input port stage connect input se whose output connect pair output port stage transposit unit implement product disjoint pair transposit e column n 2 se 1 n perfect shuffl permut n 2 written n es n repres n 2 se shuffl connect front unshuffl back deviat standard mathemat notat compos permut left right rather right left give direct correspond spatial permut network input left output right notat permut appli input vector stand left produc output vector exchang shuffl unshuffl give n lemma 1 transposit unit n space domain implement time domain exchang stage k see fig 4 theorem 1 time slot interchang obtain space divis switch network built entir transposit unit describ sever space domain network theorem 1 applic either alreadi base transposit unit modifi build block transposit unit version bene v network sort network cover summari method obtain time slot interchang follow identifi switch network whose basic build block either transposit unit n replac replac n k k emul n 2 se control deriv se th control point valu k stage determin control th se ii3 delay consider k stage frame delay import characterist tsi appli space domain switch k stage restrict exchang disjoint pair maintain frame integr introduc frame delay sever stage connect linear array whole array maintain frame integr frame delay equal figur 4 transposit unit correspond k stage sum stage delay descript k stage tacitli assum delay associ explicit feedback delay true low speed opera tion delay exchang switch neglect switch delay becom signific high speed oper switch fig 1 delay input output reduc explicit delay dd yield k stage perform except increas frame delay dd howev k stage fig 1 longer exchang slot separ time modifi k stage requir extra exchang switch accommod arbitrari switch delay still exchang slot separ figur 5 show lump delay diagram k stage delay figur chosen arbitrarili disappear switch delay except use delay control input second switch fiber optic implement must also accommod delay interconnect fiber 3db coupler use fan input frame delay modifi feed forward k stage fig 5 dd measur unit slot time frame delay modifi stage dm k stage fig 5 full switch capabl cascad branch shown fig 2 equival disjoint pair exchang ii4 rj time slot permut bene v network 11 space divis permut network modifi use transposit unit build block correspond time domain structur report ramanan jordan sauer 6 review time slot interchang context paper note n accomplish singl 22 optic switch delay n 2 k n 2 n even n n bene v network b n order introduc transposit unit consid modifi bene v network b n input output renumb dd control figur 5 k stage accommod long switch delay n 2 note divid n 2 evenli cours thu modifi bene v network shown recurs applic construct consist entir transposit unit n 4 n n 2 map procedur yield rj time slot permut consist 2n 1 k stage modifi bene v construct recurs partit odd even input output set instead upper lower number halv second form bene v network time space domain obtain n n 2 n littl differ b n b n space domain requir number 22 switch time domain howev k contribut frame delay total delay b n 2n time b n time make b n prefer time slot permut frame delay may addit contribut time slot per stage feed forward form k stage use total frame delay b n would b n control input se space divis network b n b n obtain simpl modif bene v loop control algorithm 12 input se posit column j directli determin control j th k stage th control point control point time measur entri frame k stage ii5 time domain sort network n k stage fig 1 form basi rj permut k stage control deriv comparison destin tag contain two time slot form basi time domain sort continu restrict k stage pairwis exchang state control point determin compar tag time slot enter stage slot emerg delay cross bar choic ensur slot lower tag emerg first second sort increas decreas order figur 6 show comparison control k stage correspond space domain compar correspond shown addit delay necessari allow control determin time slot reach switch easili incorpor may small long time slot short lead tag simpl time domain sorter base well known batcher sort network 13 turn base batcher biton sort network brief review figur time domain 22 magnitud compar batcher sorter biton sorter lay foundat time domain version biton sort network multistag network sort biton sequenc essenti concaten ascend descend monoton sequenc definit 2 basic biton sequenc concaten two monoton sequenc one ascend one descend definit 3 biton sequenc one obtain cyclic shift basic biton sequenc sort biton sequenc base abil rearrang biton sequenc two biton sequenc equal length member one sequenc less equal member definit 4 biton decomposit n biton sequenc n number rearrang given biton sequenc monoton sequenc two biton sequenc equal length biton decomposit accomplish shuffl permut follow stage n 2 magnitud compar follow invers shuffl use previou notat se n 2 structur understand individu 22 se e control magnitud comparison batcher biton sort network b n defin recurs sinc n 2 repres term transposit unit n 4 n 1 batcher sort network sort first second halv input sequenc ascend descend order respect obtain biton sequenc result biton sequenc sort use batcher biton sorter b n b n batcher sort network ascend descend order respect two element sequenc biton 1 start recurs suppress inform readili deriv origin recurs definit whether given compar stage sort increas decreas order batcher sort network term transposit stage form n 4 n 1 number switch stage b n consist n 2 compar stage consist n 2 two input magnitud compar time slot sorter base batcher sorter obtain replac n k stage comparison base control time domain biton sorter gener time slot sorter defin recurs n 2 sort increas order first half frame decreas order second half time slot sorter thu n n 12 k stage consist one switch one delay line one compar gener form repres remain determin whether output magnitud compar specifi increas decreas order time slot control point space network number compar top bottom increas decreas output determin stage number compar number time slot sorter 0 j n 2 number control point stage use fact sort order obtain regular pattern increas decreas order exchang control point n group success stage everi stage group exchang order pattern group q 0 q n consist stagesq q 1 stage number left right start zero n 2 control point stage group q sort increas order control point j decreas order control point j exampl time slot sorter frame 8 slot sort order control point shown fig 7 frame delay associ time slot sorter consist least two part first sum stage delay slot associ k stage second delay say h necessari prevent time slot enter stage arriv switch fig 6 output compar deter mine sinc h fraction slot time correspond delay time slot emerg feedback contribut frame delay subsum feedback loop delay addit feed forward k stage modifi account switch delay use also term ad frame delay per stage gener form frame delay biton time slot sorter f n gener time slot sorter f n summari time slot sorter advantag control done independ switch basi destin tag perform sort tag rather strict permut advantag obtain cost stage oppos 2n 1 rj permut frame delay 2n compar 3n 2 rj permut control determin simpl comparison sort order pattern stage ii6 singl bit control time domain permut l n time domain version batcher sorter n elimin need precomput switch control requir n bit compar control switch use time domain equival lambda permut network 14 switch control reduc test singl bit header time slot emerg feedback delay figur 8 show structur switch control requir latch trigger control point sort decreas figur 7 time slot sorter control latch figur 8 bit control feedback exchang stage k k begin slot time correspond control point use either input bit complement set exchang state depend whether increas decreas order output need delay integr number slot time b time one bit switch control bit k header assum header bit arriv low order bit first increas order bit control stage k k caus time slot emerg delay exit stage immedi delay stage k k revers procedur decreas order output destin tag time slot binari represent l network built batcher biton sorter describ previou section except use singl bit sort key import note two time slot order singl bit observ one key bit zero slot assign lower output posit demand bit pair time slot one accept zero similarli key bit one direct slot higher output posit thu let batcher sorter use singl header bit k key l network construct recurs use formula l n 2 l n 2 subnetwork permut use bit n 2 1 0 destin tag permut capabl l network result fact biton decomposi tion n n 1 leav n 2 destin tag n lower half n 2 n upper half output array l n thu built transposit unit map time domain replac r k r k k k k k respect recurs structur l time slot permut l n given exampl l time slot permut eight slot written k either k k correct sort order gener number stage l network calcul recurr l n start l result l n number stage l network number k stage henc number 22 switch l time slot permut frame delay l time slot permut follow recurr frame delay time slot sorter frame delay singl k stage f k r ad delay per stage appli case feedforward version k stage use extra delay h header interpret subsum feedback delay result substructur serial array l n establish sort order stage control point array divid n 1 group accord index outer product follow one final stage alway sort increas order bit 0 group consist stage sort bit major group partit rightmost stage subgroup consist left right 1 2 stage subgroup use number left right start stage number left right stage w left stage subgroup q group u uniqu rightmost stage group u alway sort increas order subgroup group sort order differ control point describ time slot permut 2 particular stage constitut subgroup q group u stage subgroup index q sort increas order control point j 0 j n 2 decreas order control point j sort order describ shown l fig 9 main advantag l network distribut control use one bit destin one enter slot network sort destin tag must repres permut bit control come cost n n 2 56 k stage frame delay 3n ii7 multipl bit control time domain permut l n time slot sorter n time slot permut l n control compar bit destin tag examin one bit one tag respect q bit control l n q instanc switch set determin q bit comparison input destin tag thu local control complex l n q vari n bit comparison n singl bit control l n hardwar complex vari n 2 n 3 complex q bit comparison 1 data present serial tradeoff possibl data tag parallel obtain l n directli q way biton decomposit definit 5 qway biton decomposit biton sequenc c length n qp arrang element c yield sequenc c c q compon c biton sequenc length p sequenc set lemma 2 let c biton sequenc length n qp let c subsequ c consist smallest p element c next smallest p ele ment c c q q way biton decomposit c proof see 15 figur 9 l 16 network sort order avoid sequenti construct lemma 2 parallel construct q way biton decomposit biton sequenc qp element possibl rearrang ascend descend order p subsequ consist everi p th element given sequenc roword qp matrix represent sequenc sort column separ 15 lemma q2 case given 13 proof gener case given 15 base zeroon principl lemma 3 q way biton decomposit let c q biton sequenc length q sequenc obtain sort q ascend order let c c q q way biton decomposit c c 1 c 2 c q note definit 4 sect ii5 give 2way biton decomposit corollari 1 2 q way biton decomposit 2 q way biton decomposit biton sequenc length obtain recurs applic 2way decomposit q time particular biton sequenc element sort recurs appli 2way biton decomposit n time particular given biton time sequenc 2 q way biton decomposit perform serial array q k stage corollari 2 decomposit permut given sequenc permut 0 n 1 biton high order q bit q n sequenc result 2 q way biton decomposit corollari 1 high order q bit sort high order q bit compon decomposit permut low order n q bit idea gener lambda time slot permut l n integ multipl q frame n time slot sort slot number q bit bit corollari 2 corollari 1 l n q permut obtain start use denot oper high order q bit n 2 sort first second half frame respect ascend descend order note l n thu instanc switch k stage l n q control q bit compar q 1 howev q 1 ie l n control singl bit earlier arriv slot exampl l 2 l 64 number k stage l n q frame delay f l n q comput l n need use header slot delay loop control decis factor h replac case q 1 cours d0 unless feed forward version k stage use iii hardwar control complex tabl compar tsi architectur term switch count control space number bit comparison requir number bit compar frame delay control delay hardwar cost estim number switch especi accur optic implement optic switch expens wherea delay loop fiber first row order architectur increas hardwar complex call number bit requir control switch slot time control space includ fix control bit maintain frame integr fix control point set restrict k stage pair exchang control space shown second row tabl number bit comparison comput control given third row rj time slot permut comput control first log 2 n 1 switch requir sourcedestin destinationsourc random access memori ram size n comput requir nn address comparison nn 2 bit comparison bit destin address remain stage requir n 2 bit comparison two algorithm comput control fli use ram sorter n 2 word comparison n 2 stage nn 3 bit comparison lambda permut also requir nn 3 bit comparison n 2 n 3 stage control hardwar estim number bit compar need loop algorithm could use singl bit compar serial would probabl use n form word compar sinc memori access word sorter requir n 2 bit compar sinc destin address arriv serial lambda permut requir n 3 bit compar one stage frame delay nw architectur w length time slot control delay repres time requir comput control space loop algorithm must gather destin inform time slot frame comput begin 2n 1 pass made control delay maximum nw nn 2 time one bit comparison control delay n 3 two architectur overlap frame delay parallel control comput also distinguish tsi architectur parallel version loop control algorithm possibl eg see 16 rj permut sorter lambda permut switch control space nn bit comparison bit compar n pipelin memori bit nn frame delay nw nw nw control delay tabl 1 comparison hardwar cost control complex consid make rj control parallel n word level compari on parallel network pipelin form come control comput done simultan mani slot distribut array pipelin parallel n 2 sorter n 3 lambda permut tabl help compar implement base cost latenc cost includ number switch cost control number switch increas order power n among three architectur control cost time import rj loop control use littl hardwar comput serial frame enter tsi architectur parallel control comput distribut n 2 switch sorter n 3 switch lambda tsi latenc determin control delay frame delay frame delay domin sorter lambda permut order frame length n control delay domin rj permut least n slot length nn bit tsi would order latenc could case integr voic video data commun switch higher tdm level latenc critic sorter better choic sinc requir factor n fewer switch lambda permut would less expens unless singl bit control import iv optic implement time slot interchang serial array tsi implement advantag mani technolog optic implement motiv research advantag inexpen sive precis delay waveguid optic exchang switch avail introduc design problem lithium niobat electroopt direct coupler 17 probabl best develop optic exchang switch drawback includ loss crosstalk optic channel optic switch also transmiss bandwidth higher switch rate make long time slot desir compens guard band must separ compar header inform must follow enough delay switch occur time sinc paper treat system architectur address impact loss crosstalk perspect detail calcul valu calcul optic tsi system found 7 loss come connect fiber waveguid lithium niobat make import minim number time signal cross switch feed forward k stage advantag regard loss larg enough even small system requir optic signal restor sinc fiber major system compon natur use erbium dope fiber amplifi 18 optic switch builtin restor also develop 19 crosstalk intrins less problem sinc erbium amplifi amplifi small nois signal well becom seriou loss elimin crosstalk address architectur techniqu call dilat 20 dilat first expand number switch switch two simultan input signal second phase contract number transform preserv absenc simultan input figur 10 show transform dilat individu k stage shown fig 11 control signal deriv origin k stage control feedback form c x time except second pair slot exchang enter stage c normal c second pair slot exchang enter k stage left c x time time unit later feed forward version c except first slot pair exchang c x except second slot pair stage chain first contract transform fig 10 appli stage either feedback feed forward version stage array requir 2s 1 switch thu dilat doubl number switch array feedback stage add one switch feed forward form consid loss crosstalk thu influenc architectur two way loss prompt use network minimum number k stage favor feed forward form signal undergo one fewer switch cross worst expans contract figur 10 transform use dilat c c feedback form feed forward form figur 11 dilat k stage case feedback form dilat elimin crosstalk one switch input activ time make number switch requir feedback feed forward version thu feed forward dilat serial array prefer optic switch exhibit loss crosstalk v conclus present sever tsi tdm system built 22 exchang switch delay basic build block tempor exchang structur call k stage feedback feedforward form tsi linear array stage rj time slot permut optim switch requir n deriv bene v network control need precomput entir frame tsi time slot sorter n permut l n q l n hardwar complex vari n 2 n 3 control complex stage vari n bit 1bit magnitud comparison comparison done independ stage frame pass requir global knowledg rj permut frame delay associ switch delay associ control architectur also compar issu connect optic implement tsi discuss includ problem crosstalk finit delay associ switch use delay extract header inform switch control r photon timedivis switch system bitseri architectur optic com pute fiber optic delay line memori time multiplex optic comput experiment photon timeslot inter changer use optic fiber reentrant delaylin memori new time domain multistag permut algorithm new architectur optic tdm switch survey interconnect network multichannel time slot permut photon architectur perform perfect shuffl timedivis multiplex signal class rearrang switch net work sort network applic lambda network new permut network kway biton sort fast parallel algorithm rout permut network guid wave optoelectron lowloss packag 22 semiconductor optic amplifi switch dilat network photon switch tr kway biton sort time multiplex optic comput ctr srinivasan ramasubramanian arun k somani micron framework connect establish optic network ieeeacm transact network ton v16 n2 p473485 april 2008 chengshang chang yite chen jay cheng pokai huang duanshin lee switch theori queue theori acm sigmetr perform evalu review v34 n2 septemb 2006 chunm qiao rami melhem reduc commun latenc path multiplex optic interconnect multiprocessor system ieee transact parallel distribut system v8 n2 p97108 februari 1997