{
  "questions": [
    {
      "question": "What is the output of an XOR gate when one input is logically HIGH (1) and the other input is logically LOW (0)?",
      "options": [
        "HIGH (1)",
        "LOW (0)",
        "High Impedance",
        "Undetermined",
        "Depends on previous state"
      ],
      "correct": 0
    },
    {
      "question": "What is the primary advantage of using a Field-Programmable Gate Array (FPGA) over an Application-Specific Integrated Circuit (ASIC) during the early stages of product development and prototyping?",
      "options": [
        "Significantly lower unit cost for high-volume production.",
        "Higher maximum clock frequency and performance.",
        "Greater design flexibility and reconfigurability after manufacturing.",
        "Substantially reduced static power consumption.",
        "Smaller physical die size for the same logic capacity."
      ],
      "correct": 2
    },
    {
      "question": "In a multi-processor system with private caches, what is the primary role of a cache coherence protocol (e.g., MESI, MOESI)?",
      "options": [
        "To manage the allocation and deallocation of virtual memory pages to physical frames.",
        "To ensure that all processors see a consistent view of shared memory, even with local cache copies.",
        "To optimize the cache hit rate by strategically prefetching data into the cache.",
        "To translate virtual addresses generated by the CPU into physical memory addresses.",
        "To determine the optimal algorithm for replacing cache blocks when a miss occurs."
      ],
      "correct": 1
    },
    {
      "question": "In the physical design flow of a digital integrated circuit, which of the following best describes the primary objective of the *placement* stage?",
      "options": [
        "To determine the optimal arrangement of standard cells and IP blocks on the silicon die, aiming to meet timing, power, and area constraints.",
        "To synthesize the gate-level netlist from the Register Transfer Level (RTL) description.",
        "To generate the detailed geometric shapes and layers required for manufacturing masks.",
        "To route the interconnects between placed components to ensure logical connectivity and signal integrity.",
        "To verify the functional correctness of the design against its specification using simulation."
      ],
      "correct": 0
    },
    {
      "question": "In a modern superscalar processor implementing out-of-order execution, what role does the Reorder Buffer (ROB) primarily play?",
      "options": [
        "To store the results of branch predictions and facilitate recovery from mispredictions.",
        "To hold instructions that have completed execution out of order until they can be committed to the architectural state in program order.",
        "To manage the translation of virtual addresses to physical addresses within the Memory Management Unit (MMU).",
        "To serve as a temporary storage for register values during context switching operations.",
        "To buffer instructions fetched from memory before they enter the instruction decode stage."
      ],
      "correct": 1
    }
  ]
}