###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Tue Apr 13 21:37:08 2021
#  Design:            distribute_2x2_simple_seq
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix distribute_2x2_simple_seq_postRoute -outDir timingReports_proute_hold
###############################################################
Path 1: MET Hold Check with Pin o_data_bus_inner_reg_33_/CP 
Endpoint:   o_data_bus_inner_reg_33_/CN (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[1]               (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.060
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |         Cell         | Delay | Arrival | Required | 
     |                             |      |               |                      |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+----------------------+-------+---------+----------| 
     | i_data_bus[1]               |  v   | i_data_bus[1] |                      |       |   0.060 |    0.003 | 
     | o_data_bus_inner_reg_33_/CN |  v   | i_data_bus[1] | DFKCNQD1BWP30P140LVT | 0.000 |   0.060 |    0.003 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |         Cell         | Delay | Arrival | Required | 
     |                             |      |     |                      |       |  Time   |   Time   | 
     |-----------------------------+------+-----+----------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                      |       |   0.000 |    0.057 | 
     | o_data_bus_inner_reg_33_/CP |  ^   | clk | DFKCNQD1BWP30P140LVT | 0.000 |   0.000 |    0.057 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin o_data_bus_inner_reg_32_/CP 
Endpoint:   o_data_bus_inner_reg_32_/CN (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[0]               (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.060
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |         Cell         | Delay | Arrival | Required | 
     |                             |      |               |                      |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+----------------------+-------+---------+----------| 
     | i_data_bus[0]               |  v   | i_data_bus[0] |                      |       |   0.060 |    0.003 | 
     | o_data_bus_inner_reg_32_/CN |  v   | i_data_bus[0] | DFKCNQD1BWP30P140LVT | 0.000 |   0.060 |    0.003 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |         Cell         | Delay | Arrival | Required | 
     |                             |      |     |                      |       |  Time   |   Time   | 
     |-----------------------------+------+-----+----------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                      |       |   0.000 |    0.057 | 
     | o_data_bus_inner_reg_32_/CP |  ^   | clk | DFKCNQD1BWP30P140LVT | 0.000 |   0.000 |    0.057 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin o_data_bus_inner_reg_36_/CP 
Endpoint:   o_data_bus_inner_reg_36_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[4]              (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.008
  Arrival Time                  0.072
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |        Cell         |  Delay | Arrival | Required | 
     |                            |      |               |                     |        |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------+--------+---------+----------| 
     | i_data_bus[4]              |  v   | i_data_bus[4] |                     |        |   0.060 |   -0.005 | 
     | U124/A2                    |  v   | i_data_bus[4] | CKAN2D1BWP30P140LVT | -0.001 |   0.059 |   -0.006 | 
     | U124/Z                     |  v   | n84           | CKAN2D1BWP30P140LVT |  0.013 |   0.072 |    0.008 | 
     | o_data_bus_inner_reg_36_/D |  v   | n84           | DFQD1BWP30P140LVT   |  0.000 |   0.072 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.065 | 
     | o_data_bus_inner_reg_36_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.065 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin o_data_bus_inner_reg_57_/CP 
Endpoint:   o_data_bus_inner_reg_57_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[25]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.073
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[25]             |  v   | i_data_bus[25] |                     |       |   0.060 |   -0.006 | 
     | U145/A2                    |  v   | i_data_bus[25] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.006 | 
     | U145/Z                     |  v   | n105           | CKAN2D1BWP30P140LVT | 0.013 |   0.073 |    0.007 | 
     | o_data_bus_inner_reg_57_/D |  v   | n105           | DFQD1BWP30P140LVT   | 0.000 |   0.073 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.066 | 
     | o_data_bus_inner_reg_57_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin o_data_bus_inner_reg_45_/CP 
Endpoint:   o_data_bus_inner_reg_45_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[13]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.008
  Arrival Time                  0.073
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[13]             |  v   | i_data_bus[13] |                     |       |   0.060 |   -0.006 | 
     | U133/A2                    |  v   | i_data_bus[13] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.006 | 
     | U133/Z                     |  v   | n93            | CKAN2D1BWP30P140LVT | 0.013 |   0.073 |    0.008 | 
     | o_data_bus_inner_reg_45_/D |  v   | n93            | DFQD1BWP30P140LVT   | 0.000 |   0.073 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.066 | 
     | o_data_bus_inner_reg_45_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin o_data_bus_inner_reg_44_/CP 
Endpoint:   o_data_bus_inner_reg_44_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[12]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.073
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[12]             |  v   | i_data_bus[12] |                     |       |   0.060 |   -0.006 | 
     | U132/A2                    |  v   | i_data_bus[12] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.006 | 
     | U132/Z                     |  v   | n92            | CKAN2D1BWP30P140LVT | 0.013 |   0.073 |    0.007 | 
     | o_data_bus_inner_reg_44_/D |  v   | n92            | DFQD1BWP30P140LVT   | 0.000 |   0.073 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.066 | 
     | o_data_bus_inner_reg_44_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin o_data_bus_inner_reg_55_/CP 
Endpoint:   o_data_bus_inner_reg_55_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[23]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.074
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[23]             |  v   | i_data_bus[23] |                     |       |   0.060 |   -0.006 | 
     | U143/A2                    |  v   | i_data_bus[23] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.006 | 
     | U143/Z                     |  v   | n103           | CKAN2D1BWP30P140LVT | 0.014 |   0.074 |    0.007 | 
     | o_data_bus_inner_reg_55_/D |  v   | n103           | DFQD1BWP30P140LVT   | 0.000 |   0.074 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.066 | 
     | o_data_bus_inner_reg_55_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin o_data_bus_inner_reg_59_/CP 
Endpoint:   o_data_bus_inner_reg_59_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[27]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.074
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[27]             |  v   | i_data_bus[27] |                     |       |   0.060 |   -0.006 | 
     | U147/A2                    |  v   | i_data_bus[27] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.006 | 
     | U147/Z                     |  v   | n107           | CKAN2D1BWP30P140LVT | 0.014 |   0.074 |    0.007 | 
     | o_data_bus_inner_reg_59_/D |  v   | n107           | DFQD1BWP30P140LVT   | 0.000 |   0.074 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.066 | 
     | o_data_bus_inner_reg_59_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin o_data_bus_inner_reg_62_/CP 
Endpoint:   o_data_bus_inner_reg_62_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[30]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.074
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[30]             |  v   | i_data_bus[30] |                     |       |   0.060 |   -0.006 | 
     | U150/A2                    |  v   | i_data_bus[30] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.006 | 
     | U150/Z                     |  v   | n110           | CKAN2D1BWP30P140LVT | 0.014 |   0.074 |    0.007 | 
     | o_data_bus_inner_reg_62_/D |  v   | n110           | DFQD1BWP30P140LVT   | 0.000 |   0.074 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.066 | 
     | o_data_bus_inner_reg_62_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin o_data_bus_inner_reg_54_/CP 
Endpoint:   o_data_bus_inner_reg_54_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[22]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.074
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[22]             |  v   | i_data_bus[22] |                     |       |   0.060 |   -0.007 | 
     | U142/A2                    |  v   | i_data_bus[22] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.006 | 
     | U142/Z                     |  v   | n102           | CKAN2D1BWP30P140LVT | 0.014 |   0.074 |    0.007 | 
     | o_data_bus_inner_reg_54_/D |  v   | n102           | DFQD1BWP30P140LVT   | 0.000 |   0.074 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.067 | 
     | o_data_bus_inner_reg_54_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.067 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin o_data_bus_inner_reg_56_/CP 
Endpoint:   o_data_bus_inner_reg_56_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[24]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.074
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[24]             |  v   | i_data_bus[24] |                     |       |   0.060 |   -0.007 | 
     | U144/A2                    |  v   | i_data_bus[24] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.007 | 
     | U144/Z                     |  v   | n104           | CKAN2D1BWP30P140LVT | 0.014 |   0.074 |    0.007 | 
     | o_data_bus_inner_reg_56_/D |  v   | n104           | DFQD1BWP30P140LVT   | 0.000 |   0.074 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.067 | 
     | o_data_bus_inner_reg_56_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.067 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin o_data_bus_inner_reg_10_/CP 
Endpoint:   o_data_bus_inner_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[42]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.074
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[42]             |  v   | i_data_bus[42] |                      |       |   0.060 |   -0.007 | 
     | U172/B1                    |  v   | i_data_bus[42] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.007 | 
     | U172/ZN                    |  v   | N190           | MOAI22D1BWP30P140LVT | 0.014 |   0.074 |    0.007 | 
     | o_data_bus_inner_reg_10_/D |  v   | N190           | DFQD2BWP30P140LVT    | 0.000 |   0.074 |    0.007 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.067 | 
     | o_data_bus_inner_reg_10_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.067 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin o_data_bus_inner_reg_49_/CP 
Endpoint:   o_data_bus_inner_reg_49_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[17]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.075
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[17]             |  v   | i_data_bus[17] |                     |       |   0.060 |   -0.008 | 
     | U137/A2                    |  v   | i_data_bus[17] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.008 | 
     | U137/Z                     |  v   | n97            | CKAN2D1BWP30P140LVT | 0.015 |   0.075 |    0.007 | 
     | o_data_bus_inner_reg_49_/D |  v   | n97            | DFQD1BWP30P140LVT   | 0.000 |   0.075 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.068 | 
     | o_data_bus_inner_reg_49_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.068 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin o_data_bus_inner_reg_58_/CP 
Endpoint:   o_data_bus_inner_reg_58_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[26]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.075
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[26]             |  v   | i_data_bus[26] |                     |       |   0.060 |   -0.008 | 
     | U146/A2                    |  v   | i_data_bus[26] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.008 | 
     | U146/Z                     |  v   | n106           | CKAN2D1BWP30P140LVT | 0.015 |   0.075 |    0.007 | 
     | o_data_bus_inner_reg_58_/D |  v   | n106           | DFQD1BWP30P140LVT   | 0.000 |   0.075 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.068 | 
     | o_data_bus_inner_reg_58_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.068 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin o_data_bus_inner_reg_60_/CP 
Endpoint:   o_data_bus_inner_reg_60_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[28]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.075
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[28]             |  v   | i_data_bus[28] |                     |       |   0.060 |   -0.008 | 
     | U148/A2                    |  v   | i_data_bus[28] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.008 | 
     | U148/Z                     |  v   | n108           | CKAN2D1BWP30P140LVT | 0.015 |   0.075 |    0.007 | 
     | o_data_bus_inner_reg_60_/D |  v   | n108           | DFQD1BWP30P140LVT   | 0.000 |   0.075 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.068 | 
     | o_data_bus_inner_reg_60_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.068 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin o_valid_inner_reg_1_/CP 
Endpoint:   o_valid_inner_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: rst                    (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.071
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                        |      |     |                   |       |  Time   |   Time   | 
     |------------------------+------+-----+-------------------+-------+---------+----------| 
     | rst                    |  ^   | rst |                   |       |   0.060 |   -0.008 | 
     | U117/A3                |  ^   | rst | NR3D4BWP30P140LVT | 0.001 |   0.061 |   -0.007 | 
     | U117/ZN                |  v   | n81 | NR3D4BWP30P140LVT | 0.010 |   0.071 |    0.003 | 
     | o_valid_inner_reg_1_/D |  v   | n81 | DFQD4BWP30P140LVT | 0.000 |   0.071 |    0.003 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin           | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                         |      |     |                   |       |  Time   |   Time   | 
     |-------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                     |  ^   | clk |                   |       |   0.000 |    0.068 | 
     | o_valid_inner_reg_1_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.068 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin o_data_bus_inner_reg_37_/CP 
Endpoint:   o_data_bus_inner_reg_37_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[5]              (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.072
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |        Cell         |  Delay | Arrival | Required | 
     |                            |      |               |                     |        |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------+--------+---------+----------| 
     | i_data_bus[5]              |  v   | i_data_bus[5] |                     |        |   0.060 |   -0.008 | 
     | U125/A2                    |  v   | i_data_bus[5] | CKAN2D1BWP30P140LVT | -0.002 |   0.058 |   -0.010 | 
     | U125/Z                     |  v   | n85           | CKAN2D1BWP30P140LVT |  0.014 |   0.072 |    0.004 | 
     | o_data_bus_inner_reg_37_/D |  v   | n85           | DFQD4BWP30P140LVT   |  0.000 |   0.072 |    0.004 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.068 | 
     | o_data_bus_inner_reg_37_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.068 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin o_data_bus_inner_reg_14_/CP 
Endpoint:   o_data_bus_inner_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[46]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.075
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[46]             |  v   | i_data_bus[46] |                      |       |   0.060 |   -0.009 | 
     | U179/B1                    |  v   | i_data_bus[46] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.008 | 
     | U179/ZN                    |  v   | N194           | MOAI22D1BWP30P140LVT | 0.015 |   0.075 |    0.007 | 
     | o_data_bus_inner_reg_14_/D |  v   | N194           | DFQD2BWP30P140LVT    | 0.000 |   0.075 |    0.007 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.069 | 
     | o_data_bus_inner_reg_14_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.069 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin o_data_bus_inner_reg_11_/CP 
Endpoint:   o_data_bus_inner_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[43]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.075
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[43]             |  v   | i_data_bus[43] |                      |       |   0.060 |   -0.009 | 
     | U174/B1                    |  v   | i_data_bus[43] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.008 | 
     | U174/ZN                    |  v   | N191           | MOAI22D1BWP30P140LVT | 0.015 |   0.075 |    0.007 | 
     | o_data_bus_inner_reg_11_/D |  v   | N191           | DFQD2BWP30P140LVT    | 0.000 |   0.075 |    0.007 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.069 | 
     | o_data_bus_inner_reg_11_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.069 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin o_data_bus_inner_reg_5_/CP 
Endpoint:   o_data_bus_inner_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[37]            (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.075
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                           |      |                |                      |       |  Time   |   Time   | 
     |---------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[37]            |  v   | i_data_bus[37] |                      |       |   0.060 |   -0.009 | 
     | U163/B1                   |  v   | i_data_bus[37] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.009 | 
     | U163/ZN                   |  v   | N185           | MOAI22D1BWP30P140LVT | 0.015 |   0.075 |    0.007 | 
     | o_data_bus_inner_reg_5_/D |  v   | N185           | DFQD2BWP30P140LVT    | 0.000 |   0.075 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.069 | 
     | o_data_bus_inner_reg_5_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.069 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin o_data_bus_inner_reg_21_/CP 
Endpoint:   o_data_bus_inner_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[53]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.076
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[53]             |  v   | i_data_bus[53] |                      |       |   0.060 |   -0.010 | 
     | U192/B1                    |  v   | i_data_bus[53] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.010 | 
     | U192/ZN                    |  v   | N201           | MOAI22D1BWP30P140LVT | 0.016 |   0.076 |    0.006 | 
     | o_data_bus_inner_reg_21_/D |  v   | N201           | DFQD2BWP30P140LVT    | 0.000 |   0.076 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.070 | 
     | o_data_bus_inner_reg_21_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.070 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin o_data_bus_inner_reg_41_/CP 
Endpoint:   o_data_bus_inner_reg_41_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[9]              (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.074
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |        Cell         | Delay | Arrival | Required | 
     |                            |      |               |                     |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------+-------+---------+----------| 
     | i_data_bus[9]              |  v   | i_data_bus[9] |                     |       |   0.060 |   -0.010 | 
     | U129/A2                    |  v   | i_data_bus[9] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.010 | 
     | U129/Z                     |  v   | n89           | CKAN2D1BWP30P140LVT | 0.014 |   0.074 |    0.004 | 
     | o_data_bus_inner_reg_41_/D |  v   | n89           | DFQD4BWP30P140LVT   | 0.000 |   0.074 |    0.004 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.070 | 
     | o_data_bus_inner_reg_41_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.070 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin o_data_bus_inner_reg_0_/CP 
Endpoint:   o_data_bus_inner_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[32]            (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.077
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                           |      |                |                      |       |  Time   |   Time   | 
     |---------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[32]            |  v   | i_data_bus[32] |                      |       |   0.060 |   -0.010 | 
     | U153/B1                   |  v   | i_data_bus[32] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.010 | 
     | U153/ZN                   |  v   | N180           | MOAI22D1BWP30P140LVT | 0.016 |   0.076 |    0.006 | 
     | o_data_bus_inner_reg_0_/D |  v   | N180           | DFQD1BWP30P140LVT    | 0.000 |   0.077 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.070 | 
     | o_data_bus_inner_reg_0_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.070 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin o_data_bus_inner_reg_9_/CP 
Endpoint:   o_data_bus_inner_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[41]            (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.077
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                           |      |                |                      |       |  Time   |   Time   | 
     |---------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[41]            |  v   | i_data_bus[41] |                      |       |   0.060 |   -0.011 | 
     | U170/B1                   |  v   | i_data_bus[41] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.010 | 
     | U170/ZN                   |  v   | N189           | MOAI22D1BWP30P140LVT | 0.016 |   0.077 |    0.006 | 
     | o_data_bus_inner_reg_9_/D |  v   | N189           | DFQD1BWP30P140LVT    | 0.000 |   0.077 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.071 | 
     | o_data_bus_inner_reg_9_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.071 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin o_data_bus_inner_reg_42_/CP 
Endpoint:   o_data_bus_inner_reg_42_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[10]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.077
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[10]             |  v   | i_data_bus[10] |                     |       |   0.060 |   -0.011 | 
     | U130/A2                    |  v   | i_data_bus[10] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.011 | 
     | U130/Z                     |  v   | n90            | CKAN2D1BWP30P140LVT | 0.017 |   0.077 |    0.006 | 
     | o_data_bus_inner_reg_42_/D |  v   | n90            | DFQD1BWP30P140LVT   | 0.000 |   0.077 |    0.007 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.071 | 
     | o_data_bus_inner_reg_42_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.071 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin o_data_bus_inner_reg_52_/CP 
Endpoint:   o_data_bus_inner_reg_52_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[20]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.074
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[20]             |  v   | i_data_bus[20] |                     |       |   0.060 |   -0.011 | 
     | U140/A2                    |  v   | i_data_bus[20] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.011 | 
     | U140/Z                     |  v   | n100           | CKAN2D1BWP30P140LVT | 0.014 |   0.074 |    0.004 | 
     | o_data_bus_inner_reg_52_/D |  v   | n100           | DFQD4BWP30P140LVT   | 0.000 |   0.074 |    0.004 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.071 | 
     | o_data_bus_inner_reg_52_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.071 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin o_data_bus_inner_reg_16_/CP 
Endpoint:   o_data_bus_inner_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[48]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.077
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[48]             |  v   | i_data_bus[48] |                      |       |   0.060 |   -0.011 | 
     | U183/B1                    |  v   | i_data_bus[48] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.011 | 
     | U183/ZN                    |  v   | N196           | MOAI22D1BWP30P140LVT | 0.017 |   0.077 |    0.006 | 
     | o_data_bus_inner_reg_16_/D |  v   | N196           | DFQD1BWP30P140LVT    | 0.000 |   0.077 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.071 | 
     | o_data_bus_inner_reg_16_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.071 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin o_data_bus_inner_reg_17_/CP 
Endpoint:   o_data_bus_inner_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[49]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.077
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[49]             |  v   | i_data_bus[49] |                      |       |   0.060 |   -0.011 | 
     | U185/B1                    |  v   | i_data_bus[49] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.011 | 
     | U185/ZN                    |  v   | N197           | MOAI22D1BWP30P140LVT | 0.017 |   0.077 |    0.006 | 
     | o_data_bus_inner_reg_17_/D |  v   | N197           | DFQD1BWP30P140LVT    | 0.000 |   0.077 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.071 | 
     | o_data_bus_inner_reg_17_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.071 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin o_data_bus_inner_reg_35_/CP 
Endpoint:   o_data_bus_inner_reg_35_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[3]              (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.075
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |        Cell         |  Delay | Arrival | Required | 
     |                            |      |               |                     |        |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------+--------+---------+----------| 
     | i_data_bus[3]              |  v   | i_data_bus[3] |                     |        |   0.060 |   -0.011 | 
     | U123/A2                    |  v   | i_data_bus[3] | CKAN2D1BWP30P140LVT | -0.000 |   0.060 |   -0.012 | 
     | U123/Z                     |  v   | n83           | CKAN2D1BWP30P140LVT |  0.015 |   0.075 |    0.003 | 
     | o_data_bus_inner_reg_35_/D |  v   | n83           | DFQD4BWP30P140LVT   |  0.000 |   0.075 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.071 | 
     | o_data_bus_inner_reg_35_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.071 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin o_data_bus_inner_reg_38_/CP 
Endpoint:   o_data_bus_inner_reg_38_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[6]              (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.075
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |        Cell         | Delay | Arrival | Required | 
     |                            |      |               |                     |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------+-------+---------+----------| 
     | i_data_bus[6]              |  v   | i_data_bus[6] |                     |       |   0.060 |   -0.011 | 
     | U126/A2                    |  v   | i_data_bus[6] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.011 | 
     | U126/Z                     |  v   | n86           | CKAN2D1BWP30P140LVT | 0.015 |   0.075 |    0.003 | 
     | o_data_bus_inner_reg_38_/D |  v   | n86           | DFQD4BWP30P140LVT   | 0.000 |   0.075 |    0.003 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.071 | 
     | o_data_bus_inner_reg_38_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.071 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin o_data_bus_inner_reg_48_/CP 
Endpoint:   o_data_bus_inner_reg_48_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[16]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.075
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[16]             |  v   | i_data_bus[16] |                     |       |   0.060 |   -0.012 | 
     | U136/A2                    |  v   | i_data_bus[16] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.011 | 
     | U136/Z                     |  v   | n96            | CKAN2D1BWP30P140LVT | 0.015 |   0.075 |    0.003 | 
     | o_data_bus_inner_reg_48_/D |  v   | n96            | DFQD4BWP30P140LVT   | 0.000 |   0.075 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.072 | 
     | o_data_bus_inner_reg_48_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.072 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin o_data_bus_inner_reg_3_/CP 
Endpoint:   o_data_bus_inner_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[35]            (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.078
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                           |      |                |                      |       |  Time   |   Time   | 
     |---------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[35]            |  v   | i_data_bus[35] |                      |       |   0.060 |   -0.012 | 
     | U159/B1                   |  v   | i_data_bus[35] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.012 | 
     | U159/ZN                   |  v   | N183           | MOAI22D1BWP30P140LVT | 0.017 |   0.078 |    0.006 | 
     | o_data_bus_inner_reg_3_/D |  v   | N183           | DFQD1BWP30P140LVT    | 0.000 |   0.078 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.072 | 
     | o_data_bus_inner_reg_3_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.072 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin o_data_bus_inner_reg_29_/CP 
Endpoint:   o_data_bus_inner_reg_29_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[61]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.078
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[61]             |  v   | i_data_bus[61] |                      |       |   0.060 |   -0.012 | 
     | U207/B1                    |  v   | i_data_bus[61] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.012 | 
     | U207/ZN                    |  v   | N209           | MOAI22D1BWP30P140LVT | 0.017 |   0.078 |    0.006 | 
     | o_data_bus_inner_reg_29_/D |  v   | N209           | DFQD1BWP30P140LVT    | 0.000 |   0.078 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.072 | 
     | o_data_bus_inner_reg_29_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.072 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin o_data_bus_inner_reg_53_/CP 
Endpoint:   o_data_bus_inner_reg_53_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[21]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[21]             |  v   | i_data_bus[21] |                     |       |   0.060 |   -0.012 | 
     | U141/A2                    |  v   | i_data_bus[21] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.012 | 
     | U141/Z                     |  v   | n101           | CKAN2D1BWP30P140LVT | 0.015 |   0.075 |    0.003 | 
     | o_data_bus_inner_reg_53_/D |  v   | n101           | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.072 | 
     | o_data_bus_inner_reg_53_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.072 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin o_data_bus_inner_reg_1_/CP 
Endpoint:   o_data_bus_inner_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[33]            (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.078
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                           |      |                |                      |       |  Time   |   Time   | 
     |---------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[33]            |  v   | i_data_bus[33] |                      |       |   0.060 |   -0.012 | 
     | U155/B1                   |  v   | i_data_bus[33] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.012 | 
     | U155/ZN                   |  v   | N181           | MOAI22D1BWP30P140LVT | 0.018 |   0.078 |    0.006 | 
     | o_data_bus_inner_reg_1_/D |  v   | N181           | DFQD1BWP30P140LVT    | 0.000 |   0.078 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                            |      |     |                   |       |  Time   |   Time   | 
     |----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                        |  ^   | clk |                   |       |   0.000 |    0.072 | 
     | o_data_bus_inner_reg_1_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.072 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin o_data_bus_inner_reg_61_/CP 
Endpoint:   o_data_bus_inner_reg_61_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[29]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[29]             |  v   | i_data_bus[29] |                     |       |   0.060 |   -0.012 | 
     | U149/A2                    |  v   | i_data_bus[29] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.012 | 
     | U149/Z                     |  v   | n109           | CKAN2D1BWP30P140LVT | 0.015 |   0.075 |    0.003 | 
     | o_data_bus_inner_reg_61_/D |  v   | n109           | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.072 | 
     | o_data_bus_inner_reg_61_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.072 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin o_data_bus_inner_reg_63_/CP 
Endpoint:   o_data_bus_inner_reg_63_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[31]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[31]             |  v   | i_data_bus[31] |                     |       |   0.060 |   -0.013 | 
     | U151/A2                    |  v   | i_data_bus[31] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.012 | 
     | U151/Z                     |  v   | n111           | CKAN2D1BWP30P140LVT | 0.016 |   0.076 |    0.003 | 
     | o_data_bus_inner_reg_63_/D |  v   | n111           | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_63_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin o_data_bus_inner_reg_46_/CP 
Endpoint:   o_data_bus_inner_reg_46_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[14]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[14]             |  v   | i_data_bus[14] |                     |       |   0.060 |   -0.013 | 
     | U134/A2                    |  v   | i_data_bus[14] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.013 | 
     | U134/Z                     |  v   | n94            | CKAN2D1BWP30P140LVT | 0.016 |   0.076 |    0.003 | 
     | o_data_bus_inner_reg_46_/D |  v   | n94            | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_46_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin o_data_bus_inner_reg_51_/CP 
Endpoint:   o_data_bus_inner_reg_51_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[19]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[19]             |  v   | i_data_bus[19] |                     |       |   0.060 |   -0.013 | 
     | U139/A2                    |  v   | i_data_bus[19] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.013 | 
     | U139/Z                     |  v   | n99            | CKAN2D1BWP30P140LVT | 0.016 |   0.076 |    0.003 | 
     | o_data_bus_inner_reg_51_/D |  v   | n99            | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_51_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin o_data_bus_inner_reg_47_/CP 
Endpoint:   o_data_bus_inner_reg_47_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[15]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[15]             |  v   | i_data_bus[15] |                     |       |   0.060 |   -0.013 | 
     | U135/A2                    |  v   | i_data_bus[15] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.013 | 
     | U135/Z                     |  v   | n95            | CKAN2D1BWP30P140LVT | 0.016 |   0.076 |    0.003 | 
     | o_data_bus_inner_reg_47_/D |  v   | n95            | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_47_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin o_data_bus_inner_reg_43_/CP 
Endpoint:   o_data_bus_inner_reg_43_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[11]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[11]             |  v   | i_data_bus[11] |                     |       |   0.060 |   -0.013 | 
     | U131/A2                    |  v   | i_data_bus[11] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.013 | 
     | U131/Z                     |  v   | n91            | CKAN2D1BWP30P140LVT | 0.016 |   0.076 |    0.003 | 
     | o_data_bus_inner_reg_43_/D |  v   | n91            | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_43_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin o_data_bus_inner_reg_26_/CP 
Endpoint:   o_data_bus_inner_reg_26_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[58]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.079
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[58]             |  v   | i_data_bus[58] |                      |       |   0.060 |   -0.013 | 
     | U202/B1                    |  v   | i_data_bus[58] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.013 | 
     | U202/ZN                    |  v   | N206           | MOAI22D1BWP30P140LVT | 0.018 |   0.078 |    0.006 | 
     | o_data_bus_inner_reg_26_/D |  v   | N206           | DFQD1BWP30P140LVT    | 0.000 |   0.079 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_26_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin o_data_bus_inner_reg_12_/CP 
Endpoint:   o_data_bus_inner_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[44]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.006
  Arrival Time                  0.079
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[44]             |  v   | i_data_bus[44] |                      |       |   0.060 |   -0.013 | 
     | U176/B1                    |  v   | i_data_bus[44] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.013 | 
     | U176/ZN                    |  v   | N192           | MOAI22D1BWP30P140LVT | 0.018 |   0.079 |    0.006 | 
     | o_data_bus_inner_reg_12_/D |  v   | N192           | DFQD2BWP30P140LVT    | 0.000 |   0.079 |    0.006 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_12_/CP |  ^   | clk | DFQD2BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin o_data_bus_inner_reg_40_/CP 
Endpoint:   o_data_bus_inner_reg_40_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[8]              (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.076
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |        Cell         | Delay | Arrival | Required | 
     |                            |      |               |                     |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------+-------+---------+----------| 
     | i_data_bus[8]              |  v   | i_data_bus[8] |                     |       |   0.060 |   -0.013 | 
     | U128/A2                    |  v   | i_data_bus[8] | CKAN2D1BWP30P140LVT | 0.001 |   0.061 |   -0.012 | 
     | U128/Z                     |  v   | n88           | CKAN2D1BWP30P140LVT | 0.015 |   0.076 |    0.003 | 
     | o_data_bus_inner_reg_40_/D |  v   | n88           | DFQD4BWP30P140LVT   | 0.000 |   0.076 |    0.003 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.073 | 
     | o_data_bus_inner_reg_40_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.073 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin o_data_bus_inner_reg_23_/CP 
Endpoint:   o_data_bus_inner_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[55]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.076
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[55]             |  v   | i_data_bus[55] |                      |       |   0.060 |   -0.014 | 
     | U196/B1                    |  v   | i_data_bus[55] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.014 | 
     | U196/ZN                    |  v   | N203           | MOAI22D1BWP30P140LVT | 0.016 |   0.076 |    0.002 | 
     | o_data_bus_inner_reg_23_/D |  v   | N203           | DFQD4BWP30P140LVT    | 0.000 |   0.076 |    0.002 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.074 | 
     | o_data_bus_inner_reg_23_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.074 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin o_data_bus_inner_reg_30_/CP 
Endpoint:   o_data_bus_inner_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[62]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.077
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[62]             |  v   | i_data_bus[62] |                      |       |   0.060 |   -0.014 | 
     | U209/B1                    |  v   | i_data_bus[62] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.014 | 
     | U209/ZN                    |  v   | N210           | MOAI22D1BWP30P140LVT | 0.016 |   0.076 |    0.002 | 
     | o_data_bus_inner_reg_30_/D |  v   | N210           | DFQD4BWP30P140LVT    | 0.000 |   0.077 |    0.002 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.074 | 
     | o_data_bus_inner_reg_30_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.074 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin o_data_bus_inner_reg_15_/CP 
Endpoint:   o_data_bus_inner_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[47]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.077
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[47]             |  v   | i_data_bus[47] |                      |       |   0.060 |   -0.014 | 
     | U181/B1                    |  v   | i_data_bus[47] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.014 | 
     | U181/ZN                    |  v   | N195           | MOAI22D1BWP30P140LVT | 0.016 |   0.077 |    0.002 | 
     | o_data_bus_inner_reg_15_/D |  v   | N195           | DFQD4BWP30P140LVT    | 0.000 |   0.077 |    0.002 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.074 | 
     | o_data_bus_inner_reg_15_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.074 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin o_data_bus_inner_reg_34_/CP 
Endpoint:   o_data_bus_inner_reg_34_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[2]              (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.077
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |        Cell         | Delay | Arrival | Required | 
     |                            |      |               |                     |       |  Time   |   Time   | 
     |----------------------------+------+---------------+---------------------+-------+---------+----------| 
     | i_data_bus[2]              |  v   | i_data_bus[2] |                     |       |   0.060 |   -0.014 | 
     | U122/A2                    |  v   | i_data_bus[2] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.014 | 
     | U122/Z                     |  v   | n82           | CKAN2D1BWP30P140LVT | 0.017 |   0.077 |    0.003 | 
     | o_data_bus_inner_reg_34_/D |  v   | n82           | DFQD4BWP30P140LVT   | 0.000 |   0.077 |    0.003 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.074 | 
     | o_data_bus_inner_reg_34_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.074 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin o_data_bus_inner_reg_50_/CP 
Endpoint:   o_data_bus_inner_reg_50_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[18]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.077
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |        Cell         | Delay | Arrival | Required | 
     |                            |      |                |                     |       |  Time   |   Time   | 
     |----------------------------+------+----------------+---------------------+-------+---------+----------| 
     | i_data_bus[18]             |  v   | i_data_bus[18] |                     |       |   0.060 |   -0.015 | 
     | U138/A2                    |  v   | i_data_bus[18] | CKAN2D1BWP30P140LVT | 0.000 |   0.060 |   -0.014 | 
     | U138/Z                     |  v   | n98            | CKAN2D1BWP30P140LVT | 0.017 |   0.077 |    0.003 | 
     | o_data_bus_inner_reg_50_/D |  v   | n98            | DFQD4BWP30P140LVT   | 0.000 |   0.077 |    0.003 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.075 | 
     | o_data_bus_inner_reg_50_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.075 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin o_data_bus_inner_reg_31_/CP 
Endpoint:   o_data_bus_inner_reg_31_/D (v) checked with  leading edge of 'clk'
Beginpoint: i_data_bus[63]             (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.077
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net       |         Cell         | Delay | Arrival | Required | 
     |                            |      |                |                      |       |  Time   |   Time   | 
     |----------------------------+------+----------------+----------------------+-------+---------+----------| 
     | i_data_bus[63]             |  v   | i_data_bus[63] |                      |       |   0.060 |   -0.015 | 
     | U211/B1                    |  v   | i_data_bus[63] | MOAI22D1BWP30P140LVT | 0.000 |   0.060 |   -0.015 | 
     | U211/ZN                    |  v   | N211           | MOAI22D1BWP30P140LVT | 0.017 |   0.077 |    0.002 | 
     | o_data_bus_inner_reg_31_/D |  v   | N211           | DFQD4BWP30P140LVT    | 0.000 |   0.077 |    0.002 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                             |      |     |                   |       |  Time   |   Time   | 
     |-----------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                         |  ^   | clk |                   |       |   0.000 |    0.075 | 
     | o_data_bus_inner_reg_31_/CP |  ^   | clk | DFQD4BWP30P140LVT | 0.000 |   0.000 |    0.075 | 
     +-------------------------------------------------------------------------------------------+ 

