#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 22 17:29:17 2025
# Process ID: 1182056
# Current directory: /home/kmccourt/final_tester/scripts
# Command line: vivado -mode batch -source operator.tcl
# Log file: /home/kmccourt/final_tester/scripts/vivado.log
# Journal file: /home/kmccourt/final_tester/scripts/vivado.jou
# Running On: ee-tik-dynamo-eda1, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 32, Host memory: 624283 MB
#-----------------------------------------------------------
source operator.tcl
# set unit_name $env(UNIT_NAME)
# set clock_period $env(CLOCK_PERIOD)
# set unit_dir $env(UNIT_DIR)
# set report_dir $env(REPORT_DIR)
# set dir_name [file tail $unit_dir]
# puts "Processing directory: $dir_name"
Processing directory: FloatingPointDivider_64_100_noINOUT
# if {[regexp {FloatingPoint([A-Za-z]+)_([0-9]+)_([0-9]+)_([A-Za-z]+)} $dir_name -> operator bitwidth frequency converters]} {
#     puts "Extracted info:"
#     puts "  Operator: $operator"
#     puts "  Bitwidth: $bitwidth"
#     puts "  Frequency: ${frequency}MHz"
#     puts "  Converters: $converters"
# } else {
#     puts "ERROR: Could not parse directory name format: $dir_name"
#     exit 1
# }
Extracted info:
  Operator: Divider
  Bitwidth: 64
  Frequency: 100MHz
  Converters: noINOUT
# file mkdir $report_dir/utilization
# file mkdir $report_dir/timing
# puts "Top module: $unit_name"
Top module: fdiv_op
# puts "Clock period: $clock_period ns"
Clock period: 10.00000000000000000000 ns
# puts "Reading dependency files from ./dependencies directory..."
Reading dependency files from ./dependencies directory...
# set dependency_dir "../dependencies"
# if {[file exists $dependency_dir]} {
#     set dependency_files [glob -nocomplain "$dependency_dir/*.vhd"]
#     if {[llength $dependency_files] > 0} {
#         puts "Found [llength $dependency_files] dependency files"
#         foreach dep_file $dependency_files {
#             puts "Reading dependency file: $dep_file"
#             read_vhdl -vhdl2008 $dep_file
#         }
#     } else {
#         puts "WARNING: No dependency files found in $dependency_dir"
#     }
# } else {
#     puts "WARNING: Dependencies directory not found: $dependency_dir"
# }
Found 12 dependency files
Reading dependency file: ../dependencies/delay_buffer.vhd
Reading dependency file: ../dependencies/eager_fork_register_block.vhd
Reading dependency file: ../dependencies/flopoco_ip_cores.vhd
Reading dependency file: ../dependencies/join.vhd
Reading dependency file: ../dependencies/logic.vhd
Reading dependency file: ../dependencies/mc_support.vhd
Reading dependency file: ../dependencies/mem_to_bram.vhd
Reading dependency file: ../dependencies/sharing_support.vhd
Reading dependency file: ../dependencies/types.vhd
Reading dependency file: ../dependencies/elastic_fifo_inner.vhd
Reading dependency file: ../dependencies/merge_notehb.vhd
Reading dependency file: ../dependencies/oehb.vhd
# puts "Reading VHDL files from: $unit_dir"
Reading VHDL files from: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointDivider_64_100_noINOUT
# set vhdl_files [list]
# lappend vhdl_files "$unit_dir/operator.vhd"
# lappend vhdl_files "$unit_dir/wrapper.vhd"
# puts "VHDL files to process: $vhdl_files"
VHDL files to process: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointDivider_64_100_noINOUT/wrapper.vhd
# foreach vhdl_file $vhdl_files {
#     puts "Reading VHDL file: $vhdl_file"
#     read_vhdl -vhdl2008 $vhdl_file
# }
Reading VHDL file: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd
Reading VHDL file: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointDivider_64_100_noINOUT/wrapper.vhd
# puts "Synthesizing design with top module: $unit_name"
Synthesizing design with top module: fdiv_op
# synth_design -top $unit_name -part xc7v585tffg1157-1 -no_iobuf -mode out_of_context
Command: synth_design -top fdiv_op -part xc7v585tffg1157-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1182541
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2029.160 ; gain = 413.652 ; free physical = 478859 ; free virtual = 519447
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'floatingpointdivider' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:575]
INFO: [Synth 8-638] synthesizing module 'fdiv_op' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module '\join ' [/home/kmccourt/final_tester/dependencies/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/home/kmccourt/final_tester/dependencies/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/home/kmccourt/final_tester/dependencies/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/kmccourt/final_tester/dependencies/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/kmccourt/final_tester/dependencies/delay_buffer.vhd:16]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/kmccourt/final_tester/dependencies/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/home/kmccourt/final_tester/dependencies/oehb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/home/kmccourt/final_tester/dependencies/oehb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'FloatingPointDivider' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:582]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable28' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1096]
INFO: [Synth 8-638] synthesizing module 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:27]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:28]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'selFunction_Freq100_uid4' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:27]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable27' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1113]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable26' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1130]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable25' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1147]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable24' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1164]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable23' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1181]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable22' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1198]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable21' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1215]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable20' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1232]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable19' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1249]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable18' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1266]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable17' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1283]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable16' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1300]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable15' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1317]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable14' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1334]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable13' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1351]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable12' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1368]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable11' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1385]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable10' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1402]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable9' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1419]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable8' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1436]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable7' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1453]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable6' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1470]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable5' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1487]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable4' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1504]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable3' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1521]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable2' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1538]
INFO: [Synth 8-3491] module 'selFunction_Freq100_uid4' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:22' bound to instance 'SelFunctionTable1' of component 'selFunction_Freq100_uid4' [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1555]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointDivider' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:582]
INFO: [Synth 8-256] done synthesizing module 'fdiv_op' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/wrapper.vhd:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'w0_c6_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1567]
WARNING: [Synth 8-3936] Found unconnected internal register 'w1_c6_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1550]
WARNING: [Synth 8-3936] Found unconnected internal register 'w2_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1533]
WARNING: [Synth 8-3936] Found unconnected internal register 'w3_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1516]
WARNING: [Synth 8-3936] Found unconnected internal register 'w4_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1499]
WARNING: [Synth 8-3936] Found unconnected internal register 'w5_c5_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1482]
WARNING: [Synth 8-3936] Found unconnected internal register 'w6_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1465]
WARNING: [Synth 8-3936] Found unconnected internal register 'w7_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1448]
WARNING: [Synth 8-3936] Found unconnected internal register 'w8_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1431]
WARNING: [Synth 8-3936] Found unconnected internal register 'w9_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1414]
WARNING: [Synth 8-3936] Found unconnected internal register 'w10_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1397]
WARNING: [Synth 8-3936] Found unconnected internal register 'w11_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1380]
WARNING: [Synth 8-3936] Found unconnected internal register 'w12_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1363]
WARNING: [Synth 8-3936] Found unconnected internal register 'w13_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1346]
WARNING: [Synth 8-3936] Found unconnected internal register 'w14_c3_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1329]
WARNING: [Synth 8-3936] Found unconnected internal register 'w15_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1312]
WARNING: [Synth 8-3936] Found unconnected internal register 'w16_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1295]
WARNING: [Synth 8-3936] Found unconnected internal register 'w17_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1278]
WARNING: [Synth 8-3936] Found unconnected internal register 'w18_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1261]
WARNING: [Synth 8-3936] Found unconnected internal register 'w19_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1244]
WARNING: [Synth 8-3936] Found unconnected internal register 'w20_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1227]
WARNING: [Synth 8-3936] Found unconnected internal register 'w21_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1210]
WARNING: [Synth 8-3936] Found unconnected internal register 'w22_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1193]
WARNING: [Synth 8-3936] Found unconnected internal register 'w23_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1176]
WARNING: [Synth 8-3936] Found unconnected internal register 'w24_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1159]
WARNING: [Synth 8-3936] Found unconnected internal register 'w25_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1142]
WARNING: [Synth 8-3936] Found unconnected internal register 'w26_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1125]
WARNING: [Synth 8-3936] Found unconnected internal register 'w27_c0_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1108]
WARNING: [Synth 8-6014] Unused sequential element qM28_c1_reg was removed.  [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:846]
WARNING: [Synth 8-6014] Unused sequential element qM28_c2_reg was removed.  [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:865]
WARNING: [Synth 8-6014] Unused sequential element qM28_c3_reg was removed.  [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:891]
WARNING: [Synth 8-6014] Unused sequential element qM28_c4_reg was removed.  [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:926]
WARNING: [Synth 8-6014] Unused sequential element qM28_c5_reg was removed.  [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:970]
WARNING: [Synth 8-6014] Unused sequential element qM28_c6_reg was removed.  [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1023]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2123.098 ; gain = 507.590 ; free physical = 478884 ; free virtual = 519472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2137.941 ; gain = 522.434 ; free physical = 478866 ; free virtual = 519455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v585tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7v585tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2145.945 ; gain = 530.438 ; free physical = 478864 ; free virtual = 519453
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c6_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1022]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c5_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:969]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c4_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:925]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c3_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:890]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c2_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:864]
WARNING: [Synth 8-3936] Found unconnected internal register 'qP28_c1_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:845]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2169.969 ; gain = 554.461 ; free physical = 478812 ; free virtual = 519402
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 1     
	   3 Input   55 Bit       Adders := 1     
	   3 Input   54 Bit       Adders := 28    
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               56 Bit    Registers := 10    
	               53 Bit    Registers := 6     
	               13 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 182   
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input   56 Bit        Muxes := 4     
	   2 Input   54 Bit        Muxes := 28    
	   3 Input   54 Bit        Muxes := 24    
	   2 Input   53 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1260 (col length:180)
BRAMs: 1590 (col length: RAMB18 180 RAMB36 90)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'absq20D_c2_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:863]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq11D_c4_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:924]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq2D_c6_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:1021]
WARNING: [Synth 8-3936] Found unconnected internal register 'absq24D_c1_reg' and it is trimmed from '56' to '54' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointDivider_64_100_noINOUT/operator.vhd:844]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2445.656 ; gain = 830.148 ; free physical = 478311 ; free virtual = 518890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+-----------------------+---------------+----------------+
|Module Name              | RTL Object            | Depth x Width | Implemented As | 
+-------------------------+-----------------------+---------------+----------------+
|selFunction_Freq100_uid4 | Y0                    | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable28/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable27/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable26/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable25/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable24/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable23/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable22/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable21/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable20/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable19/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable18/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable17/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable16/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable15/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable14/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable13/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable12/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable11/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable10/Y0 | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable9/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable8/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable7/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable6/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable5/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable4/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable3/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable2/Y0  | 512x3         | LUT            | 
|FloatingPointDivider     | SelFunctionTable1/Y0  | 512x3         | LUT            | 
+-------------------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2445.656 ; gain = 830.148 ; free physical = 478302 ; free virtual = 518880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2445.656 ; gain = 830.148 ; free physical = 478279 ; free virtual = 518858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478457 ; free virtual = 519046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478456 ; free virtual = 519046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478455 ; free virtual = 519045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478455 ; free virtual = 519044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478453 ; free virtual = 519043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478452 ; free virtual = 519042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fdiv_op     | operator/qM12_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM13_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM14_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM15_c6_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM16_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM17_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM18_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM19_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM20_c6_reg[1]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM21_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM22_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM23_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM24_c6_reg[1]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM25_c6_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM26_c6_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qM27_c6_reg[1]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/qP11_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP12_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP13_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP14_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP15_c6_reg[1]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP16_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP17_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP18_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP19_c6_reg[1]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP20_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP21_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP22_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP23_c6_reg[1]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP24_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP25_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP26_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP27_c6_reg[1]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/qP28_c6_reg[0]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fdiv_op     | operator/expR0_c6_reg[11] | 6      | 12    | NO           | YES                | YES               | 12     | 0       | 
|fdiv_op     | operator/exnR0_c6_reg[1]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fdiv_op     | operator/sR_c6_reg        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   430|
|2     |LUT1   |    67|
|3     |LUT2   |    83|
|4     |LUT3   |   270|
|5     |LUT4   |    54|
|6     |LUT5   |   310|
|7     |LUT6   |  1393|
|8     |MUXF7  |    27|
|9     |SRL16E |    66|
|10    |FDRE   |   974|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |  3674|
|2     |  buff                 |delay_buffer                |     6|
|3     |  oehb                 |oehb_dataless               |     5|
|4     |  operator             |FloatingPointDivider        |  3663|
|5     |    SelFunctionTable1  |selFunction_Freq100_uid4    |    81|
|6     |    SelFunctionTable10 |selFunction_Freq100_uid4_0  |    11|
|7     |    SelFunctionTable11 |selFunction_Freq100_uid4_1  |    11|
|8     |    SelFunctionTable12 |selFunction_Freq100_uid4_2  |    11|
|9     |    SelFunctionTable13 |selFunction_Freq100_uid4_3  |    11|
|10    |    SelFunctionTable14 |selFunction_Freq100_uid4_4  |    11|
|11    |    SelFunctionTable15 |selFunction_Freq100_uid4_5  |    11|
|12    |    SelFunctionTable16 |selFunction_Freq100_uid4_6  |    11|
|13    |    SelFunctionTable17 |selFunction_Freq100_uid4_7  |    11|
|14    |    SelFunctionTable18 |selFunction_Freq100_uid4_8  |    11|
|15    |    SelFunctionTable19 |selFunction_Freq100_uid4_9  |    11|
|16    |    SelFunctionTable2  |selFunction_Freq100_uid4_10 |    11|
|17    |    SelFunctionTable20 |selFunction_Freq100_uid4_11 |    11|
|18    |    SelFunctionTable21 |selFunction_Freq100_uid4_12 |    11|
|19    |    SelFunctionTable22 |selFunction_Freq100_uid4_13 |    11|
|20    |    SelFunctionTable23 |selFunction_Freq100_uid4_14 |    11|
|21    |    SelFunctionTable24 |selFunction_Freq100_uid4_15 |    11|
|22    |    SelFunctionTable25 |selFunction_Freq100_uid4_16 |    11|
|23    |    SelFunctionTable26 |selFunction_Freq100_uid4_17 |    11|
|24    |    SelFunctionTable27 |selFunction_Freq100_uid4_18 |   273|
|25    |    SelFunctionTable3  |selFunction_Freq100_uid4_19 |    11|
|26    |    SelFunctionTable4  |selFunction_Freq100_uid4_20 |    11|
|27    |    SelFunctionTable5  |selFunction_Freq100_uid4_21 |    11|
|28    |    SelFunctionTable6  |selFunction_Freq100_uid4_22 |    11|
|29    |    SelFunctionTable7  |selFunction_Freq100_uid4_23 |    11|
|30    |    SelFunctionTable8  |selFunction_Freq100_uid4_24 |    11|
|31    |    SelFunctionTable9  |selFunction_Freq100_uid4_25 |    11|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478452 ; free virtual = 519042
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.562 ; gain = 840.055 ; free physical = 478452 ; free virtual = 519041
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2455.570 ; gain = 840.055 ; free physical = 478452 ; free virtual = 519041
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2467.469 ; gain = 0.000 ; free physical = 478725 ; free virtual = 519314
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fdiv_op' is not ideal for floorplanning, since the cellview 'FloatingPointDivider' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.215 ; gain = 0.000 ; free physical = 478786 ; free virtual = 519375
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 84f23ce9
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 47 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2575.250 ; gain = 980.773 ; free physical = 478779 ; free virtual = 519368
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1537.537; main = 1450.599; forked = 334.564
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3934.836; main = 2575.219; forked = 1653.645
# puts "Creating clock constraint with period: $clock_period ns"
Creating clock constraint with period: 10.00000000000000000000 ns
# create_clock -name clk -period $clock_period [get_ports clk]
# puts "Setting clock source properties"
Setting clock source properties
# set_property HD.CLK_SRC BUFGCTRL_X0Y0 [get_ports clk]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC. 
# puts "Running optimization..."
Running optimization...
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2639.246 ; gain = 63.996 ; free physical = 478704 ; free virtual = 519293

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15d57d975

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3064.340 ; gain = 425.094 ; free physical = 478126 ; free virtual = 518704

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15d57d975

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477822 ; free virtual = 518400

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15d57d975

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477822 ; free virtual = 518400
Phase 1 Initialization | Checksum: 15d57d975

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477822 ; free virtual = 518400

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15d57d975

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477818 ; free virtual = 518397

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15d57d975

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477818 ; free virtual = 518397
Phase 2 Timer Update And Timing Data Collection | Checksum: 15d57d975

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477818 ; free virtual = 518397

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 56 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b29b7576

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477816 ; free virtual = 518394
Retarget | Checksum: 1b29b7576
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b29b7576

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477815 ; free virtual = 518394
Constant propagation | Checksum: 1b29b7576
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12650e3b5

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3313.277 ; gain = 0.000 ; free physical = 477814 ; free virtual = 518393
Sweep | Checksum: 12650e3b5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12650e3b5

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3345.293 ; gain = 32.016 ; free physical = 477812 ; free virtual = 518391
BUFG optimization | Checksum: 12650e3b5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12650e3b5

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3345.293 ; gain = 32.016 ; free physical = 477812 ; free virtual = 518390
Shift Register Optimization | Checksum: 12650e3b5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12650e3b5

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3345.293 ; gain = 32.016 ; free physical = 477812 ; free virtual = 518390
Post Processing Netlist | Checksum: 12650e3b5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 102bb07e3

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3345.293 ; gain = 32.016 ; free physical = 477809 ; free virtual = 518387

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.293 ; gain = 0.000 ; free physical = 477809 ; free virtual = 518387
Phase 9.2 Verifying Netlist Connectivity | Checksum: 102bb07e3

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3345.293 ; gain = 32.016 ; free physical = 477809 ; free virtual = 518387
Phase 9 Finalization | Checksum: 102bb07e3

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3345.293 ; gain = 32.016 ; free physical = 477809 ; free virtual = 518387
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 102bb07e3

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3345.293 ; gain = 32.016 ; free physical = 477809 ; free virtual = 518387
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.293 ; gain = 0.000 ; free physical = 477809 ; free virtual = 518387

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 102bb07e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3345.293 ; gain = 0.000 ; free physical = 477806 ; free virtual = 518384

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 102bb07e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.293 ; gain = 0.000 ; free physical = 477806 ; free virtual = 518384

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.293 ; gain = 0.000 ; free physical = 477806 ; free virtual = 518384
Ending Netlist Obfuscation Task | Checksum: 102bb07e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3345.293 ; gain = 0.000 ; free physical = 477806 ; free virtual = 518384
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.293 ; gain = 770.043 ; free physical = 477806 ; free virtual = 518384
# puts "Running placement..."
Running placement...
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3377.309 ; gain = 0.000 ; free physical = 477945 ; free virtual = 518523
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 37b3514a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3377.309 ; gain = 0.000 ; free physical = 477945 ; free virtual = 518523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.309 ; gain = 0.000 ; free physical = 477945 ; free virtual = 518523

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11836c8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3377.309 ; gain = 0.000 ; free physical = 477945 ; free virtual = 518523

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 814724cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477931 ; free virtual = 518510

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 814724cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477931 ; free virtual = 518510
Phase 1 Placer Initialization | Checksum: 814724cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477930 ; free virtual = 518509

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 3522448c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477911 ; free virtual = 518490

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d348fa19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477907 ; free virtual = 518486

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d348fa19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477907 ; free virtual = 518485

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 9c3481ed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477928 ; free virtual = 518496

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 7 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3384.336 ; gain = 0.000 ; free physical = 477896 ; free virtual = 518463
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.336 ; gain = 0.000 ; free physical = 477889 ; free virtual = 518456

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            7  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |              0  |                     4  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 8ddf7fe0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477878 ; free virtual = 518445
Phase 2.4 Global Placement Core | Checksum: 798f6493

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 478041 ; free virtual = 518608
Phase 2 Global Placement | Checksum: 798f6493

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 478041 ; free virtual = 518608

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bf315cb6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 478030 ; free virtual = 518597

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29b9ba76

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477997 ; free virtual = 518547

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 202f09c1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477992 ; free virtual = 518545

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 260d0e13

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477989 ; free virtual = 518543

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 118e3895d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.336 ; gain = 7.027 ; free physical = 477867 ; free virtual = 518434

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c013c473

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477715 ; free virtual = 518282

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 157264d6f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477724 ; free virtual = 518291

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f9701d0d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477723 ; free virtual = 518291

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18171192b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477876 ; free virtual = 518454
Phase 3 Detail Placement | Checksum: 18171192b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477876 ; free virtual = 518454

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26e17b19e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.961 | TNS=-1922.871 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bb0b3522

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3392.340 ; gain = 0.000 ; free physical = 477841 ; free virtual = 518420
INFO: [Place 46-33] Processed net oehb/oehb_ready, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bb0b3522

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3392.340 ; gain = 0.000 ; free physical = 477838 ; free virtual = 518417
Phase 4.1.1.1 BUFG Insertion | Checksum: 26e17b19e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477838 ; free virtual = 518416

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.199. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1abe89f43

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477956 ; free virtual = 518546

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477956 ; free virtual = 518546
Phase 4.1 Post Commit Optimization | Checksum: 1abe89f43

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 477956 ; free virtual = 518546

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1abe89f43

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 478007 ; free virtual = 518596

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1abe89f43

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 478058 ; free virtual = 518647
Phase 4.3 Placer Reporting | Checksum: 1abe89f43

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 478059 ; free virtual = 518649

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.340 ; gain = 0.000 ; free physical = 478057 ; free virtual = 518647

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 478057 ; free virtual = 518647
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10e934be7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 478051 ; free virtual = 518641
Ending Placer Task | Checksum: 76012abf

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 15.031 ; free physical = 478047 ; free virtual = 518637
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3392.340 ; gain = 47.047 ; free physical = 478047 ; free virtual = 518637
# puts "Running routing..."
Running routing...
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 73c6a2e0 ConstDB: 0 ShapeSum: 23a87df RouteDB: 0
WARNING: [Route 35-198] Port "lhs[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 7bc1d3e5 | NumContArr: 2ff1071 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20412d990

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3662.477 ; gain = 214.109 ; free physical = 477416 ; free virtual = 518005

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20412d990

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3662.477 ; gain = 214.109 ; free physical = 477416 ; free virtual = 518005

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20412d990

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3662.477 ; gain = 214.109 ; free physical = 477415 ; free virtual = 518004
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27dd2faf0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 3812.156 ; gain = 363.789 ; free physical = 477546 ; free virtual = 518135
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.582 | TNS=-1653.559| WHS=-0.159 | THS=-6.594 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2863
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2863
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2d51d6be8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477513 ; free virtual = 518102

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2d51d6be8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477512 ; free virtual = 518102

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1ab118a8c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477496 ; free virtual = 518086
Phase 3 Initial Routing | Checksum: 1ab118a8c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477496 ; free virtual = 518086
INFO: [Route 35-580] Design has 96 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| clk                | clk               | operator/absq20D_c2_reg[1]/D  |
| clk                | clk               | operator/absq20D_c2_reg[0]/D  |
| clk                | clk               | operator/absq20D_c2_reg[4]/D  |
| clk                | clk               | operator/absq20D_c2_reg[8]/D  |
| clk                | clk               | operator/absq11D_c4_reg[43]/D |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1598
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.772 | TNS=-2026.609| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1724f20df

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477313 ; free virtual = 517891

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 758
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.351 | TNS=-1930.390| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25d868c46

Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477264 ; free virtual = 517846

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.404 | TNS=-1855.768| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20e39a3ef

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477377 ; free virtual = 517945
Phase 4 Rip-up And Reroute | Checksum: 20e39a3ef

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477377 ; free virtual = 517945

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29b8240c5

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477360 ; free virtual = 517927
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.351 | TNS=-1901.167| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 207233922

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477336 ; free virtual = 517903

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 207233922

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477335 ; free virtual = 517902
Phase 5 Delay and Skew Optimization | Checksum: 207233922

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477335 ; free virtual = 517902

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eb2c5a09

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477469 ; free virtual = 518034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.327 | TNS=-1879.694| WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1eb2c5a09

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477467 ; free virtual = 518033
Phase 6 Post Hold Fix | Checksum: 1eb2c5a09

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477466 ; free virtual = 518033

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.185743 %
  Global Horizontal Routing Utilization  = 0.146362 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1eb2c5a09

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477462 ; free virtual = 518021

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eb2c5a09

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477457 ; free virtual = 518019

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f5a98892

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477426 ; free virtual = 517993

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.327 | TNS=-1879.694| WHS=0.104  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f5a98892

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477426 ; free virtual = 517979
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: fdc6dabd

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477391 ; free virtual = 517958
Ending Routing Task | Checksum: fdc6dabd

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 3820.328 ; gain = 371.961 ; free physical = 477402 ; free virtual = 517952

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 3820.328 ; gain = 427.988 ; free physical = 477383 ; free virtual = 517941
# set util_report_path "$report_dir/utilization/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# set timing_report_path "$report_dir/timing/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# puts "Generating utilization report: $util_report_path"
Generating utilization report: /home/kmccourt/final_tester/scripts/reports/utilization/fdiv_op_Divider_100MHz_noINOUT.rpt
# report_utilization > $util_report_path
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 22 17:31:17 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_utilization
| Design       : fdiv_op
| Device       : xc7v585tffg1157-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 | 2189 |     0 |          0 |    364200 |  0.60 |
|   LUT as Logic             | 2127 |     0 |          0 |    364200 |  0.58 |
|   LUT as Memory            |   62 |     0 |          0 |    111000 |  0.06 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   62 |     0 |            |           |       |
| Slice Registers            |  981 |     0 |          0 |    728400 |  0.13 |
|   Register as Flip Flop    |  981 |     0 |          0 |    728400 |  0.13 |
|   Register as Latch        |    0 |     0 |          0 |    728400 |  0.00 |
| F7 Muxes                   |   27 |     0 |          0 |    182100 |  0.01 |
| F8 Muxes                   |    0 |     0 |          0 |     91050 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 981   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  685 |     0 |          0 |     91050 |  0.75 |
|   SLICEL                                   |  439 |     0 |            |           |       |
|   SLICEM                                   |  246 |     0 |            |           |       |
| LUT as Logic                               | 2127 |     0 |          0 |    364200 |  0.58 |
|   using O5 output only                     |    5 |       |            |           |       |
|   using O6 output only                     | 2077 |       |            |           |       |
|   using O5 and O6                          |   45 |       |            |           |       |
| LUT as Memory                              |   62 |     0 |          0 |    111000 |  0.06 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |   62 |     0 |            |           |       |
|     using O5 output only                   |   18 |       |            |           |       |
|     using O6 output only                   |   40 |       |            |           |       |
|     using O5 and O6                        |    4 |       |            |           |       |
| Slice Registers                            |  981 |     0 |          0 |    728400 |  0.13 |
|   Register driven from within the Slice    |  627 |       |            |           |       |
|   Register driven from outside the Slice   |  354 |       |            |           |       |
|     LUT in front of the register is unused |  179 |       |            |           |       |
|     LUT in front of the register is used   |  175 |       |            |           |       |
| Unique Control Sets                        |    3 |       |          0 |     91050 | <0.01 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       795 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       795 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1590 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1260 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |        18 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |        18 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        72 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        72 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |        18 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       576 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         5 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        72 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        72 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       900 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       750 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       600 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        72 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |        18 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |        18 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        36 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       216 |  0.00 |
| BUFR       |    0 |     0 |          0 |        72 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 1393 |                 LUT |
| FDRE     |  981 |        Flop & Latch |
| CARRY4   |  430 |          CarryLogic |
| LUT5     |  310 |                 LUT |
| LUT3     |  270 |                 LUT |
| LUT2     |   83 |                 LUT |
| SRL16E   |   66 |  Distributed Memory |
| LUT1     |   62 |                 LUT |
| LUT4     |   54 |                 LUT |
| MUXF7    |   27 |               MuxFx |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# puts "Generating timing report: $timing_report_path"
Generating timing report: /home/kmccourt/final_tester/scripts/reports/timing/fdiv_op_Divider_100MHz_noINOUT.rpt
# report_timing > $timing_report_path
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 22 17:31:17 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fdiv_op
| Device       : 7v585t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.337ns  (required time - arrival time)
  Source:                 operator/qM11_c4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operator/q6_copy27_c5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        16.250ns  (logic 7.675ns (47.229%)  route 8.575ns (52.771%))
  Logic Levels:           78  (CARRY4=60 LUT1=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 11.362 - 10.000 ) 
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1046, unset)         1.485     1.485    operator/clk
    SLICE_X27Y216        FDRE                                         r  operator/qM11_c4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y216        FDRE (Prop_fdre_C_Q)         0.269     1.754 f  operator/qM11_c4_reg[1]/Q
                         net (fo=56, routed)          0.639     2.393    operator/qM11_c4[1]
    SLICE_X24Y216        LUT1 (Prop_lut1_I0_O)        0.066     2.459 r  operator/betaw6_c5[21]_i_23/O
                         net (fo=1, routed)           0.000     2.459    operator/p_0_out__15
    SLICE_X24Y216        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.281     2.740 r  operator/betaw6_c5_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.740    operator/betaw6_c5_reg[21]_i_17_n_0
    SLICE_X24Y217        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.800 r  operator/betaw6_c5_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.800    operator/betaw6_c5_reg[25]_i_17_n_0
    SLICE_X24Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.860 r  operator/betaw6_c5_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.860    operator/betaw6_c5_reg[29]_i_17_n_0
    SLICE_X24Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.920 r  operator/betaw6_c5_reg[33]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.920    operator/betaw6_c5_reg[33]_i_17_n_0
    SLICE_X24Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.980 r  operator/betaw6_c5_reg[37]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.980    operator/betaw6_c5_reg[37]_i_17_n_0
    SLICE_X24Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.040 r  operator/betaw6_c5_reg[41]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.040    operator/betaw6_c5_reg[41]_i_17_n_0
    SLICE_X24Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.100 r  operator/betaw6_c5_reg[45]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.100    operator/betaw6_c5_reg[45]_i_17_n_0
    SLICE_X24Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.160 r  operator/betaw6_c5_reg[49]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.160    operator/betaw6_c5_reg[49]_i_17_n_0
    SLICE_X24Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.220 r  operator/betaw6_c5_reg[53]_i_33/CO[3]
                         net (fo=1, routed)           0.008     3.228    operator/betaw6_c5_reg[53]_i_33_n_0
    SLICE_X24Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.288 r  operator/betaw6_c5_reg[53]_i_28/CO[3]
                         net (fo=1, routed)           0.000     3.288    operator/betaw6_c5_reg[53]_i_28_n_0
    SLICE_X24Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.348 r  operator/qP8_c5_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.348    operator/qP8_c5_reg[1]_i_10_n_0
    SLICE_X24Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.408 r  operator/qP9_c5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.408    operator/qP9_c5_reg[1]_i_5_n_0
    SLICE_X24Y228        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.620 r  operator/qP10_c5_reg[1]_i_3/O[1]
                         net (fo=9, routed)           0.566     4.186    operator/SelFunctionTable10/out[1]
    SLICE_X21Y229        LUT6 (Prop_lut6_I1_O)        0.155     4.341 r  operator/SelFunctionTable10/qP10_c5[0]_i_5/O
                         net (fo=1, routed)           0.000     4.341    operator/SelFunctionTable10/qP10_c5[0]_i_5_n_0
    SLICE_X21Y229        MUXF7 (Prop_muxf7_I0_O)      0.127     4.468 r  operator/SelFunctionTable10/qP10_c5_reg[0]_i_4/O
                         net (fo=1, routed)           0.452     4.920    operator/SelFunctionTable10/qP10_c5_reg[0]_i_4_n_0
    SLICE_X18Y226        LUT6 (Prop_lut6_I4_O)        0.153     5.073 r  operator/SelFunctionTable10/qP10_c5[0]_i_1/O
                         net (fo=55, routed)          0.705     5.778    operator/SelFunctionTable10_n_0
    SLICE_X20Y229        LUT6 (Prop_lut6_I2_O)        0.053     5.831 r  operator/betaw6_c5[29]_i_20/O
                         net (fo=1, routed)           0.000     5.831    operator/betaw6_c5[29]_i_20_n_0
    SLICE_X20Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.155 r  operator/betaw6_c5_reg[29]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.155    operator/betaw6_c5_reg[29]_i_12_n_0
    SLICE_X20Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.213 r  operator/betaw6_c5_reg[33]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.213    operator/betaw6_c5_reg[33]_i_12_n_0
    SLICE_X20Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.271 r  operator/betaw6_c5_reg[37]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.271    operator/betaw6_c5_reg[37]_i_12_n_0
    SLICE_X20Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.329 r  operator/betaw6_c5_reg[41]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.329    operator/betaw6_c5_reg[41]_i_12_n_0
    SLICE_X20Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.387 r  operator/betaw6_c5_reg[45]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.387    operator/betaw6_c5_reg[45]_i_12_n_0
    SLICE_X20Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.445 r  operator/betaw6_c5_reg[49]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.445    operator/betaw6_c5_reg[49]_i_12_n_0
    SLICE_X20Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.503 r  operator/betaw6_c5_reg[53]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.503    operator/betaw6_c5_reg[53]_i_23_n_0
    SLICE_X20Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.561 r  operator/betaw6_c5_reg[53]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.561    operator/betaw6_c5_reg[53]_i_18_n_0
    SLICE_X20Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.619 r  operator/qP8_c5_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.619    operator/qP8_c5_reg[1]_i_5_n_0
    SLICE_X20Y238        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.758 r  operator/qP9_c5_reg[1]_i_3/O[0]
                         net (fo=9, routed)           0.611     7.368    operator/SelFunctionTable9/O16[0]
    SLICE_X22Y238        LUT6 (Prop_lut6_I3_O)        0.155     7.523 r  operator/SelFunctionTable9/qP9_c5[1]_i_4/O
                         net (fo=1, routed)           0.548     8.071    operator/SelFunctionTable9/qP9_c5[1]_i_4_n_0
    SLICE_X23Y237        LUT6 (Prop_lut6_I4_O)        0.053     8.124 r  operator/SelFunctionTable9/qP9_c5[1]_i_1/O
                         net (fo=55, routed)          0.539     8.663    operator/SelFunctionTable9_n_0
    SLICE_X24Y236        LUT5 (Prop_lut5_I1_O)        0.053     8.716 r  operator/betaw6_c5[13]_i_15/O
                         net (fo=1, routed)           0.000     8.716    operator/betaw6_c5[13]_i_15_n_0
    SLICE_X24Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     9.026 r  operator/betaw6_c5_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.026    operator/betaw6_c5_reg[13]_i_7_n_0
    SLICE_X24Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.086 r  operator/betaw6_c5_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.086    operator/betaw6_c5_reg[17]_i_7_n_0
    SLICE_X24Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.146 r  operator/betaw6_c5_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.146    operator/betaw6_c5_reg[21]_i_7_n_0
    SLICE_X24Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.206 r  operator/betaw6_c5_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.206    operator/betaw6_c5_reg[25]_i_7_n_0
    SLICE_X24Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.266 r  operator/betaw6_c5_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.266    operator/betaw6_c5_reg[29]_i_7_n_0
    SLICE_X24Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.326 r  operator/betaw6_c5_reg[33]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.326    operator/betaw6_c5_reg[33]_i_7_n_0
    SLICE_X24Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.386 r  operator/betaw6_c5_reg[37]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.386    operator/betaw6_c5_reg[37]_i_7_n_0
    SLICE_X24Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.446 r  operator/betaw6_c5_reg[41]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.446    operator/betaw6_c5_reg[41]_i_7_n_0
    SLICE_X24Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.506 r  operator/betaw6_c5_reg[45]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.506    operator/betaw6_c5_reg[45]_i_7_n_0
    SLICE_X24Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.566 r  operator/betaw6_c5_reg[49]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.566    operator/betaw6_c5_reg[49]_i_7_n_0
    SLICE_X24Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.626 r  operator/betaw6_c5_reg[53]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.626    operator/betaw6_c5_reg[53]_i_13_n_0
    SLICE_X24Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     9.686 r  operator/betaw6_c5_reg[53]_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.686    operator/betaw6_c5_reg[53]_i_8_n_0
    SLICE_X24Y248        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     9.821 r  operator/qP8_c5_reg[1]_i_3/O[0]
                         net (fo=9, routed)           0.505    10.326    operator/SelFunctionTable8/O17[0]
    SLICE_X25Y248        LUT6 (Prop_lut6_I4_O)        0.153    10.479 r  operator/SelFunctionTable8/qP8_c5[0]_i_5/O
                         net (fo=1, routed)           0.000    10.479    operator/SelFunctionTable8/qP8_c5[0]_i_5_n_0
    SLICE_X25Y248        MUXF7 (Prop_muxf7_I0_O)      0.127    10.606 r  operator/SelFunctionTable8/qP8_c5_reg[0]_i_4/O
                         net (fo=1, routed)           0.545    11.152    operator/SelFunctionTable8/qP8_c5_reg[0]_i_4_n_0
    SLICE_X22Y247        LUT6 (Prop_lut6_I4_O)        0.153    11.305 r  operator/SelFunctionTable8/qP8_c5[0]_i_1/O
                         net (fo=55, routed)          0.623    11.928    operator/SelFunctionTable8_n_1
    SLICE_X23Y250        LUT6 (Prop_lut6_I2_O)        0.053    11.981 r  operator/betaw6_c5[17]_i_10/O
                         net (fo=1, routed)           0.000    11.981    operator/betaw6_c5[17]_i_10_n_0
    SLICE_X23Y250        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.305 r  operator/betaw6_c5_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.305    operator/betaw6_c5_reg[17]_i_2_n_0
    SLICE_X23Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.363 r  operator/betaw6_c5_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    operator/betaw6_c5_reg[21]_i_2_n_0
    SLICE_X23Y252        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.421 r  operator/betaw6_c5_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.421    operator/betaw6_c5_reg[25]_i_2_n_0
    SLICE_X23Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.479 r  operator/betaw6_c5_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.479    operator/betaw6_c5_reg[29]_i_2_n_0
    SLICE_X23Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.537 r  operator/betaw6_c5_reg[33]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.537    operator/betaw6_c5_reg[33]_i_2_n_0
    SLICE_X23Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.595 r  operator/betaw6_c5_reg[37]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.595    operator/betaw6_c5_reg[37]_i_2_n_0
    SLICE_X23Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.653 r  operator/betaw6_c5_reg[41]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.653    operator/betaw6_c5_reg[41]_i_2_n_0
    SLICE_X23Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.711 r  operator/betaw6_c5_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.711    operator/betaw6_c5_reg[45]_i_2_n_0
    SLICE_X23Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.769 r  operator/betaw6_c5_reg[49]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.769    operator/betaw6_c5_reg[49]_i_2_n_0
    SLICE_X23Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.827 r  operator/betaw6_c5_reg[53]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.827    operator/betaw6_c5_reg[53]_i_3_n_0
    SLICE_X23Y260        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.040 r  operator/betaw6_c5_reg[53]_i_2/O[1]
                         net (fo=9, routed)           0.516    13.555    operator/SelFunctionTable7/O18[1]
    SLICE_X23Y262        LUT6 (Prop_lut6_I4_O)        0.152    13.707 r  operator/SelFunctionTable7/qP7_c5[1]_i_2/O
                         net (fo=1, routed)           0.448    14.155    operator/SelFunctionTable7/qP7_c5[1]_i_2_n_0
    SLICE_X23Y262        LUT6 (Prop_lut6_I2_O)        0.053    14.208 r  operator/SelFunctionTable7/qP7_c5[1]_i_1/O
                         net (fo=55, routed)          0.779    14.988    operator/SelFunctionTable7_n_0
    SLICE_X21Y255        LUT4 (Prop_lut4_I3_O)        0.053    15.041 r  operator/betaw6_c5[5]_i_6/O
                         net (fo=1, routed)           0.000    15.041    operator/betaw6_c5[5]_i_6_n_0
    SLICE_X21Y255        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    15.354 r  operator/betaw6_c5_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.354    operator/betaw6_c5_reg[5]_i_1_n_0
    SLICE_X21Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.412 r  operator/betaw6_c5_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.412    operator/betaw6_c5_reg[9]_i_1_n_0
    SLICE_X21Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.470 r  operator/betaw6_c5_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.470    operator/betaw6_c5_reg[13]_i_1_n_0
    SLICE_X21Y258        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.528 r  operator/betaw6_c5_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.528    operator/betaw6_c5_reg[17]_i_1_n_0
    SLICE_X21Y259        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.586 r  operator/betaw6_c5_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.586    operator/betaw6_c5_reg[21]_i_1_n_0
    SLICE_X21Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.644 r  operator/betaw6_c5_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.644    operator/betaw6_c5_reg[25]_i_1_n_0
    SLICE_X21Y261        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.702 r  operator/betaw6_c5_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.702    operator/betaw6_c5_reg[29]_i_1_n_0
    SLICE_X21Y262        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.760 r  operator/betaw6_c5_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.760    operator/betaw6_c5_reg[33]_i_1_n_0
    SLICE_X21Y263        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.818 r  operator/betaw6_c5_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    operator/betaw6_c5_reg[37]_i_1_n_0
    SLICE_X21Y264        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.876 r  operator/betaw6_c5_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.876    operator/betaw6_c5_reg[41]_i_1_n_0
    SLICE_X21Y265        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.934 r  operator/betaw6_c5_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.934    operator/betaw6_c5_reg[45]_i_1_n_0
    SLICE_X21Y266        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    15.992 r  operator/betaw6_c5_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.992    operator/betaw6_c5_reg[49]_i_1_n_0
    SLICE_X21Y267        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    16.212 r  operator/betaw6_c5_reg[53]_i_1/O[1]
                         net (fo=8, routed)           0.612    16.824    operator/SelFunctionTable6/O19[1]
    SLICE_X15Y269        LUT6 (Prop_lut6_I1_O)        0.152    16.976 r  operator/SelFunctionTable6/q6_copy27_c5[0]_i_5/O
                         net (fo=1, routed)           0.000    16.976    operator/SelFunctionTable6/q6_copy27_c5[0]_i_5_n_0
    SLICE_X15Y269        MUXF7 (Prop_muxf7_I0_O)      0.127    17.103 r  operator/SelFunctionTable6/q6_copy27_c5_reg[0]_i_4/O
                         net (fo=1, routed)           0.480    17.583    operator/SelFunctionTable6/q6_copy27_c5_reg[0]_i_4_n_0
    SLICE_X12Y269        LUT6 (Prop_lut6_I4_O)        0.153    17.736 r  operator/SelFunctionTable6/q6_copy27_c5[0]_i_1/O
                         net (fo=1, routed)           0.000    17.736    operator/SelFunctionTable6_n_2
    SLICE_X12Y269        FDRE                                         r  operator/q6_copy27_c5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1046, unset)         1.362    11.362    operator/clk
    SLICE_X12Y269        FDRE                                         r  operator/q6_copy27_c5_reg[0]/C
                         clock pessimism              0.000    11.362    
                         clock uncertainty           -0.035    11.327    
    SLICE_X12Y269        FDRE (Setup_fdre_C_D)        0.072    11.399    operator/q6_copy27_c5_reg[0]
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                 -6.337    




# set wns [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Worst Negative Slack (WNS): $wns ns"
Worst Negative Slack (WNS): -6.337 ns
# set timing_file [open $timing_report_path "a"]
# puts $timing_file "\nClock Frequency: ${frequency} MHz"
# puts $timing_file "Clock Period: ${clock_period} ns"
# puts $timing_file "Worst Negative Slack (WNS): ${wns} ns"
# close $timing_file
# puts "Implementation complete for $unit_name ($operator ${frequency}MHz)"
Implementation complete for fdiv_op (Divider 100MHz)
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 17:31:18 2025...
