# 1 "arch/arm64/boot/dts/qcom/msm8992-cdp.dts"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8992-cdp.dts"
# 14 "arch/arm64/boot/dts/qcom/msm8992-cdp.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992.dtsi"
# 1 "arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "/home/thicklizard/m9_kernel/arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8992.h" 1
# 15 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8992";
 compatible = "qcom,msm8992";
 qcom,msm-id = <251 0>, <252 0>;
 interrupt-parent = <&intc>;

 aliases {
  spi0 = &spi_0;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  i2c2 = &i2c_2;


  smd4 = &smdtty_mbalbridge;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };
    core1 {
     cpu = <&CPU5>;
    };
   };
  };

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc0>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc1>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc2>;
   next-level-cache = <&L2_0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc3>;
   next-level-cache = <&L2_0>;
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x100>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc4>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_1>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x101>;
   enable-method = "qcom,8994-arm-cortex-acc";
   qcom,acc = <&acc5>;
   next-level-cache = <&L2_1>;
  };
 };

 soc: soc { };

 memory {
  #address-cells = <2>;
  #size-cells = <2>;

  adsp_mem: adsp_region@0 {
                        linux,reserve-contiguous-region;
   reg = <0 0 0 0x300000>;
   label = "adsp_mem";
  };

  qsecom_mem: qsecom_region@0 {
                        linux,reserve-contiguous-region;
   reg = <0 0 0 0x300000>;
   label = "qseecom_mem";
  };

  audio_mem: audio_region@0 {
                        linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0 0 0x400000>;
   label = "audio_mem";
  };

  removed_regions: removed_regions@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x06400000 0 0xe00000>;
   label = "memory_hole";
  };

  peripheral_mem: peripheral_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x07400000 0 0x1c00000>;
   label = "peripheral_mem";
  };

  modem_mem: modem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0 0x09000000 0 0x5800000>;
   label = "modem_mem";
  };
 };
};

# 1 "arch/arm64/boot/dts/qcom/msm-gdsc.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-gdsc.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@fd8c1024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0xfd8c1024 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@fd8c1040 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0xfd8c1040 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@fd8c1044 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0xfd8c1044 0x4>;
  status = "disabled";
 };

 gdsc_venus_core2: qcom,gdsc@fd8c1050 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core2";
  reg = <0xfd8c1050 0x4>;
  status = "disabled";
 };

 gdsc_vpu: qcom,gdsc@fd8c1404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vpu";
  reg = <0xfd8c1404 0x4>;
  status = "disabled";
 };

 gdsc_camss_top: qcom,gdsc@fd8c34a0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_camss_top";
  reg = <0xfd8c34a0 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@fd8c2304 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0xfd8c2304 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@fd8c35a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0xfd8c35a4 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@fd8c36a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0xfd8c36a4 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@fd8c36d4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0xfd8c36d4 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0xfd8c4024 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@fd8c4034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0xfd8c4034 0x4>;
  status = "disabled";
 };

 gdsc_usb_hsic: qcom,gdsc@fc400404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb_hsic";
  reg = <0xfc400404 0x4>;
  status = "disabled";
 };

 gdsc_pcie: qcom,gdsc@0xfc401e18 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie";
  reg = <0xfc401e18 0x4>;
  status = "disabled";
 };

 gdsc_pcie_0: qcom,gdsc@fc401ac4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_0";
  reg = <0xfc401ac4 0x4>;
  status = "disabled";
 };

 gdsc_pcie_1: qcom,gdsc@fc401b44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_1";
  reg = <0xfc401b44 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@fc401e84 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0xfc401e84 0x4>;
  status = "disabled";
 };

 gdsc_usb30_sec: qcom,gdsc@fc401ec0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30_sec";
  reg = <0xfc401ec0 0x4>;
  status = "disabled";
 };

 gdsc_vcap: qcom,gdsc@fd8c1804 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vcap";
  reg = <0xfd8c1804 0x4>;
  status = "disabled";
 };

 gdsc_bcss: qcom,gdsc@fc744128 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_bcss";
  reg = <0xfc744128 0x4>;
  status = "disabled";
 };

 gdsc_ufs: qcom,gdsc@fc401d44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_ufs";
  reg = <0xfc401d44 0x4>;
  status = "disabled";
 };

 gdsc_fd: qcom,gdsc@fd8c3b64 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_fd";
  reg = <0xfd8c3b64 0x4>;
  status = "disabled";
 };
};
# 183 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8994-smp2p.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/msm8994-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


};
# 184 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-mdss.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@fd900000 {
  compatible = "qcom,mdss_mdp";
  reg = <0xfd900000 0x90000>,
        <0xfd9b0000 0x1000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 83 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2560>;


  qcom,mdss-vbif-qos-rt-setting = <2 2 2 1>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <7000000>;
  qcom,max-bandwidth-high-kbps = <7000000>;
  qcom,max-bandwidth-per-pipe-kbps = <1800000>;
  qcom,max-clk-rate = <400000000>;
  qcom,mdss-pipe-vig-off = <0x00005000 0x00007000
       0x00009000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000
       0x00019000>;
  qcom,mdss-pipe-dma-off = <0x00025000 0x00027000>;

  qcom,mdss-pipe-vig-fetch-id = <1 4 7>;
  qcom,mdss-pipe-rgb-fetch-id = <16 17 18>;
  qcom,mdss-pipe-dma-fetch-id = <10 13>;

  qcom,mdss-pipe-vig-xin-id = <0 4 8>;
  qcom,mdss-pipe-rgb-xin-id = <1 5 9>;
  qcom,mdss-pipe-dma-xin-id = <2 10>;

  qcom,mdss-pipe-rgb-fixed-mmb = <5 0 1 6 7 8>,
      <5 2 3 9 10 11>,
      <5 4 5 12 13 14>;
  qcom,mdss-pipe-vig-fixed-mmb = <1 15>,
      <1 16>,
      <1 17>;

  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>,
            <0x2B4 0 0>,
            <0x2BC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
            <0x2B4 4 8>,
            <0x2BC 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>,
            <0x2B4 8 12>;

  qcom,mdss-smp-data = <44 8192>;
  qcom,mdss-sspp-len = <0x00002000>;

  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-mixer-wb-off = <0x000480000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000>;
  qcom,mdss-intf-off = <0x0006B000 0x0006B800 0x0006C000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-has-decimation;
  qcom,mdss-wfd-mode = "intf";

  clocks = <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0xcc07d687>,
    <&clock_mmss 0x6dc1f8f1>,
    <&clock_mmss 0x618336ac>,
    <&clock_mmss 0x42a022d3>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";


  qcom,mdp-settings = <0x0117c 0x00005555>,
        <0x01184 0xC000ff00>,
        <0x011e4 0x00000000>,
        <0x012ac 0xc0000ccc>,
        <0x012b4 0xc0000ccc>,
        <0x012bc 0x00cccccc>,
        <0x012c4 0x000000cc>,
        <0x013a8 0x0cccc0c0>,
        <0x013b0 0xccccc0c0>,
        <0x013b8 0xccccc0c0>,
        <0x013d0 0x00ccc000>;


  qcom,mdss-prefill-outstanding-buffer-bytes = <1024>;
  qcom,mdss-prefill-y-buffer-bytes = <4096>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <5120>;
  qcom,mdss-prefill-fbc-lines = <2>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi0: qcom,mdss_dsi@fd998000 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0xfd994000 0x260>,
   <0xfd994500 0x280>,
   <0xfd998780 0x30>,
   <0xfd828000 0x108>;
  reg-names = "dsi_ctrl", "dsi_phy", "dsi_phy_regulator", "mmss_misc_phys";
  gdsc-supply = <&gdsc_mdss>;
  qcom,mdss-mdp = <&mdss_mdp>;
  qcom,mdss-fb-map = <&mdss_fb0>;
  clocks = <&clock_mmss 0x618336ac>,
   <&clock_mmss 0x684ccb41>,
   <&clock_mmss 0xea30b0e7>,
   <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0xf5a03f64>,
   <&clock_mmss 0x3487234a>,
   <&clock_mmss 0x28cafbe6>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
   "byte_clk", "pixel_clk", "core_clk";

  qcom,platform-strength-ctrl = [77 00];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [03 08 07 00 20 07 01];
  qcom,platform-lane-config = [02 00 00 00 20 00 00 00 00
   02 00 00 00 40 00 00 00 00
   02 00 00 40 20 00 00 00 00
   02 00 00 40 00 00 00 00 00
   00 00 00 80 00 00 00 00 00];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
  qcom,mmss-phyreset-ctrl-offset = <0x108>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 480>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };
};
# 185 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-gpu.dtsi"
&soc {
        msm_bus: qcom,kgsl-busmon{
                label = "kgsl-busmon";
                compatible = "qcom,kgsl-busmon";
        };

        gpubw: qcom,gpubw {
                compatible = "qcom,devbw";
                governor = "bw_vbif";
                qcom,src-dst-ports = <26 512>;
                qcom,bw-tbl =
   < 0 >,
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4173 >,
   < 5271 >,
   < 5928 >,
   < 7102 >;
        };

 msm_gpu: qcom,kgsl-3d0@fdb00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0xfdb00000 0x40000>;
  reg-names = "kgsl_3d0_reg_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x04010800>;

  qcom,initial-pwrlevel = <4>;

  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;





  qcom,clk-map = <0x00000086>;

  clocks = <&clock_mmss 0x40c75e70>,
   <&clock_mmss 0xcc8b032c>,
   <&clock_mmss 0x18e21c57>;
  clock-names = "core_clk", "iface_clk", "rbbmtimer_clk";


                qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;






  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1600000>,
    <26 512 0 2400000>,
    <26 512 0 3680000>,
    <26 512 0 4376000>,
    <26 512 0 5528000>,
    <26 512 0 6216000>,
    <26 512 0 7448000>;


  vddcx-supply = <&gdsc_oxili_cx>;
  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&kgsl_iommu>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <600000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <7>;
   };

                        qcom,gpu-pwrlevel@1 {
                                reg = <1>;
                                qcom,gpu-freq = <490000000>;
                                qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
                        };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <450000000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };

                        qcom,gpu-pwrlevel@3 {
                                reg = <3>;
                                qcom,gpu-freq = <367000000>;
                                qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
                        };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <300000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <2>;
    qcom,bus-max = <4>;
   };

   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <180000000>;
    qcom,bus-freq = <2>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };

   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <27000000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };







                qcom,ocmem-bus-client {
                        qcom,msm-bus,name = "gpu-ocmem";
                        qcom,msm-bus,num-cases = <8>;
                        qcom,msm-bus,num-paths = <1>;
                        qcom,msm-bus,vectors-KBps =
    <89 662 0 9600000>,
    <89 662 0 7840000>,
    <89 662 0 7200000>,
    <89 662 0 5872000>,
    <89 662 0 4800000>,
    <89 662 0 2880000>,
                                <89 662 0 0>;
                };
 };
};
# 186 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@f9000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0xf9000000 0x1000>,
        <0xf9002000 0x1000>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@f9020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xf9020000 0x1000>;
  clock-frequency = <19200000>;

  frame@f9021000 {
   frame-number = <0>;
   interrupts = <0 9 0x4>,
         <0 8 0x4>;
   reg = <0xf9021000 0x1000>,
         <0xf9022000 0x1000>;
  };

  frame@f9023000 {
   frame-number = <1>;
   interrupts = <0 10 0x4>;
   reg = <0xf9023000 0x1000>;
   status = "disabled";
  };

  frame@f9024000 {
   frame-number = <2>;
   interrupts = <0 11 0x4>;
   reg = <0xf9024000 0x1000>;
   status = "disabled";
  };

  frame@f9025000 {
   frame-number = <3>;
   interrupts = <0 12 0x4>;
   reg = <0xf9025000 0x1000>;
   status = "disabled";
  };

  frame@f9026000 {
   frame-number = <4>;
   interrupts = <0 13 0x4>;
   reg = <0xf9026000 0x1000>;
   status = "disabled";
  };

  frame@f9027000 {
   frame-number = <5>;
   interrupts = <0 14 0x4>;
   reg = <0xf9027000 0x1000>;
   status = "disabled";
  };

  frame@f9028000 {
   frame-number = <6>;
   interrupts = <0 15 0x4>;
   reg = <0xf9028000 0x1000>;
   status = "disabled";
  };
 };

 acc0:clock-controller@f9070000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9070000 0x1000>,
        <0xf908b000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc1:clock-controller@f9071000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9071000 0x1000>,
        <0xf909b000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc2:clock-controller@f9072000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9072000 0x1000>,
        <0xf90ab000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc3:clock-controller@f9073000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9073000 0x1000>,
        <0xf90bb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc4:clock-controller@f9074000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9074000 0x1000>,
        <0xf90cb000 0x1000>,
        <0xf900b000 0x1000>;
 };

 acc5:clock-controller@f9075000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0xf9075000 0x1000>,
        <0xf90db000 0x1000>,
        <0xf900b000 0x1000>;
 };

 l2ccc_0: clock-controller@f900d000 {
  compatible = "qcom,8994-l2ccc";
  reg = <0xf900d000 0x1000>,
        <0xf911210c 0x4>;
 };

 l2ccc_1: clock-controller@f900f000 {
  compatible = "qcom,8994-l2ccc";
  reg = <0xf900f000 0x1000>,
        <0xf911210c 0x4>;
 };

 arm64-cpu-erp@f9100000 {
  compatible = "arm,arm64-cpu-erp";
  reg = <0xf9100000 0x1000>;
  reg-names = "cci";
  interrupts = <0 328 0>,
        <0 329 0>,
        <0 330 0>,
        <0 331 0>,
        <0 22 0>;
  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq",
      "cci-irq";
 };

 restart@fc4ab000 {
  compatible = "qcom,pshold";
  reg = <0xfc4ab000 0x4>;
 };

 qcom,msm-imem@fe80f000 {
  compatible = "qcom,msm-imem";
  reg = <0xfe80f000 0x1000>;
  ranges = <0x0 0xfe80f000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  download_mode@0 {
   compatible = "qcom,msm-imem-download_mode";
   reg = <0x0 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };
 };

 qcom,sps {
  compatible = "qcom,msm_sps";
  qcom,pipe-attr-ee;
 };

 blsp1_uart2: serial@f991e000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf991e000 0x1000>;
  interrupts = <0 108 0>;
  status = "disabled";
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
   <&clock_gcc 0x8caa5b4f>;
 };

 blsp1_uart5: serial@f9922000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf9922000 0x1000>;
  interrupts = <0 112 0>;
  status = "disabled";
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x28a6bc74>,
    <&clock_gcc 0x8caa5b4f>;
 };

 blsp2_uart2: uart@f995e000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xf995e000 0x1000>,
   <0xf9944000 0x19000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp2_uart2>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 114 0
    1 &intc 0 239 0
    2 &msm_gpio 46 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <84>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x1e1965a3>,
   <&clock_gcc 0x8f283c1d>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&hsuart_sleep>;
  pinctrl-1 = <&hsuart_active>;

  qcom,msm-bus,name = "buart8";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <84 512 0 0>,
    <84 512 500 800>;
  status = "disabled";
 };

 clock_gcc: qcom,gcc@fc400000 {
  compatible = "qcom,gcc-8992";
  reg = <0xfc400000 0x2000>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8994_s1_corner>;
  clock-names = "xo", "xo_a_clk";
  clocks = <&clock_rpm 0x79e95308>,
           <&clock_rpm 0x64eb6004>;
  #clock-cells = <1>;
 };

 clock_rpm: qcom,rpmcc@fc401880 {
  compatible = "qcom,rpmcc-8992";
  reg = <0xfc401880 0x4>;
  reg-names = "cc_base";
  #clock-cells = <1>;
 };

 clock_mmss: qcom,mmsscc@fd8c0000 {
  compatible = "qcom,mmsscc-8992";
  reg = <0xfd8c0000 0x5200>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8994_s1_corner>;
  mmpll4_dig-supply = <&pm8994_s1_corner>;
  mmpll4_analog-supply = <&pm8994_l12>;
  clock-names = "xo", "gpll0", "mmssnoc_ahb",
   "oxili_gfx3d_clk", "pclk0_src", "pclk1_src",
   "byte0_src", "byte1_src", "extpclk_src";
  clocks = <&clock_rpm 0x79e95308>,
           <&clock_gcc 0x0ded70aa>,
    <&clock_rpm 0xccd4bd4c>,
    <&clock_rpm 0xe0405056>;
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@fc401880 {
  compatible = "qcom,cc-debug-8992";
  reg = <0xfc401880 0x4>;
  reg-names = "cc_base";
  clock-names = "debug_mmss_clk", "debug_rpm_clk",
         "debug_cpu_clk";
  clocks = <&clock_mmss 0xe646ffda>,
           <&clock_rpm 0x25cd1f3a>,
           <&clock_cpu 0x3ae8bcb2>;
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8992@f9015000 {
  compatible = "qcom,dummycc";
  #clock-cells = <1>;
 };

 dummy_vreg: dummy_vreg {
  compatible = "regulator-fixed";
  status = "ok";
  regulator-name = "dummy_vreg";
  regulator-always-on;
 };

 spmi_bus: qcom,spmi@fc4c0000 {
  compatible = "qcom,spmi-pmic-arb";
  reg-names = "core", "intr", "cnfg";
  reg = <0xfc4cf000 0x1000>,
        <0xfc4cb000 0x1000>,
        <0xfc4ca000 0x1000>;
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
  qcom,not-wakeup;
 };

 pcie0: qcom,pcie@fc520000 {
  compatible = "qcom,pci-msm";
  cell-index = <0>;

  reg = <0xfc520000 0x2000>,
        <0xfc526000 0x1000>,
        <0xff000000 0xf1d>,
        <0xff000f20 0xa8>,
        <0xff100000 0x100000>,
        <0xff200000 0x100000>,
        <0xff300000 0xd00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <0>;
  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 243 0
    1 &intc 0 244 0
    2 &intc 0 245 0
    3 &intc 0 247 0
    4 &intc 0 248 0
    5 &intc 0 249 0
    6 &intc 0 250 0
    7 &intc 0 251 0
    8 &intc 0 252 0
    9 &intc 0 253 0
    10 &intc 0 254 0
    11 &intc 0 255 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_pls_pme", "int_pme_legacy", "int_pls_err",
    "int_aer_legacy", "int_pls_link_up",
    "int_pls_link_down", "int_bridge_flush_n";

  pinctrl-names = "default";
  pinctrl-0 = <&pcie0_clkreq_default &pcie0_perst_default &pcie0_wake_default>;

  perst-gpio = <&msm_gpio 35 0>;
  wake-gpio = <&msm_gpio 37 0>;

  gdsc-vdd-supply = <&gdsc_pcie_0>;
  vreg-1.8-supply = <&pm8994_l12>;
  vreg-0.9-supply = <&pm8994_l28>;

  qcom,ep-latency = <10>;

  qcom,msi-gicm-addr = <0xf9006040>;
  qcom,msi-gicm-base = <0x180>;

  qcom,scm-dev-id = <11>;

  clocks = <&clock_gcc 0x4f37621e>,
   <&clock_rpm 0x3ab0b36d>,
   <&clock_gcc 0x3d2e3ece>,
   <&clock_gcc 0x4dd325c3>,
   <&clock_gcc 0x3f85285b>,
   <&clock_gcc 0xd69638a1>,
   <&clock_gcc 0x1d30d092>,
   <&clock_gcc 0x6bb4df33>;

  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk",
   "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk",
   "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_phy_reset";

  max-clock-frequency-hz = <125000000>, <0>, <1011000>, <0>, <0>, <0>, <0>, <0>;
 };

 spi_0: spi@f9923000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical";
  reg = <0xf9923000 0x600>;
  interrupt-names = "spi_irq";
  interrupts = <0 95 0>;
  spi-max-frequency = <50000000>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&spi0_default &spi0_cs2_active>;
  pinctrl-1 = <&spi0_sleep &spi0_cs2_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x3e77d48f>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,master-id = <86>;
        };

 i2c_2: i2c@f9924000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr", "bam_phys_addr";
  reg = <0xf9924000 0x1000>,
        <0xf9904000 0x19000>;
  interrupt-names = "qup_irq", "bam_irq";
  interrupts = <0 96 0>, <0 238 0>;
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,bam-pipe-idx-cons = <14>;
  qcom,bam-pipe-idx-prod = <15>;
  qcom,master-id = <86>;
 };

 slim_msm: slim@fe12f000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xfe12f000 0x2C000>,
        <0xfe104000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x60000000>;
  qcom,ea-pc = <0x110>;
 };

 sdhc_1: sdhci@f9824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;
  qcom,cpu-dma-latency-us = <701>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1600 3200>,
   <78 512 80000 160000>,
   <78 512 100000 200000>,
   <78 512 200000 400000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 400000000 4294967295>;

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;

  status = "disabled";
 };

 sdhc_2: sdhci@f98a4900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;

  qcom,bus-width = <4>;
  qcom,cpu-dma-latency-us = <701>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 800000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  status = "disabled";
 };

 qcom,venus@fdce0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfdce0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  clock-names = "core_clk", "iface_clk",
         "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk",
        "bus_clk", "mem_clk";

  clocks = <&clock_mmss 0xaf0dbde4>,
   <&clock_mmss 0x6694087d>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0x590416b8>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;
  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <5000>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&peripheral_mem>;
 };

 qcom,mss@fc880000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0xfc880000 0x100>,
        <0xfd485000 0x400>,
        <0xfc820000 0x020>,
        <0xfc401680 0x004>;
  reg-names = "qdsp6_base", "halt_base", "rmb_base",
       "restart_reg";

  clocks = <&clock_rpm 0x79e95308>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>,
    <&clock_gcc 0x7d794829>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk",
         "gpll0_mss_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk",
         "gpll0_mss_clk";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8994_s7>;
  vdd_cx-supply = <&pm8994_s1_corner>;
  vdd_mx-supply = <&pm8994_s2_corner>;
  vdd_mx-uV = <7>;
  vdd_pll-supply = <&pm8994_l12>;
  qcom,vdd_pll = <1800000>;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,mba-image-is-not-elf;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,override-acc;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;

  linux,contiguous-region = <&modem_mem>;
 };

 qcom,lpass@fe200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfe200000 0x00100>;
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm8994_s1_corner>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <7 100000>;

  clocks = <&clock_rpm 0xe17f0ff6>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  linux,contiguous-region = <&peripheral_mem>;
 };

 qcom,ipc-spinlock@fd484000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0xfd484000 0x400>;
  qcom,num-locks = <8>;
 };

 msm_vidc: qcom,vidc@fdc00000 {
  compatible = "qcom,msm-vidc";
  reg = <0xfdc00000 0xff000>;
  interrupts = <0 44 0>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0x800D8 0x707>,
   <0xe0020 0x55555556>,
   <0xe0024 0x55555556>,
   <0x80034 0x2aa0000>,
   <0x80124 0x3>;
  qcom,ocmem-size = <524288>;
  qcom,max-hw-load = <1281600>;
  clock-names = "core_clk", "core0_clk", "core1_clk",
   "iface_clk", "bus_clk", "mem_clk";
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  venus-core1-supply = <&gdsc_venus_core1>;
  qcom,clock-configs = <0x3 0x0 0x0 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  clocks = <&clock_mmss 0xaf0dbde4>,
   <&clock_mmss 0xbe6e61f9>,
   <&clock_mmss 0x6324869c>,
   <&clock_mmss 0x6694087d>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0x590416b8>;
  qcom,load-freq-tbl =
   <783360 510000000 0xffffffff>,
   <783360 510000000 0x55555555>,
   <489600 266670000 0xffffffff>,
   <489600 266670000 0x55555555>,
   <244800 133330000 0xffffffff>,
   <244800 133330000 0x55555555>;
  qcom,buffer-type-tz-usage-table = <0x241 0x1>,
   <0x106 0x2>,
   <0x480 0x3>;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
     <0x800>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle = <&venus_domain_sec_bitstream>;
    qcom,vidc-partition-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle = <&venus_domain_sec_pixel>;
    qcom,vidc-partition-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle = <&venus_domain_sec_non_pixel>;
    qcom,vidc-partition-buffer-types = <0x480>;
   };
  };
  qcom,msm-bus-clients {

   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 66800 0>,
     <63 512 201100 0>,
     <63 512 201100 0>,
     <63 512 458300 0>,
     <63 512 458300 0>,
     <63 512 889200 0>,
     <63 512 2108700 0>,
     <63 512 2243700 0>,
     <63 512 2615000 0>;
    qcom,bus-configs = <0x1000414>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-core0-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 151600 0>,
     <63 512 393600 0>,
     <63 512 393600 0>,
     <63 512 749100 0>,
     <63 512 749100 0>,
     <63 512 1460700 0>,
     <63 512 2390500 0>,
     <63 512 2542300 0>,
     <63 512 2959800 0>;
    qcom,bus-configs = <0xc000000>;
   };

   qcom,msm-bus-client@2 {
    qcom,msm-bus,name = "vdec-core1-ddr";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 113900 0>,
     <63 512 296700 0>,
     <63 512 296700 0>,
     <63 512 571400 0>,
     <63 512 571400 0>,
     <63 512 1088500 0>,
     <63 512 1811000 0>,
     <63 512 1962000 0>,
     <63 512 2242900 0>;
    qcom,bus-configs = <0x30fcfff>;
   };

   qcom,msm-bus-client@3 {
    qcom,msm-bus,name = "venc-ocmem";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 71000 2384000>,
     <68 604 214000 2384000>,
     <68 604 214000 2384000>,
     <68 604 564000 2384000>,
     <68 604 564000 2384000>,
     <68 604 1003000 3632000>,
     <68 604 2040000 3632000>,
     <68 604 2349000 3632000>,
     <68 604 2551000 3632000>;
    qcom,bus-configs = <0x10000414>;
   };

   qcom,msm-bus-client@4 {
    qcom,msm-bus,name = "vdec-core0-ocmem";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 79000 2384000>,
     <68 604 201000 2384000>,
     <68 604 201000 2384000>,
     <68 604 367000 2384000>,
     <68 604 367000 2384000>,
     <68 604 735000 3632000>,
     <68 604 1175000 3632000>,
     <68 604 1254000 3632000>,
     <68 604 1469000 3632000>;
    qcom,bus-configs = <0xc000000>;
   };

   qcom,msm-bus-client@5 {
    qcom,msm-bus,name = "vdec-core1-ocmem";
    qcom,msm-bus,num-cases = <10>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <68 604 0 0>,
     <68 604 88000 2384000>,
     <68 604 228000 2384000>,
     <68 604 228000 2384000>,
     <68 604 432000 2384000>,
     <68 604 432000 2384000>,
     <68 604 865000 3632000>,
     <68 604 1374000 3632000>,
     <68 604 1465000 3632000>,
     <68 604 1717000 3632000>;
    qcom,bus-configs = <0x30fcfff>;
   };
  };
 };

 qcom,smem@6a00000 {
  compatible = "qcom,smem";
  reg = <0x6a00000 0x200000>,
   <0xf900d008 0x4>,
   <0xfc428000 0x4000>,
   <0xfe805ff0 0x10>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
   "smem_targ_info_imem";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 156 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 157 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data6-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA6_CNTL";
   qcom,smdpkt-dev-name = "smdcntl1";
  };

  qcom,smdpkt-data7-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA7_CNTL";
   qcom,smdpkt-dev-name = "smdcntl2";
  };

  qcom,smdpkt-data8-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA8_CNTL";
   qcom,smdpkt-dev-name = "smdcntl3";
  };

  qcom,smdpkt-data9-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA9_CNTL";
   qcom,smdpkt-dev-name = "smdcntl4";
  };

  qcom,smdpkt-data12-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA12_CNTL";
   qcom,smdpkt-dev-name = "smdcntl5";
  };

  qcom,smdpkt-data13-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA13_CNTL";
   qcom,smdpkt-dev-name = "smdcntl6";
  };

  qcom,smdpkt-data14-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA14_CNTL";
   qcom,smdpkt-dev-name = "smdcntl7";
  };

  qcom,smdpkt-data15-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA15_CNTL";
   qcom,smdpkt-dev-name = "smdcntl9";
  };

  qcom,smdpkt-data16-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA16_CNTL";
   qcom,smdpkt-dev-name = "smdcntl10";
  };

  qcom,smdpkt-data17-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA17_CNTL";
   qcom,smdpkt-dev-name = "smdcntl11";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data23-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA23_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev0";
  };

  qcom,smdpkt-data24-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA24_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev1";
  };

  qcom,smdpkt-data25-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA25_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev2";
  };

  qcom,smdpkt-data26-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA26_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev3";
  };

  qcom,smdpkt-data27-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA27_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev4";
  };

  qcom,smdpkt-data28-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA28_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev5";
  };

  qcom,smdpkt-data29-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA29_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev6";
  };

  qcom,smdpkt-data30-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA30_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev7";
  };

  qcom,smdpkt-data31-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA31_CNTL";
   qcom,smdpkt-dev-name = "smdcnt_rev8";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 tsens: tsens@fc4a8000 {
  compatible = "qcom,msm8994-tsens";
  reg = <0xfc4a8000 0x2000>,
        <0xfc4bc000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <13>;
  qcom,slope = <2901 2846 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200>;
  qcom,sensor-id = <0 1 2 3 5 6 7 8 9 10 11 12 13>;
 };

 ocmem: qcom,ocmem@fdd00000 {
  compatible = "qcom,msm-ocmem";
  reg = <0xfdd00000 0x2000>,
   <0xfdd02000 0x2000>,
   <0xfe070000 0x400>,
   <0xfec00000 0x100000>;
  reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
  interrupts = <0 76 0 0 77 0>;
  interrupt-names = "ocmem_irq", "dm_irq";
  qcom,ocmem-num-regions = <0x4>;
  qcom,ocmem-num-macros = <0x10>;
  qcom,resource-type = <0x706d636f>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0xfec00000 0x100000>;
  clocks = <&clock_rpm 0xaad7dbe5>,
   <&clock_mmss 0x37acd041>;
  clock-names = "core_clk", "iface_clk";

  partition@0 {
   reg = <0x0 0x80000>;
   qcom,ocmem-part-name = "graphics";
   qcom,ocmem-part-min = <0x80000>;
  };

  partition@100000 {
   reg = <0x80000 0x80000>;
   qcom,ocmem-part-name = "video";
   qcom,ocmem-part-min = <0x55000>;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
  rpm-standalone;
 };
};

&gdsc_usb30 {
 reg = <0xfc4003c4 0x4>;
 status = "ok";
};

&gdsc_pcie_0 {
 status = "ok";
};

&gdsc_venus {
 clock-names = "ocmem_clk", "bus_clk", "core_clk";
 clocks = <&clock_mmss 0x590416b8>,
   <&clock_mmss 0x34fecbbe>,
   <&clock_mmss 0xaf0dbde4>;
 status = "ok";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names = "core0_clk";
 clocks = <&clock_mmss 0xbe6e61f9>;
 status = "ok";
};

&gdsc_venus_core1 {
 qcom,support-hw-trigger;
 clock-names = "core1_clk";
 clocks = <&clock_mmss 0x6324869c>;
 status = "ok";
};

&gdsc_mdss {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0x618336ac>;
 status = "ok";
};

&gdsc_camss_top {
 clock-names = "csi0_clk", "csi1_clk", "bus_clk";
 clocks = <&clock_mmss 0x3023937a>,
   <&clock_mmss 0xe66fa522>,
   <&clock_mmss 0x33a23277>;
 status = "ok";
};

&gdsc_jpeg {
 clock-names = "bus_clk", "core0_clk";
 clocks = <&clock_mmss 0x07eeae7b>,
   <&clock_mmss 0xa1f09a89>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_vfe {
 clock-names = "bus_clk", "core0_clk", "core1_clk";
 clocks = <&clock_mmss 0x8412c7db>,
   <&clock_mmss 0x373027a2>,
   <&clock_mmss 0xb8d03898>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_cpp {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_mmss 0xccfc9229>,
   <&clock_mmss 0x3ca47975>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_oxili_cx {
 status = "ok";
};

&gdsc_oxili_gx {
 clock-names = "core_clk";
 clocks = <&clock_mmss 0x40c75e70>;
 status = "ok";
 parent-supply = <&pmi8994_s2_corner>;
};

# 1 "arch/arm64/boot/dts/qcom/msm8992-ion.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qcom,ion-heap@22 {
   reg = <22>;
   linux,contiguous-region = <&adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   linux,contiguous-region = <&qsecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
   reg = <28>;
   linux,contiguous-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 1380 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-pm8994.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-pm8994.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pm8994@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8994_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8994_vadc>;
  };

  qcom,pmic-dog@0 {
   compatible = "qcom,qpnp-pmic-dog";
   reg = <0x800 0x100>;
   qcom,pmic-wd-reset-type = <1>;
   qcom,pmic-wd-bark-time = <8>;
   qcom,pmic-wd-bite-time = <2>;
   qcom,pmic-wd-disable-start = <5>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>,
         <0x0 0x8 0x4>,
         <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <500000>;
   qcom,system-reset;
   qcom,s3-debounce = <32>;
   qcom,s3-src = "kpdpwr-and-resin";

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;

   };

   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
    qcom,use-bark;
   };
  };

  pm8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    qcom,vin-sel = <2>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    qcom,vin-sel = <2>;
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    qcom,vin-sel = <2>;
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    qcom,vin-sel = <2>;
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    qcom,vin-sel = <2>;
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    qcom,vin-sel = <2>;
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    qcom,vin-sel = <2>;
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    qcom,vin-sel = <2>;
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    qcom,vin-sel = <2>;
   };

   gpio@cc00 {
    reg = <0xcc00 0x100>;
    qcom,pin-num = <13>;
    qcom,vin-sel = <2>;
   };

   gpio@cd00 {
    reg = <0xcd00 0x100>;
    qcom,pin-num = <14>;
    qcom,vin-sel = <2>;
   };

   gpio@ce00 {
    reg = <0xce00 0x100>;
    qcom,pin-num = <15>;
    qcom,vin-sel = <2>;
   };

   gpio@cf00 {
    reg = <0xcf00 0x100>;
    qcom,pin-num = <16>;
    qcom,vin-sel = <0>;
   };

   gpio@d000 {
    reg = <0xd000 0x100>;
    qcom,pin-num = <17>;
    qcom,vin-sel = <2>;
   };

   gpio@d100 {
    reg = <0xd100 0x100>;
    qcom,pin-num = <18>;
    qcom,vin-sel = <2>;
   };

   gpio@d200 {
    reg = <0xd200 0x100>;
    qcom,pin-num = <19>;
    qcom,vin-sel = <2>;
   };

   gpio@d300 {
    reg = <0xd300 0x100>;
    qcom,pin-num = <20>;
    qcom,vin-sel = <0>;
   };

   gpio@d500 {
    reg = <0xd500 0x100>;
    qcom,pin-num = <22>;
    qcom,vin-sel = <2>;
   };
  };

  pm8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    qcom,vin-sel = <2>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };

   mpp@a400 {
    reg = <0xa400 0x100>;
    qcom,pin-num = <5>;
    qcom,vin-sel = <2>;
   };

   mpp@a500 {
    reg = <0xa500 0x100>;
    qcom,pin-num = <6>;
    qcom,vin-sel = <2>;
   };

   mpp@a600 {
    reg = <0xa600 0x100>;
    qcom,pin-num = <7>;
    qcom,vin-sel = <2>;
   };

   mpp@a700 {
    reg = <0xa700 0x100>;
    qcom,pin-num = <8>;
    qcom,vin-sel = <2>;
   };
  };

  pm8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@4 {
    label = "usb_id_mv";
    reg = <4>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@39 {
    label = "usb_id_nopull";
    reg = <0x39>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8994_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
         <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8994_vadc>;
  };

  pm8994_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  qcom,pm8994_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <1>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8994_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm8994_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };
 };

 qcom,pm8994@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b500 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb500 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <4>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <4>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b600 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb600 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <5>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <5>;
   #pwm-cells = <2>;
   status = "disabled";
  };
 };
};
# 1381 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-pmi8994.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-pmi8994.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pmi8994@2 {
  spmi-slave-container;
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,s3-debounce = <32>;
   qcom,s3-src = "kpdpwr-and-resin";
  };

  pmi8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    qcom,vin-sel = <2>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    qcom,vin-sel = <2>;
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    qcom,vin-sel = <2>;
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    qcom,vin-sel = <2>;
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    qcom,vin-sel = <2>;
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    qcom,vin-sel = <2>;
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    qcom,vin-sel = <2>;
   };
  };

  pmi8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    qcom,vin-sel = <2>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,vin-sel = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    qcom,vin-sel = <2>;
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF>;
   interrupts = <0x2 0x42 0x0>,
     <0x2 0x42 0x1>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <50>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <50>;
  };

  pmi8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0>,
     <0x2 0x31 0x3>,
         <0x2 0x31 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,vadc-meas-int-mode;
  };

  pmi8994_charger: pmi8994_otg_supply: qcom,qpnp-smbcharger {
   spmi-dev-container;
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <50>;
   qcom,eoc-ibat-thre-ma = <280>;
   qcom,adjust-fastchg-thr-mv = <4260>;
   qcom,high-fastchg-current-ma = <2500>;
   qcom,fastchg-current-ma = <1850>;
   qcom,float-voltage-mv = <4400>;
   qcom,float-voltage-cmp-mv = <4060>;
   qcom,iusb-max-ma = <1500>;
   qcom,charging-timeout-mins = <768>;
   qcom,precharging-timeout-mins = <24>;
   qcom,warm-ibatmax = <1200>;
   qcom,resume-delta-mv = <100>;
   qcom,chg-inhibit-fg;
   qcom,dc-psy-type = "Mains";
   qcom,dc-psy-ma = <1500>;
   qcom,rparasitic-uohm = <100000>;
   qcom,resume-soc = <98>;
   qcom,usbin-chgr-cfg = <5>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-9v-usb-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,usbin-vadc = <&pmi8994_vadc>;
   regulator-name = "pmi8994_otg_vreg";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0>,
      <0x2 0x10 0x1>,
      <0x2 0x10 0x2>,
      <0x2 0x10 0x3>,
      <0x2 0x10 0x4>,
      <0x2 0x10 0x5>,
      <0x2 0x10 0x6>,
      <0x2 0x10 0x7>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0>,
      <0x2 0x12 0x1>,
      <0x2 0x12 0x2>,
      <0x2 0x12 0x3>,
      <0x2 0x12 0x4>,
      <0x2 0x12 0x5>,
      <0x2 0x12 0x6>,
      <0x2 0x12 0x7>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
       "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0>,
      <0x2 0x13 0x1>,
      <0x2 0x13 0x2>,
      <0x2 0x13 0x3>,
      <0x2 0x13 0x4>,
      <0x2 0x13 0x5>,
      <0x2 0x13 0x6>;

    interrupt-names = "usbin-uv",
       "usbin-ov",
       "usbin-src-det",
       "otg-fail",
       "otg-oc",
       "aicl-done",
       "usbid-change";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0>,
      <0x2 0x14 0x1>;

    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0>,
      <0x2 0x16 0x1>,
      <0x2 0x16 0x2>,
      <0x2 0x16 0x3>,
      <0x2 0x16 0x4>,
      <0x2 0x16 0x5>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "safety-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };
  };

  pmi8994_fg: qcom,fg {
   spmi-dev-container;
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <98>;
   status = "okay";
   qcom,warm-bat-decidegc = <480>;
   qcom,cool-bat-decidegc = <100>;
   qcom,hot-bat-decidegc = <550>;
   qcom,cold-bat-decidegc = <0>;
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,fg-iterm-ma = <284>;
   qcom,thermal-coefficients = [97 85 62 49 5A 35];
   qcom,ext-sense-type = <1>;
   qcom,store-batt-data-soc-thre = <100>;
   qcom,stored-batt-magic-num = <(-1)>;
   qcom,stored-batt-soc = <(-1)>;
   qcom,stored-batt-update-time = <(-1)>;

   qcom,fg-soc@4000 {
    status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0>,
      <0x2 0x40 0x1>,
      <0x2 0x40 0x2>,
      <0x2 0x40 0x3>,
      <0x2 0x40 0x4>,
      <0x2 0x40 0x5>,
      <0x2 0x40 0x6>,
      <0x2 0x40 0x7>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "sw-fallbk-ocv",
       "sw-fallbk-new-battrt-sts",
       "fg-soc-irq-count";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0>,
      <0x2 0x41 0x1>,
      <0x2 0x41 0x2>,
      <0x2 0x41 0x3>,
      <0x2 0x41 0x4>,
      <0x2 0x41 0x5>,
      <0x2 0x41 0x6>,
      <0x2 0x41 0x7>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,fg-adc-vbat@4254 {
    reg = <0x4254 0x1>;
   };

   qcom,fg-adc-ibat@4255 {
    reg = <0x4255 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0>,
      <0x2 0x44 0x1>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };
 };

 qcom,pmi8994@3 {
  spmi-slave-container;
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_pwm_1: pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_3: pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_4: pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   spmi-dev-container;
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <400>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency = <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <40>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <200>;
   };

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <10000>;

    qcom,qpnp-ibb-discharge-resistor = <300>;
    qcom,qpnp-ibb-lab-pwrup-delay = <10000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <10000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency = <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

  };

  qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,dim-method = "linear";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <20000>;
   qcom,en-phase-stag;
   qcom,ibb-pwrup-dly = <8>;
   qcom,led-strings-list = [00 01];
   qcom,en-ext-pfet-sc-pro;
   qcom,en-cabc;
  };

  pmi8994_haptics: qcom,haptic@c000 {
   status = "disabled";
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
         <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "erm";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
  };

  qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <100>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,power-detect-enabled;

   pmi8994_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <0>;
    qcom,current = <625>;
   };

   pmi8994_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    qcom,id = <1>;
    qcom,current = <625>;
   };

   pmi8994_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <200>;
    qcom,id = <0>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };

   pmi8994_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,max-current = <200>;
    qcom,id = <1>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };

   pmi8994_flashlight: qcom,flashlight {
    label = "dual_leds";
    qcom,led-name = "flashlight";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,max-current = <255>;
    qcom,id = <2>;
    qcom,current = <120>;
    boost-supply = <&pmi8994_boostbypass>;
    boost-voltage-max = <3600000>;
   };
  };
 };
};
# 1382 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-regulator.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/msm8992-regulator.dtsi"
/ {

 pm8994_s1_corner: regulator-pm8994-s1-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994_s1_corner";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8994_s1_floor_corner: regulator-pm8994-s1-floor-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994_s1_floor_corner";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8994_s1_corner_ao: regulator-pm8994-s1-corner-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994_s1_corner_ao";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };


 pm8994_s2_corner: regulator-pm8994-s2-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994_s2_corner";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8994_s2_corner_ao: regulator-pm8994-s2-corner-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994_s2_corner_ao";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pm8994_s3: regulator-pm8994-s3 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-s3";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1300000>;
  regulator-max-microvolt = <1300000>;
 };

 pm8994_s4: regulator-pm8994-s4 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-s4";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_s5: regulator-pm8994-s5 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-s5";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <2150000>;
  regulator-max-microvolt = <2150000>;
 };

 pm8994_s7: regulator-pm8994-s7 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-s7";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
 };


 pm8994_s8: regulator-pm8994-s8 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-s8";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
 };

 pm8994_l1: regulator-pm8994-l1 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l1";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
 };

 pm8994_l2: regulator-pm8994-l2 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l2";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1250000>;
  regulator-max-microvolt = <1250000>;
 };

 pm8994_l3: regulator-pm8994-l3 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l3";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
 };

 pm8994_l4: regulator-pm8994-l4 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l4";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1225000>;
  regulator-max-microvolt = <1225000>;
 };

 pm8994_l6: regulator-pm8994-l6 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l6";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l8: regulator-pm8994-l8 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l8";
  qcom,hpm-min-load = <5000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l9: regulator-pm8994-l9 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l9";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l10: regulator-pm8994-l10 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l10";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l11: regulator-pm8994-l11 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l11";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
 };

 pm8994_l12: regulator-pm8994-l12 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l12";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l13: regulator-pm8994-l13 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l13";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <2950000>;
 };

 pm8994_l14: regulator-pm8994-l14 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l14";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l15: regulator-pm8994-l15 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l15";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l16: regulator-pm8994-l16 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l16";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2700000>;
  regulator-max-microvolt = <2700000>;
 };

 pm8994_l17: regulator-pm8994-l17 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l17";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2700000>;
  regulator-max-microvolt = <2700000>;
 };

 pm8994_l18: regulator-pm8994-l18 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l18";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2850000>;
  regulator-max-microvolt = <2850000>;
 };

 pm8994_l19: regulator-pm8994-l19 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l19";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2800000>;
  regulator-max-microvolt = <2800000>;
 };

 pm8994_l20: regulator-pm8994-l20 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l20";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2950000>;
  regulator-max-microvolt = <2950000>;
 };

 pm8994_l21: regulator-pm8994-l21 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l21";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2950000>;
  regulator-max-microvolt = <2950000>;
 };

 pm8994_l22: regulator-pm8994-l22 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l22";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
 };

 pm8994_l23: regulator-pm8994-l23 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l23";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2800000>;
  regulator-max-microvolt = <2800000>;
 };

 pm8994_l24: regulator-pm8994-l24 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l24";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <3075000>;
  regulator-max-microvolt = <3075000>;
 };

 pm8994_l25: regulator-pm8994-l25 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l25";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
 };

 pm8994_l26: regulator-pm8994-l26 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l26";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <988000>;
  regulator-max-microvolt = <988000>;
 };

 pm8994_l27: regulator-pm8994-l27 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l27";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1050000>;
  regulator-max-microvolt = <1050000>;
 };

 pm8994_l28: regulator-pm8994-l28 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l28";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1000000>;
  regulator-max-microvolt = <1000000>;
 };

 pm8994_l29: regulator-pm8994-l29 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l29";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <2800000>;
  regulator-max-microvolt = <2800000>;
 };

 pm8994_l30: regulator-pm8994-l30 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l30";
  qcom,hpm-min-load = <5000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_l31: regulator-pm8994-l31 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l31";
  qcom,hpm-min-load = <10000>;
  regulator-min-microvolt = <1200000>;
  regulator-max-microvolt = <1200000>;
 };

 pm8994_l32: regulator-pm8994-l32 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-l32";
  qcom,hpm-min-load = <5000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 pm8994_lvs1: regulator-pm8994-lvs1 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-lvs1";
 };

 pm8994_lvs2: regulator-pm8994-lvs2 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm8994-lvs2";
 };

 pmi8994_s1: regulator-pmi8994-s1{
  compatible = "qcom,stub-regulator";
  regulator-name = "pmi8994-s1";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1025000>;
  regulator-max-microvolt = <1025000>;
 };


 pmi8994_s2_corner: regulator-pmi8994-s2-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "pmi8994_s2_corner";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pmi8994_s2_floor_corner: regulator-pmi8994-s2-floor-corner {
  compatible = "qcom,stub-regulator";
  regulator-name = "pmi8994_s2_floor_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;
 };

 pmi8994_boost: regulator-pmi8994-boost {
  compatible = "qcom,stub-regulator";
  regulator-name = "pmi8994-boost";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 pmi8994_boostbypass: regulator-pmi8994-bby {
  compatible = "qcom,stub-regulator";
  regulator-name = "pmi8994-boostbypass";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };
};
# 1383 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-iommu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-iommu.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm-iommu-v1.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-iommu-v1.dtsi"
&soc {
 jpeg_iommu: qcom,iommu@fda64000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda64000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 67 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "jpeg_iommu";
  status = "disabled";
  qcom,msm-bus,name = "jpeg_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <62 512 0 0>,
    <62 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0x0000ffff
     0x0
     0x4
     0x4
     0x0
     0x0
     0x10
     0x50
     0x0
     0x10
     0x20
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda6c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@fda6d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "jpeg_enc1";
  };

  qcom,iommu-ctx@fda6e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6e000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "jpeg_dec";
  };
 };

 mdp_iommu: qcom,iommu@fd928000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd928000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 73 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <1>;
  label = "mdp_iommu";
  qcom,msm-bus,name = "mdp_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000034
     0x00000044
     0x0
     0x34
     0x74
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fd930000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd930000 0x1000>;
   interrupts = <0 47 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "mdp_0";
  };

  qcom,iommu-ctx@fd931000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd931000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "mdp_1";
   qcom,secure-context;
  };

  qcom,iommu-ctx@fd932000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd932000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <>;
   label = "mdp_2";
   qcom,secure-context;
  };
 };

 venus_iommu: qcom,iommu@fdc84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdc84000 0x10000
         0xfdce0004 0x4>;
  reg-names = "iommu_base", "clk_base";
  interrupts = <0 45 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <0>;
  qcom,needs-alt-core-clk;
  label = "venus_iommu";
  qcom,msm-bus,name = "venus_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2024
     0x2028
     0x202c
     0x2030
     0x2034
     0x2038>;

  qcom,iommu-bfb-data = <0xffffffff
     0xffffffff
     0x00000004
     0x00000008
     0x00000000
     0x00000000
     0x00000094
     0x000000b4
     0x0
     0x94
     0x114
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  venus_ns: qcom,iommu-ctx@fdc8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8c000 0x1000>;
   interrupts = <0 42 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5>;
   label = "venus_ns";
  };

  venus_cp: qcom,iommu-ctx@fdc8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8d000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84 0x85>;
   label = "venus_cp";
   qcom,secure-context;
  };

  venus_fw: qcom,iommu-ctx@fdc8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8e000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0xc0 0xc6>;
   label = "venus_fw";
   qcom,secure-context;
  };
 };

 kgsl_iommu: qcom,iommu@fdb10000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdb10000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 38 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "kgsl_iommu";
  qcom,msm-bus,name = "kgsl_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000001
     0x00000021
     0x0
     0x1
     0x81
     0x0>;

  qcom,iommu-ctx@fdb18000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb18000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@fdb19000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb19000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };

  qcom,iommu-ctx@fdb1a000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb1a000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "gfx3d_spare";
  };

 };

 vfe_iommu: qcom,iommu@fda44000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda44000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 62 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <19>;
  qcom,needs-alt-core-clk;
  label = "vfe_iommu";
  qcom,msm-bus,name = "vfe_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <29 512 0 0>,
    <29 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x00000000
     0x4
     0x8
     0x0
     0x0
     0x20
     0x78
     0x0
     0x20
     0x36
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda4c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4c000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <0 1>;
   label = "vfe";
  };

  qcom,iommu-ctx@fda4d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4d000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp";
  };

  qcom,iommu-ctx@fda4e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4e000 0x1000>;
   interrupts = <0 65 0>, <0 64 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vfe_secure";
   qcom,secure-context;
  };
 };

 copss_iommu: qcom,iommu@f9bc4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xf9bc4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 153 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <8>;
  label = "copss_iommu";
  qcom,msm-bus,name = "copss_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <88 512 0 0>,
    <88 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x1
     0x0
     0x0
     0x40
     0x44
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x5
         0x0
         0x1
         0x0
         0x0
         0x40
         0x44
         0x3
         0x0>;


  copss_cb0: qcom,iommu-ctx@f9bcc000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcc000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "copss_cb0";
  };

  copss_cb1: qcom,iommu-ctx@f9bcd000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcd000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "copss_cb1";
  };

  copss_usb: qcom,iommu-ctx@f9bce000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bce000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "copss_usb";
  };

  copss_cb3: qcom,iommu-ctx@f9bcf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcf000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <3>;
   label = "copss_cb3";
  };

  copss_cb4: qcom,iommu-ctx@f9bd0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd0000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <4>;
   label = "copss_cb4";
  };

  copss_cb5: qcom,iommu-ctx@f9bd1000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd1000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <5>;
   label = "copss_cb5";
  };

  copss_cb6: qcom,iommu-ctx@f9bd2000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd2000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <6>;
   label = "copss_cb6";
  };

  copss_cb_7: qcom,iommu-ctx@f9bd3000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd3000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <7>;
   label = "copss_cb7";
  };
 };

 vpu_iommu: qcom,iommu@fdee4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdee4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 147 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <7>;
  label = "vpu_iommu";
  qcom,msm-bus,name = "vpu_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <93 512 0 0>,
    <93 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0xffff
     0x4
     0x10
     0x0
     0x0
     0xf
     0x4b
     0x0
     0x1e00
     0x1e00
     0x5a0f
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x2314
         0x2394
         0x2414
         0x2494
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2008
         0x200c
         0x2010
         0x2000
         0x2014>;

  qcom,iommu-lpae-bfb-data = <0xffff
         0x0
         0x4
         0x10
         0x0
         0x0
         0xf
         0x4b
         0x1e00
         0x5a2d
         0x1e00
         0x5a0f
         0x0
         0x0
         0x0
         0x3
         0x0>;


  vpu_hlos: qcom,iommu-ctx@fdeec000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeec000 0x1000>;
   interrupts = <0 145 0>;
   qcom,iommu-ctx-sids = <0 1 3>;
   label = "vpu_hlos";
  };

  vpu_cp: qcom,iommu-ctx@fdeed000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeed000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <8 9>;
   label = "vpu_cp";
   qcom,secure-context;
  };

  vpu_fw: qcom,iommu-ctx@fdeee000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeee000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <5 7 15>;
   label = "vpu_fw";
   qcom,secure-context;
  };
 };

 lpass_qdsp_iommu: qcom,iommu@fe054000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe054000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 202 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <2>;
  label = "lpass_qdsp_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x10
     0x0
     0x0
     0x15e
     0x19e
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x20
         0x0
         0x10
         0x0
         0x0
         0x15e
         0x19e
         0x3
         0x0>;


  lpass_q6_fw: qcom,iommu-ctx@fe05c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05c000 0x1000>;
   interrupts = <0 265 0>, <0 203 0>;
   qcom,iommu-ctx-sids = <0 15>;
   label = "q6_fw";
   qcom,secure-context;
  };

  lpass_audio_shared: qcom,iommu-ctx@fe05d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05d000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "audio_shared";
  };

  lpass_q6_spare1: qcom,iommu-ctx@fe05e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05e000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "q6_spare1";
  };

  lpass_q6_spare2: qcom,iommu-ctx@fe05f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05f000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <3 4 5 6 7 8 9 10 11 12 13 14>;
   label = "q6_spare2";
  };
 };

 lpass_core_iommu: qcom,iommu@fe064000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe064000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 166 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <6>;
  label = "lpass_core_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x4
     0x0
     0x0
     0x40
     0x50
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0xc
         0x0
         0x4
         0x0
         0x0
         0x40
         0x50
         0x3
         0x0>;


  lpass_core_image: qcom,iommu-ctx@fe06c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06c000 0x1000>;
   interrupts = <0 267 0>, <0 180 0>;
   qcom,iommu-ctx-sids = <11>;
   label = "lpass_core_image";
   qcom,secure-context;
  };

  lpass_core_audio: qcom,iommu-ctx@fe06d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06d000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <12>;
   label = "lpass_core_audio";
  };

  lpass_core_slimbus: qcom,iommu-ctx@fe06e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06e000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <13>;
   label = "lpass_core_slimbus";
  };
 };

 vcap_iommu: qcom,iommu@fdfb6000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdfb6000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 315 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "vcap_iommu";
  status = "disabled";
  qcom,msm-bus,name = "vcap_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <48 512 0 0>,
   <48 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2060>;

  qcom,iommu-bfb-data = <0x0ff
     0x00000004
     0x00000008
     0x0
     0x0
     0x00000008
     0x00000028
     0x0
     0x001000
     0x001000
     0x003008
     0x0
     0x0
     0x0
     0x1555>;

  qcom,iommu-ctx@fdfbe000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbe000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "vcap_cb0";
  };

  qcom,iommu-ctx@fdfbf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbf000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "vcap_cb1";
  };

  qcom,iommu-ctx@fdfc0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfc0000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vcap_cb2";
  };
 };

 bcast_iommu: qcom,iommu@fc734000{
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfc734000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 279 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "bcast_iommu";
  qcom,iommu-secure-id = <13>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2060>;

  qcom,iommu-bfb-data = <0xffffffff
     0x1
     0x0000004
     0x0000004
     0x0
     0x0
     0x000055
     0x0000d9
     0x0
     0x000aa00
     0x0004200
     0x000e821
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x1555>;

  bcast_cb0_hlos: qcom,iommu-ctx@fc73c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73c000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5 6 7
      8 9 10 11 12 13 14 15
      16 17 18 19 20 21 22 23
      24 25 26 27 28 29 30 31>;
   label = "bcast_cb0_hlos";
  };

  bcast_cb1_cpz: qcom,iommu-ctx@fc73d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73d000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <32 33 34 35 36 37 38 39
      40 41 42 43 44 45 46 47
      48 49 50 51 52 53 54 55
      56 57 58 59 60 61 62>;
   label = "bcast_cb1_cpz";
   qcom,secure-context;
  };

  bcast_cb2_demod: qcom,iommu-ctx@fc73e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73e000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <63>;
   label = "bcast_cb2_demod";
   qcom,secure-context;
  };

  bcast_cb3_apz: qcom,iommu-ctx@fc73f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73f000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <>;
   label = "bcast_cb3_apz";
   qcom,secure-context;
  };
 };

 fd_iommu: qcom,iommu@0xfd864000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd864000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 314 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "fd_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x00000007
     0x1555
     0x0
     0x00000004
     0x00000008
     0x0601
     0x1a0d
     0x0400
     0x1a02
     0x0
     0x00000000
     0x00000002
     0x0000000a
     0x0>;

  qcom,iommu-ctx@fd86c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86c000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "camera_fd";
  };

  qcom,iommu-ctx@fd86d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86d000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_1";
  };

  qcom,iommu-ctx@fd86e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86e000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_2";
  };
 };

 cpp_iommu: qcom,iommu@0xfda84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda84000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 264 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "cpp_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008
     0x200c>;

  qcom,iommu-bfb-data = <0x00000003
     0x3ff
     0x1555
     0x0
     0x00000004
     0x10
     0x1400
     0x164b2
     0x1400
     0x1640a
     0x0
     0x00000000
     0x0000000a
     0x32
     0x0
     0x0>;

  qcom,iommu-ctx@fda8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8c000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp_0";
  };

  qcom,iommu-ctx@fda8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8d000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_1";
  };

  qcom,iommu-ctx@fda8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8e000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_2";
  };
 };

};
# 14 "arch/arm64/boot/dts/qcom/msm8992-iommu.dtsi" 2

&soc {
 mdp_iommu_8992: qcom,iommu@fd9b4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd9b4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 73 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <1>;
  label = "mdp_iommu";
  qcom,msm-bus,name = "mdp_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;

  status = "ok";
  clocks = <&clock_mmss 0xcc07d687>,
   <&clock_mmss 0x684ccb41>;
  clock-names = "core_clk", "iface_clk";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0x7fffff
     0x1777
     0x0
     0x4
     0x10
     0x5000
     0xcc66
     0x2000
     0xcc10
     0x0
     0x0
     0x28
     0x68
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fd9bc000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9bc000 0x1000>;
   interrupts = <0 47 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "mdp_0";
  };

  qcom,iommu-ctx@fd9bd000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9bd000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "mdp_1";
   qcom,secure-context;
  };

  qcom,iommu-ctx@fd9be000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd9be000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <>;
   label = "mdp_2";
   qcom,secure-context;
  };
 };
};

&venus_iommu {
 status = "ok";
 clocks = <&clock_mmss 0x34fecbbe>,
  <&clock_mmss 0x6694087d>,
  <&clock_mmss 0xaf0dbde4>;
 clock-names = "core_clk", "iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c
    0x2010
    0x2014
    0x2018
    0x201c>;

 qcom,iommu-bfb-data = <0x7ffffff
    0x1555
    0x0
    0x4
    0x8
    0x13607
    0x140a0
    0x4000
    0x14020
    0x0
    0x0
    0x94
    0x114
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0>;

 venus_ns: qcom,iommu-ctx@fdc8c000 {
  qcom,iommu-ctx-sids = <0 1 2 3 4 5 7 8 9 10 11>;
 };

 venus_sec_bitstream: qcom,iommu-ctx@fdc8d000 {
  qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84 0x88 0x8a>;
  label = "venus_sec_bitstream";
 };

 venus_sec_pixel: qcom,iommu-ctx@fdc8f000 {
  compatible = "qcom,msm-smmu-v1-ctx";
  reg = <0xfdc8f000 0x1000>;
  interrupts = <0 42 0>, <0 43 0>;
  qcom,iommu-ctx-sids = <0x85>;
  label = "venus_sec_pixel";
  qcom,secure-context;
 };

 venus_sec_non_pixel: qcom,iommu-ctx@fdc90000 {
  compatible = "qcom,msm-smmu-v1-ctx";
  reg = <0xfdc90000 0x1000>;
  interrupts = <0 42 0>, <0 43 0>;
  qcom,iommu-ctx-sids = <0x87 0x89 0x8b 0xa0>;
  label = "venus_sec_non_pixel";
  qcom,secure-context;
 };
};

&jpeg_iommu {
 status = "ok";
 qcom,needs-alt-core-clk;
 qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0x07eeae7b>,
  <&clock_mmss 0x2b877145>,
  <&clock_mmss 0xc4ff91d4>,
  <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c>;

 qcom,iommu-bfb-data = <0x3ffff
    0x1555
    0x0
    0x4
    0x4
    0xa00
    0x5229
    0x1000
    0x5208
    0x0
    0x0
    0x5
    0x25
    0x0
    0x0>;
};

&kgsl_iommu {
 status = "ok";
 qcom,iommu-secure-id = <18>;
 clocks = <&clock_mmss 0x40c75e70>,
  <&clock_mmss 0xcc8b032c>;
 clock-names = "core_clk", "iface_clk";

 qcom,iommu-bfb-regs = <0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x2600>;

 qcom,iommu-bfb-data = <0x3
    0x1555
    0x0
    0x8
    0x10
    0x0
    0x120
    0x0
    0x20
    0x0
    0x0
    0x1
    0x101
    0x0
    0x8000>;

 qcom,iommu-ctx@fdb18000 {
  qcom,iommu-ctx-sids = <0 1>;
 };

 qcom,iommu-ctx@fdb19000 {
  qcom,iommu-ctx-sids = <>;
 };

 qcom,iommu-ctx@fdb1a000 {
  qcom,iommu-ctx-sids = <2>;
  interrupts = <0 241 0>, <0 240 0>;
  qcom,secure-context;
 };
};

&vfe_iommu {
 status = "ok";
 qcom,needs-alt-core-clk;
 qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0x8412c7db>,
  <&clock_mmss 0xbd885885>,
  <&clock_mmss 0xc4ff91d4>,
  <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c
    0x2010
    0x2014>;

 qcom,iommu-bfb-data = <0xfffff
    0x1555
    0x0
    0x4
    0x4
    0x2400
    0x8040
    0x2400
    0x8012
    0x0
    0x0
    0x12
    0x5a
    0x0
    0x0
    0x0
    0x0>;
};

&cpp_iommu {
 status = "ok";
        qcom,needs-alt-core-clk;
        qcom,needs-alt-iface-clk;
 clocks = <&clock_mmss 0xccfc9229>,
  <&clock_mmss 0xea097d83>,
                <&clock_mmss 0xc4ff91d4>,
                <&clock_mmss 0x8f8b2d33>;
 clock-names = "core_clk", "iface_clk", "alt_iface_clk", "alt_core_clk";

 qcom,iommu-bfb-regs = <0x204c
    0x2060
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x22bc
    0x2314
    0x2394
    0x2414
    0x2494
    0x2008
    0x200c>;

 qcom,iommu-bfb-data = <0x3ff
    0x1555
    0x0
    0x00000004
    0x10
    0x1400
    0x164b2
    0x1400
    0x1640a
    0x0
    0x00000000
    0x0000000a
    0x32
    0x0
    0x0>;
};
# 1384 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-iommu-domains.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";

  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
       0xdcc00000 0x1000000>;
  };

  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };

  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };

  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };
 };
};
# 1385 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-smp2p.dtsi" 1
# 12 "arch/arm64/boot/dts/qcom/msm8992-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  reg = <0xf900d008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };
};
# 1385 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 17 "arch/arm64/boot/dts/qcom/msm8992-cdp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@fd510000 {
  compatible = "qcom,msm-tlmm-8994", "qcom,msm-tlmm-8974";
  reg = <0xfd510000 0x4000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <146>;
   #qcom,pin-cells = <1>;

   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    qcom,direct-connect-irqs = <8>;
    num_irqs = <146>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";

  uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  blsp2_uart2_active {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
          label = "blsp2_uart2_active";
   hsuart_active: default {
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
          label = "blsp2_uart2_sleep";
   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <6>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <6>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up = <0x3>;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <6>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_rclk {
   qcom,pins = <&sdc 3>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-rclk";
   sdc1_rclk_on: rclk_on {
    bias-pull-down;
   };
   sdc1_rclk_off: rclk_off {
    bias-pull-down;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  spi0_active {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi0-active";

   spi0_default: default {
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi0_suspend {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "spi0-suspend";

   spi0_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi0_cs2_active {

   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "spi0-cs2-active";
   spi0_cs2_active: cs2_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi0_cs2_suspend {

   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "spi0-cs2-suspend";
   spi0_cs2_sleep: cs2_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  pcie0_clkreq {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "pcie0-clkreq";

   pcie0_clkreq_default: pcie0_clkreq_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pcie0_perst {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   label = "pcie0-perst";

   pcie0_perst_default: pcie0_perst_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pcie0_wake {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   label = "pcie0-wake";

   pcie0_wake_default: pcie0_wake_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_i2c_2 {
   qcom,pins = <&gp 6>, <&gp 7>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_2";

   i2c_2_active: i2c_2_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_2_sleep: i2c_2_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  eth-irq {
   qcom,pins = <&gp 75>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "eth-irq";
   eth_irq_default: default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  spi0-unused-cs {
   qcom,pins = <&gp 8>, <&gp 10>, <&gp 11>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "unused-cs";
   spi0_unused_cs_default: default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };
};
# 18 "arch/arm64/boot/dts/qcom/msm8992-cdp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/msm8992-cdp.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-cdp.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8992-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm8992-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@fd510000 {
  compatible = "qcom,msm-tlmm-8994", "qcom,msm-tlmm-8974";
  reg = <0xfd510000 0x4000>;
  interrupts = <0 208 0>;


  gp: gp {
   qcom,num-pins = <146>;
   #qcom,pin-cells = <1>;

   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    qcom,direct-connect-irqs = <8>;
    num_irqs = <146>;
   };
  };

  pmx-uartconsole {
   qcom,pins = <&gp 4>, <&gp 5>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <2>;
   label = "uart-console";

  uart_console_sleep: uart-console {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  blsp2_uart2_active {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <2>;
          label = "blsp2_uart2_active";
   hsuart_active: default {
    drive-strength = <16>;
    bias-disable;
   };
  };

  blsp2_uart2_sleep {
   qcom,pins = <&gp 45>, <&gp 46>, <&gp 47>, <&gp 48>;
   qcom,num-grp-pins = <4>;
   qcom,pin-func = <0>;
          label = "blsp2_uart2_sleep";
   hsuart_sleep: sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };


  sdc: sdc {

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <6>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <6>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up = <0x3>;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <6>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_rclk {
   qcom,pins = <&sdc 3>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-rclk";
   sdc1_rclk_on: rclk_on {
    bias-pull-down;
   };
   sdc1_rclk_off: rclk_off {
    bias-pull-down;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <16>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  spi0_active {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <1>;
   label = "spi0-active";

   spi0_default: default {
    drive-strength = <12>;
    bias-disable = <0>;
   };
  };

  spi0_suspend {

   qcom,pins = <&gp 0>, <&gp 1>, <&gp 3>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "spi0-suspend";

   spi0_sleep: sleep {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  spi0_cs2_active {

   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <4>;
   label = "spi0-cs2-active";
   spi0_cs2_active: cs2_active {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  spi0_cs2_suspend {

   qcom,pins = <&gp 9>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "spi0-cs2-suspend";
   spi0_cs2_sleep: cs2_sleep {
    drive-strength = <2>;
    bias-disable = <0>;
   };
  };

  pcie0_clkreq {
   qcom,pins = <&gp 36>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <2>;
   label = "pcie0-clkreq";

   pcie0_clkreq_default: pcie0_clkreq_default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pcie0_perst {
   qcom,pins = <&gp 35>;
   qcom,num-grp-pins = <1>;
   label = "pcie0-perst";

   pcie0_perst_default: pcie0_perst_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pcie0_wake {
   qcom,pins = <&gp 37>;
   qcom,num-grp-pins = <1>;
   label = "pcie0-wake";

   pcie0_wake_default: pcie0_wake_default {
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_i2c_2 {
   qcom,pins = <&gp 6>, <&gp 7>;
   qcom,num-grp-pins = <2>;
   qcom,pin-func = <3>;
   label = "pmx_i2c_2";

   i2c_2_active: i2c_2_active {
    drive-strength = <2>;
    bias-disable;
   };

   i2c_2_sleep: i2c_2_sleep {
    drive-strength = <2>;
    bias-disable;
   };
  };

  eth-irq {
   qcom,pins = <&gp 75>;
   qcom,num-grp-pins = <1>;
   qcom,pin-func = <0>;
   label = "eth-irq";
   eth_irq_default: default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  spi0-unused-cs {
   qcom,pins = <&gp 8>, <&gp 10>, <&gp 11>;
   qcom,num-grp-pins = <3>;
   qcom,pin-func = <0>;
   label = "unused-cs";
   spi0_unused_cs_default: default {
    drive-strength = <2>;
    bias-pull-up;
   };
  };
 };
};
# 14 "arch/arm64/boot/dts/qcom/msm8992-cdp.dtsi" 2

&blsp1_uart2 {
 status= "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&spi_0 {
 status = "disabled";
};
# 19 "arch/arm64/boot/dts/qcom/msm8992-cdp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8992 CDP";
 compatible = "qcom,msm8992-cdp", "qcom,msm8992", "qcom,cdp";
 qcom,board-id = <1 0>;
};
