
STEP_MOTOR_0004.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003594  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003654  08003654  00013654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080036c0  080036c0  000136c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080036c8  080036c8  000136c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080036cc  080036cc  000136cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000048  20000000  080036d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000318  20000048  08003718  00020048  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000360  08003718  00020360  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013044  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002344  00000000  00000000  000330b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b00a  00000000  00000000  000353f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e28  00000000  00000000  00040408  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000de0  00000000  00000000  00041230  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006f81  00000000  00000000  00042010  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004a05  00000000  00000000  00048f91  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004d996  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002524  00000000  00000000  0004da14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000048 	.word	0x20000048
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800363c 	.word	0x0800363c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000004c 	.word	0x2000004c
 8000104:	0800363c 	.word	0x0800363c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	1c08      	adds	r0, r1, #0
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f830 	bl	8000488 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_lmul>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	46ce      	mov	lr, r9
 8000438:	4647      	mov	r7, r8
 800043a:	0415      	lsls	r5, r2, #16
 800043c:	0c2d      	lsrs	r5, r5, #16
 800043e:	002e      	movs	r6, r5
 8000440:	b580      	push	{r7, lr}
 8000442:	0407      	lsls	r7, r0, #16
 8000444:	0c14      	lsrs	r4, r2, #16
 8000446:	0c3f      	lsrs	r7, r7, #16
 8000448:	4699      	mov	r9, r3
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	437e      	muls	r6, r7
 800044e:	435d      	muls	r5, r3
 8000450:	4367      	muls	r7, r4
 8000452:	4363      	muls	r3, r4
 8000454:	197f      	adds	r7, r7, r5
 8000456:	0c34      	lsrs	r4, r6, #16
 8000458:	19e4      	adds	r4, r4, r7
 800045a:	469c      	mov	ip, r3
 800045c:	42a5      	cmp	r5, r4
 800045e:	d903      	bls.n	8000468 <__aeabi_lmul+0x34>
 8000460:	2380      	movs	r3, #128	; 0x80
 8000462:	025b      	lsls	r3, r3, #9
 8000464:	4698      	mov	r8, r3
 8000466:	44c4      	add	ip, r8
 8000468:	464b      	mov	r3, r9
 800046a:	4351      	muls	r1, r2
 800046c:	4343      	muls	r3, r0
 800046e:	0436      	lsls	r6, r6, #16
 8000470:	0c36      	lsrs	r6, r6, #16
 8000472:	0c25      	lsrs	r5, r4, #16
 8000474:	0424      	lsls	r4, r4, #16
 8000476:	4465      	add	r5, ip
 8000478:	19a4      	adds	r4, r4, r6
 800047a:	1859      	adds	r1, r3, r1
 800047c:	1949      	adds	r1, r1, r5
 800047e:	0020      	movs	r0, r4
 8000480:	bc0c      	pop	{r2, r3}
 8000482:	4690      	mov	r8, r2
 8000484:	4699      	mov	r9, r3
 8000486:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000488 <__udivmoddi4>:
 8000488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800048a:	4657      	mov	r7, sl
 800048c:	464e      	mov	r6, r9
 800048e:	4645      	mov	r5, r8
 8000490:	46de      	mov	lr, fp
 8000492:	b5e0      	push	{r5, r6, r7, lr}
 8000494:	0004      	movs	r4, r0
 8000496:	b083      	sub	sp, #12
 8000498:	000d      	movs	r5, r1
 800049a:	4692      	mov	sl, r2
 800049c:	4699      	mov	r9, r3
 800049e:	428b      	cmp	r3, r1
 80004a0:	d82f      	bhi.n	8000502 <__udivmoddi4+0x7a>
 80004a2:	d02c      	beq.n	80004fe <__udivmoddi4+0x76>
 80004a4:	4649      	mov	r1, r9
 80004a6:	4650      	mov	r0, sl
 80004a8:	f000 f8ae 	bl	8000608 <__clzdi2>
 80004ac:	0029      	movs	r1, r5
 80004ae:	0006      	movs	r6, r0
 80004b0:	0020      	movs	r0, r4
 80004b2:	f000 f8a9 	bl	8000608 <__clzdi2>
 80004b6:	1a33      	subs	r3, r6, r0
 80004b8:	4698      	mov	r8, r3
 80004ba:	3b20      	subs	r3, #32
 80004bc:	469b      	mov	fp, r3
 80004be:	d500      	bpl.n	80004c2 <__udivmoddi4+0x3a>
 80004c0:	e074      	b.n	80005ac <__udivmoddi4+0x124>
 80004c2:	4653      	mov	r3, sl
 80004c4:	465a      	mov	r2, fp
 80004c6:	4093      	lsls	r3, r2
 80004c8:	001f      	movs	r7, r3
 80004ca:	4653      	mov	r3, sl
 80004cc:	4642      	mov	r2, r8
 80004ce:	4093      	lsls	r3, r2
 80004d0:	001e      	movs	r6, r3
 80004d2:	42af      	cmp	r7, r5
 80004d4:	d829      	bhi.n	800052a <__udivmoddi4+0xa2>
 80004d6:	d026      	beq.n	8000526 <__udivmoddi4+0x9e>
 80004d8:	465b      	mov	r3, fp
 80004da:	1ba4      	subs	r4, r4, r6
 80004dc:	41bd      	sbcs	r5, r7
 80004de:	2b00      	cmp	r3, #0
 80004e0:	da00      	bge.n	80004e4 <__udivmoddi4+0x5c>
 80004e2:	e079      	b.n	80005d8 <__udivmoddi4+0x150>
 80004e4:	2200      	movs	r2, #0
 80004e6:	2300      	movs	r3, #0
 80004e8:	9200      	str	r2, [sp, #0]
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	2301      	movs	r3, #1
 80004ee:	465a      	mov	r2, fp
 80004f0:	4093      	lsls	r3, r2
 80004f2:	9301      	str	r3, [sp, #4]
 80004f4:	2301      	movs	r3, #1
 80004f6:	4642      	mov	r2, r8
 80004f8:	4093      	lsls	r3, r2
 80004fa:	9300      	str	r3, [sp, #0]
 80004fc:	e019      	b.n	8000532 <__udivmoddi4+0xaa>
 80004fe:	4282      	cmp	r2, r0
 8000500:	d9d0      	bls.n	80004a4 <__udivmoddi4+0x1c>
 8000502:	2200      	movs	r2, #0
 8000504:	2300      	movs	r3, #0
 8000506:	9200      	str	r2, [sp, #0]
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800050c:	2b00      	cmp	r3, #0
 800050e:	d001      	beq.n	8000514 <__udivmoddi4+0x8c>
 8000510:	601c      	str	r4, [r3, #0]
 8000512:	605d      	str	r5, [r3, #4]
 8000514:	9800      	ldr	r0, [sp, #0]
 8000516:	9901      	ldr	r1, [sp, #4]
 8000518:	b003      	add	sp, #12
 800051a:	bc3c      	pop	{r2, r3, r4, r5}
 800051c:	4690      	mov	r8, r2
 800051e:	4699      	mov	r9, r3
 8000520:	46a2      	mov	sl, r4
 8000522:	46ab      	mov	fp, r5
 8000524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000526:	42a3      	cmp	r3, r4
 8000528:	d9d6      	bls.n	80004d8 <__udivmoddi4+0x50>
 800052a:	2200      	movs	r2, #0
 800052c:	2300      	movs	r3, #0
 800052e:	9200      	str	r2, [sp, #0]
 8000530:	9301      	str	r3, [sp, #4]
 8000532:	4643      	mov	r3, r8
 8000534:	2b00      	cmp	r3, #0
 8000536:	d0e8      	beq.n	800050a <__udivmoddi4+0x82>
 8000538:	07fb      	lsls	r3, r7, #31
 800053a:	0872      	lsrs	r2, r6, #1
 800053c:	431a      	orrs	r2, r3
 800053e:	4646      	mov	r6, r8
 8000540:	087b      	lsrs	r3, r7, #1
 8000542:	e00e      	b.n	8000562 <__udivmoddi4+0xda>
 8000544:	42ab      	cmp	r3, r5
 8000546:	d101      	bne.n	800054c <__udivmoddi4+0xc4>
 8000548:	42a2      	cmp	r2, r4
 800054a:	d80c      	bhi.n	8000566 <__udivmoddi4+0xde>
 800054c:	1aa4      	subs	r4, r4, r2
 800054e:	419d      	sbcs	r5, r3
 8000550:	2001      	movs	r0, #1
 8000552:	1924      	adds	r4, r4, r4
 8000554:	416d      	adcs	r5, r5
 8000556:	2100      	movs	r1, #0
 8000558:	3e01      	subs	r6, #1
 800055a:	1824      	adds	r4, r4, r0
 800055c:	414d      	adcs	r5, r1
 800055e:	2e00      	cmp	r6, #0
 8000560:	d006      	beq.n	8000570 <__udivmoddi4+0xe8>
 8000562:	42ab      	cmp	r3, r5
 8000564:	d9ee      	bls.n	8000544 <__udivmoddi4+0xbc>
 8000566:	3e01      	subs	r6, #1
 8000568:	1924      	adds	r4, r4, r4
 800056a:	416d      	adcs	r5, r5
 800056c:	2e00      	cmp	r6, #0
 800056e:	d1f8      	bne.n	8000562 <__udivmoddi4+0xda>
 8000570:	465b      	mov	r3, fp
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	1900      	adds	r0, r0, r4
 8000578:	4169      	adcs	r1, r5
 800057a:	2b00      	cmp	r3, #0
 800057c:	db22      	blt.n	80005c4 <__udivmoddi4+0x13c>
 800057e:	002b      	movs	r3, r5
 8000580:	465a      	mov	r2, fp
 8000582:	40d3      	lsrs	r3, r2
 8000584:	002a      	movs	r2, r5
 8000586:	4644      	mov	r4, r8
 8000588:	40e2      	lsrs	r2, r4
 800058a:	001c      	movs	r4, r3
 800058c:	465b      	mov	r3, fp
 800058e:	0015      	movs	r5, r2
 8000590:	2b00      	cmp	r3, #0
 8000592:	db2c      	blt.n	80005ee <__udivmoddi4+0x166>
 8000594:	0026      	movs	r6, r4
 8000596:	409e      	lsls	r6, r3
 8000598:	0033      	movs	r3, r6
 800059a:	0026      	movs	r6, r4
 800059c:	4647      	mov	r7, r8
 800059e:	40be      	lsls	r6, r7
 80005a0:	0032      	movs	r2, r6
 80005a2:	1a80      	subs	r0, r0, r2
 80005a4:	4199      	sbcs	r1, r3
 80005a6:	9000      	str	r0, [sp, #0]
 80005a8:	9101      	str	r1, [sp, #4]
 80005aa:	e7ae      	b.n	800050a <__udivmoddi4+0x82>
 80005ac:	4642      	mov	r2, r8
 80005ae:	2320      	movs	r3, #32
 80005b0:	1a9b      	subs	r3, r3, r2
 80005b2:	4652      	mov	r2, sl
 80005b4:	40da      	lsrs	r2, r3
 80005b6:	4641      	mov	r1, r8
 80005b8:	0013      	movs	r3, r2
 80005ba:	464a      	mov	r2, r9
 80005bc:	408a      	lsls	r2, r1
 80005be:	0017      	movs	r7, r2
 80005c0:	431f      	orrs	r7, r3
 80005c2:	e782      	b.n	80004ca <__udivmoddi4+0x42>
 80005c4:	4642      	mov	r2, r8
 80005c6:	2320      	movs	r3, #32
 80005c8:	1a9b      	subs	r3, r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	4646      	mov	r6, r8
 80005ce:	409a      	lsls	r2, r3
 80005d0:	0023      	movs	r3, r4
 80005d2:	40f3      	lsrs	r3, r6
 80005d4:	4313      	orrs	r3, r2
 80005d6:	e7d5      	b.n	8000584 <__udivmoddi4+0xfc>
 80005d8:	4642      	mov	r2, r8
 80005da:	2320      	movs	r3, #32
 80005dc:	2100      	movs	r1, #0
 80005de:	1a9b      	subs	r3, r3, r2
 80005e0:	2200      	movs	r2, #0
 80005e2:	9100      	str	r1, [sp, #0]
 80005e4:	9201      	str	r2, [sp, #4]
 80005e6:	2201      	movs	r2, #1
 80005e8:	40da      	lsrs	r2, r3
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	e782      	b.n	80004f4 <__udivmoddi4+0x6c>
 80005ee:	4642      	mov	r2, r8
 80005f0:	2320      	movs	r3, #32
 80005f2:	0026      	movs	r6, r4
 80005f4:	1a9b      	subs	r3, r3, r2
 80005f6:	40de      	lsrs	r6, r3
 80005f8:	002f      	movs	r7, r5
 80005fa:	46b4      	mov	ip, r6
 80005fc:	4097      	lsls	r7, r2
 80005fe:	4666      	mov	r6, ip
 8000600:	003b      	movs	r3, r7
 8000602:	4333      	orrs	r3, r6
 8000604:	e7c9      	b.n	800059a <__udivmoddi4+0x112>
 8000606:	46c0      	nop			; (mov r8, r8)

08000608 <__clzdi2>:
 8000608:	b510      	push	{r4, lr}
 800060a:	2900      	cmp	r1, #0
 800060c:	d103      	bne.n	8000616 <__clzdi2+0xe>
 800060e:	f000 f807 	bl	8000620 <__clzsi2>
 8000612:	3020      	adds	r0, #32
 8000614:	e002      	b.n	800061c <__clzdi2+0x14>
 8000616:	1c08      	adds	r0, r1, #0
 8000618:	f000 f802 	bl	8000620 <__clzsi2>
 800061c:	bd10      	pop	{r4, pc}
 800061e:	46c0      	nop			; (mov r8, r8)

08000620 <__clzsi2>:
 8000620:	211c      	movs	r1, #28
 8000622:	2301      	movs	r3, #1
 8000624:	041b      	lsls	r3, r3, #16
 8000626:	4298      	cmp	r0, r3
 8000628:	d301      	bcc.n	800062e <__clzsi2+0xe>
 800062a:	0c00      	lsrs	r0, r0, #16
 800062c:	3910      	subs	r1, #16
 800062e:	0a1b      	lsrs	r3, r3, #8
 8000630:	4298      	cmp	r0, r3
 8000632:	d301      	bcc.n	8000638 <__clzsi2+0x18>
 8000634:	0a00      	lsrs	r0, r0, #8
 8000636:	3908      	subs	r1, #8
 8000638:	091b      	lsrs	r3, r3, #4
 800063a:	4298      	cmp	r0, r3
 800063c:	d301      	bcc.n	8000642 <__clzsi2+0x22>
 800063e:	0900      	lsrs	r0, r0, #4
 8000640:	3904      	subs	r1, #4
 8000642:	a202      	add	r2, pc, #8	; (adr r2, 800064c <__clzsi2+0x2c>)
 8000644:	5c10      	ldrb	r0, [r2, r0]
 8000646:	1840      	adds	r0, r0, r1
 8000648:	4770      	bx	lr
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	02020304 	.word	0x02020304
 8000650:	01010101 	.word	0x01010101
	...

0800065c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800065c:	b530      	push	{r4, r5, lr}
 800065e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	2214      	movs	r2, #20
 8000662:	2100      	movs	r1, #0
 8000664:	a803      	add	r0, sp, #12
 8000666:	f002 ffe1 	bl	800362c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <MX_GPIO_Init+0x80>)
 800066c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800066e:	2280      	movs	r2, #128	; 0x80
 8000670:	4311      	orrs	r1, r2
 8000672:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000674:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000676:	400a      	ands	r2, r1
 8000678:	9200      	str	r2, [sp, #0]
 800067a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800067c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800067e:	2401      	movs	r4, #1
 8000680:	4322      	orrs	r2, r4
 8000682:	62da      	str	r2, [r3, #44]	; 0x2c
 8000684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000686:	4022      	ands	r2, r4
 8000688:	9201      	str	r2, [sp, #4]
 800068a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800068e:	2202      	movs	r2, #2
 8000690:	4311      	orrs	r1, r2
 8000692:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000696:	401a      	ands	r2, r3
 8000698:	9202      	str	r2, [sp, #8]
 800069a:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|DIR_Pin|STEPPER_ENABLE_Pin|GPIO_PIN_10
 800069c:	25a0      	movs	r5, #160	; 0xa0
 800069e:	05ed      	lsls	r5, r5, #23
 80006a0:	2200      	movs	r2, #0
 80006a2:	21f2      	movs	r1, #242	; 0xf2
 80006a4:	0109      	lsls	r1, r1, #4
 80006a6:	0028      	movs	r0, r5
 80006a8:	f001 f924 	bl	80018f4 <HAL_GPIO_WritePin>
                          |PIN_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA5 DIR_Pin STEPPER_ENABLE_Pin PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|DIR_Pin|STEPPER_ENABLE_Pin|GPIO_PIN_10;
 80006ac:	23e4      	movs	r3, #228	; 0xe4
 80006ae:	00db      	lsls	r3, r3, #3
 80006b0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b2:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b8:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ba:	a903      	add	r1, sp, #12
 80006bc:	0028      	movs	r0, r5
 80006be:	f001 f855 	bl	800176c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_1_Pin */
  GPIO_InitStruct.Pin = PIN_1_Pin;
 80006c2:	2380      	movs	r3, #128	; 0x80
 80006c4:	011b      	lsls	r3, r3, #4
 80006c6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c8:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ca:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006cc:	2303      	movs	r3, #3
 80006ce:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(PIN_1_GPIO_Port, &GPIO_InitStruct);
 80006d0:	a903      	add	r1, sp, #12
 80006d2:	0028      	movs	r0, r5
 80006d4:	f001 f84a 	bl	800176c <HAL_GPIO_Init>

}
 80006d8:	b009      	add	sp, #36	; 0x24
 80006da:	bd30      	pop	{r4, r5, pc}
 80006dc:	40021000 	.word	0x40021000

080006e0 <stepper_initialize>:
{
 80006e0:	b510      	push	{r4, lr}
 80006e2:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(GPIOA, STEPPER_ENABLE_Pin, GPIO_PIN_RESET);		// step motor enable aktif eder. lowa çekilmeli
 80006e4:	2200      	movs	r2, #0
 80006e6:	2180      	movs	r1, #128	; 0x80
 80006e8:	0089      	lsls	r1, r1, #2
 80006ea:	20a0      	movs	r0, #160	; 0xa0
 80006ec:	05c0      	lsls	r0, r0, #23
 80006ee:	f001 f901 	bl	80018f4 <HAL_GPIO_WritePin>
	switch (motor_yonu)
 80006f2:	2c00      	cmp	r4, #0
 80006f4:	d009      	beq.n	800070a <stepper_initialize+0x2a>
 80006f6:	2c01      	cmp	r4, #1
 80006f8:	d00f      	beq.n	800071a <stepper_initialize+0x3a>
			HAL_GPIO_WritePin(GPIOA, DIR_Pin, GPIO_PIN_SET);
 80006fa:	2201      	movs	r2, #1
 80006fc:	2180      	movs	r1, #128	; 0x80
 80006fe:	0049      	lsls	r1, r1, #1
 8000700:	20a0      	movs	r0, #160	; 0xa0
 8000702:	05c0      	lsls	r0, r0, #23
 8000704:	f001 f8f6 	bl	80018f4 <HAL_GPIO_WritePin>
}
 8000708:	e006      	b.n	8000718 <stepper_initialize+0x38>
			HAL_GPIO_WritePin(GPIOA, DIR_Pin, GPIO_PIN_RESET);
 800070a:	2200      	movs	r2, #0
 800070c:	2180      	movs	r1, #128	; 0x80
 800070e:	0049      	lsls	r1, r1, #1
 8000710:	20a0      	movs	r0, #160	; 0xa0
 8000712:	05c0      	lsls	r0, r0, #23
 8000714:	f001 f8ee 	bl	80018f4 <HAL_GPIO_WritePin>
}
 8000718:	bd10      	pop	{r4, pc}
			HAL_GPIO_WritePin(GPIOA, DIR_Pin, GPIO_PIN_SET);
 800071a:	2201      	movs	r2, #1
 800071c:	2180      	movs	r1, #128	; 0x80
 800071e:	0049      	lsls	r1, r1, #1
 8000720:	20a0      	movs	r0, #160	; 0xa0
 8000722:	05c0      	lsls	r0, r0, #23
 8000724:	f001 f8e6 	bl	80018f4 <HAL_GPIO_WritePin>
			break;
 8000728:	e7f6      	b.n	8000718 <stepper_initialize+0x38>
	...

0800072c <sifir_dongusu>:
{
 800072c:	0003      	movs	r3, r0
	int Sifir_Sayac=0;;
 800072e:	2000      	movs	r0, #0
	for(int i=sifir_baslangic_degeri;i<=sifir_bitis_degeri;i++)
 8000730:	e000      	b.n	8000734 <sifir_dongusu+0x8>
 8000732:	3301      	adds	r3, #1
 8000734:	428b      	cmp	r3, r1
 8000736:	dc05      	bgt.n	8000744 <sifir_dongusu+0x18>
		if(myRxData[i]==48)
 8000738:	4a03      	ldr	r2, [pc, #12]	; (8000748 <sifir_dongusu+0x1c>)
 800073a:	5cd2      	ldrb	r2, [r2, r3]
 800073c:	2a30      	cmp	r2, #48	; 0x30
 800073e:	d1f8      	bne.n	8000732 <sifir_dongusu+0x6>
			Sifir_Sayac++;
 8000740:	3001      	adds	r0, #1
 8000742:	e7f6      	b.n	8000732 <sifir_dongusu+0x6>
}
 8000744:	4770      	bx	lr
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	2000000c 	.word	0x2000000c

0800074c <buffer_temzileme>:
	for(int i=0;i<16;i++)
 800074c:	2300      	movs	r3, #0
 800074e:	e005      	b.n	800075c <buffer_temzileme+0x10>
		myRxData[i]=NULL;
 8000750:	2200      	movs	r2, #0
 8000752:	4904      	ldr	r1, [pc, #16]	; (8000764 <buffer_temzileme+0x18>)
 8000754:	54ca      	strb	r2, [r1, r3]
		myTxData[i]=NULL;
 8000756:	4904      	ldr	r1, [pc, #16]	; (8000768 <buffer_temzileme+0x1c>)
 8000758:	54ca      	strb	r2, [r1, r3]
	for(int i=0;i<16;i++)
 800075a:	3301      	adds	r3, #1
 800075c:	2b0f      	cmp	r3, #15
 800075e:	ddf7      	ble.n	8000750 <buffer_temzileme+0x4>
}
 8000760:	4770      	bx	lr
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	2000000c 	.word	0x2000000c
 8000768:	2000001c 	.word	0x2000001c

0800076c <excel_my_tx_data_deger>:
{
 800076c:	b510      	push	{r4, lr}
	myTxData[0]=59;
 800076e:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <excel_my_tx_data_deger+0x3c>)
 8000770:	223b      	movs	r2, #59	; 0x3b
 8000772:	701a      	strb	r2, [r3, #0]
	myTxData[1]=56;
 8000774:	3a03      	subs	r2, #3
 8000776:	705a      	strb	r2, [r3, #1]
	myTxData[2]=48;
 8000778:	3a08      	subs	r2, #8
 800077a:	709a      	strb	r2, [r3, #2]
	myTxData[3]=paket_emir_no;
 800077c:	70d8      	strb	r0, [r3, #3]
	myTxData[12]=84;
 800077e:	3224      	adds	r2, #36	; 0x24
 8000780:	731a      	strb	r2, [r3, #12]
	myTxData[13]=88;
 8000782:	3204      	adds	r2, #4
 8000784:	735a      	strb	r2, [r3, #13]
	myTxData[14]=13;
 8000786:	3a4b      	subs	r2, #75	; 0x4b
 8000788:	739a      	strb	r2, [r3, #14]
	myTxData[15]=10;
 800078a:	3a03      	subs	r2, #3
 800078c:	73da      	strb	r2, [r3, #15]
	for(int i=0;i<6;i++)
 800078e:	2400      	movs	r4, #0
 8000790:	e005      	b.n	800079e <excel_my_tx_data_deger+0x32>
		HAL_UART_Transmit_IT(&huart2,&myTxData[0],16);
 8000792:	2210      	movs	r2, #16
 8000794:	4904      	ldr	r1, [pc, #16]	; (80007a8 <excel_my_tx_data_deger+0x3c>)
 8000796:	4805      	ldr	r0, [pc, #20]	; (80007ac <excel_my_tx_data_deger+0x40>)
 8000798:	f002 f91e 	bl	80029d8 <HAL_UART_Transmit_IT>
	for(int i=0;i<6;i++)
 800079c:	3401      	adds	r4, #1
 800079e:	2c05      	cmp	r4, #5
 80007a0:	ddf7      	ble.n	8000792 <excel_my_tx_data_deger+0x26>
	buffer_temzileme();
 80007a2:	f7ff ffd3 	bl	800074c <buffer_temzileme>
}
 80007a6:	bd10      	pop	{r4, pc}
 80007a8:	2000001c 	.word	0x2000001c
 80007ac:	20000268 	.word	0x20000268

080007b0 <port_acildi_paket>:
{
 80007b0:	b510      	push	{r4, lr}
	if(myRxData[13]==49)
 80007b2:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <port_acildi_paket+0x2c>)
 80007b4:	7b5b      	ldrb	r3, [r3, #13]
 80007b6:	2b31      	cmp	r3, #49	; 0x31
 80007b8:	d000      	beq.n	80007bc <port_acildi_paket+0xc>
}
 80007ba:	bd10      	pop	{r4, pc}
		baslangic_sayac=sifir_dongusu(2,12);
 80007bc:	210c      	movs	r1, #12
 80007be:	2002      	movs	r0, #2
 80007c0:	f7ff ffb4 	bl	800072c <sifir_dongusu>
 80007c4:	b2c0      	uxtb	r0, r0
 80007c6:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <port_acildi_paket+0x30>)
 80007c8:	7018      	strb	r0, [r3, #0]
		if(baslangic_sayac==11)
 80007ca:	280b      	cmp	r0, #11
 80007cc:	d1f5      	bne.n	80007ba <port_acildi_paket+0xa>
			basladi_flag=0;
 80007ce:	2200      	movs	r2, #0
 80007d0:	4b04      	ldr	r3, [pc, #16]	; (80007e4 <port_acildi_paket+0x34>)
 80007d2:	701a      	strb	r2, [r3, #0]
			buffer_temzileme();
 80007d4:	f7ff ffba 	bl	800074c <buffer_temzileme>
}
 80007d8:	e7ef      	b.n	80007ba <port_acildi_paket+0xa>
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	2000000c 	.word	0x2000000c
 80007e0:	20000085 	.word	0x20000085
 80007e4:	20000084 	.word	0x20000084

080007e8 <excel_paket>:
{
 80007e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	excel_emir_no_flag=0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	4a56      	ldr	r2, [pc, #344]	; (8000948 <excel_paket+0x160>)
 80007ee:	7013      	strb	r3, [r2, #0]
	excel_adim_sayisi=0;
 80007f0:	4a56      	ldr	r2, [pc, #344]	; (800094c <excel_paket+0x164>)
 80007f2:	6013      	str	r3, [r2, #0]
	excel_bekleme_suresi=0;
 80007f4:	4a56      	ldr	r2, [pc, #344]	; (8000950 <excel_paket+0x168>)
 80007f6:	6013      	str	r3, [r2, #0]
    excel_emir_tekrarr=0;
 80007f8:	4a56      	ldr	r2, [pc, #344]	; (8000954 <excel_paket+0x16c>)
 80007fa:	6013      	str	r3, [r2, #0]
	excel_emir_noo=0;
 80007fc:	4a56      	ldr	r2, [pc, #344]	; (8000958 <excel_paket+0x170>)
 80007fe:	6013      	str	r3, [r2, #0]
	if(myRxData[1]==56)
 8000800:	4b56      	ldr	r3, [pc, #344]	; (800095c <excel_paket+0x174>)
 8000802:	785b      	ldrb	r3, [r3, #1]
 8000804:	2b38      	cmp	r3, #56	; 0x38
 8000806:	d000      	beq.n	800080a <excel_paket+0x22>
}
 8000808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(myRxData[4]==69)//emir sayisi geldi(E)
 800080a:	4b54      	ldr	r3, [pc, #336]	; (800095c <excel_paket+0x174>)
 800080c:	791c      	ldrb	r4, [r3, #4]
 800080e:	2c45      	cmp	r4, #69	; 0x45
 8000810:	d068      	beq.n	80008e4 <excel_paket+0xfc>
		else if(myRxData[4]==48 )//Emir no boyutu paketi
 8000812:	2c30      	cmp	r4, #48	; 0x30
 8000814:	d1f8      	bne.n	8000808 <excel_paket+0x20>
			   excel_emir_no_flag=sifir_dongusu(6,12);
 8000816:	210c      	movs	r1, #12
 8000818:	2006      	movs	r0, #6
 800081a:	f7ff ff87 	bl	800072c <sifir_dongusu>
 800081e:	4b4a      	ldr	r3, [pc, #296]	; (8000948 <excel_paket+0x160>)
 8000820:	7018      	strb	r0, [r3, #0]
				excel_emir_no0=myRxData[4]-48;
 8000822:	3c30      	subs	r4, #48	; 0x30
 8000824:	b2a4      	uxth	r4, r4
 8000826:	4b4e      	ldr	r3, [pc, #312]	; (8000960 <excel_paket+0x178>)
 8000828:	801c      	strh	r4, [r3, #0]
				excel_emir_no1=myRxData[5]-48;
 800082a:	4d4c      	ldr	r5, [pc, #304]	; (800095c <excel_paket+0x174>)
 800082c:	7968      	ldrb	r0, [r5, #5]
 800082e:	3830      	subs	r0, #48	; 0x30
 8000830:	b280      	uxth	r0, r0
 8000832:	4b4c      	ldr	r3, [pc, #304]	; (8000964 <excel_paket+0x17c>)
 8000834:	8018      	strh	r0, [r3, #0]
				excel_emir_noo=excel_emir_no0+excel_emir_no1;
 8000836:	1824      	adds	r4, r4, r0
 8000838:	4b47      	ldr	r3, [pc, #284]	; (8000958 <excel_paket+0x170>)
 800083a:	601c      	str	r4, [r3, #0]
				excel_adim_sayisi_array0=(myRxData[6]-48);
 800083c:	79ab      	ldrb	r3, [r5, #6]
 800083e:	3b30      	subs	r3, #48	; 0x30
 8000840:	b2de      	uxtb	r6, r3
 8000842:	4b49      	ldr	r3, [pc, #292]	; (8000968 <excel_paket+0x180>)
 8000844:	701e      	strb	r6, [r3, #0]
				excel_adim_sayisi_array1=(myRxData[7]-48);
 8000846:	79e8      	ldrb	r0, [r5, #7]
 8000848:	3830      	subs	r0, #48	; 0x30
 800084a:	b2c0      	uxtb	r0, r0
 800084c:	4b47      	ldr	r3, [pc, #284]	; (800096c <excel_paket+0x184>)
 800084e:	7018      	strb	r0, [r3, #0]
				excel_adim_sayisi_array2=(myRxData[8]-48);
 8000850:	7a2a      	ldrb	r2, [r5, #8]
 8000852:	3a30      	subs	r2, #48	; 0x30
 8000854:	b292      	uxth	r2, r2
 8000856:	4b46      	ldr	r3, [pc, #280]	; (8000970 <excel_paket+0x188>)
 8000858:	801a      	strh	r2, [r3, #0]
				excel_adim_sayisi_array3=(myRxData[9]-48);
 800085a:	7a69      	ldrb	r1, [r5, #9]
 800085c:	3930      	subs	r1, #48	; 0x30
 800085e:	b289      	uxth	r1, r1
 8000860:	4b44      	ldr	r3, [pc, #272]	; (8000974 <excel_paket+0x18c>)
 8000862:	8019      	strh	r1, [r3, #0]
				excel_adim_sayisi=((1000*excel_adim_sayisi_array0)+(excel_adim_sayisi_array1*100)+(excel_adim_sayisi_array2*10)+(excel_adim_sayisi_array3));
 8000864:	23fa      	movs	r3, #250	; 0xfa
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	4373      	muls	r3, r6
 800086a:	2664      	movs	r6, #100	; 0x64
 800086c:	4370      	muls	r0, r6
 800086e:	181b      	adds	r3, r3, r0
 8000870:	0090      	lsls	r0, r2, #2
 8000872:	1882      	adds	r2, r0, r2
 8000874:	0050      	lsls	r0, r2, #1
 8000876:	181b      	adds	r3, r3, r0
 8000878:	18cb      	adds	r3, r1, r3
 800087a:	4a34      	ldr	r2, [pc, #208]	; (800094c <excel_paket+0x164>)
 800087c:	6013      	str	r3, [r2, #0]
				excel_bekleme_suresi0=10*(myRxData[10]-48);
 800087e:	7aaa      	ldrb	r2, [r5, #10]
 8000880:	3a30      	subs	r2, #48	; 0x30
 8000882:	0091      	lsls	r1, r2, #2
 8000884:	1889      	adds	r1, r1, r2
 8000886:	0048      	lsls	r0, r1, #1
 8000888:	4a3b      	ldr	r2, [pc, #236]	; (8000978 <excel_paket+0x190>)
 800088a:	6010      	str	r0, [r2, #0]
				excel_bekleme_suresi1=(myRxData[11]-48);
 800088c:	7aea      	ldrb	r2, [r5, #11]
 800088e:	3a30      	subs	r2, #48	; 0x30
 8000890:	493a      	ldr	r1, [pc, #232]	; (800097c <excel_paket+0x194>)
 8000892:	600a      	str	r2, [r1, #0]
				excel_bekleme_suresi=excel_bekleme_suresi0+excel_bekleme_suresi1;
 8000894:	1882      	adds	r2, r0, r2
 8000896:	492e      	ldr	r1, [pc, #184]	; (8000950 <excel_paket+0x168>)
 8000898:	600a      	str	r2, [r1, #0]
				excel_emir_tekrar0=10*(myRxData[12]-48);
 800089a:	7b29      	ldrb	r1, [r5, #12]
 800089c:	3930      	subs	r1, #48	; 0x30
 800089e:	0088      	lsls	r0, r1, #2
 80008a0:	1840      	adds	r0, r0, r1
 80008a2:	0046      	lsls	r6, r0, #1
 80008a4:	4936      	ldr	r1, [pc, #216]	; (8000980 <excel_paket+0x198>)
 80008a6:	600e      	str	r6, [r1, #0]
				excel_emir_tekrar1=(myRxData[13]-48);
 80008a8:	7b69      	ldrb	r1, [r5, #13]
 80008aa:	3930      	subs	r1, #48	; 0x30
 80008ac:	4835      	ldr	r0, [pc, #212]	; (8000984 <excel_paket+0x19c>)
 80008ae:	6001      	str	r1, [r0, #0]
				excel_emir_tekrarr=excel_emir_tekrar0+excel_emir_tekrar1;
 80008b0:	1871      	adds	r1, r6, r1
 80008b2:	4828      	ldr	r0, [pc, #160]	; (8000954 <excel_paket+0x16c>)
 80008b4:	6001      	str	r1, [r0, #0]
				if(excel_emir_no_sayac==excel_emir_noo-1)
 80008b6:	1e65      	subs	r5, r4, #1
 80008b8:	4833      	ldr	r0, [pc, #204]	; (8000988 <excel_paket+0x1a0>)
 80008ba:	6800      	ldr	r0, [r0, #0]
 80008bc:	4285      	cmp	r5, r0
 80008be:	d01c      	beq.n	80008fa <excel_paket+0x112>
				if(dizi_sayac==excel_emir_sayisi*4)
 80008c0:	4932      	ldr	r1, [pc, #200]	; (800098c <excel_paket+0x1a4>)
 80008c2:	8809      	ldrh	r1, [r1, #0]
 80008c4:	0089      	lsls	r1, r1, #2
 80008c6:	4832      	ldr	r0, [pc, #200]	; (8000990 <excel_paket+0x1a8>)
 80008c8:	6800      	ldr	r0, [r0, #0]
 80008ca:	4281      	cmp	r1, r0
 80008cc:	d035      	beq.n	800093a <excel_paket+0x152>
				if(excel_emir_noo!=48 && excel_adim_sayisi!=48 && excel_bekleme_suresi!=48)
 80008ce:	2c30      	cmp	r4, #48	; 0x30
 80008d0:	d09a      	beq.n	8000808 <excel_paket+0x20>
 80008d2:	2b30      	cmp	r3, #48	; 0x30
 80008d4:	d098      	beq.n	8000808 <excel_paket+0x20>
 80008d6:	2a30      	cmp	r2, #48	; 0x30
 80008d8:	d096      	beq.n	8000808 <excel_paket+0x20>
					excel_my_tx_data_deger(excel_emir_noo+48);//transmit fonksiyonu
 80008da:	0020      	movs	r0, r4
 80008dc:	3030      	adds	r0, #48	; 0x30
 80008de:	f7ff ff45 	bl	800076c <excel_my_tx_data_deger>
}
 80008e2:	e791      	b.n	8000808 <excel_paket+0x20>
			excel_emir_sayisi=myRxData[6];
 80008e4:	799a      	ldrb	r2, [r3, #6]
 80008e6:	b290      	uxth	r0, r2
 80008e8:	4b28      	ldr	r3, [pc, #160]	; (800098c <excel_paket+0x1a4>)
 80008ea:	8018      	strh	r0, [r3, #0]
			myTxData[1]=56;
 80008ec:	4b29      	ldr	r3, [pc, #164]	; (8000994 <excel_paket+0x1ac>)
 80008ee:	2138      	movs	r1, #56	; 0x38
 80008f0:	7059      	strb	r1, [r3, #1]
			myTxData[3]=excel_emir_sayisi;
 80008f2:	70da      	strb	r2, [r3, #3]
			excel_my_tx_data_deger(excel_emir_sayisi);//transmit fonksiyonu
 80008f4:	f7ff ff3a 	bl	800076c <excel_my_tx_data_deger>
 80008f8:	e786      	b.n	8000808 <excel_paket+0x20>
					excel_paket_array[dizi_sayac]=excel_emir_noo;
 80008fa:	4d25      	ldr	r5, [pc, #148]	; (8000990 <excel_paket+0x1a8>)
 80008fc:	46ac      	mov	ip, r5
 80008fe:	682d      	ldr	r5, [r5, #0]
 8000900:	4e25      	ldr	r6, [pc, #148]	; (8000998 <excel_paket+0x1b0>)
 8000902:	00af      	lsls	r7, r5, #2
 8000904:	51bc      	str	r4, [r7, r6]
					excel_paket_array[dizi_sayac+1]=excel_adim_sayisi;
 8000906:	1c6f      	adds	r7, r5, #1
 8000908:	00bf      	lsls	r7, r7, #2
 800090a:	51bb      	str	r3, [r7, r6]
					excel_paket_array[dizi_sayac+2]=excel_bekleme_suresi;
 800090c:	1caf      	adds	r7, r5, #2
 800090e:	00bf      	lsls	r7, r7, #2
 8000910:	51ba      	str	r2, [r7, r6]
					excel_paket_array[dizi_sayac+3]=excel_emir_tekrarr;
 8000912:	1cef      	adds	r7, r5, #3
 8000914:	00bf      	lsls	r7, r7, #2
 8000916:	51b9      	str	r1, [r7, r6]
					dizi_sayac=dizi_sayac+4;
 8000918:	3504      	adds	r5, #4
 800091a:	4661      	mov	r1, ip
 800091c:	600d      	str	r5, [r1, #0]
					excel_emir_no_sayac++;
 800091e:	3001      	adds	r0, #1
 8000920:	4919      	ldr	r1, [pc, #100]	; (8000988 <excel_paket+0x1a0>)
 8000922:	6008      	str	r0, [r1, #0]
					myTxData[1]=56;
 8000924:	491b      	ldr	r1, [pc, #108]	; (8000994 <excel_paket+0x1ac>)
 8000926:	2038      	movs	r0, #56	; 0x38
 8000928:	7048      	strb	r0, [r1, #1]
					myTxData[3]=excel_emir_noo+48;
 800092a:	0020      	movs	r0, r4
 800092c:	3030      	adds	r0, #48	; 0x30
 800092e:	70c8      	strb	r0, [r1, #3]
				    motor_is_yap_sayac+=4;
 8000930:	481a      	ldr	r0, [pc, #104]	; (800099c <excel_paket+0x1b4>)
 8000932:	6801      	ldr	r1, [r0, #0]
 8000934:	3104      	adds	r1, #4
 8000936:	6001      	str	r1, [r0, #0]
 8000938:	e7c2      	b.n	80008c0 <excel_paket+0xd8>
					motor_is_yap_sayac=0;
 800093a:	2100      	movs	r1, #0
 800093c:	4817      	ldr	r0, [pc, #92]	; (800099c <excel_paket+0x1b4>)
 800093e:	6001      	str	r1, [r0, #0]
					dizi_sayac=0;
 8000940:	4813      	ldr	r0, [pc, #76]	; (8000990 <excel_paket+0x1a8>)
 8000942:	6001      	str	r1, [r0, #0]
 8000944:	e7c3      	b.n	80008ce <excel_paket+0xe6>
 8000946:	46c0      	nop			; (mov r8, r8)
 8000948:	200000a8 	.word	0x200000a8
 800094c:	2000008c 	.word	0x2000008c
 8000950:	20000098 	.word	0x20000098
 8000954:	200000bc 	.word	0x200000bc
 8000958:	200000b0 	.word	0x200000b0
 800095c:	2000000c 	.word	0x2000000c
 8000960:	200000a4 	.word	0x200000a4
 8000964:	200000a6 	.word	0x200000a6
 8000968:	20000090 	.word	0x20000090
 800096c:	20000091 	.word	0x20000091
 8000970:	20000092 	.word	0x20000092
 8000974:	20000094 	.word	0x20000094
 8000978:	2000009c 	.word	0x2000009c
 800097c:	200000a0 	.word	0x200000a0
 8000980:	200000b4 	.word	0x200000b4
 8000984:	200000b8 	.word	0x200000b8
 8000988:	200000ac 	.word	0x200000ac
 800098c:	200000fe 	.word	0x200000fe
 8000990:	20000088 	.word	0x20000088
 8000994:	2000001c 	.word	0x2000001c
 8000998:	20000208 	.word	0x20000208
 800099c:	200000d4 	.word	0x200000d4

080009a0 <son_paket_bulma>:
	if(myRxData[12]==paket12 && myRxData[13]==paket13)
 80009a0:	4b06      	ldr	r3, [pc, #24]	; (80009bc <son_paket_bulma+0x1c>)
 80009a2:	7b1b      	ldrb	r3, [r3, #12]
 80009a4:	4283      	cmp	r3, r0
 80009a6:	d001      	beq.n	80009ac <son_paket_bulma+0xc>
		flag=0;
 80009a8:	2000      	movs	r0, #0
}
 80009aa:	4770      	bx	lr
	if(myRxData[12]==paket12 && myRxData[13]==paket13)
 80009ac:	4b03      	ldr	r3, [pc, #12]	; (80009bc <son_paket_bulma+0x1c>)
 80009ae:	7b5b      	ldrb	r3, [r3, #13]
 80009b0:	428b      	cmp	r3, r1
 80009b2:	d001      	beq.n	80009b8 <son_paket_bulma+0x18>
		flag=0;
 80009b4:	2000      	movs	r0, #0
 80009b6:	e7f8      	b.n	80009aa <son_paket_bulma+0xa>
		flag=1;
 80009b8:	2001      	movs	r0, #1
 80009ba:	e7f6      	b.n	80009aa <son_paket_bulma+0xa>
 80009bc:	2000000c 	.word	0x2000000c

080009c0 <ayar_baslat_duraklat_bitir>:
{
 80009c0:	b510      	push	{r4, lr}
	if(myRxData[1]==54)
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <ayar_baslat_duraklat_bitir+0x44>)
 80009c4:	785b      	ldrb	r3, [r3, #1]
 80009c6:	2b36      	cmp	r3, #54	; 0x36
 80009c8:	d000      	beq.n	80009cc <ayar_baslat_duraklat_bitir+0xc>
}
 80009ca:	bd10      	pop	{r4, pc}
		ayar_baslat_duraklat_bitir_Sayac=sifir_dongusu(2,10);
 80009cc:	210a      	movs	r1, #10
 80009ce:	2002      	movs	r0, #2
 80009d0:	f7ff feac 	bl	800072c <sifir_dongusu>
 80009d4:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <ayar_baslat_duraklat_bitir+0x48>)
 80009d6:	6018      	str	r0, [r3, #0]
		if(ayar_baslat_duraklat_bitir_Sayac==11)
 80009d8:	280b      	cmp	r0, #11
 80009da:	d1f6      	bne.n	80009ca <ayar_baslat_duraklat_bitir+0xa>
			GL_islem_baslat=son_paket_bulma(65,66);
 80009dc:	2142      	movs	r1, #66	; 0x42
 80009de:	3036      	adds	r0, #54	; 0x36
 80009e0:	f7ff ffde 	bl	80009a0 <son_paket_bulma>
 80009e4:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <ayar_baslat_duraklat_bitir+0x4c>)
 80009e6:	6018      	str	r0, [r3, #0]
			GL_islem_duraklat=son_paket_bulma(65,80);
 80009e8:	2150      	movs	r1, #80	; 0x50
 80009ea:	2041      	movs	r0, #65	; 0x41
 80009ec:	f7ff ffd8 	bl	80009a0 <son_paket_bulma>
 80009f0:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <ayar_baslat_duraklat_bitir+0x50>)
 80009f2:	6018      	str	r0, [r3, #0]
			GL_islem_bitir=son_paket_bulma(65,70);
 80009f4:	2146      	movs	r1, #70	; 0x46
 80009f6:	2041      	movs	r0, #65	; 0x41
 80009f8:	f7ff ffd2 	bl	80009a0 <son_paket_bulma>
 80009fc:	4b05      	ldr	r3, [pc, #20]	; (8000a14 <ayar_baslat_duraklat_bitir+0x54>)
 80009fe:	6018      	str	r0, [r3, #0]
}
 8000a00:	e7e3      	b.n	80009ca <ayar_baslat_duraklat_bitir+0xa>
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	2000000c 	.word	0x2000000c
 8000a08:	20000080 	.word	0x20000080
 8000a0c:	20000068 	.word	0x20000068
 8000a10:	20000070 	.word	0x20000070
 8000a14:	2000006c 	.word	0x2000006c

08000a18 <acil_stop_paket>:
{
 8000a18:	b510      	push	{r4, lr}
	if(myRxData[1]==55)
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <acil_stop_paket+0x34>)
 8000a1c:	785b      	ldrb	r3, [r3, #1]
 8000a1e:	2b37      	cmp	r3, #55	; 0x37
 8000a20:	d000      	beq.n	8000a24 <acil_stop_paket+0xc>
}
 8000a22:	bd10      	pop	{r4, pc}
		if(myRxData[13]==65)
 8000a24:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <acil_stop_paket+0x34>)
 8000a26:	7b5b      	ldrb	r3, [r3, #13]
 8000a28:	2b41      	cmp	r3, #65	; 0x41
 8000a2a:	d1fa      	bne.n	8000a22 <acil_stop_paket+0xa>
			acil_stop_sayac=sifir_dongusu(2,12);
 8000a2c:	210c      	movs	r1, #12
 8000a2e:	2002      	movs	r0, #2
 8000a30:	f7ff fe7c 	bl	800072c <sifir_dongusu>
 8000a34:	b2c0      	uxtb	r0, r0
 8000a36:	4b06      	ldr	r3, [pc, #24]	; (8000a50 <acil_stop_paket+0x38>)
 8000a38:	7018      	strb	r0, [r3, #0]
			if(acil_stop_sayac==11)
 8000a3a:	280b      	cmp	r0, #11
 8000a3c:	d1f1      	bne.n	8000a22 <acil_stop_paket+0xa>
				acil_stop_flag=son_paket_bulma(65,83);
 8000a3e:	2153      	movs	r1, #83	; 0x53
 8000a40:	3036      	adds	r0, #54	; 0x36
 8000a42:	f7ff ffad 	bl	80009a0 <son_paket_bulma>
 8000a46:	4b03      	ldr	r3, [pc, #12]	; (8000a54 <acil_stop_paket+0x3c>)
 8000a48:	7018      	strb	r0, [r3, #0]
}
 8000a4a:	e7ea      	b.n	8000a22 <acil_stop_paket+0xa>
 8000a4c:	2000000c 	.word	0x2000000c
 8000a50:	2000007d 	.word	0x2000007d
 8000a54:	2000007c 	.word	0x2000007c

08000a58 <adim_dondurme_paket>:
{
 8000a58:	b570      	push	{r4, r5, r6, lr}
	if(myRxData[1]==57)//9.paket
 8000a5a:	4b1c      	ldr	r3, [pc, #112]	; (8000acc <adim_dondurme_paket+0x74>)
 8000a5c:	785b      	ldrb	r3, [r3, #1]
 8000a5e:	2b39      	cmp	r3, #57	; 0x39
 8000a60:	d000      	beq.n	8000a64 <adim_dondurme_paket+0xc>
}
 8000a62:	bd70      	pop	{r4, r5, r6, pc}
		adim_dondurme_flag=sifir_dongusu(2,12);
 8000a64:	210c      	movs	r1, #12
 8000a66:	2002      	movs	r0, #2
 8000a68:	f7ff fe60 	bl	800072c <sifir_dongusu>
 8000a6c:	b2c0      	uxtb	r0, r0
 8000a6e:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <adim_dondurme_paket+0x78>)
 8000a70:	7018      	strb	r0, [r3, #0]
		if(adim_dondurme_flag==11)
 8000a72:	280b      	cmp	r0, #11
 8000a74:	d1f5      	bne.n	8000a62 <adim_dondurme_paket+0xa>
			sag_flag=son_paket_bulma(48,82);
 8000a76:	2152      	movs	r1, #82	; 0x52
 8000a78:	3025      	adds	r0, #37	; 0x25
 8000a7a:	f7ff ff91 	bl	80009a0 <son_paket_bulma>
 8000a7e:	0004      	movs	r4, r0
 8000a80:	4b14      	ldr	r3, [pc, #80]	; (8000ad4 <adim_dondurme_paket+0x7c>)
 8000a82:	7018      	strb	r0, [r3, #0]
			sol_flag=son_paket_bulma(48,76);
 8000a84:	214c      	movs	r1, #76	; 0x4c
 8000a86:	2030      	movs	r0, #48	; 0x30
 8000a88:	f7ff ff8a 	bl	80009a0 <son_paket_bulma>
 8000a8c:	0005      	movs	r5, r0
 8000a8e:	4b12      	ldr	r3, [pc, #72]	; (8000ad8 <adim_dondurme_paket+0x80>)
 8000a90:	7018      	strb	r0, [r3, #0]
			tam_flag=son_paket_bulma(48,84);
 8000a92:	2154      	movs	r1, #84	; 0x54
 8000a94:	2030      	movs	r0, #48	; 0x30
 8000a96:	f7ff ff83 	bl	80009a0 <son_paket_bulma>
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <adim_dondurme_paket+0x84>)
 8000a9c:	7018      	strb	r0, [r3, #0]
			if(sag_flag==1)
 8000a9e:	2c01      	cmp	r4, #1
 8000aa0:	d007      	beq.n	8000ab2 <adim_dondurme_paket+0x5a>
			else if(sol_flag==1)
 8000aa2:	2d01      	cmp	r5, #1
 8000aa4:	d009      	beq.n	8000aba <adim_dondurme_paket+0x62>
			 else if(tam_flag==1)
 8000aa6:	2801      	cmp	r0, #1
 8000aa8:	d00b      	beq.n	8000ac2 <adim_dondurme_paket+0x6a>
				veri_alinamadi_flag=1;
 8000aaa:	2201      	movs	r2, #1
 8000aac:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <adim_dondurme_paket+0x88>)
 8000aae:	701a      	strb	r2, [r3, #0]
}
 8000ab0:	e7d7      	b.n	8000a62 <adim_dondurme_paket+0xa>
			   stepper_initialize(MOTOR_SAGA_DON);
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	f7ff fe14 	bl	80006e0 <stepper_initialize>
 8000ab8:	e7d3      	b.n	8000a62 <adim_dondurme_paket+0xa>
			    stepper_initialize(MOTOR_SOLA_DON);
 8000aba:	2001      	movs	r0, #1
 8000abc:	f7ff fe10 	bl	80006e0 <stepper_initialize>
 8000ac0:	e7cf      	b.n	8000a62 <adim_dondurme_paket+0xa>
				 stepper_initialize(MOTOR_SAGA_DON);
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	f7ff fe0c 	bl	80006e0 <stepper_initialize>
 8000ac8:	e7cb      	b.n	8000a62 <adim_dondurme_paket+0xa>
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	2000000c 	.word	0x2000000c
 8000ad0:	2000007e 	.word	0x2000007e
 8000ad4:	200000dc 	.word	0x200000dc
 8000ad8:	200000dd 	.word	0x200000dd
 8000adc:	200000de 	.word	0x200000de
 8000ae0:	200000e4 	.word	0x200000e4

08000ae4 <paket_parser>:
{
 8000ae4:	b510      	push	{r4, lr}
	for(int i=0; i<VERI_BOYUTU;i++)
 8000ae6:	2400      	movs	r4, #0
 8000ae8:	e012      	b.n	8000b10 <paket_parser+0x2c>
						paket_icindeki_data_arrayi[i] = myRxData[i+2];
 8000aea:	1c9a      	adds	r2, r3, #2
 8000aec:	4916      	ldr	r1, [pc, #88]	; (8000b48 <paket_parser+0x64>)
 8000aee:	5c89      	ldrb	r1, [r1, r2]
 8000af0:	4a16      	ldr	r2, [pc, #88]	; (8000b4c <paket_parser+0x68>)
 8000af2:	54d1      	strb	r1, [r2, r3]
					for(int i=0;i<12;i++)
 8000af4:	3301      	adds	r3, #1
 8000af6:	2b0b      	cmp	r3, #11
 8000af8:	ddf7      	ble.n	8000aea <paket_parser+0x6>
					port_acildi_paket();
 8000afa:	f7ff fe59 	bl	80007b0 <port_acildi_paket>
					excel_paket();
 8000afe:	f7ff fe73 	bl	80007e8 <excel_paket>
					adim_dondurme_paket();
 8000b02:	f7ff ffa9 	bl	8000a58 <adim_dondurme_paket>
					acil_stop_paket();
 8000b06:	f7ff ff87 	bl	8000a18 <acil_stop_paket>
					ayar_baslat_duraklat_bitir();
 8000b0a:	f7ff ff59 	bl	80009c0 <ayar_baslat_duraklat_bitir>
	for(int i=0; i<VERI_BOYUTU;i++)
 8000b0e:	3401      	adds	r4, #1
 8000b10:	2c0f      	cmp	r4, #15
 8000b12:	dc12      	bgt.n	8000b3a <paket_parser+0x56>
			if(myRxData[i]==SENKRON_BYTE)
 8000b14:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <paket_parser+0x64>)
 8000b16:	5d1b      	ldrb	r3, [r3, r4]
 8000b18:	2b3b      	cmp	r3, #59	; 0x3b
 8000b1a:	d1f8      	bne.n	8000b0e <paket_parser+0x2a>
				basladi_flag=1;
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <paket_parser+0x6c>)
 8000b20:	701a      	strb	r2, [r3, #0]
				if(myRxData[VERI_BOYUTU-2]==END_BYTE_L && myRxData[VERI_BOYUTU-1]==END_BYTE_H)
 8000b22:	4b09      	ldr	r3, [pc, #36]	; (8000b48 <paket_parser+0x64>)
 8000b24:	7b9b      	ldrb	r3, [r3, #14]
 8000b26:	2b0d      	cmp	r3, #13
 8000b28:	d1f1      	bne.n	8000b0e <paket_parser+0x2a>
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <paket_parser+0x64>)
 8000b2c:	7bdb      	ldrb	r3, [r3, #15]
 8000b2e:	2b0a      	cmp	r3, #10
 8000b30:	d1ed      	bne.n	8000b0e <paket_parser+0x2a>
					bitti_flag=1;
 8000b32:	4b08      	ldr	r3, [pc, #32]	; (8000b54 <paket_parser+0x70>)
 8000b34:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<12;i++)
 8000b36:	2300      	movs	r3, #0
 8000b38:	e7dd      	b.n	8000af6 <paket_parser+0x12>
	basladi_flag=0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	4a04      	ldr	r2, [pc, #16]	; (8000b50 <paket_parser+0x6c>)
 8000b3e:	7013      	strb	r3, [r2, #0]
	bitti_flag=0;
 8000b40:	4a04      	ldr	r2, [pc, #16]	; (8000b54 <paket_parser+0x70>)
 8000b42:	7013      	strb	r3, [r2, #0]
}
 8000b44:	bd10      	pop	{r4, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	2000000c 	.word	0x2000000c
 8000b4c:	2000002c 	.word	0x2000002c
 8000b50:	20000084 	.word	0x20000084
 8000b54:	20000086 	.word	0x20000086

08000b58 <HAL_TIM_PeriodElapsedCallback>:
{
 8000b58:	b510      	push	{r4, lr}
	if(htim==&htim2)
 8000b5a:	4b26      	ldr	r3, [pc, #152]	; (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000b5c:	4298      	cmp	r0, r3
 8000b5e:	d000      	beq.n	8000b62 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8000b60:	bd10      	pop	{r4, pc}
			if(GL_timer_enable_flag)
 8000b62:	4b25      	ldr	r3, [pc, #148]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d0fa      	beq.n	8000b60 <HAL_TIM_PeriodElapsedCallback+0x8>
				HAL_GPIO_WritePin(GPIOA, STEPPER_ENABLE_Pin, GPIO_PIN_RESET);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2180      	movs	r1, #128	; 0x80
 8000b6e:	0089      	lsls	r1, r1, #2
 8000b70:	20a0      	movs	r0, #160	; 0xa0
 8000b72:	05c0      	lsls	r0, r0, #23
 8000b74:	f000 febe 	bl	80018f4 <HAL_GPIO_WritePin>
				if(GL_timer_1ms_flag ==0)
 8000b78:	4b20      	ldr	r3, [pc, #128]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d02e      	beq.n	8000bde <HAL_TIM_PeriodElapsedCallback+0x86>
				else if(GL_timer_1ms_flag ==1)
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d1ed      	bne.n	8000b60 <HAL_TIM_PeriodElapsedCallback+0x8>
					GL_timer_1ms_flag = 0;
 8000b84:	2200      	movs	r2, #0
 8000b86:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000b88:	601a      	str	r2, [r3, #0]
					pulse_sayisi++;
 8000b8a:	4c1d      	ldr	r4, [pc, #116]	; (8000c00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000b8c:	6823      	ldr	r3, [r4, #0]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	6023      	str	r3, [r4, #0]
					HAL_GPIO_WritePin(GPIOA, PIN_1_Pin, GPIO_PIN_RESET);
 8000b92:	2180      	movs	r1, #128	; 0x80
 8000b94:	0109      	lsls	r1, r1, #4
 8000b96:	20a0      	movs	r0, #160	; 0xa0
 8000b98:	05c0      	lsls	r0, r0, #23
 8000b9a:	f000 feab 	bl	80018f4 <HAL_GPIO_WritePin>
					if(pulse_sayisi>=panel_adim_sayisi)
 8000b9e:	6823      	ldr	r3, [r4, #0]
 8000ba0:	4a18      	ldr	r2, [pc, #96]	; (8000c04 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000ba2:	6810      	ldr	r0, [r2, #0]
 8000ba4:	4283      	cmp	r3, r0
 8000ba6:	db06      	blt.n	8000bb6 <HAL_TIM_PeriodElapsedCallback+0x5e>
						tur_sayisi++;
 8000ba8:	4a17      	ldr	r2, [pc, #92]	; (8000c08 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000baa:	6813      	ldr	r3, [r2, #0]
 8000bac:	3301      	adds	r3, #1
 8000bae:	6013      	str	r3, [r2, #0]
						pulse_sayisi =0;
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b13      	ldr	r3, [pc, #76]	; (8000c00 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000bb4:	601a      	str	r2, [r3, #0]
					if(tur_sayisi>=panel_adim_sayisi/3200)
 8000bb6:	21c8      	movs	r1, #200	; 0xc8
 8000bb8:	0109      	lsls	r1, r1, #4
 8000bba:	f7ff fb2f 	bl	800021c <__divsi3>
 8000bbe:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4298      	cmp	r0, r3
 8000bc4:	dccc      	bgt.n	8000b60 <HAL_TIM_PeriodElapsedCallback+0x8>
						GL_timer_enable_flag =0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	4a0b      	ldr	r2, [pc, #44]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000bca:	7013      	strb	r3, [r2, #0]
						tur_sayisi=0;
 8000bcc:	4a0e      	ldr	r2, [pc, #56]	; (8000c08 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000bce:	6013      	str	r3, [r2, #0]
						motor_dur_flag=0;
 8000bd0:	4a0e      	ldr	r2, [pc, #56]	; (8000c0c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000bd2:	7013      	strb	r3, [r2, #0]
						GL_emir_tekrari++;
 8000bd4:	4a0e      	ldr	r2, [pc, #56]	; (8000c10 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000bd6:	6813      	ldr	r3, [r2, #0]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	6013      	str	r3, [r2, #0]
}
 8000bdc:	e7c0      	b.n	8000b60 <HAL_TIM_PeriodElapsedCallback+0x8>
                    GL_timer_1ms_flag = 1;
 8000bde:	2201      	movs	r2, #1
 8000be0:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000be2:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, PIN_1_Pin,GPIO_PIN_SET);
 8000be4:	2180      	movs	r1, #128	; 0x80
 8000be6:	0109      	lsls	r1, r1, #4
 8000be8:	20a0      	movs	r0, #160	; 0xa0
 8000bea:	05c0      	lsls	r0, r0, #23
 8000bec:	f000 fe82 	bl	80018f4 <HAL_GPIO_WritePin>
 8000bf0:	e7b6      	b.n	8000b60 <HAL_TIM_PeriodElapsedCallback+0x8>
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	200001c8 	.word	0x200001c8
 8000bf8:	20000004 	.word	0x20000004
 8000bfc:	20000078 	.word	0x20000078
 8000c00:	200000d8 	.word	0x200000d8
 8000c04:	20000038 	.word	0x20000038
 8000c08:	200000e0 	.word	0x200000e0
 8000c0c:	200000c0 	.word	0x200000c0
 8000c10:	20000064 	.word	0x20000064

08000c14 <HAL_UART_RxCpltCallback>:
{
 8000c14:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart2,&myRxData[0],16);
 8000c16:	2210      	movs	r2, #16
 8000c18:	4902      	ldr	r1, [pc, #8]	; (8000c24 <HAL_UART_RxCpltCallback+0x10>)
 8000c1a:	4803      	ldr	r0, [pc, #12]	; (8000c28 <HAL_UART_RxCpltCallback+0x14>)
 8000c1c:	f002 fc78 	bl	8003510 <HAL_UART_Receive_IT>
}
 8000c20:	bd10      	pop	{r4, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	2000000c 	.word	0x2000000c
 8000c28:	20000268 	.word	0x20000268

08000c2c <motor_is_yap>:
{
 8000c2c:	b510      	push	{r4, lr}
	if(GL_motor_is_yapmaya_basladi_flag == 0)
 8000c2e:	4b10      	ldr	r3, [pc, #64]	; (8000c70 <motor_is_yap+0x44>)
 8000c30:	781c      	ldrb	r4, [r3, #0]
 8000c32:	2c00      	cmp	r4, #0
 8000c34:	d003      	beq.n	8000c3e <motor_is_yap+0x12>
	if((GL_motor_is_yapmaya_basladi_flag==1)&&(!GL_timer_enable_flag))
 8000c36:	2c01      	cmp	r4, #1
 8000c38:	d00c      	beq.n	8000c54 <motor_is_yap+0x28>
		return 0;
 8000c3a:	2400      	movs	r4, #0
 8000c3c:	e008      	b.n	8000c50 <motor_is_yap+0x24>
		GL_istenen_tur_sayisi = istenen_tur_sayisi;
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <motor_is_yap+0x48>)
 8000c40:	7018      	strb	r0, [r3, #0]
		GL_istenen_bekleme_suresi_ms = istenen_bekleme_suresi_ms;
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <motor_is_yap+0x4c>)
 8000c44:	6019      	str	r1, [r3, #0]
		GL_timer_enable_flag = 1;
 8000c46:	2301      	movs	r3, #1
 8000c48:	4a0c      	ldr	r2, [pc, #48]	; (8000c7c <motor_is_yap+0x50>)
 8000c4a:	7013      	strb	r3, [r2, #0]
		GL_motor_is_yapmaya_basladi_flag = 1;
 8000c4c:	4a08      	ldr	r2, [pc, #32]	; (8000c70 <motor_is_yap+0x44>)
 8000c4e:	7013      	strb	r3, [r2, #0]
}
 8000c50:	0020      	movs	r0, r4
 8000c52:	bd10      	pop	{r4, pc}
	if((GL_motor_is_yapmaya_basladi_flag==1)&&(!GL_timer_enable_flag))
 8000c54:	4b09      	ldr	r3, [pc, #36]	; (8000c7c <motor_is_yap+0x50>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <motor_is_yap+0x34>
		return 0;
 8000c5c:	2400      	movs	r4, #0
 8000c5e:	e7f7      	b.n	8000c50 <motor_is_yap+0x24>
		HAL_Delay(GL_istenen_bekleme_suresi_ms);
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <motor_is_yap+0x4c>)
 8000c62:	6818      	ldr	r0, [r3, #0]
 8000c64:	f000 fad4 	bl	8001210 <HAL_Delay>
		GL_motor_is_yapmaya_basladi_flag = 0;
 8000c68:	2200      	movs	r2, #0
 8000c6a:	4b01      	ldr	r3, [pc, #4]	; (8000c70 <motor_is_yap+0x44>)
 8000c6c:	701a      	strb	r2, [r3, #0]
		return 1;
 8000c6e:	e7ef      	b.n	8000c50 <motor_is_yap+0x24>
 8000c70:	20000075 	.word	0x20000075
 8000c74:	20000074 	.word	0x20000074
 8000c78:	20000000 	.word	0x20000000
 8000c7c:	20000004 	.word	0x20000004

08000c80 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c80:	b672      	cpsid	i
 8000c82:	e7fe      	b.n	8000c82 <Error_Handler+0x2>

08000c84 <MX_TIM2_Init>:
{
 8000c84:	b500      	push	{lr}
 8000c86:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c88:	2210      	movs	r2, #16
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	a802      	add	r0, sp, #8
 8000c8e:	f002 fccd 	bl	800362c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c92:	2208      	movs	r2, #8
 8000c94:	2100      	movs	r1, #0
 8000c96:	4668      	mov	r0, sp
 8000c98:	f002 fcc8 	bl	800362c <memset>
  htim2.Instance = TIM2;
 8000c9c:	4815      	ldr	r0, [pc, #84]	; (8000cf4 <MX_TIM2_Init+0x70>)
 8000c9e:	2380      	movs	r3, #128	; 0x80
 8000ca0:	05db      	lsls	r3, r3, #23
 8000ca2:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 19;
 8000ca4:	2313      	movs	r3, #19
 8000ca6:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 399;
 8000cac:	2290      	movs	r2, #144	; 0x90
 8000cae:	32ff      	adds	r2, #255	; 0xff
 8000cb0:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb2:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb4:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cb6:	f001 fc63 	bl	8002580 <HAL_TIM_Base_Init>
 8000cba:	2800      	cmp	r0, #0
 8000cbc:	d114      	bne.n	8000ce8 <MX_TIM2_Init+0x64>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cbe:	2380      	movs	r3, #128	; 0x80
 8000cc0:	015b      	lsls	r3, r3, #5
 8000cc2:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cc4:	a902      	add	r1, sp, #8
 8000cc6:	480b      	ldr	r0, [pc, #44]	; (8000cf4 <MX_TIM2_Init+0x70>)
 8000cc8:	f001 fcae 	bl	8002628 <HAL_TIM_ConfigClockSource>
 8000ccc:	2800      	cmp	r0, #0
 8000cce:	d10d      	bne.n	8000cec <MX_TIM2_Init+0x68>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000cd0:	2320      	movs	r3, #32
 8000cd2:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cd8:	4669      	mov	r1, sp
 8000cda:	4806      	ldr	r0, [pc, #24]	; (8000cf4 <MX_TIM2_Init+0x70>)
 8000cdc:	f001 fdb8 	bl	8002850 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	d105      	bne.n	8000cf0 <MX_TIM2_Init+0x6c>
}
 8000ce4:	b007      	add	sp, #28
 8000ce6:	bd00      	pop	{pc}
    Error_Handler();
 8000ce8:	f7ff ffca 	bl	8000c80 <Error_Handler>
    Error_Handler();
 8000cec:	f7ff ffc8 	bl	8000c80 <Error_Handler>
    Error_Handler();
 8000cf0:	f7ff ffc6 	bl	8000c80 <Error_Handler>
 8000cf4:	200001c8 	.word	0x200001c8

08000cf8 <MX_RTC_Init>:
{
 8000cf8:	b510      	push	{r4, lr}
  hrtc.Instance = RTC;
 8000cfa:	480a      	ldr	r0, [pc, #40]	; (8000d24 <MX_RTC_Init+0x2c>)
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <MX_RTC_Init+0x30>)
 8000cfe:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d00:	2300      	movs	r3, #0
 8000d02:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d04:	227f      	movs	r2, #127	; 0x7f
 8000d06:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d08:	3280      	adds	r2, #128	; 0x80
 8000d0a:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d0c:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d0e:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d10:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d12:	61c3      	str	r3, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d14:	f001 fb5a 	bl	80023cc <HAL_RTC_Init>
 8000d18:	2800      	cmp	r0, #0
 8000d1a:	d100      	bne.n	8000d1e <MX_RTC_Init+0x26>
}
 8000d1c:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d1e:	f7ff ffaf 	bl	8000c80 <Error_Handler>
 8000d22:	46c0      	nop			; (mov r8, r8)
 8000d24:	2000018c 	.word	0x2000018c
 8000d28:	40002800 	.word	0x40002800

08000d2c <MX_ADC_Init>:
{
 8000d2c:	b500      	push	{lr}
 8000d2e:	b083      	sub	sp, #12
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d30:	2208      	movs	r2, #8
 8000d32:	2100      	movs	r1, #0
 8000d34:	4668      	mov	r0, sp
 8000d36:	f002 fc79 	bl	800362c <memset>
  hadc.Instance = ADC1;
 8000d3a:	481a      	ldr	r0, [pc, #104]	; (8000da4 <MX_ADC_Init+0x78>)
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <MX_ADC_Init+0x7c>)
 8000d3e:	6003      	str	r3, [r0, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d44:	2280      	movs	r2, #128	; 0x80
 8000d46:	05d2      	lsls	r2, r2, #23
 8000d48:	6042      	str	r2, [r0, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000d4a:	2210      	movs	r2, #16
 8000d4c:	6082      	str	r2, [r0, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_39CYCLES_5;
 8000d4e:	3a0b      	subs	r2, #11
 8000d50:	6382      	str	r2, [r0, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000d52:	3a04      	subs	r2, #4
 8000d54:	6102      	str	r2, [r0, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d56:	60c3      	str	r3, [r0, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000d58:	2120      	movs	r1, #32
 8000d5a:	5442      	strb	r2, [r0, r1]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000d5c:	3220      	adds	r2, #32
 8000d5e:	5483      	strb	r3, [r0, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d60:	6283      	str	r3, [r0, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d62:	22c2      	movs	r2, #194	; 0xc2
 8000d64:	32ff      	adds	r2, #255	; 0xff
 8000d66:	6242      	str	r2, [r0, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000d68:	3a96      	subs	r2, #150	; 0x96
 8000d6a:	3aff      	subs	r2, #255	; 0xff
 8000d6c:	5483      	strb	r3, [r0, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6e:	3a28      	subs	r2, #40	; 0x28
 8000d70:	6142      	str	r2, [r0, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d72:	6303      	str	r3, [r0, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000d74:	6183      	str	r3, [r0, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000d76:	6343      	str	r3, [r0, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000d78:	61c3      	str	r3, [r0, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000d7a:	f000 fa73 	bl	8001264 <HAL_ADC_Init>
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	d10c      	bne.n	8000d9c <MX_ADC_Init+0x70>
  sConfig.Channel = ADC_CHANNEL_0;
 8000d82:	2301      	movs	r3, #1
 8000d84:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d86:	2380      	movs	r3, #128	; 0x80
 8000d88:	015b      	lsls	r3, r3, #5
 8000d8a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d8c:	4669      	mov	r1, sp
 8000d8e:	4805      	ldr	r0, [pc, #20]	; (8000da4 <MX_ADC_Init+0x78>)
 8000d90:	f000 fbd8 	bl	8001544 <HAL_ADC_ConfigChannel>
 8000d94:	2800      	cmp	r0, #0
 8000d96:	d103      	bne.n	8000da0 <MX_ADC_Init+0x74>
}
 8000d98:	b003      	add	sp, #12
 8000d9a:	bd00      	pop	{pc}
    Error_Handler();
 8000d9c:	f7ff ff70 	bl	8000c80 <Error_Handler>
    Error_Handler();
 8000da0:	f7ff ff6e 	bl	8000c80 <Error_Handler>
 8000da4:	200002fc 	.word	0x200002fc
 8000da8:	40012400 	.word	0x40012400

08000dac <MX_USART2_UART_Init>:
{
 8000dac:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8000dae:	480b      	ldr	r0, [pc, #44]	; (8000ddc <MX_USART2_UART_Init+0x30>)
 8000db0:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <MX_USART2_UART_Init+0x34>)
 8000db2:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 57600;
 8000db4:	23e1      	movs	r3, #225	; 0xe1
 8000db6:	021b      	lsls	r3, r3, #8
 8000db8:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dbe:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dc0:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc6:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dc8:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dca:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dcc:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000dce:	f002 fafd 	bl	80033cc <HAL_UART_Init>
 8000dd2:	2800      	cmp	r0, #0
 8000dd4:	d100      	bne.n	8000dd8 <MX_USART2_UART_Init+0x2c>
}
 8000dd6:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000dd8:	f7ff ff52 	bl	8000c80 <Error_Handler>
 8000ddc:	20000268 	.word	0x20000268
 8000de0:	40004400 	.word	0x40004400

08000de4 <MX_USART1_UART_Init>:
{
 8000de4:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8000de6:	480b      	ldr	r0, [pc, #44]	; (8000e14 <MX_USART1_UART_Init+0x30>)
 8000de8:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <MX_USART1_UART_Init+0x34>)
 8000dea:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 57600;
 8000dec:	23e1      	movs	r3, #225	; 0xe1
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000df2:	2300      	movs	r3, #0
 8000df4:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df6:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000df8:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dfe:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e00:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e02:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e04:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e06:	f002 fae1 	bl	80033cc <HAL_UART_Init>
 8000e0a:	2800      	cmp	r0, #0
 8000e0c:	d100      	bne.n	8000e10 <MX_USART1_UART_Init+0x2c>
}
 8000e0e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e10:	f7ff ff36 	bl	8000c80 <Error_Handler>
 8000e14:	20000104 	.word	0x20000104
 8000e18:	40013800 	.word	0x40013800

08000e1c <SystemClock_Config>:
{
 8000e1c:	b500      	push	{lr}
 8000e1e:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e20:	2238      	movs	r2, #56	; 0x38
 8000e22:	2100      	movs	r1, #0
 8000e24:	a80e      	add	r0, sp, #56	; 0x38
 8000e26:	f002 fc01 	bl	800362c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e2a:	2214      	movs	r2, #20
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	a809      	add	r0, sp, #36	; 0x24
 8000e30:	f002 fbfc 	bl	800362c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e34:	2224      	movs	r2, #36	; 0x24
 8000e36:	2100      	movs	r1, #0
 8000e38:	4668      	mov	r0, sp
 8000e3a:	f002 fbf7 	bl	800362c <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e3e:	4920      	ldr	r1, [pc, #128]	; (8000ec0 <SystemClock_Config+0xa4>)
 8000e40:	680b      	ldr	r3, [r1, #0]
 8000e42:	4a20      	ldr	r2, [pc, #128]	; (8000ec4 <SystemClock_Config+0xa8>)
 8000e44:	401a      	ands	r2, r3
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	011b      	lsls	r3, r3, #4
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000e4e:	230a      	movs	r3, #10
 8000e50:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e52:	3b09      	subs	r3, #9
 8000e54:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e56:	2210      	movs	r2, #16
 8000e58:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000e5a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e60:	2300      	movs	r3, #0
 8000e62:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	02db      	lsls	r3, r3, #11
 8000e68:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	03db      	lsls	r3, r3, #15
 8000e6e:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e70:	a80e      	add	r0, sp, #56	; 0x38
 8000e72:	f000 fd9d 	bl	80019b0 <HAL_RCC_OscConfig>
 8000e76:	2800      	cmp	r0, #0
 8000e78:	d11c      	bne.n	8000eb4 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7a:	230f      	movs	r3, #15
 8000e7c:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e7e:	3b0c      	subs	r3, #12
 8000e80:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e86:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e88:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	a809      	add	r0, sp, #36	; 0x24
 8000e8e:	f001 f857 	bl	8001f40 <HAL_RCC_ClockConfig>
 8000e92:	2800      	cmp	r0, #0
 8000e94:	d110      	bne.n	8000eb8 <SystemClock_Config+0x9c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8000e96:	2323      	movs	r3, #35	; 0x23
 8000e98:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	9303      	str	r3, [sp, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e9e:	9304      	str	r3, [sp, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	029b      	lsls	r3, r3, #10
 8000ea4:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea6:	4668      	mov	r0, sp
 8000ea8:	f001 f95c 	bl	8002164 <HAL_RCCEx_PeriphCLKConfig>
 8000eac:	2800      	cmp	r0, #0
 8000eae:	d105      	bne.n	8000ebc <SystemClock_Config+0xa0>
}
 8000eb0:	b01d      	add	sp, #116	; 0x74
 8000eb2:	bd00      	pop	{pc}
    Error_Handler();
 8000eb4:	f7ff fee4 	bl	8000c80 <Error_Handler>
    Error_Handler();
 8000eb8:	f7ff fee2 	bl	8000c80 <Error_Handler>
    Error_Handler();
 8000ebc:	f7ff fee0 	bl	8000c80 <Error_Handler>
 8000ec0:	40007000 	.word	0x40007000
 8000ec4:	ffffe7ff 	.word	0xffffe7ff

08000ec8 <main>:
{
 8000ec8:	b510      	push	{r4, lr}
  HAL_Init();
 8000eca:	f000 f97b 	bl	80011c4 <HAL_Init>
  SystemClock_Config();
 8000ece:	f7ff ffa5 	bl	8000e1c <SystemClock_Config>
  MX_GPIO_Init();
 8000ed2:	f7ff fbc3 	bl	800065c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ed6:	f7ff fed5 	bl	8000c84 <MX_TIM2_Init>
  MX_RTC_Init();
 8000eda:	f7ff ff0d 	bl	8000cf8 <MX_RTC_Init>
  MX_ADC_Init();
 8000ede:	f7ff ff25 	bl	8000d2c <MX_ADC_Init>
  MX_USART2_UART_Init();
 8000ee2:	f7ff ff63 	bl	8000dac <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000ee6:	f7ff ff7d 	bl	8000de4 <MX_USART1_UART_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000eea:	481a      	ldr	r0, [pc, #104]	; (8000f54 <main+0x8c>)
 8000eec:	f001 fb6c 	bl	80025c8 <HAL_TIM_Base_Start_IT>
  __HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);
 8000ef0:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <main+0x90>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	6813      	ldr	r3, [r2, #0]
 8000ef6:	2120      	movs	r1, #32
 8000ef8:	430b      	orrs	r3, r1
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	e003      	b.n	8000f06 <main+0x3e>
	  		   buffer_index++;
 8000efe:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <main+0x94>)
 8000f00:	7813      	ldrb	r3, [r2, #0]
 8000f02:	3301      	adds	r3, #1
 8000f04:	7013      	strb	r3, [r2, #0]
	  HAL_UART_Receive_IT(&huart2,&myRxData[0],16);
 8000f06:	2210      	movs	r2, #16
 8000f08:	4915      	ldr	r1, [pc, #84]	; (8000f60 <main+0x98>)
 8000f0a:	4813      	ldr	r0, [pc, #76]	; (8000f58 <main+0x90>)
 8000f0c:	f002 fb00 	bl	8003510 <HAL_UART_Receive_IT>
	  paket_parser();
 8000f10:	f7ff fde8 	bl	8000ae4 <paket_parser>
	  if(GL_islem_baslat==1)
 8000f14:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <main+0x9c>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d1f0      	bne.n	8000efe <main+0x36>
		  motor_is_emir_tekrar_sayisi=excel_paket_array[motor_is_yap_sayac-1];
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <main+0xa0>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	1e59      	subs	r1, r3, #1
 8000f22:	4a12      	ldr	r2, [pc, #72]	; (8000f6c <main+0xa4>)
 8000f24:	0089      	lsls	r1, r1, #2
 8000f26:	5888      	ldr	r0, [r1, r2]
 8000f28:	4911      	ldr	r1, [pc, #68]	; (8000f70 <main+0xa8>)
 8000f2a:	6008      	str	r0, [r1, #0]
		  motor_is_emir_no=excel_paket_array[motor_is_yap_sayac-4];
 8000f2c:	1f19      	subs	r1, r3, #4
 8000f2e:	0089      	lsls	r1, r1, #2
 8000f30:	5888      	ldr	r0, [r1, r2]
 8000f32:	4910      	ldr	r1, [pc, #64]	; (8000f74 <main+0xac>)
 8000f34:	6008      	str	r0, [r1, #0]
		  motor_is_adim_sayisi=excel_paket_array[motor_is_yap_sayac-3];
 8000f36:	1ed9      	subs	r1, r3, #3
 8000f38:	0089      	lsls	r1, r1, #2
 8000f3a:	5888      	ldr	r0, [r1, r2]
 8000f3c:	490e      	ldr	r1, [pc, #56]	; (8000f78 <main+0xb0>)
 8000f3e:	6008      	str	r0, [r1, #0]
		  motor_is_bekleme_Suresi=excel_paket_array[motor_is_yap_sayac-2];
 8000f40:	3b02      	subs	r3, #2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	5899      	ldr	r1, [r3, r2]
 8000f46:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <main+0xb4>)
 8000f48:	6019      	str	r1, [r3, #0]
		  motor_is_yap(motor_istenen_adim_sayisi,motor_is_bekleme_Suresi);
 8000f4a:	4b0d      	ldr	r3, [pc, #52]	; (8000f80 <main+0xb8>)
 8000f4c:	6818      	ldr	r0, [r3, #0]
 8000f4e:	f7ff fe6d 	bl	8000c2c <motor_is_yap>
 8000f52:	e7d4      	b.n	8000efe <main+0x36>
 8000f54:	200001c8 	.word	0x200001c8
 8000f58:	20000268 	.word	0x20000268
 8000f5c:	20000087 	.word	0x20000087
 8000f60:	2000000c 	.word	0x2000000c
 8000f64:	20000068 	.word	0x20000068
 8000f68:	200000d4 	.word	0x200000d4
 8000f6c:	20000208 	.word	0x20000208
 8000f70:	200000d0 	.word	0x200000d0
 8000f74:	200000cc 	.word	0x200000cc
 8000f78:	200000c4 	.word	0x200000c4
 8000f7c:	200000c8 	.word	0x200000c8
 8000f80:	20000008 	.word	0x20000008

08000f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	4b09      	ldr	r3, [pc, #36]	; (8000fac <HAL_MspInit+0x28>)
 8000f88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f90:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000f92:	2280      	movs	r2, #128	; 0x80
 8000f94:	0552      	lsls	r2, r2, #21
 8000f96:	430a      	orrs	r2, r1
 8000f98:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	2004      	movs	r0, #4
 8000fa0:	f000 fb40 	bl	8001624 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8000fa4:	2004      	movs	r0, #4
 8000fa6:	f000 fb6d 	bl	8001684 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000faa:	bd10      	pop	{r4, pc}
 8000fac:	40021000 	.word	0x40021000

08000fb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fb0:	b510      	push	{r4, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	2214      	movs	r2, #20
 8000fb8:	2100      	movs	r1, #0
 8000fba:	a801      	add	r0, sp, #4
 8000fbc:	f002 fb36 	bl	800362c <memset>
  if(hadc->Instance==ADC1)
 8000fc0:	6822      	ldr	r2, [r4, #0]
 8000fc2:	4b12      	ldr	r3, [pc, #72]	; (800100c <HAL_ADC_MspInit+0x5c>)
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d001      	beq.n	8000fcc <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000fc8:	b006      	add	sp, #24
 8000fca:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <HAL_ADC_MspInit+0x60>)
 8000fce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000fd0:	2280      	movs	r2, #128	; 0x80
 8000fd2:	0092      	lsls	r2, r2, #2
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4311      	orrs	r1, r2
 8000fde:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = pot_Pin;
 8000fe8:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fea:	2303      	movs	r3, #3
 8000fec:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(pot_GPIO_Port, &GPIO_InitStruct);
 8000fee:	a901      	add	r1, sp, #4
 8000ff0:	20a0      	movs	r0, #160	; 0xa0
 8000ff2:	05c0      	lsls	r0, r0, #23
 8000ff4:	f000 fbba 	bl	800176c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	200c      	movs	r0, #12
 8000ffe:	f000 fb11 	bl	8001624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8001002:	200c      	movs	r0, #12
 8001004:	f000 fb3e 	bl	8001684 <HAL_NVIC_EnableIRQ>
}
 8001008:	e7de      	b.n	8000fc8 <HAL_ADC_MspInit+0x18>
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	40012400 	.word	0x40012400
 8001010:	40021000 	.word	0x40021000

08001014 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8001014:	6802      	ldr	r2, [r0, #0]
 8001016:	4b05      	ldr	r3, [pc, #20]	; (800102c <HAL_RTC_MspInit+0x18>)
 8001018:	429a      	cmp	r2, r3
 800101a:	d000      	beq.n	800101e <HAL_RTC_MspInit+0xa>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800101c:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 800101e:	4a04      	ldr	r2, [pc, #16]	; (8001030 <HAL_RTC_MspInit+0x1c>)
 8001020:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	02db      	lsls	r3, r3, #11
 8001026:	430b      	orrs	r3, r1
 8001028:	6513      	str	r3, [r2, #80]	; 0x50
}
 800102a:	e7f7      	b.n	800101c <HAL_RTC_MspInit+0x8>
 800102c:	40002800 	.word	0x40002800
 8001030:	40021000 	.word	0x40021000

08001034 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001034:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 8001036:	6802      	ldr	r2, [r0, #0]
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	05db      	lsls	r3, r3, #23
 800103c:	429a      	cmp	r2, r3
 800103e:	d000      	beq.n	8001042 <HAL_TIM_Base_MspInit+0xe>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001040:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001042:	4a07      	ldr	r2, [pc, #28]	; (8001060 <HAL_TIM_Base_MspInit+0x2c>)
 8001044:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001046:	2101      	movs	r1, #1
 8001048:	430b      	orrs	r3, r1
 800104a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	200f      	movs	r0, #15
 8001052:	f000 fae7 	bl	8001624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001056:	200f      	movs	r0, #15
 8001058:	f000 fb14 	bl	8001684 <HAL_NVIC_EnableIRQ>
}
 800105c:	e7f0      	b.n	8001040 <HAL_TIM_Base_MspInit+0xc>
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	40021000 	.word	0x40021000

08001064 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001064:	b510      	push	{r4, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106a:	2214      	movs	r2, #20
 800106c:	2100      	movs	r1, #0
 800106e:	a803      	add	r0, sp, #12
 8001070:	f002 fadc 	bl	800362c <memset>
  if(huart->Instance==USART1)
 8001074:	6823      	ldr	r3, [r4, #0]
 8001076:	4a26      	ldr	r2, [pc, #152]	; (8001110 <HAL_UART_MspInit+0xac>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d004      	beq.n	8001086 <HAL_UART_MspInit+0x22>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 800107c:	4a25      	ldr	r2, [pc, #148]	; (8001114 <HAL_UART_MspInit+0xb0>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d021      	beq.n	80010c6 <HAL_UART_MspInit+0x62>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001082:	b008      	add	sp, #32
 8001084:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001086:	4b24      	ldr	r3, [pc, #144]	; (8001118 <HAL_UART_MspInit+0xb4>)
 8001088:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800108a:	2280      	movs	r2, #128	; 0x80
 800108c:	01d2      	lsls	r2, r2, #7
 800108e:	430a      	orrs	r2, r1
 8001090:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001092:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001094:	2202      	movs	r2, #2
 8001096:	4311      	orrs	r1, r2
 8001098:	62d9      	str	r1, [r3, #44]	; 0x2c
 800109a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109c:	4013      	ands	r3, r2
 800109e:	9301      	str	r3, [sp, #4]
 80010a0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010a2:	23c0      	movs	r3, #192	; 0xc0
 80010a4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a6:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a8:	3bbd      	subs	r3, #189	; 0xbd
 80010aa:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ac:	a903      	add	r1, sp, #12
 80010ae:	481b      	ldr	r0, [pc, #108]	; (800111c <HAL_UART_MspInit+0xb8>)
 80010b0:	f000 fb5c 	bl	800176c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2100      	movs	r1, #0
 80010b8:	201b      	movs	r0, #27
 80010ba:	f000 fab3 	bl	8001624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80010be:	201b      	movs	r0, #27
 80010c0:	f000 fae0 	bl	8001684 <HAL_NVIC_EnableIRQ>
 80010c4:	e7dd      	b.n	8001082 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80010c6:	4b14      	ldr	r3, [pc, #80]	; (8001118 <HAL_UART_MspInit+0xb4>)
 80010c8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80010ca:	2280      	movs	r2, #128	; 0x80
 80010cc:	0292      	lsls	r2, r2, #10
 80010ce:	430a      	orrs	r2, r1
 80010d0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80010d4:	2201      	movs	r2, #1
 80010d6:	4311      	orrs	r1, r2
 80010d8:	62d9      	str	r1, [r3, #44]	; 0x2c
 80010da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010dc:	401a      	ands	r2, r3
 80010de:	9202      	str	r2, [sp, #8]
 80010e0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010e2:	230c      	movs	r3, #12
 80010e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e6:	3b0a      	subs	r3, #10
 80010e8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ea:	3301      	adds	r3, #1
 80010ec:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80010ee:	3301      	adds	r3, #1
 80010f0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	a903      	add	r1, sp, #12
 80010f4:	20a0      	movs	r0, #160	; 0xa0
 80010f6:	05c0      	lsls	r0, r0, #23
 80010f8:	f000 fb38 	bl	800176c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2100      	movs	r1, #0
 8001100:	201c      	movs	r0, #28
 8001102:	f000 fa8f 	bl	8001624 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001106:	201c      	movs	r0, #28
 8001108:	f000 fabc 	bl	8001684 <HAL_NVIC_EnableIRQ>
}
 800110c:	e7b9      	b.n	8001082 <HAL_UART_MspInit+0x1e>
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	40013800 	.word	0x40013800
 8001114:	40004400 	.word	0x40004400
 8001118:	40021000 	.word	0x40021000
 800111c:	50000400 	.word	0x50000400

08001120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001120:	e7fe      	b.n	8001120 <NMI_Handler>

08001122 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001122:	e7fe      	b.n	8001122 <HardFault_Handler>

08001124 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001124:	4770      	bx	lr

08001126 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001126:	4770      	bx	lr

08001128 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001128:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800112a:	f000 f85f 	bl	80011ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800112e:	bd10      	pop	{r4, pc}

08001130 <RCC_CRS_IRQHandler>:

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 8001130:	4770      	bx	lr
	...

08001134 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8001134:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8001136:	4802      	ldr	r0, [pc, #8]	; (8001140 <ADC1_COMP_IRQHandler+0xc>)
 8001138:	f000 f992 	bl	8001460 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 800113c:	bd10      	pop	{r4, pc}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	200002fc 	.word	0x200002fc

08001144 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001144:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001146:	4802      	ldr	r0, [pc, #8]	; (8001150 <TIM2_IRQHandler+0xc>)
 8001148:	f001 faf0 	bl	800272c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800114c:	bd10      	pop	{r4, pc}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	200001c8 	.word	0x200001c8

08001154 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001154:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001156:	4802      	ldr	r0, [pc, #8]	; (8001160 <USART1_IRQHandler+0xc>)
 8001158:	f001 fcb0 	bl	8002abc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800115c:	bd10      	pop	{r4, pc}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	20000104 	.word	0x20000104

08001164 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001164:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001166:	4802      	ldr	r0, [pc, #8]	; (8001170 <USART2_IRQHandler+0xc>)
 8001168:	f001 fca8 	bl	8002abc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800116c:	bd10      	pop	{r4, pc}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	20000268 	.word	0x20000268

08001174 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001174:	4770      	bx	lr
	...

08001178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001178:	b510      	push	{r4, lr}
 800117a:	0004      	movs	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800117c:	4b0e      	ldr	r3, [pc, #56]	; (80011b8 <HAL_InitTick+0x40>)
 800117e:	7819      	ldrb	r1, [r3, #0]
 8001180:	20fa      	movs	r0, #250	; 0xfa
 8001182:	0080      	lsls	r0, r0, #2
 8001184:	f7fe ffc0 	bl	8000108 <__udivsi3>
 8001188:	0001      	movs	r1, r0
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HAL_InitTick+0x44>)
 800118c:	6818      	ldr	r0, [r3, #0]
 800118e:	f7fe ffbb 	bl	8000108 <__udivsi3>
 8001192:	f000 fa83 	bl	800169c <HAL_SYSTICK_Config>
 8001196:	2800      	cmp	r0, #0
 8001198:	d10c      	bne.n	80011b4 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800119a:	2c03      	cmp	r4, #3
 800119c:	d901      	bls.n	80011a2 <HAL_InitTick+0x2a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800119e:	2001      	movs	r0, #1
 80011a0:	e009      	b.n	80011b6 <HAL_InitTick+0x3e>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a2:	2200      	movs	r2, #0
 80011a4:	0021      	movs	r1, r4
 80011a6:	3801      	subs	r0, #1
 80011a8:	f000 fa3c 	bl	8001624 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011ac:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <HAL_InitTick+0x48>)
 80011ae:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80011b0:	2000      	movs	r0, #0
 80011b2:	e000      	b.n	80011b6 <HAL_InitTick+0x3e>
    return HAL_ERROR;
 80011b4:	2001      	movs	r0, #1
}
 80011b6:	bd10      	pop	{r4, pc}
 80011b8:	20000040 	.word	0x20000040
 80011bc:	2000003c 	.word	0x2000003c
 80011c0:	20000044 	.word	0x20000044

080011c4 <HAL_Init>:
{
 80011c4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80011c6:	4a08      	ldr	r2, [pc, #32]	; (80011e8 <HAL_Init+0x24>)
 80011c8:	6813      	ldr	r3, [r2, #0]
 80011ca:	2140      	movs	r1, #64	; 0x40
 80011cc:	430b      	orrs	r3, r1
 80011ce:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011d0:	2003      	movs	r0, #3
 80011d2:	f7ff ffd1 	bl	8001178 <HAL_InitTick>
 80011d6:	1e04      	subs	r4, r0, #0
 80011d8:	d002      	beq.n	80011e0 <HAL_Init+0x1c>
    status = HAL_ERROR;
 80011da:	2401      	movs	r4, #1
}
 80011dc:	0020      	movs	r0, r4
 80011de:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 80011e0:	f7ff fed0 	bl	8000f84 <HAL_MspInit>
 80011e4:	e7fa      	b.n	80011dc <HAL_Init+0x18>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	40022000 	.word	0x40022000

080011ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011ec:	4a03      	ldr	r2, [pc, #12]	; (80011fc <HAL_IncTick+0x10>)
 80011ee:	6811      	ldr	r1, [r2, #0]
 80011f0:	4b03      	ldr	r3, [pc, #12]	; (8001200 <HAL_IncTick+0x14>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	185b      	adds	r3, r3, r1
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	4770      	bx	lr
 80011fa:	46c0      	nop			; (mov r8, r8)
 80011fc:	2000035c 	.word	0x2000035c
 8001200:	20000040 	.word	0x20000040

08001204 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001204:	4b01      	ldr	r3, [pc, #4]	; (800120c <HAL_GetTick+0x8>)
 8001206:	6818      	ldr	r0, [r3, #0]
}
 8001208:	4770      	bx	lr
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	2000035c 	.word	0x2000035c

08001210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001210:	b570      	push	{r4, r5, r6, lr}
 8001212:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001214:	f7ff fff6 	bl	8001204 <HAL_GetTick>
 8001218:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800121a:	1c63      	adds	r3, r4, #1
 800121c:	d002      	beq.n	8001224 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800121e:	4b04      	ldr	r3, [pc, #16]	; (8001230 <HAL_Delay+0x20>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001224:	f7ff ffee 	bl	8001204 <HAL_GetTick>
 8001228:	1b40      	subs	r0, r0, r5
 800122a:	4284      	cmp	r4, r0
 800122c:	d8fa      	bhi.n	8001224 <HAL_Delay+0x14>
  {
  }
}
 800122e:	bd70      	pop	{r4, r5, r6, pc}
 8001230:	20000040 	.word	0x20000040

08001234 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001234:	b510      	push	{r4, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	0004      	movs	r4, r0
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800123a:	4b08      	ldr	r3, [pc, #32]	; (800125c <ADC_DelayMicroSecond+0x28>)
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	4908      	ldr	r1, [pc, #32]	; (8001260 <ADC_DelayMicroSecond+0x2c>)
 8001240:	f7fe ff62 	bl	8000108 <__udivsi3>
 8001244:	4344      	muls	r4, r0
 8001246:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8001248:	e002      	b.n	8001250 <ADC_DelayMicroSecond+0x1c>
  {
    waitLoopIndex--;
 800124a:	9b01      	ldr	r3, [sp, #4]
 800124c:	3b01      	subs	r3, #1
 800124e:	9301      	str	r3, [sp, #4]
  while(waitLoopIndex != 0U)
 8001250:	9b01      	ldr	r3, [sp, #4]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1f9      	bne.n	800124a <ADC_DelayMicroSecond+0x16>
  } 
}
 8001256:	b002      	add	sp, #8
 8001258:	bd10      	pop	{r4, pc}
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	2000003c 	.word	0x2000003c
 8001260:	000f4240 	.word	0x000f4240

08001264 <HAL_ADC_Init>:
{
 8001264:	b570      	push	{r4, r5, r6, lr}
 8001266:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8001268:	d100      	bne.n	800126c <HAL_ADC_Init+0x8>
 800126a:	e0e6      	b.n	800143a <HAL_ADC_Init+0x1d6>
  if(hadc->State == HAL_ADC_STATE_RESET)
 800126c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800126e:	2b00      	cmp	r3, #0
 8001270:	d031      	beq.n	80012d6 <HAL_ADC_Init+0x72>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001272:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001274:	06db      	lsls	r3, r3, #27
 8001276:	d434      	bmi.n	80012e2 <HAL_ADC_Init+0x7e>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8001278:	6821      	ldr	r1, [r4, #0]
 800127a:	688b      	ldr	r3, [r1, #8]
 800127c:	2204      	movs	r2, #4
 800127e:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001280:	d12f      	bne.n	80012e2 <HAL_ADC_Init+0x7e>
  ADC_STATE_CLR_SET(hadc->State,
 8001282:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001284:	486e      	ldr	r0, [pc, #440]	; (8001440 <HAL_ADC_Init+0x1dc>)
 8001286:	4002      	ands	r2, r0
 8001288:	3006      	adds	r0, #6
 800128a:	30ff      	adds	r0, #255	; 0xff
 800128c:	4302      	orrs	r2, r0
 800128e:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001290:	6888      	ldr	r0, [r1, #8]
 8001292:	2203      	movs	r2, #3
 8001294:	4002      	ands	r2, r0
 8001296:	2a01      	cmp	r2, #1
 8001298:	d02c      	beq.n	80012f4 <HAL_ADC_Init+0x90>
 800129a:	2200      	movs	r2, #0
 800129c:	2a00      	cmp	r2, #0
 800129e:	d143      	bne.n	8001328 <HAL_ADC_Init+0xc4>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80012a0:	6862      	ldr	r2, [r4, #4]
 80012a2:	20c0      	movs	r0, #192	; 0xc0
 80012a4:	0600      	lsls	r0, r0, #24
 80012a6:	4282      	cmp	r2, r0
 80012a8:	d02b      	beq.n	8001302 <HAL_ADC_Init+0x9e>
 80012aa:	2080      	movs	r0, #128	; 0x80
 80012ac:	05c0      	lsls	r0, r0, #23
 80012ae:	4282      	cmp	r2, r0
 80012b0:	d027      	beq.n	8001302 <HAL_ADC_Init+0x9e>
 80012b2:	2080      	movs	r0, #128	; 0x80
 80012b4:	0600      	lsls	r0, r0, #24
 80012b6:	4282      	cmp	r2, r0
 80012b8:	d023      	beq.n	8001302 <HAL_ADC_Init+0x9e>
 80012ba:	690a      	ldr	r2, [r1, #16]
 80012bc:	0092      	lsls	r2, r2, #2
 80012be:	0892      	lsrs	r2, r2, #2
 80012c0:	610a      	str	r2, [r1, #16]
 80012c2:	4a60      	ldr	r2, [pc, #384]	; (8001444 <HAL_ADC_Init+0x1e0>)
 80012c4:	6811      	ldr	r1, [r2, #0]
 80012c6:	4860      	ldr	r0, [pc, #384]	; (8001448 <HAL_ADC_Init+0x1e4>)
 80012c8:	4001      	ands	r1, r0
 80012ca:	6011      	str	r1, [r2, #0]
 80012cc:	6811      	ldr	r1, [r2, #0]
 80012ce:	6860      	ldr	r0, [r4, #4]
 80012d0:	4301      	orrs	r1, r0
 80012d2:	6011      	str	r1, [r2, #0]
 80012d4:	e01e      	b.n	8001314 <HAL_ADC_Init+0xb0>
    ADC_CLEAR_ERRORCODE(hadc);
 80012d6:	6583      	str	r3, [r0, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 80012d8:	2250      	movs	r2, #80	; 0x50
 80012da:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 80012dc:	f7ff fe68 	bl	8000fb0 <HAL_ADC_MspInit>
 80012e0:	e7c7      	b.n	8001272 <HAL_ADC_Init+0xe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012e4:	2210      	movs	r2, #16
 80012e6:	4313      	orrs	r3, r2
 80012e8:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2350      	movs	r3, #80	; 0x50
 80012ee:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 80012f0:	2001      	movs	r0, #1
}
 80012f2:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012f4:	680a      	ldr	r2, [r1, #0]
 80012f6:	07d2      	lsls	r2, r2, #31
 80012f8:	d401      	bmi.n	80012fe <HAL_ADC_Init+0x9a>
 80012fa:	2200      	movs	r2, #0
 80012fc:	e7ce      	b.n	800129c <HAL_ADC_Init+0x38>
 80012fe:	2201      	movs	r2, #1
 8001300:	e7cc      	b.n	800129c <HAL_ADC_Init+0x38>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001302:	690a      	ldr	r2, [r1, #16]
 8001304:	0092      	lsls	r2, r2, #2
 8001306:	0892      	lsrs	r2, r2, #2
 8001308:	610a      	str	r2, [r1, #16]
 800130a:	6821      	ldr	r1, [r4, #0]
 800130c:	690a      	ldr	r2, [r1, #16]
 800130e:	6860      	ldr	r0, [r4, #4]
 8001310:	4302      	orrs	r2, r0
 8001312:	610a      	str	r2, [r1, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001314:	6821      	ldr	r1, [r4, #0]
 8001316:	68ca      	ldr	r2, [r1, #12]
 8001318:	2018      	movs	r0, #24
 800131a:	4382      	bics	r2, r0
 800131c:	60ca      	str	r2, [r1, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800131e:	6821      	ldr	r1, [r4, #0]
 8001320:	68ca      	ldr	r2, [r1, #12]
 8001322:	68a0      	ldr	r0, [r4, #8]
 8001324:	4302      	orrs	r2, r0
 8001326:	60ca      	str	r2, [r1, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001328:	4a46      	ldr	r2, [pc, #280]	; (8001444 <HAL_ADC_Init+0x1e0>)
 800132a:	6811      	ldr	r1, [r2, #0]
 800132c:	4847      	ldr	r0, [pc, #284]	; (800144c <HAL_ADC_Init+0x1e8>)
 800132e:	4001      	ands	r1, r0
 8001330:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001332:	6811      	ldr	r1, [r2, #0]
 8001334:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001336:	0640      	lsls	r0, r0, #25
 8001338:	4301      	orrs	r1, r0
 800133a:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800133c:	6822      	ldr	r2, [r4, #0]
 800133e:	6891      	ldr	r1, [r2, #8]
 8001340:	00c9      	lsls	r1, r1, #3
 8001342:	d404      	bmi.n	800134e <HAL_ADC_Init+0xea>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001344:	6890      	ldr	r0, [r2, #8]
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	0549      	lsls	r1, r1, #21
 800134a:	4301      	orrs	r1, r0
 800134c:	6091      	str	r1, [r2, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800134e:	6821      	ldr	r1, [r4, #0]
 8001350:	68ca      	ldr	r2, [r1, #12]
 8001352:	483f      	ldr	r0, [pc, #252]	; (8001450 <HAL_ADC_Init+0x1ec>)
 8001354:	4002      	ands	r2, r0
 8001356:	60ca      	str	r2, [r1, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001358:	6820      	ldr	r0, [r4, #0]
 800135a:	68c2      	ldr	r2, [r0, #12]
 800135c:	68e1      	ldr	r1, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800135e:	6925      	ldr	r5, [r4, #16]
 8001360:	2d02      	cmp	r5, #2
 8001362:	d040      	beq.n	80013e6 <HAL_ADC_Init+0x182>
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001364:	430b      	orrs	r3, r1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001366:	2120      	movs	r1, #32
 8001368:	5c61      	ldrb	r1, [r4, r1]
 800136a:	0349      	lsls	r1, r1, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800136c:	430b      	orrs	r3, r1
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800136e:	212c      	movs	r1, #44	; 0x2c
 8001370:	5c61      	ldrb	r1, [r4, r1]
 8001372:	0049      	lsls	r1, r1, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001374:	430b      	orrs	r3, r1
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001376:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001378:	430b      	orrs	r3, r1
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800137a:	69a1      	ldr	r1, [r4, #24]
 800137c:	0389      	lsls	r1, r1, #14
                            hadc->Init.Overrun                               |
 800137e:	430b      	orrs	r3, r1
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001380:	69e1      	ldr	r1, [r4, #28]
 8001382:	03c9      	lsls	r1, r1, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001384:	430b      	orrs	r3, r1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001386:	4313      	orrs	r3, r2
 8001388:	60c3      	str	r3, [r0, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800138a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800138c:	22c2      	movs	r2, #194	; 0xc2
 800138e:	32ff      	adds	r2, #255	; 0xff
 8001390:	4293      	cmp	r3, r2
 8001392:	d005      	beq.n	80013a0 <HAL_ADC_Init+0x13c>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001394:	6821      	ldr	r1, [r4, #0]
 8001396:	68ca      	ldr	r2, [r1, #12]
 8001398:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800139a:	4303      	orrs	r3, r0
 800139c:	4313      	orrs	r3, r2
 800139e:	60cb      	str	r3, [r1, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013a0:	2321      	movs	r3, #33	; 0x21
 80013a2:	5ce3      	ldrb	r3, [r4, r3]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d020      	beq.n	80013ea <HAL_ADC_Init+0x186>
  if (hadc->Init.OversamplingMode == ENABLE)
 80013a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d031      	beq.n	8001412 <HAL_ADC_Init+0x1ae>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80013ae:	6823      	ldr	r3, [r4, #0]
 80013b0:	691a      	ldr	r2, [r3, #16]
 80013b2:	07d2      	lsls	r2, r2, #31
 80013b4:	d503      	bpl.n	80013be <HAL_ADC_Init+0x15a>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80013b6:	691a      	ldr	r2, [r3, #16]
 80013b8:	2101      	movs	r1, #1
 80013ba:	438a      	bics	r2, r1
 80013bc:	611a      	str	r2, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80013be:	6822      	ldr	r2, [r4, #0]
 80013c0:	6953      	ldr	r3, [r2, #20]
 80013c2:	2107      	movs	r1, #7
 80013c4:	438b      	bics	r3, r1
 80013c6:	6153      	str	r3, [r2, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80013c8:	6822      	ldr	r2, [r4, #0]
 80013ca:	6953      	ldr	r3, [r2, #20]
 80013cc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80013ce:	430b      	orrs	r3, r1
 80013d0:	6153      	str	r3, [r2, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 80013d2:	2300      	movs	r3, #0
 80013d4:	65a3      	str	r3, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 80013d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013d8:	2203      	movs	r2, #3
 80013da:	4393      	bics	r3, r2
 80013dc:	3a02      	subs	r2, #2
 80013de:	4313      	orrs	r3, r2
 80013e0:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 80013e2:	2000      	movs	r0, #0
 80013e4:	e785      	b.n	80012f2 <HAL_ADC_Init+0x8e>
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80013e6:	2304      	movs	r3, #4
 80013e8:	e7bc      	b.n	8001364 <HAL_ADC_Init+0x100>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80013ea:	331f      	adds	r3, #31
 80013ec:	5ce3      	ldrb	r3, [r4, r3]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d106      	bne.n	8001400 <HAL_ADC_Init+0x19c>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80013f2:	6822      	ldr	r2, [r4, #0]
 80013f4:	68d1      	ldr	r1, [r2, #12]
 80013f6:	2380      	movs	r3, #128	; 0x80
 80013f8:	025b      	lsls	r3, r3, #9
 80013fa:	430b      	orrs	r3, r1
 80013fc:	60d3      	str	r3, [r2, #12]
 80013fe:	e7d3      	b.n	80013a8 <HAL_ADC_Init+0x144>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001400:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001402:	2220      	movs	r2, #32
 8001404:	4313      	orrs	r3, r2
 8001406:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001408:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800140a:	3a1f      	subs	r2, #31
 800140c:	4313      	orrs	r3, r2
 800140e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001410:	e7ca      	b.n	80013a8 <HAL_ADC_Init+0x144>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001412:	6822      	ldr	r2, [r4, #0]
 8001414:	6913      	ldr	r3, [r2, #16]
 8001416:	490f      	ldr	r1, [pc, #60]	; (8001454 <HAL_ADC_Init+0x1f0>)
 8001418:	400b      	ands	r3, r1
 800141a:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800141c:	6821      	ldr	r1, [r4, #0]
 800141e:	690a      	ldr	r2, [r1, #16]
 8001420:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001422:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001424:	4303      	orrs	r3, r0
                               hadc->Init.Oversample.RightBitShift             |
 8001426:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001428:	4303      	orrs	r3, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800142a:	4313      	orrs	r3, r2
 800142c:	610b      	str	r3, [r1, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800142e:	6822      	ldr	r2, [r4, #0]
 8001430:	6913      	ldr	r3, [r2, #16]
 8001432:	2101      	movs	r1, #1
 8001434:	430b      	orrs	r3, r1
 8001436:	6113      	str	r3, [r2, #16]
 8001438:	e7c1      	b.n	80013be <HAL_ADC_Init+0x15a>
    return HAL_ERROR;
 800143a:	2001      	movs	r0, #1
 800143c:	e759      	b.n	80012f2 <HAL_ADC_Init+0x8e>
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	fffffefd 	.word	0xfffffefd
 8001444:	40012708 	.word	0x40012708
 8001448:	ffc3ffff 	.word	0xffc3ffff
 800144c:	fdffffff 	.word	0xfdffffff
 8001450:	fffe0219 	.word	0xfffe0219
 8001454:	fffffc03 	.word	0xfffffc03

08001458 <HAL_ADC_ConvCpltCallback>:
}
 8001458:	4770      	bx	lr

0800145a <HAL_ADC_LevelOutOfWindowCallback>:
}
 800145a:	4770      	bx	lr

0800145c <HAL_ADC_ErrorCallback>:
}
 800145c:	4770      	bx	lr
	...

08001460 <HAL_ADC_IRQHandler>:
{
 8001460:	b510      	push	{r4, lr}
 8001462:	0004      	movs	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001464:	6803      	ldr	r3, [r0, #0]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	0752      	lsls	r2, r2, #29
 800146a:	d502      	bpl.n	8001472 <HAL_ADC_IRQHandler+0x12>
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	0752      	lsls	r2, r2, #29
 8001470:	d405      	bmi.n	800147e <HAL_ADC_IRQHandler+0x1e>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001472:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001474:	0712      	lsls	r2, r2, #28
 8001476:	d52d      	bpl.n	80014d4 <HAL_ADC_IRQHandler+0x74>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	0712      	lsls	r2, r2, #28
 800147c:	d52a      	bpl.n	80014d4 <HAL_ADC_IRQHandler+0x74>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800147e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001480:	06d2      	lsls	r2, r2, #27
 8001482:	d404      	bmi.n	800148e <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001484:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001486:	2280      	movs	r2, #128	; 0x80
 8001488:	0092      	lsls	r2, r2, #2
 800148a:	430a      	orrs	r2, r1
 800148c:	6562      	str	r2, [r4, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800148e:	68d9      	ldr	r1, [r3, #12]
 8001490:	22c0      	movs	r2, #192	; 0xc0
 8001492:	0112      	lsls	r2, r2, #4
 8001494:	4211      	tst	r1, r2
 8001496:	d114      	bne.n	80014c2 <HAL_ADC_IRQHandler+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001498:	2220      	movs	r2, #32
 800149a:	5ca2      	ldrb	r2, [r4, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800149c:	2a00      	cmp	r2, #0
 800149e:	d110      	bne.n	80014c2 <HAL_ADC_IRQHandler+0x62>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	0712      	lsls	r2, r2, #28
 80014a4:	d50d      	bpl.n	80014c2 <HAL_ADC_IRQHandler+0x62>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	0752      	lsls	r2, r2, #29
 80014aa:	d434      	bmi.n	8001516 <HAL_ADC_IRQHandler+0xb6>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	210c      	movs	r1, #12
 80014b0:	438a      	bics	r2, r1
 80014b2:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80014b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80014b6:	4a22      	ldr	r2, [pc, #136]	; (8001540 <HAL_ADC_IRQHandler+0xe0>)
 80014b8:	4013      	ands	r3, r2
 80014ba:	3204      	adds	r2, #4
 80014bc:	32ff      	adds	r2, #255	; 0xff
 80014be:	4313      	orrs	r3, r2
 80014c0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80014c2:	0020      	movs	r0, r4
 80014c4:	f7ff ffc8 	bl	8001458 <HAL_ADC_ConvCpltCallback>
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 80014c8:	69a3      	ldr	r3, [r4, #24]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d002      	beq.n	80014d4 <HAL_ADC_IRQHandler+0x74>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80014ce:	6823      	ldr	r3, [r4, #0]
 80014d0:	220c      	movs	r2, #12
 80014d2:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80014d4:	6823      	ldr	r3, [r4, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	0612      	lsls	r2, r2, #24
 80014da:	d502      	bpl.n	80014e2 <HAL_ADC_IRQHandler+0x82>
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	061b      	lsls	r3, r3, #24
 80014e0:	d422      	bmi.n	8001528 <HAL_ADC_IRQHandler+0xc8>
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80014e2:	6823      	ldr	r3, [r4, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	06d2      	lsls	r2, r2, #27
 80014e8:	d514      	bpl.n	8001514 <HAL_ADC_IRQHandler+0xb4>
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	06d2      	lsls	r2, r2, #27
 80014ee:	d511      	bpl.n	8001514 <HAL_ADC_IRQHandler+0xb4>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80014f0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80014f2:	2a00      	cmp	r2, #0
 80014f4:	d002      	beq.n	80014fc <HAL_ADC_IRQHandler+0x9c>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80014f6:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80014f8:	07d2      	lsls	r2, r2, #31
 80014fa:	d508      	bpl.n	800150e <HAL_ADC_IRQHandler+0xae>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80014fc:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80014fe:	2102      	movs	r1, #2
 8001500:	430a      	orrs	r2, r1
 8001502:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001504:	2210      	movs	r2, #16
 8001506:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8001508:	0020      	movs	r0, r4
 800150a:	f7ff ffa7 	bl	800145c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800150e:	6823      	ldr	r3, [r4, #0]
 8001510:	2210      	movs	r2, #16
 8001512:	601a      	str	r2, [r3, #0]
}
 8001514:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001516:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001518:	2220      	movs	r2, #32
 800151a:	4313      	orrs	r3, r2
 800151c:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800151e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001520:	3a1f      	subs	r2, #31
 8001522:	4313      	orrs	r3, r2
 8001524:	65a3      	str	r3, [r4, #88]	; 0x58
 8001526:	e7cc      	b.n	80014c2 <HAL_ADC_IRQHandler+0x62>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001528:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800152a:	2380      	movs	r3, #128	; 0x80
 800152c:	025b      	lsls	r3, r3, #9
 800152e:	4313      	orrs	r3, r2
 8001530:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001532:	0020      	movs	r0, r4
 8001534:	f7ff ff91 	bl	800145a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001538:	6823      	ldr	r3, [r4, #0]
 800153a:	2280      	movs	r2, #128	; 0x80
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	e7d0      	b.n	80014e2 <HAL_ADC_IRQHandler+0x82>
 8001540:	fffffefe 	.word	0xfffffefe

08001544 <HAL_ADC_ConfigChannel>:
{
 8001544:	b570      	push	{r4, r5, r6, lr}
 8001546:	0004      	movs	r4, r0
 8001548:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 800154a:	2350      	movs	r3, #80	; 0x50
 800154c:	5cc3      	ldrb	r3, [r0, r3]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d05c      	beq.n	800160c <HAL_ADC_ConfigChannel+0xc8>
 8001552:	2201      	movs	r2, #1
 8001554:	2350      	movs	r3, #80	; 0x50
 8001556:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001558:	6803      	ldr	r3, [r0, #0]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	0752      	lsls	r2, r2, #29
 800155e:	d423      	bmi.n	80015a8 <HAL_ADC_ConfigChannel+0x64>
  if (sConfig->Rank != ADC_RANK_NONE)
 8001560:	4a2b      	ldr	r2, [pc, #172]	; (8001610 <HAL_ADC_ConfigChannel+0xcc>)
 8001562:	6849      	ldr	r1, [r1, #4]
 8001564:	4291      	cmp	r1, r2
 8001566:	d032      	beq.n	80015ce <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001568:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800156a:	682a      	ldr	r2, [r5, #0]
 800156c:	0352      	lsls	r2, r2, #13
 800156e:	0b52      	lsrs	r2, r2, #13
 8001570:	430a      	orrs	r2, r1
 8001572:	629a      	str	r2, [r3, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001574:	682b      	ldr	r3, [r5, #0]
 8001576:	035b      	lsls	r3, r3, #13
 8001578:	d41f      	bmi.n	80015ba <HAL_ADC_ConfigChannel+0x76>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800157a:	682b      	ldr	r3, [r5, #0]
 800157c:	039b      	lsls	r3, r3, #14
 800157e:	d505      	bpl.n	800158c <HAL_ADC_ConfigChannel+0x48>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001580:	4a24      	ldr	r2, [pc, #144]	; (8001614 <HAL_ADC_ConfigChannel+0xd0>)
 8001582:	6811      	ldr	r1, [r2, #0]
 8001584:	2380      	movs	r3, #128	; 0x80
 8001586:	03db      	lsls	r3, r3, #15
 8001588:	430b      	orrs	r3, r1
 800158a:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800158c:	682b      	ldr	r3, [r5, #0]
 800158e:	03db      	lsls	r3, r3, #15
 8001590:	d505      	bpl.n	800159e <HAL_ADC_ConfigChannel+0x5a>
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8001592:	4a20      	ldr	r2, [pc, #128]	; (8001614 <HAL_ADC_ConfigChannel+0xd0>)
 8001594:	6811      	ldr	r1, [r2, #0]
 8001596:	2380      	movs	r3, #128	; 0x80
 8001598:	045b      	lsls	r3, r3, #17
 800159a:	430b      	orrs	r3, r1
 800159c:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 800159e:	2200      	movs	r2, #0
 80015a0:	2350      	movs	r3, #80	; 0x50
 80015a2:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80015a4:	2000      	movs	r0, #0
 80015a6:	e032      	b.n	800160e <HAL_ADC_ConfigChannel+0xca>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80015aa:	2220      	movs	r2, #32
 80015ac:	4313      	orrs	r3, r2
 80015ae:	6543      	str	r3, [r0, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2350      	movs	r3, #80	; 0x50
 80015b4:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 80015b6:	2001      	movs	r0, #1
 80015b8:	e029      	b.n	800160e <HAL_ADC_ConfigChannel+0xca>
      ADC->CCR |= ADC_CCR_TSEN;   
 80015ba:	4a16      	ldr	r2, [pc, #88]	; (8001614 <HAL_ADC_ConfigChannel+0xd0>)
 80015bc:	6811      	ldr	r1, [r2, #0]
 80015be:	2380      	movs	r3, #128	; 0x80
 80015c0:	041b      	lsls	r3, r3, #16
 80015c2:	430b      	orrs	r3, r1
 80015c4:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80015c6:	200a      	movs	r0, #10
 80015c8:	f7ff fe34 	bl	8001234 <ADC_DelayMicroSecond>
 80015cc:	e7d5      	b.n	800157a <HAL_ADC_ConfigChannel+0x36>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80015ce:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80015d0:	682a      	ldr	r2, [r5, #0]
 80015d2:	0352      	lsls	r2, r2, #13
 80015d4:	0b52      	lsrs	r2, r2, #13
 80015d6:	4391      	bics	r1, r2
 80015d8:	6299      	str	r1, [r3, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80015da:	682b      	ldr	r3, [r5, #0]
 80015dc:	035b      	lsls	r3, r3, #13
 80015de:	d504      	bpl.n	80015ea <HAL_ADC_ConfigChannel+0xa6>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80015e0:	4a0c      	ldr	r2, [pc, #48]	; (8001614 <HAL_ADC_ConfigChannel+0xd0>)
 80015e2:	6813      	ldr	r3, [r2, #0]
 80015e4:	490c      	ldr	r1, [pc, #48]	; (8001618 <HAL_ADC_ConfigChannel+0xd4>)
 80015e6:	400b      	ands	r3, r1
 80015e8:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80015ea:	682b      	ldr	r3, [r5, #0]
 80015ec:	039b      	lsls	r3, r3, #14
 80015ee:	d504      	bpl.n	80015fa <HAL_ADC_ConfigChannel+0xb6>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80015f0:	4a08      	ldr	r2, [pc, #32]	; (8001614 <HAL_ADC_ConfigChannel+0xd0>)
 80015f2:	6813      	ldr	r3, [r2, #0]
 80015f4:	4909      	ldr	r1, [pc, #36]	; (800161c <HAL_ADC_ConfigChannel+0xd8>)
 80015f6:	400b      	ands	r3, r1
 80015f8:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80015fa:	682b      	ldr	r3, [r5, #0]
 80015fc:	03db      	lsls	r3, r3, #15
 80015fe:	d5ce      	bpl.n	800159e <HAL_ADC_ConfigChannel+0x5a>
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8001600:	4a04      	ldr	r2, [pc, #16]	; (8001614 <HAL_ADC_ConfigChannel+0xd0>)
 8001602:	6813      	ldr	r3, [r2, #0]
 8001604:	4906      	ldr	r1, [pc, #24]	; (8001620 <HAL_ADC_ConfigChannel+0xdc>)
 8001606:	400b      	ands	r3, r1
 8001608:	6013      	str	r3, [r2, #0]
 800160a:	e7c8      	b.n	800159e <HAL_ADC_ConfigChannel+0x5a>
  __HAL_LOCK(hadc);
 800160c:	2002      	movs	r0, #2
}
 800160e:	bd70      	pop	{r4, r5, r6, pc}
 8001610:	00001001 	.word	0x00001001
 8001614:	40012708 	.word	0x40012708
 8001618:	ff7fffff 	.word	0xff7fffff
 800161c:	ffbfffff 	.word	0xffbfffff
 8001620:	feffffff 	.word	0xfeffffff

08001624 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001624:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001626:	2800      	cmp	r0, #0
 8001628:	db11      	blt.n	800164e <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800162a:	0882      	lsrs	r2, r0, #2
 800162c:	4d13      	ldr	r5, [pc, #76]	; (800167c <HAL_NVIC_SetPriority+0x58>)
 800162e:	32c0      	adds	r2, #192	; 0xc0
 8001630:	0092      	lsls	r2, r2, #2
 8001632:	5954      	ldr	r4, [r2, r5]
 8001634:	2303      	movs	r3, #3
 8001636:	4018      	ands	r0, r3
 8001638:	00c0      	lsls	r0, r0, #3
 800163a:	33fc      	adds	r3, #252	; 0xfc
 800163c:	001e      	movs	r6, r3
 800163e:	4086      	lsls	r6, r0
 8001640:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001642:	0189      	lsls	r1, r1, #6
 8001644:	400b      	ands	r3, r1
 8001646:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001648:	4323      	orrs	r3, r4
 800164a:	5153      	str	r3, [r2, r5]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800164c:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800164e:	b2c0      	uxtb	r0, r0
 8001650:	220f      	movs	r2, #15
 8001652:	4002      	ands	r2, r0
 8001654:	3a08      	subs	r2, #8
 8001656:	0892      	lsrs	r2, r2, #2
 8001658:	3206      	adds	r2, #6
 800165a:	0092      	lsls	r2, r2, #2
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_NVIC_SetPriority+0x5c>)
 800165e:	18d3      	adds	r3, r2, r3
 8001660:	685d      	ldr	r5, [r3, #4]
 8001662:	2403      	movs	r4, #3
 8001664:	4020      	ands	r0, r4
 8001666:	00c0      	lsls	r0, r0, #3
 8001668:	22ff      	movs	r2, #255	; 0xff
 800166a:	0014      	movs	r4, r2
 800166c:	4084      	lsls	r4, r0
 800166e:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001670:	0189      	lsls	r1, r1, #6
 8001672:	4011      	ands	r1, r2
 8001674:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001676:	4329      	orrs	r1, r5
 8001678:	6059      	str	r1, [r3, #4]
 800167a:	e7e7      	b.n	800164c <HAL_NVIC_SetPriority+0x28>
 800167c:	e000e100 	.word	0xe000e100
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001684:	2800      	cmp	r0, #0
 8001686:	db05      	blt.n	8001694 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001688:	231f      	movs	r3, #31
 800168a:	4018      	ands	r0, r3
 800168c:	3b1e      	subs	r3, #30
 800168e:	4083      	lsls	r3, r0
 8001690:	4a01      	ldr	r2, [pc, #4]	; (8001698 <HAL_NVIC_EnableIRQ+0x14>)
 8001692:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001694:	4770      	bx	lr
 8001696:	46c0      	nop			; (mov r8, r8)
 8001698:	e000e100 	.word	0xe000e100

0800169c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800169c:	3801      	subs	r0, #1
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <HAL_SYSTICK_Config+0x2c>)
 80016a0:	4298      	cmp	r0, r3
 80016a2:	d80f      	bhi.n	80016c4 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a4:	4a09      	ldr	r2, [pc, #36]	; (80016cc <HAL_SYSTICK_Config+0x30>)
 80016a6:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016a8:	4809      	ldr	r0, [pc, #36]	; (80016d0 <HAL_SYSTICK_Config+0x34>)
 80016aa:	6a03      	ldr	r3, [r0, #32]
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	0a1b      	lsrs	r3, r3, #8
 80016b0:	21c0      	movs	r1, #192	; 0xc0
 80016b2:	0609      	lsls	r1, r1, #24
 80016b4:	430b      	orrs	r3, r1
 80016b6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b8:	2300      	movs	r3, #0
 80016ba:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016bc:	3307      	adds	r3, #7
 80016be:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c0:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80016c2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80016c4:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80016c6:	e7fc      	b.n	80016c2 <HAL_SYSTICK_Config+0x26>
 80016c8:	00ffffff 	.word	0x00ffffff
 80016cc:	e000e010 	.word	0xe000e010
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016d4:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016d6:	2325      	movs	r3, #37	; 0x25
 80016d8:	5cc3      	ldrb	r3, [r0, r3]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d006      	beq.n	80016ec <HAL_DMA_Abort+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016de:	2304      	movs	r3, #4
 80016e0:	63c3      	str	r3, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e2:	2200      	movs	r2, #0
 80016e4:	3320      	adds	r3, #32
 80016e6:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 80016e8:	2001      	movs	r0, #1
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return status;
  }
}
 80016ea:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016ec:	6802      	ldr	r2, [r0, #0]
 80016ee:	6813      	ldr	r3, [r2, #0]
 80016f0:	210e      	movs	r1, #14
 80016f2:	438b      	bics	r3, r1
 80016f4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80016f6:	6801      	ldr	r1, [r0, #0]
 80016f8:	680a      	ldr	r2, [r1, #0]
 80016fa:	2301      	movs	r3, #1
 80016fc:	439a      	bics	r2, r3
 80016fe:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001700:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001702:	221c      	movs	r2, #28
 8001704:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001706:	4022      	ands	r2, r4
 8001708:	001c      	movs	r4, r3
 800170a:	4094      	lsls	r4, r2
 800170c:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800170e:	2225      	movs	r2, #37	; 0x25
 8001710:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8001712:	2200      	movs	r2, #0
 8001714:	3323      	adds	r3, #35	; 0x23
 8001716:	54c2      	strb	r2, [r0, r3]
    return status;
 8001718:	2000      	movs	r0, #0
 800171a:	e7e6      	b.n	80016ea <HAL_DMA_Abort+0x16>

0800171c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800171c:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800171e:	2325      	movs	r3, #37	; 0x25
 8001720:	5cc3      	ldrb	r3, [r0, r3]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d003      	beq.n	800172e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001726:	2304      	movs	r3, #4
 8001728:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800172a:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800172c:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800172e:	6802      	ldr	r2, [r0, #0]
 8001730:	6813      	ldr	r3, [r2, #0]
 8001732:	210e      	movs	r1, #14
 8001734:	438b      	bics	r3, r1
 8001736:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001738:	6801      	ldr	r1, [r0, #0]
 800173a:	680a      	ldr	r2, [r1, #0]
 800173c:	2301      	movs	r3, #1
 800173e:	439a      	bics	r2, r3
 8001740:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001742:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001744:	221c      	movs	r2, #28
 8001746:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001748:	4022      	ands	r2, r4
 800174a:	001c      	movs	r4, r3
 800174c:	4094      	lsls	r4, r2
 800174e:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001750:	2225      	movs	r2, #37	; 0x25
 8001752:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8001754:	2200      	movs	r2, #0
 8001756:	3323      	adds	r3, #35	; 0x23
 8001758:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 800175a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800175c:	2b00      	cmp	r3, #0
 800175e:	d002      	beq.n	8001766 <HAL_DMA_Abort_IT+0x4a>
      hdma->XferAbortCallback(hdma);
 8001760:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001762:	2000      	movs	r0, #0
 8001764:	e7e2      	b.n	800172c <HAL_DMA_Abort_IT+0x10>
 8001766:	2000      	movs	r0, #0
 8001768:	e7e0      	b.n	800172c <HAL_DMA_Abort_IT+0x10>
	...

0800176c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800176c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 800176e:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001770:	e057      	b.n	8001822 <HAL_GPIO_Init+0xb6>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001772:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001774:	005f      	lsls	r7, r3, #1
 8001776:	2603      	movs	r6, #3
 8001778:	40be      	lsls	r6, r7
 800177a:	43b5      	bics	r5, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800177c:	68ce      	ldr	r6, [r1, #12]
 800177e:	40be      	lsls	r6, r7
 8001780:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8001782:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001784:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001786:	43a5      	bics	r5, r4
 8001788:	002c      	movs	r4, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800178a:	684d      	ldr	r5, [r1, #4]
 800178c:	092e      	lsrs	r6, r5, #4
 800178e:	2501      	movs	r5, #1
 8001790:	4035      	ands	r5, r6
 8001792:	409d      	lsls	r5, r3
 8001794:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001796:	6044      	str	r4, [r0, #4]
 8001798:	e051      	b.n	800183e <HAL_GPIO_Init+0xd2>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800179a:	08dc      	lsrs	r4, r3, #3
 800179c:	3408      	adds	r4, #8
 800179e:	00a4      	lsls	r4, r4, #2
 80017a0:	5826      	ldr	r6, [r4, r0]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80017a2:	2507      	movs	r5, #7
 80017a4:	401d      	ands	r5, r3
 80017a6:	00ad      	lsls	r5, r5, #2
 80017a8:	270f      	movs	r7, #15
 80017aa:	40af      	lsls	r7, r5
 80017ac:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80017ae:	690f      	ldr	r7, [r1, #16]
 80017b0:	40af      	lsls	r7, r5
 80017b2:	003d      	movs	r5, r7
 80017b4:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 80017b6:	5025      	str	r5, [r4, r0]
 80017b8:	e054      	b.n	8001864 <HAL_GPIO_Init+0xf8>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80017ba:	2705      	movs	r7, #5
 80017bc:	e000      	b.n	80017c0 <HAL_GPIO_Init+0x54>
 80017be:	2700      	movs	r7, #0
 80017c0:	40af      	lsls	r7, r5
 80017c2:	003d      	movs	r5, r7
 80017c4:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80017c6:	3402      	adds	r4, #2
 80017c8:	00a4      	lsls	r4, r4, #2
 80017ca:	4e43      	ldr	r6, [pc, #268]	; (80018d8 <HAL_GPIO_Init+0x16c>)
 80017cc:	51a5      	str	r5, [r4, r6]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017ce:	4c43      	ldr	r4, [pc, #268]	; (80018dc <HAL_GPIO_Init+0x170>)
 80017d0:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80017d2:	43d4      	mvns	r4, r2
 80017d4:	0026      	movs	r6, r4
 80017d6:	402e      	ands	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017d8:	684f      	ldr	r7, [r1, #4]
 80017da:	03ff      	lsls	r7, r7, #15
 80017dc:	d501      	bpl.n	80017e2 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 80017de:	4315      	orrs	r5, r2
 80017e0:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 80017e2:	4d3e      	ldr	r5, [pc, #248]	; (80018dc <HAL_GPIO_Init+0x170>)
 80017e4:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 80017e6:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 80017e8:	002e      	movs	r6, r5
 80017ea:	4026      	ands	r6, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017ec:	684f      	ldr	r7, [r1, #4]
 80017ee:	03bf      	lsls	r7, r7, #14
 80017f0:	d501      	bpl.n	80017f6 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 80017f2:	4315      	orrs	r5, r2
 80017f4:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 80017f6:	4d39      	ldr	r5, [pc, #228]	; (80018dc <HAL_GPIO_Init+0x170>)
 80017f8:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017fa:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80017fc:	002e      	movs	r6, r5
 80017fe:	4026      	ands	r6, r4
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001800:	684f      	ldr	r7, [r1, #4]
 8001802:	02ff      	lsls	r7, r7, #11
 8001804:	d501      	bpl.n	800180a <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8001806:	4315      	orrs	r5, r2
 8001808:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 800180a:	4d34      	ldr	r5, [pc, #208]	; (80018dc <HAL_GPIO_Init+0x170>)
 800180c:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 800180e:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8001810:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001812:	684e      	ldr	r6, [r1, #4]
 8001814:	02b6      	lsls	r6, r6, #10
 8001816:	d501      	bpl.n	800181c <HAL_GPIO_Init+0xb0>
        {
          temp |= iocurrent;
 8001818:	432a      	orrs	r2, r5
 800181a:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 800181c:	4a2f      	ldr	r2, [pc, #188]	; (80018dc <HAL_GPIO_Init+0x170>)
 800181e:	60d4      	str	r4, [r2, #12]
      }
    }
    position++;
 8001820:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8001822:	680a      	ldr	r2, [r1, #0]
 8001824:	0014      	movs	r4, r2
 8001826:	40dc      	lsrs	r4, r3
 8001828:	d055      	beq.n	80018d6 <HAL_GPIO_Init+0x16a>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800182a:	2401      	movs	r4, #1
 800182c:	409c      	lsls	r4, r3
 800182e:	4022      	ands	r2, r4
    if (iocurrent)
 8001830:	d0f6      	beq.n	8001820 <HAL_GPIO_Init+0xb4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001832:	2503      	movs	r5, #3
 8001834:	684e      	ldr	r6, [r1, #4]
 8001836:	4035      	ands	r5, r6
 8001838:	3d01      	subs	r5, #1
 800183a:	2d01      	cmp	r5, #1
 800183c:	d999      	bls.n	8001772 <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800183e:	2403      	movs	r4, #3
 8001840:	684d      	ldr	r5, [r1, #4]
 8001842:	402c      	ands	r4, r5
 8001844:	2c03      	cmp	r4, #3
 8001846:	d008      	beq.n	800185a <HAL_GPIO_Init+0xee>
        temp = GPIOx->PUPDR;
 8001848:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800184a:	005e      	lsls	r6, r3, #1
 800184c:	2503      	movs	r5, #3
 800184e:	40b5      	lsls	r5, r6
 8001850:	43ac      	bics	r4, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001852:	688d      	ldr	r5, [r1, #8]
 8001854:	40b5      	lsls	r5, r6
 8001856:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8001858:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800185a:	2403      	movs	r4, #3
 800185c:	684d      	ldr	r5, [r1, #4]
 800185e:	402c      	ands	r4, r5
 8001860:	2c02      	cmp	r4, #2
 8001862:	d09a      	beq.n	800179a <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 8001864:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001866:	005e      	lsls	r6, r3, #1
 8001868:	2403      	movs	r4, #3
 800186a:	0027      	movs	r7, r4
 800186c:	40b7      	lsls	r7, r6
 800186e:	43bd      	bics	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001870:	684f      	ldr	r7, [r1, #4]
 8001872:	403c      	ands	r4, r7
 8001874:	40b4      	lsls	r4, r6
 8001876:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8001878:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800187a:	24c0      	movs	r4, #192	; 0xc0
 800187c:	02a4      	lsls	r4, r4, #10
 800187e:	684d      	ldr	r5, [r1, #4]
 8001880:	4225      	tst	r5, r4
 8001882:	d0cd      	beq.n	8001820 <HAL_GPIO_Init+0xb4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001884:	4d16      	ldr	r5, [pc, #88]	; (80018e0 <HAL_GPIO_Init+0x174>)
 8001886:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 8001888:	2601      	movs	r6, #1
 800188a:	4334      	orrs	r4, r6
 800188c:	636c      	str	r4, [r5, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 800188e:	089c      	lsrs	r4, r3, #2
 8001890:	1ca5      	adds	r5, r4, #2
 8001892:	00ad      	lsls	r5, r5, #2
 8001894:	4e10      	ldr	r6, [pc, #64]	; (80018d8 <HAL_GPIO_Init+0x16c>)
 8001896:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001898:	2703      	movs	r7, #3
 800189a:	401f      	ands	r7, r3
 800189c:	00bd      	lsls	r5, r7, #2
 800189e:	270f      	movs	r7, #15
 80018a0:	40af      	lsls	r7, r5
 80018a2:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80018a4:	27a0      	movs	r7, #160	; 0xa0
 80018a6:	05ff      	lsls	r7, r7, #23
 80018a8:	42b8      	cmp	r0, r7
 80018aa:	d088      	beq.n	80017be <HAL_GPIO_Init+0x52>
 80018ac:	4f0d      	ldr	r7, [pc, #52]	; (80018e4 <HAL_GPIO_Init+0x178>)
 80018ae:	42b8      	cmp	r0, r7
 80018b0:	d00b      	beq.n	80018ca <HAL_GPIO_Init+0x15e>
 80018b2:	4f0d      	ldr	r7, [pc, #52]	; (80018e8 <HAL_GPIO_Init+0x17c>)
 80018b4:	42b8      	cmp	r0, r7
 80018b6:	d00a      	beq.n	80018ce <HAL_GPIO_Init+0x162>
 80018b8:	4f0c      	ldr	r7, [pc, #48]	; (80018ec <HAL_GPIO_Init+0x180>)
 80018ba:	42b8      	cmp	r0, r7
 80018bc:	d009      	beq.n	80018d2 <HAL_GPIO_Init+0x166>
 80018be:	4f0c      	ldr	r7, [pc, #48]	; (80018f0 <HAL_GPIO_Init+0x184>)
 80018c0:	42b8      	cmp	r0, r7
 80018c2:	d100      	bne.n	80018c6 <HAL_GPIO_Init+0x15a>
 80018c4:	e779      	b.n	80017ba <HAL_GPIO_Init+0x4e>
 80018c6:	2706      	movs	r7, #6
 80018c8:	e77a      	b.n	80017c0 <HAL_GPIO_Init+0x54>
 80018ca:	2701      	movs	r7, #1
 80018cc:	e778      	b.n	80017c0 <HAL_GPIO_Init+0x54>
 80018ce:	2702      	movs	r7, #2
 80018d0:	e776      	b.n	80017c0 <HAL_GPIO_Init+0x54>
 80018d2:	2703      	movs	r7, #3
 80018d4:	e774      	b.n	80017c0 <HAL_GPIO_Init+0x54>
  }
}
 80018d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018d8:	40010000 	.word	0x40010000
 80018dc:	40010400 	.word	0x40010400
 80018e0:	40021000 	.word	0x40021000
 80018e4:	50000400 	.word	0x50000400
 80018e8:	50000800 	.word	0x50000800
 80018ec:	50000c00 	.word	0x50000c00
 80018f0:	50001c00 	.word	0x50001c00

080018f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018f4:	2a00      	cmp	r2, #0
 80018f6:	d101      	bne.n	80018fc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 80018f8:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80018fa:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80018fc:	6181      	str	r1, [r0, #24]
 80018fe:	e7fc      	b.n	80018fa <HAL_GPIO_WritePin+0x6>

08001900 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001900:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001902:	4b26      	ldr	r3, [pc, #152]	; (800199c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001904:	68da      	ldr	r2, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001906:	230c      	movs	r3, #12
 8001908:	4013      	ands	r3, r2
 800190a:	2b08      	cmp	r3, #8
 800190c:	d042      	beq.n	8001994 <HAL_RCC_GetSysClockFreq+0x94>
 800190e:	2b0c      	cmp	r3, #12
 8001910:	d011      	beq.n	8001936 <HAL_RCC_GetSysClockFreq+0x36>
 8001912:	2b04      	cmp	r3, #4
 8001914:	d009      	beq.n	800192a <HAL_RCC_GetSysClockFreq+0x2a>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001916:	4b21      	ldr	r3, [pc, #132]	; (800199c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	0b52      	lsrs	r2, r2, #13
 800191c:	2307      	movs	r3, #7
 800191e:	4013      	ands	r3, r2
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001920:	3301      	adds	r3, #1
 8001922:	2080      	movs	r0, #128	; 0x80
 8001924:	0200      	lsls	r0, r0, #8
 8001926:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 8001928:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800192a:	4b1c      	ldr	r3, [pc, #112]	; (800199c <HAL_RCC_GetSysClockFreq+0x9c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	06db      	lsls	r3, r3, #27
 8001930:	d532      	bpl.n	8001998 <HAL_RCC_GetSysClockFreq+0x98>
        sysclockfreq =  (HSI_VALUE >> 2);
 8001932:	481b      	ldr	r0, [pc, #108]	; (80019a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001934:	e7f8      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x28>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001936:	0c91      	lsrs	r1, r2, #18
 8001938:	230f      	movs	r3, #15
 800193a:	400b      	ands	r3, r1
 800193c:	4919      	ldr	r1, [pc, #100]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800193e:	5cc8      	ldrb	r0, [r1, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001940:	0d92      	lsrs	r2, r2, #22
 8001942:	2303      	movs	r3, #3
 8001944:	401a      	ands	r2, r3
 8001946:	1c54      	adds	r4, r2, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001948:	4b14      	ldr	r3, [pc, #80]	; (800199c <HAL_RCC_GetSysClockFreq+0x9c>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	03db      	lsls	r3, r3, #15
 800194e:	d40d      	bmi.n	800196c <HAL_RCC_GetSysClockFreq+0x6c>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	06db      	lsls	r3, r3, #27
 8001956:	d513      	bpl.n	8001980 <HAL_RCC_GetSysClockFreq+0x80>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001958:	4a11      	ldr	r2, [pc, #68]	; (80019a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800195a:	2300      	movs	r3, #0
 800195c:	2100      	movs	r1, #0
 800195e:	f7fe fd69 	bl	8000434 <__aeabi_lmul>
 8001962:	0022      	movs	r2, r4
 8001964:	2300      	movs	r3, #0
 8001966:	f7fe fd45 	bl	80003f4 <__aeabi_uldivmod>
 800196a:	e7dd      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x28>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800196c:	4a0e      	ldr	r2, [pc, #56]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800196e:	2300      	movs	r3, #0
 8001970:	2100      	movs	r1, #0
 8001972:	f7fe fd5f 	bl	8000434 <__aeabi_lmul>
 8001976:	0022      	movs	r2, r4
 8001978:	2300      	movs	r3, #0
 800197a:	f7fe fd3b 	bl	80003f4 <__aeabi_uldivmod>
 800197e:	e7d3      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x28>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001980:	4a0a      	ldr	r2, [pc, #40]	; (80019ac <HAL_RCC_GetSysClockFreq+0xac>)
 8001982:	2300      	movs	r3, #0
 8001984:	2100      	movs	r1, #0
 8001986:	f7fe fd55 	bl	8000434 <__aeabi_lmul>
 800198a:	0022      	movs	r2, r4
 800198c:	2300      	movs	r3, #0
 800198e:	f7fe fd31 	bl	80003f4 <__aeabi_uldivmod>
 8001992:	e7c9      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8001994:	4804      	ldr	r0, [pc, #16]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001996:	e7c7      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x28>
        sysclockfreq =  HSI_VALUE;
 8001998:	4804      	ldr	r0, [pc, #16]	; (80019ac <HAL_RCC_GetSysClockFreq+0xac>)
  return sysclockfreq;
 800199a:	e7c5      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x28>
 800199c:	40021000 	.word	0x40021000
 80019a0:	003d0900 	.word	0x003d0900
 80019a4:	0800366c 	.word	0x0800366c
 80019a8:	007a1200 	.word	0x007a1200
 80019ac:	00f42400 	.word	0x00f42400

080019b0 <HAL_RCC_OscConfig>:
{
 80019b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019b2:	b083      	sub	sp, #12
 80019b4:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 80019b6:	d100      	bne.n	80019ba <HAL_RCC_OscConfig+0xa>
 80019b8:	e29e      	b.n	8001ef8 <HAL_RCC_OscConfig+0x548>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019ba:	4bca      	ldr	r3, [pc, #808]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 80019bc:	68da      	ldr	r2, [r3, #12]
 80019be:	250c      	movs	r5, #12
 80019c0:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019c2:	68de      	ldr	r6, [r3, #12]
 80019c4:	2380      	movs	r3, #128	; 0x80
 80019c6:	025b      	lsls	r3, r3, #9
 80019c8:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ca:	6803      	ldr	r3, [r0, #0]
 80019cc:	07db      	lsls	r3, r3, #31
 80019ce:	d536      	bpl.n	8001a3e <HAL_RCC_OscConfig+0x8e>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019d0:	2d08      	cmp	r5, #8
 80019d2:	d02c      	beq.n	8001a2e <HAL_RCC_OscConfig+0x7e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80019d4:	2d0c      	cmp	r5, #12
 80019d6:	d028      	beq.n	8001a2a <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d8:	6863      	ldr	r3, [r4, #4]
 80019da:	2280      	movs	r2, #128	; 0x80
 80019dc:	0252      	lsls	r2, r2, #9
 80019de:	4293      	cmp	r3, r2
 80019e0:	d04d      	beq.n	8001a7e <HAL_RCC_OscConfig+0xce>
 80019e2:	22a0      	movs	r2, #160	; 0xa0
 80019e4:	02d2      	lsls	r2, r2, #11
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d050      	beq.n	8001a8c <HAL_RCC_OscConfig+0xdc>
 80019ea:	4bbe      	ldr	r3, [pc, #760]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	49be      	ldr	r1, [pc, #760]	; (8001ce8 <HAL_RCC_OscConfig+0x338>)
 80019f0:	400a      	ands	r2, r1
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	2180      	movs	r1, #128	; 0x80
 80019f8:	0249      	lsls	r1, r1, #9
 80019fa:	400a      	ands	r2, r1
 80019fc:	9201      	str	r2, [sp, #4]
 80019fe:	9a01      	ldr	r2, [sp, #4]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	49ba      	ldr	r1, [pc, #744]	; (8001cec <HAL_RCC_OscConfig+0x33c>)
 8001a04:	400a      	ands	r2, r1
 8001a06:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a08:	6863      	ldr	r3, [r4, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d04a      	beq.n	8001aa4 <HAL_RCC_OscConfig+0xf4>
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fbf9 	bl	8001204 <HAL_GetTick>
 8001a12:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a14:	4bb3      	ldr	r3, [pc, #716]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	039b      	lsls	r3, r3, #14
 8001a1a:	d410      	bmi.n	8001a3e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a1c:	f7ff fbf2 	bl	8001204 <HAL_GetTick>
 8001a20:	1bc0      	subs	r0, r0, r7
 8001a22:	2864      	cmp	r0, #100	; 0x64
 8001a24:	d9f6      	bls.n	8001a14 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
 8001a26:	2003      	movs	r0, #3
 8001a28:	e267      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a2a:	2e00      	cmp	r6, #0
 8001a2c:	d0d4      	beq.n	80019d8 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2e:	4bad      	ldr	r3, [pc, #692]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	039b      	lsls	r3, r3, #14
 8001a34:	d503      	bpl.n	8001a3e <HAL_RCC_OscConfig+0x8e>
 8001a36:	6863      	ldr	r3, [r4, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d100      	bne.n	8001a3e <HAL_RCC_OscConfig+0x8e>
 8001a3c:	e25f      	b.n	8001efe <HAL_RCC_OscConfig+0x54e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a3e:	6823      	ldr	r3, [r4, #0]
 8001a40:	079b      	lsls	r3, r3, #30
 8001a42:	d565      	bpl.n	8001b10 <HAL_RCC_OscConfig+0x160>
    hsi_state = RCC_OscInitStruct->HSIState;
 8001a44:	68e3      	ldr	r3, [r4, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a46:	2d04      	cmp	r5, #4
 8001a48:	d03c      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x114>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a4a:	2d0c      	cmp	r5, #12
 8001a4c:	d038      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x110>
      if(hsi_state != RCC_HSI_OFF)
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d100      	bne.n	8001a54 <HAL_RCC_OscConfig+0xa4>
 8001a52:	e0b0      	b.n	8001bb6 <HAL_RCC_OscConfig+0x206>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001a54:	49a3      	ldr	r1, [pc, #652]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001a56:	680a      	ldr	r2, [r1, #0]
 8001a58:	2009      	movs	r0, #9
 8001a5a:	4382      	bics	r2, r0
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8001a60:	f7ff fbd0 	bl	8001204 <HAL_GetTick>
 8001a64:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a66:	4b9f      	ldr	r3, [pc, #636]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	075b      	lsls	r3, r3, #29
 8001a6c:	d500      	bpl.n	8001a70 <HAL_RCC_OscConfig+0xc0>
 8001a6e:	e099      	b.n	8001ba4 <HAL_RCC_OscConfig+0x1f4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a70:	f7ff fbc8 	bl	8001204 <HAL_GetTick>
 8001a74:	1b80      	subs	r0, r0, r6
 8001a76:	2802      	cmp	r0, #2
 8001a78:	d9f5      	bls.n	8001a66 <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 8001a7a:	2003      	movs	r0, #3
 8001a7c:	e23d      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a7e:	4a99      	ldr	r2, [pc, #612]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001a80:	6811      	ldr	r1, [r2, #0]
 8001a82:	2380      	movs	r3, #128	; 0x80
 8001a84:	025b      	lsls	r3, r3, #9
 8001a86:	430b      	orrs	r3, r1
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	e7bd      	b.n	8001a08 <HAL_RCC_OscConfig+0x58>
 8001a8c:	4b95      	ldr	r3, [pc, #596]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001a8e:	6819      	ldr	r1, [r3, #0]
 8001a90:	2280      	movs	r2, #128	; 0x80
 8001a92:	02d2      	lsls	r2, r2, #11
 8001a94:	430a      	orrs	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	6819      	ldr	r1, [r3, #0]
 8001a9a:	2280      	movs	r2, #128	; 0x80
 8001a9c:	0252      	lsls	r2, r2, #9
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	e7b1      	b.n	8001a08 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fbae 	bl	8001204 <HAL_GetTick>
 8001aa8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001aaa:	4b8e      	ldr	r3, [pc, #568]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	039b      	lsls	r3, r3, #14
 8001ab0:	d5c5      	bpl.n	8001a3e <HAL_RCC_OscConfig+0x8e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ab2:	f7ff fba7 	bl	8001204 <HAL_GetTick>
 8001ab6:	1bc0      	subs	r0, r0, r7
 8001ab8:	2864      	cmp	r0, #100	; 0x64
 8001aba:	d9f6      	bls.n	8001aaa <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001abc:	2003      	movs	r0, #3
 8001abe:	e21c      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ac0:	2e00      	cmp	r6, #0
 8001ac2:	d1c4      	bne.n	8001a4e <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001ac4:	4a87      	ldr	r2, [pc, #540]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001ac6:	6812      	ldr	r2, [r2, #0]
 8001ac8:	0752      	lsls	r2, r2, #29
 8001aca:	d502      	bpl.n	8001ad2 <HAL_RCC_OscConfig+0x122>
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d100      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x122>
 8001ad0:	e217      	b.n	8001f02 <HAL_RCC_OscConfig+0x552>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ad2:	4e84      	ldr	r6, [pc, #528]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001ad4:	6872      	ldr	r2, [r6, #4]
 8001ad6:	4986      	ldr	r1, [pc, #536]	; (8001cf0 <HAL_RCC_OscConfig+0x340>)
 8001ad8:	400a      	ands	r2, r1
 8001ada:	6921      	ldr	r1, [r4, #16]
 8001adc:	0209      	lsls	r1, r1, #8
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ae2:	6832      	ldr	r2, [r6, #0]
 8001ae4:	2109      	movs	r1, #9
 8001ae6:	438a      	bics	r2, r1
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001aec:	f7ff ff08 	bl	8001900 <HAL_RCC_GetSysClockFreq>
 8001af0:	68f2      	ldr	r2, [r6, #12]
 8001af2:	0912      	lsrs	r2, r2, #4
 8001af4:	230f      	movs	r3, #15
 8001af6:	4013      	ands	r3, r2
 8001af8:	4a7e      	ldr	r2, [pc, #504]	; (8001cf4 <HAL_RCC_OscConfig+0x344>)
 8001afa:	5cd3      	ldrb	r3, [r2, r3]
 8001afc:	40d8      	lsrs	r0, r3
 8001afe:	4b7e      	ldr	r3, [pc, #504]	; (8001cf8 <HAL_RCC_OscConfig+0x348>)
 8001b00:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8001b02:	4b7e      	ldr	r3, [pc, #504]	; (8001cfc <HAL_RCC_OscConfig+0x34c>)
 8001b04:	6818      	ldr	r0, [r3, #0]
 8001b06:	f7ff fb37 	bl	8001178 <HAL_InitTick>
      if(status != HAL_OK)
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d000      	beq.n	8001b10 <HAL_RCC_OscConfig+0x160>
 8001b0e:	e1f4      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b10:	6823      	ldr	r3, [r4, #0]
 8001b12:	06db      	lsls	r3, r3, #27
 8001b14:	d52d      	bpl.n	8001b72 <HAL_RCC_OscConfig+0x1c2>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b16:	2d00      	cmp	r5, #0
 8001b18:	d160      	bne.n	8001bdc <HAL_RCC_OscConfig+0x22c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b1a:	4b72      	ldr	r3, [pc, #456]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	059b      	lsls	r3, r3, #22
 8001b20:	d503      	bpl.n	8001b2a <HAL_RCC_OscConfig+0x17a>
 8001b22:	69e3      	ldr	r3, [r4, #28]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d100      	bne.n	8001b2a <HAL_RCC_OscConfig+0x17a>
 8001b28:	e1ed      	b.n	8001f06 <HAL_RCC_OscConfig+0x556>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b2a:	4a6e      	ldr	r2, [pc, #440]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001b2c:	6853      	ldr	r3, [r2, #4]
 8001b2e:	4974      	ldr	r1, [pc, #464]	; (8001d00 <HAL_RCC_OscConfig+0x350>)
 8001b30:	400b      	ands	r3, r1
 8001b32:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001b34:	430b      	orrs	r3, r1
 8001b36:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b38:	6853      	ldr	r3, [r2, #4]
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	6a21      	ldr	r1, [r4, #32]
 8001b40:	0609      	lsls	r1, r1, #24
 8001b42:	430b      	orrs	r3, r1
 8001b44:	6053      	str	r3, [r2, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b48:	0b59      	lsrs	r1, r3, #13
 8001b4a:	3101      	adds	r1, #1
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001b52:	68d1      	ldr	r1, [r2, #12]
 8001b54:	0909      	lsrs	r1, r1, #4
 8001b56:	220f      	movs	r2, #15
 8001b58:	400a      	ands	r2, r1
 8001b5a:	4966      	ldr	r1, [pc, #408]	; (8001cf4 <HAL_RCC_OscConfig+0x344>)
 8001b5c:	5c8a      	ldrb	r2, [r1, r2]
 8001b5e:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001b60:	4a65      	ldr	r2, [pc, #404]	; (8001cf8 <HAL_RCC_OscConfig+0x348>)
 8001b62:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8001b64:	4b65      	ldr	r3, [pc, #404]	; (8001cfc <HAL_RCC_OscConfig+0x34c>)
 8001b66:	6818      	ldr	r0, [r3, #0]
 8001b68:	f7ff fb06 	bl	8001178 <HAL_InitTick>
        if(status != HAL_OK)
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	d000      	beq.n	8001b72 <HAL_RCC_OscConfig+0x1c2>
 8001b70:	e1c3      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b72:	6823      	ldr	r3, [r4, #0]
 8001b74:	071b      	lsls	r3, r3, #28
 8001b76:	d57d      	bpl.n	8001c74 <HAL_RCC_OscConfig+0x2c4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b78:	6963      	ldr	r3, [r4, #20]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d067      	beq.n	8001c4e <HAL_RCC_OscConfig+0x29e>
      __HAL_RCC_LSI_ENABLE();
 8001b7e:	4a59      	ldr	r2, [pc, #356]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001b80:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001b82:	2101      	movs	r1, #1
 8001b84:	430b      	orrs	r3, r1
 8001b86:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001b88:	f7ff fb3c 	bl	8001204 <HAL_GetTick>
 8001b8c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b8e:	4b55      	ldr	r3, [pc, #340]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b92:	079b      	lsls	r3, r3, #30
 8001b94:	d46e      	bmi.n	8001c74 <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b96:	f7ff fb35 	bl	8001204 <HAL_GetTick>
 8001b9a:	1b80      	subs	r0, r0, r6
 8001b9c:	2802      	cmp	r0, #2
 8001b9e:	d9f6      	bls.n	8001b8e <HAL_RCC_OscConfig+0x1de>
          return HAL_TIMEOUT;
 8001ba0:	2003      	movs	r0, #3
 8001ba2:	e1aa      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba4:	494f      	ldr	r1, [pc, #316]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001ba6:	684b      	ldr	r3, [r1, #4]
 8001ba8:	4a51      	ldr	r2, [pc, #324]	; (8001cf0 <HAL_RCC_OscConfig+0x340>)
 8001baa:	4013      	ands	r3, r2
 8001bac:	6922      	ldr	r2, [r4, #16]
 8001bae:	0212      	lsls	r2, r2, #8
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	604b      	str	r3, [r1, #4]
 8001bb4:	e7ac      	b.n	8001b10 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_DISABLE();
 8001bb6:	4a4b      	ldr	r2, [pc, #300]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001bb8:	6813      	ldr	r3, [r2, #0]
 8001bba:	2101      	movs	r1, #1
 8001bbc:	438b      	bics	r3, r1
 8001bbe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fb20 	bl	8001204 <HAL_GetTick>
 8001bc4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001bc6:	4b47      	ldr	r3, [pc, #284]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	075b      	lsls	r3, r3, #29
 8001bcc:	d5a0      	bpl.n	8001b10 <HAL_RCC_OscConfig+0x160>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bce:	f7ff fb19 	bl	8001204 <HAL_GetTick>
 8001bd2:	1b80      	subs	r0, r0, r6
 8001bd4:	2802      	cmp	r0, #2
 8001bd6:	d9f6      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8001bd8:	2003      	movs	r0, #3
 8001bda:	e18e      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bdc:	69e3      	ldr	r3, [r4, #28]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d022      	beq.n	8001c28 <HAL_RCC_OscConfig+0x278>
        __HAL_RCC_MSI_ENABLE();
 8001be2:	4a40      	ldr	r2, [pc, #256]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001be4:	6811      	ldr	r1, [r2, #0]
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	430b      	orrs	r3, r1
 8001bec:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001bee:	f7ff fb09 	bl	8001204 <HAL_GetTick>
 8001bf2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001bf4:	4b3b      	ldr	r3, [pc, #236]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	059b      	lsls	r3, r3, #22
 8001bfa:	d406      	bmi.n	8001c0a <HAL_RCC_OscConfig+0x25a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bfc:	f7ff fb02 	bl	8001204 <HAL_GetTick>
 8001c00:	1b80      	subs	r0, r0, r6
 8001c02:	2802      	cmp	r0, #2
 8001c04:	d9f6      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x244>
            return HAL_TIMEOUT;
 8001c06:	2003      	movs	r0, #3
 8001c08:	e177      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c0a:	4a36      	ldr	r2, [pc, #216]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001c0c:	6853      	ldr	r3, [r2, #4]
 8001c0e:	493c      	ldr	r1, [pc, #240]	; (8001d00 <HAL_RCC_OscConfig+0x350>)
 8001c10:	400b      	ands	r3, r1
 8001c12:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001c14:	430b      	orrs	r3, r1
 8001c16:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c18:	6853      	ldr	r3, [r2, #4]
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	6a21      	ldr	r1, [r4, #32]
 8001c20:	0609      	lsls	r1, r1, #24
 8001c22:	430b      	orrs	r3, r1
 8001c24:	6053      	str	r3, [r2, #4]
 8001c26:	e7a4      	b.n	8001b72 <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_MSI_DISABLE();
 8001c28:	4a2e      	ldr	r2, [pc, #184]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001c2a:	6813      	ldr	r3, [r2, #0]
 8001c2c:	4935      	ldr	r1, [pc, #212]	; (8001d04 <HAL_RCC_OscConfig+0x354>)
 8001c2e:	400b      	ands	r3, r1
 8001c30:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c32:	f7ff fae7 	bl	8001204 <HAL_GetTick>
 8001c36:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001c38:	4b2a      	ldr	r3, [pc, #168]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	059b      	lsls	r3, r3, #22
 8001c3e:	d598      	bpl.n	8001b72 <HAL_RCC_OscConfig+0x1c2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c40:	f7ff fae0 	bl	8001204 <HAL_GetTick>
 8001c44:	1b80      	subs	r0, r0, r6
 8001c46:	2802      	cmp	r0, #2
 8001c48:	d9f6      	bls.n	8001c38 <HAL_RCC_OscConfig+0x288>
            return HAL_TIMEOUT;
 8001c4a:	2003      	movs	r0, #3
 8001c4c:	e155      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
      __HAL_RCC_LSI_DISABLE();
 8001c4e:	4a25      	ldr	r2, [pc, #148]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001c50:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001c52:	2101      	movs	r1, #1
 8001c54:	438b      	bics	r3, r1
 8001c56:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001c58:	f7ff fad4 	bl	8001204 <HAL_GetTick>
 8001c5c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001c5e:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001c60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c62:	079b      	lsls	r3, r3, #30
 8001c64:	d506      	bpl.n	8001c74 <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c66:	f7ff facd 	bl	8001204 <HAL_GetTick>
 8001c6a:	1b80      	subs	r0, r0, r6
 8001c6c:	2802      	cmp	r0, #2
 8001c6e:	d9f6      	bls.n	8001c5e <HAL_RCC_OscConfig+0x2ae>
          return HAL_TIMEOUT;
 8001c70:	2003      	movs	r0, #3
 8001c72:	e142      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	075b      	lsls	r3, r3, #29
 8001c78:	d400      	bmi.n	8001c7c <HAL_RCC_OscConfig+0x2cc>
 8001c7a:	e091      	b.n	8001da0 <HAL_RCC_OscConfig+0x3f0>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c7c:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	d42c      	bmi.n	8001cde <HAL_RCC_OscConfig+0x32e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c84:	4a17      	ldr	r2, [pc, #92]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001c86:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001c88:	2380      	movs	r3, #128	; 0x80
 8001c8a:	055b      	lsls	r3, r3, #21
 8001c8c:	430b      	orrs	r3, r1
 8001c8e:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8001c90:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c92:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <HAL_RCC_OscConfig+0x358>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	05db      	lsls	r3, r3, #23
 8001c98:	d53c      	bpl.n	8001d14 <HAL_RCC_OscConfig+0x364>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c9a:	68a3      	ldr	r3, [r4, #8]
 8001c9c:	2280      	movs	r2, #128	; 0x80
 8001c9e:	0052      	lsls	r2, r2, #1
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d04b      	beq.n	8001d3c <HAL_RCC_OscConfig+0x38c>
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d150      	bne.n	8001d4a <HAL_RCC_OscConfig+0x39a>
 8001ca8:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001caa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cac:	4915      	ldr	r1, [pc, #84]	; (8001d04 <HAL_RCC_OscConfig+0x354>)
 8001cae:	400a      	ands	r2, r1
 8001cb0:	651a      	str	r2, [r3, #80]	; 0x50
 8001cb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cb4:	4915      	ldr	r1, [pc, #84]	; (8001d0c <HAL_RCC_OscConfig+0x35c>)
 8001cb6:	400a      	ands	r2, r1
 8001cb8:	651a      	str	r2, [r3, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cba:	68a3      	ldr	r3, [r4, #8]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d05e      	beq.n	8001d7e <HAL_RCC_OscConfig+0x3ce>
      tickstart = HAL_GetTick();
 8001cc0:	f7ff faa0 	bl	8001204 <HAL_GetTick>
 8001cc4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cc6:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <HAL_RCC_OscConfig+0x334>)
 8001cc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cca:	059b      	lsls	r3, r3, #22
 8001ccc:	d466      	bmi.n	8001d9c <HAL_RCC_OscConfig+0x3ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cce:	f7ff fa99 	bl	8001204 <HAL_GetTick>
 8001cd2:	1bc0      	subs	r0, r0, r7
 8001cd4:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <HAL_RCC_OscConfig+0x360>)
 8001cd6:	4298      	cmp	r0, r3
 8001cd8:	d9f5      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8001cda:	2003      	movs	r0, #3
 8001cdc:	e10d      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
    FlagStatus       pwrclkchanged = RESET;
 8001cde:	2600      	movs	r6, #0
 8001ce0:	e7d7      	b.n	8001c92 <HAL_RCC_OscConfig+0x2e2>
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	fffeffff 	.word	0xfffeffff
 8001cec:	fffbffff 	.word	0xfffbffff
 8001cf0:	ffffe0ff 	.word	0xffffe0ff
 8001cf4:	08003654 	.word	0x08003654
 8001cf8:	2000003c 	.word	0x2000003c
 8001cfc:	20000044 	.word	0x20000044
 8001d00:	ffff1fff 	.word	0xffff1fff
 8001d04:	fffffeff 	.word	0xfffffeff
 8001d08:	40007000 	.word	0x40007000
 8001d0c:	fffffbff 	.word	0xfffffbff
 8001d10:	00001388 	.word	0x00001388
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d14:	4a80      	ldr	r2, [pc, #512]	; (8001f18 <HAL_RCC_OscConfig+0x568>)
 8001d16:	6811      	ldr	r1, [r2, #0]
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	430b      	orrs	r3, r1
 8001d1e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001d20:	f7ff fa70 	bl	8001204 <HAL_GetTick>
 8001d24:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d26:	4b7c      	ldr	r3, [pc, #496]	; (8001f18 <HAL_RCC_OscConfig+0x568>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	05db      	lsls	r3, r3, #23
 8001d2c:	d4b5      	bmi.n	8001c9a <HAL_RCC_OscConfig+0x2ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d2e:	f7ff fa69 	bl	8001204 <HAL_GetTick>
 8001d32:	1bc0      	subs	r0, r0, r7
 8001d34:	2864      	cmp	r0, #100	; 0x64
 8001d36:	d9f6      	bls.n	8001d26 <HAL_RCC_OscConfig+0x376>
          return HAL_TIMEOUT;
 8001d38:	2003      	movs	r0, #3
 8001d3a:	e0de      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d3c:	4a77      	ldr	r2, [pc, #476]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001d3e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	430b      	orrs	r3, r1
 8001d46:	6513      	str	r3, [r2, #80]	; 0x50
 8001d48:	e7b7      	b.n	8001cba <HAL_RCC_OscConfig+0x30a>
 8001d4a:	22a0      	movs	r2, #160	; 0xa0
 8001d4c:	00d2      	lsls	r2, r2, #3
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d009      	beq.n	8001d66 <HAL_RCC_OscConfig+0x3b6>
 8001d52:	4b72      	ldr	r3, [pc, #456]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001d54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d56:	4972      	ldr	r1, [pc, #456]	; (8001f20 <HAL_RCC_OscConfig+0x570>)
 8001d58:	400a      	ands	r2, r1
 8001d5a:	651a      	str	r2, [r3, #80]	; 0x50
 8001d5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001d5e:	4971      	ldr	r1, [pc, #452]	; (8001f24 <HAL_RCC_OscConfig+0x574>)
 8001d60:	400a      	ands	r2, r1
 8001d62:	651a      	str	r2, [r3, #80]	; 0x50
 8001d64:	e7a9      	b.n	8001cba <HAL_RCC_OscConfig+0x30a>
 8001d66:	4b6d      	ldr	r3, [pc, #436]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001d68:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001d6a:	3a01      	subs	r2, #1
 8001d6c:	3aff      	subs	r2, #255	; 0xff
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	651a      	str	r2, [r3, #80]	; 0x50
 8001d72:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001d74:	2280      	movs	r2, #128	; 0x80
 8001d76:	0052      	lsls	r2, r2, #1
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	651a      	str	r2, [r3, #80]	; 0x50
 8001d7c:	e79d      	b.n	8001cba <HAL_RCC_OscConfig+0x30a>
      tickstart = HAL_GetTick();
 8001d7e:	f7ff fa41 	bl	8001204 <HAL_GetTick>
 8001d82:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d84:	4b65      	ldr	r3, [pc, #404]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001d86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d88:	059b      	lsls	r3, r3, #22
 8001d8a:	d507      	bpl.n	8001d9c <HAL_RCC_OscConfig+0x3ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d8c:	f7ff fa3a 	bl	8001204 <HAL_GetTick>
 8001d90:	1bc0      	subs	r0, r0, r7
 8001d92:	4b65      	ldr	r3, [pc, #404]	; (8001f28 <HAL_RCC_OscConfig+0x578>)
 8001d94:	4298      	cmp	r0, r3
 8001d96:	d9f5      	bls.n	8001d84 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 8001d98:	2003      	movs	r0, #3
 8001d9a:	e0ae      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
    if(pwrclkchanged == SET)
 8001d9c:	2e01      	cmp	r6, #1
 8001d9e:	d021      	beq.n	8001de4 <HAL_RCC_OscConfig+0x434>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001da0:	6823      	ldr	r3, [r4, #0]
 8001da2:	069b      	lsls	r3, r3, #26
 8001da4:	d53c      	bpl.n	8001e20 <HAL_RCC_OscConfig+0x470>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001da6:	69a3      	ldr	r3, [r4, #24]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d021      	beq.n	8001df0 <HAL_RCC_OscConfig+0x440>
        __HAL_RCC_HSI48_ENABLE();
 8001dac:	4b5b      	ldr	r3, [pc, #364]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001dae:	6899      	ldr	r1, [r3, #8]
 8001db0:	2001      	movs	r0, #1
 8001db2:	4301      	orrs	r1, r0
 8001db4:	6099      	str	r1, [r3, #8]
 8001db6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001db8:	4302      	orrs	r2, r0
 8001dba:	635a      	str	r2, [r3, #52]	; 0x34
 8001dbc:	4a5b      	ldr	r2, [pc, #364]	; (8001f2c <HAL_RCC_OscConfig+0x57c>)
 8001dbe:	6a11      	ldr	r1, [r2, #32]
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	019b      	lsls	r3, r3, #6
 8001dc4:	430b      	orrs	r3, r1
 8001dc6:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001dc8:	f7ff fa1c 	bl	8001204 <HAL_GetTick>
 8001dcc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001dce:	4b53      	ldr	r3, [pc, #332]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	079b      	lsls	r3, r3, #30
 8001dd4:	d424      	bmi.n	8001e20 <HAL_RCC_OscConfig+0x470>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001dd6:	f7ff fa15 	bl	8001204 <HAL_GetTick>
 8001dda:	1b80      	subs	r0, r0, r6
 8001ddc:	2802      	cmp	r0, #2
 8001dde:	d9f6      	bls.n	8001dce <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 8001de0:	2003      	movs	r0, #3
 8001de2:	e08a      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001de4:	4a4d      	ldr	r2, [pc, #308]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001de6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001de8:	4951      	ldr	r1, [pc, #324]	; (8001f30 <HAL_RCC_OscConfig+0x580>)
 8001dea:	400b      	ands	r3, r1
 8001dec:	6393      	str	r3, [r2, #56]	; 0x38
 8001dee:	e7d7      	b.n	8001da0 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI48_DISABLE();
 8001df0:	4a4a      	ldr	r2, [pc, #296]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001df2:	6893      	ldr	r3, [r2, #8]
 8001df4:	2101      	movs	r1, #1
 8001df6:	438b      	bics	r3, r1
 8001df8:	6093      	str	r3, [r2, #8]
 8001dfa:	4a4c      	ldr	r2, [pc, #304]	; (8001f2c <HAL_RCC_OscConfig+0x57c>)
 8001dfc:	6a13      	ldr	r3, [r2, #32]
 8001dfe:	494d      	ldr	r1, [pc, #308]	; (8001f34 <HAL_RCC_OscConfig+0x584>)
 8001e00:	400b      	ands	r3, r1
 8001e02:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001e04:	f7ff f9fe 	bl	8001204 <HAL_GetTick>
 8001e08:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001e0a:	4b44      	ldr	r3, [pc, #272]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	079b      	lsls	r3, r3, #30
 8001e10:	d506      	bpl.n	8001e20 <HAL_RCC_OscConfig+0x470>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e12:	f7ff f9f7 	bl	8001204 <HAL_GetTick>
 8001e16:	1b80      	subs	r0, r0, r6
 8001e18:	2802      	cmp	r0, #2
 8001e1a:	d9f6      	bls.n	8001e0a <HAL_RCC_OscConfig+0x45a>
            return HAL_TIMEOUT;
 8001e1c:	2003      	movs	r0, #3
 8001e1e:	e06c      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d100      	bne.n	8001e28 <HAL_RCC_OscConfig+0x478>
 8001e26:	e070      	b.n	8001f0a <HAL_RCC_OscConfig+0x55a>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e28:	2d0c      	cmp	r5, #12
 8001e2a:	d049      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x510>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d012      	beq.n	8001e56 <HAL_RCC_OscConfig+0x4a6>
        __HAL_RCC_PLL_DISABLE();
 8001e30:	4a3a      	ldr	r2, [pc, #232]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001e32:	6813      	ldr	r3, [r2, #0]
 8001e34:	4940      	ldr	r1, [pc, #256]	; (8001f38 <HAL_RCC_OscConfig+0x588>)
 8001e36:	400b      	ands	r3, r1
 8001e38:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e3a:	f7ff f9e3 	bl	8001204 <HAL_GetTick>
 8001e3e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e40:	4b36      	ldr	r3, [pc, #216]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	019b      	lsls	r3, r3, #6
 8001e46:	d539      	bpl.n	8001ebc <HAL_RCC_OscConfig+0x50c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e48:	f7ff f9dc 	bl	8001204 <HAL_GetTick>
 8001e4c:	1b00      	subs	r0, r0, r4
 8001e4e:	2802      	cmp	r0, #2
 8001e50:	d9f6      	bls.n	8001e40 <HAL_RCC_OscConfig+0x490>
            return HAL_TIMEOUT;
 8001e52:	2003      	movs	r0, #3
 8001e54:	e051      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_PLL_DISABLE();
 8001e56:	4a31      	ldr	r2, [pc, #196]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001e58:	6813      	ldr	r3, [r2, #0]
 8001e5a:	4937      	ldr	r1, [pc, #220]	; (8001f38 <HAL_RCC_OscConfig+0x588>)
 8001e5c:	400b      	ands	r3, r1
 8001e5e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001e60:	f7ff f9d0 	bl	8001204 <HAL_GetTick>
 8001e64:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e66:	4b2d      	ldr	r3, [pc, #180]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	019b      	lsls	r3, r3, #6
 8001e6c:	d506      	bpl.n	8001e7c <HAL_RCC_OscConfig+0x4cc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e6e:	f7ff f9c9 	bl	8001204 <HAL_GetTick>
 8001e72:	1b40      	subs	r0, r0, r5
 8001e74:	2802      	cmp	r0, #2
 8001e76:	d9f6      	bls.n	8001e66 <HAL_RCC_OscConfig+0x4b6>
            return HAL_TIMEOUT;
 8001e78:	2003      	movs	r0, #3
 8001e7a:	e03e      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e7c:	4927      	ldr	r1, [pc, #156]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001e7e:	68cb      	ldr	r3, [r1, #12]
 8001e80:	4a2e      	ldr	r2, [pc, #184]	; (8001f3c <HAL_RCC_OscConfig+0x58c>)
 8001e82:	4013      	ands	r3, r2
 8001e84:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001e86:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001e88:	4302      	orrs	r2, r0
 8001e8a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001e8c:	4302      	orrs	r2, r0
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	60cb      	str	r3, [r1, #12]
        __HAL_RCC_PLL_ENABLE();
 8001e92:	680a      	ldr	r2, [r1, #0]
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	045b      	lsls	r3, r3, #17
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8001e9c:	f7ff f9b2 	bl	8001204 <HAL_GetTick>
 8001ea0:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ea2:	4b1e      	ldr	r3, [pc, #120]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	019b      	lsls	r3, r3, #6
 8001ea8:	d406      	bmi.n	8001eb8 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eaa:	f7ff f9ab 	bl	8001204 <HAL_GetTick>
 8001eae:	1b00      	subs	r0, r0, r4
 8001eb0:	2802      	cmp	r0, #2
 8001eb2:	d9f6      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x4f2>
            return HAL_TIMEOUT;
 8001eb4:	2003      	movs	r0, #3
 8001eb6:	e020      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
  return HAL_OK;
 8001eb8:	2000      	movs	r0, #0
 8001eba:	e01e      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	e01c      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d024      	beq.n	8001f0e <HAL_RCC_OscConfig+0x55e>
        pll_config = RCC->CFGR;
 8001ec4:	4b15      	ldr	r3, [pc, #84]	; (8001f1c <HAL_RCC_OscConfig+0x56c>)
 8001ec6:	68da      	ldr	r2, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ec8:	2380      	movs	r3, #128	; 0x80
 8001eca:	025b      	lsls	r3, r3, #9
 8001ecc:	4013      	ands	r3, r2
 8001ece:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001ed0:	428b      	cmp	r3, r1
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x528>
          return HAL_ERROR;
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	e010      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ed8:	23f0      	movs	r3, #240	; 0xf0
 8001eda:	039b      	lsls	r3, r3, #14
 8001edc:	4013      	ands	r3, r2
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ede:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001ee0:	428b      	cmp	r3, r1
 8001ee2:	d001      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x538>
          return HAL_ERROR;
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001ee8:	23c0      	movs	r3, #192	; 0xc0
 8001eea:	041b      	lsls	r3, r3, #16
 8001eec:	401a      	ands	r2, r3
 8001eee:	6b63      	ldr	r3, [r4, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d00e      	beq.n	8001f12 <HAL_RCC_OscConfig+0x562>
          return HAL_ERROR;
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	e000      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
    return HAL_ERROR;
 8001ef8:	2001      	movs	r0, #1
}
 8001efa:	b003      	add	sp, #12
 8001efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8001efe:	2001      	movs	r0, #1
 8001f00:	e7fb      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
        return HAL_ERROR;
 8001f02:	2001      	movs	r0, #1
 8001f04:	e7f9      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
        return HAL_ERROR;
 8001f06:	2001      	movs	r0, #1
 8001f08:	e7f7      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
  return HAL_OK;
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	e7f5      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
        return HAL_ERROR;
 8001f0e:	2001      	movs	r0, #1
 8001f10:	e7f3      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
  return HAL_OK;
 8001f12:	2000      	movs	r0, #0
 8001f14:	e7f1      	b.n	8001efa <HAL_RCC_OscConfig+0x54a>
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	40007000 	.word	0x40007000
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	fffffeff 	.word	0xfffffeff
 8001f24:	fffffbff 	.word	0xfffffbff
 8001f28:	00001388 	.word	0x00001388
 8001f2c:	40010000 	.word	0x40010000
 8001f30:	efffffff 	.word	0xefffffff
 8001f34:	ffffdfff 	.word	0xffffdfff
 8001f38:	feffffff 	.word	0xfeffffff
 8001f3c:	ff02ffff 	.word	0xff02ffff

08001f40 <HAL_RCC_ClockConfig>:
{
 8001f40:	b570      	push	{r4, r5, r6, lr}
 8001f42:	0005      	movs	r5, r0
 8001f44:	000c      	movs	r4, r1
  if(RCC_ClkInitStruct == NULL)
 8001f46:	2800      	cmp	r0, #0
 8001f48:	d100      	bne.n	8001f4c <HAL_RCC_ClockConfig+0xc>
 8001f4a:	e0d1      	b.n	80020f0 <HAL_RCC_ClockConfig+0x1b0>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f4c:	4b6a      	ldr	r3, [pc, #424]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	2301      	movs	r3, #1
 8001f52:	4013      	ands	r3, r2
 8001f54:	428b      	cmp	r3, r1
 8001f56:	d335      	bcc.n	8001fc4 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f58:	682b      	ldr	r3, [r5, #0]
 8001f5a:	079b      	lsls	r3, r3, #30
 8001f5c:	d506      	bpl.n	8001f6c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f5e:	4a67      	ldr	r2, [pc, #412]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001f60:	68d3      	ldr	r3, [r2, #12]
 8001f62:	21f0      	movs	r1, #240	; 0xf0
 8001f64:	438b      	bics	r3, r1
 8001f66:	68a9      	ldr	r1, [r5, #8]
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f6c:	682b      	ldr	r3, [r5, #0]
 8001f6e:	07db      	lsls	r3, r3, #31
 8001f70:	d57b      	bpl.n	800206a <HAL_RCC_ClockConfig+0x12a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	686b      	ldr	r3, [r5, #4]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d03c      	beq.n	8001ff2 <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f78:	2b03      	cmp	r3, #3
 8001f7a:	d040      	beq.n	8001ffe <HAL_RCC_ClockConfig+0xbe>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d044      	beq.n	800200a <HAL_RCC_ClockConfig+0xca>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f80:	4a5e      	ldr	r2, [pc, #376]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	0592      	lsls	r2, r2, #22
 8001f86:	d400      	bmi.n	8001f8a <HAL_RCC_ClockConfig+0x4a>
 8001f88:	e0b4      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1b4>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f8a:	495c      	ldr	r1, [pc, #368]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001f8c:	68ca      	ldr	r2, [r1, #12]
 8001f8e:	2003      	movs	r0, #3
 8001f90:	4382      	bics	r2, r0
 8001f92:	4313      	orrs	r3, r2
 8001f94:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8001f96:	f7ff f935 	bl	8001204 <HAL_GetTick>
 8001f9a:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f9c:	686b      	ldr	r3, [r5, #4]
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d039      	beq.n	8002016 <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d045      	beq.n	8002032 <HAL_RCC_ClockConfig+0xf2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d051      	beq.n	800204e <HAL_RCC_ClockConfig+0x10e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001faa:	4b54      	ldr	r3, [pc, #336]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	220c      	movs	r2, #12
 8001fb0:	421a      	tst	r2, r3
 8001fb2:	d05a      	beq.n	800206a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fb4:	f7ff f926 	bl	8001204 <HAL_GetTick>
 8001fb8:	1b80      	subs	r0, r0, r6
 8001fba:	4b51      	ldr	r3, [pc, #324]	; (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8001fbc:	4298      	cmp	r0, r3
 8001fbe:	d9f4      	bls.n	8001faa <HAL_RCC_ClockConfig+0x6a>
          return HAL_TIMEOUT;
 8001fc0:	2003      	movs	r0, #3
 8001fc2:	e07d      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc4:	4a4c      	ldr	r2, [pc, #304]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001fc6:	6813      	ldr	r3, [r2, #0]
 8001fc8:	2101      	movs	r1, #1
 8001fca:	438b      	bics	r3, r1
 8001fcc:	4323      	orrs	r3, r4
 8001fce:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001fd0:	f7ff f918 	bl	8001204 <HAL_GetTick>
 8001fd4:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd6:	4b48      	ldr	r3, [pc, #288]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	2301      	movs	r3, #1
 8001fdc:	4013      	ands	r3, r2
 8001fde:	429c      	cmp	r4, r3
 8001fe0:	d0ba      	beq.n	8001f58 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe2:	f7ff f90f 	bl	8001204 <HAL_GetTick>
 8001fe6:	1b80      	subs	r0, r0, r6
 8001fe8:	4b45      	ldr	r3, [pc, #276]	; (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8001fea:	4298      	cmp	r0, r3
 8001fec:	d9f3      	bls.n	8001fd6 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8001fee:	2003      	movs	r0, #3
 8001ff0:	e066      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ff2:	4a42      	ldr	r2, [pc, #264]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001ff4:	6812      	ldr	r2, [r2, #0]
 8001ff6:	0392      	lsls	r2, r2, #14
 8001ff8:	d4c7      	bmi.n	8001f8a <HAL_RCC_ClockConfig+0x4a>
        return HAL_ERROR;
 8001ffa:	2001      	movs	r0, #1
 8001ffc:	e060      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ffe:	4a3f      	ldr	r2, [pc, #252]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002000:	6812      	ldr	r2, [r2, #0]
 8002002:	0192      	lsls	r2, r2, #6
 8002004:	d4c1      	bmi.n	8001f8a <HAL_RCC_ClockConfig+0x4a>
        return HAL_ERROR;
 8002006:	2001      	movs	r0, #1
 8002008:	e05a      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800200a:	4a3c      	ldr	r2, [pc, #240]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 800200c:	6812      	ldr	r2, [r2, #0]
 800200e:	0752      	lsls	r2, r2, #29
 8002010:	d4bb      	bmi.n	8001f8a <HAL_RCC_ClockConfig+0x4a>
        return HAL_ERROR;
 8002012:	2001      	movs	r0, #1
 8002014:	e054      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002016:	4b39      	ldr	r3, [pc, #228]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	230c      	movs	r3, #12
 800201c:	4013      	ands	r3, r2
 800201e:	2b08      	cmp	r3, #8
 8002020:	d023      	beq.n	800206a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002022:	f7ff f8ef 	bl	8001204 <HAL_GetTick>
 8002026:	1b80      	subs	r0, r0, r6
 8002028:	4b35      	ldr	r3, [pc, #212]	; (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 800202a:	4298      	cmp	r0, r3
 800202c:	d9f3      	bls.n	8002016 <HAL_RCC_ClockConfig+0xd6>
          return HAL_TIMEOUT;
 800202e:	2003      	movs	r0, #3
 8002030:	e046      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002032:	4b32      	ldr	r3, [pc, #200]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002034:	68da      	ldr	r2, [r3, #12]
 8002036:	230c      	movs	r3, #12
 8002038:	4013      	ands	r3, r2
 800203a:	2b0c      	cmp	r3, #12
 800203c:	d015      	beq.n	800206a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800203e:	f7ff f8e1 	bl	8001204 <HAL_GetTick>
 8002042:	1b80      	subs	r0, r0, r6
 8002044:	4b2e      	ldr	r3, [pc, #184]	; (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8002046:	4298      	cmp	r0, r3
 8002048:	d9f3      	bls.n	8002032 <HAL_RCC_ClockConfig+0xf2>
          return HAL_TIMEOUT;
 800204a:	2003      	movs	r0, #3
 800204c:	e038      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800204e:	4b2b      	ldr	r3, [pc, #172]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002050:	68da      	ldr	r2, [r3, #12]
 8002052:	230c      	movs	r3, #12
 8002054:	4013      	ands	r3, r2
 8002056:	2b04      	cmp	r3, #4
 8002058:	d007      	beq.n	800206a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800205a:	f7ff f8d3 	bl	8001204 <HAL_GetTick>
 800205e:	1b80      	subs	r0, r0, r6
 8002060:	4b27      	ldr	r3, [pc, #156]	; (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 8002062:	4298      	cmp	r0, r3
 8002064:	d9f3      	bls.n	800204e <HAL_RCC_ClockConfig+0x10e>
          return HAL_TIMEOUT;
 8002066:	2003      	movs	r0, #3
 8002068:	e02a      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800206a:	4b23      	ldr	r3, [pc, #140]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	2301      	movs	r3, #1
 8002070:	4013      	ands	r3, r2
 8002072:	429c      	cmp	r4, r3
 8002074:	d325      	bcc.n	80020c2 <HAL_RCC_ClockConfig+0x182>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002076:	682b      	ldr	r3, [r5, #0]
 8002078:	075b      	lsls	r3, r3, #29
 800207a:	d506      	bpl.n	800208a <HAL_RCC_ClockConfig+0x14a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800207c:	4a1f      	ldr	r2, [pc, #124]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 800207e:	68d3      	ldr	r3, [r2, #12]
 8002080:	4920      	ldr	r1, [pc, #128]	; (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 8002082:	400b      	ands	r3, r1
 8002084:	68e9      	ldr	r1, [r5, #12]
 8002086:	430b      	orrs	r3, r1
 8002088:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208a:	682b      	ldr	r3, [r5, #0]
 800208c:	071b      	lsls	r3, r3, #28
 800208e:	d507      	bpl.n	80020a0 <HAL_RCC_ClockConfig+0x160>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002090:	491a      	ldr	r1, [pc, #104]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002092:	68cb      	ldr	r3, [r1, #12]
 8002094:	4a1c      	ldr	r2, [pc, #112]	; (8002108 <HAL_RCC_ClockConfig+0x1c8>)
 8002096:	4013      	ands	r3, r2
 8002098:	692a      	ldr	r2, [r5, #16]
 800209a:	00d2      	lsls	r2, r2, #3
 800209c:	4313      	orrs	r3, r2
 800209e:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020a0:	f7ff fc2e 	bl	8001900 <HAL_RCC_GetSysClockFreq>
 80020a4:	4b15      	ldr	r3, [pc, #84]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 80020a6:	68da      	ldr	r2, [r3, #12]
 80020a8:	0912      	lsrs	r2, r2, #4
 80020aa:	230f      	movs	r3, #15
 80020ac:	4013      	ands	r3, r2
 80020ae:	4a17      	ldr	r2, [pc, #92]	; (800210c <HAL_RCC_ClockConfig+0x1cc>)
 80020b0:	5cd3      	ldrb	r3, [r2, r3]
 80020b2:	40d8      	lsrs	r0, r3
 80020b4:	4b16      	ldr	r3, [pc, #88]	; (8002110 <HAL_RCC_ClockConfig+0x1d0>)
 80020b6:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80020b8:	4b16      	ldr	r3, [pc, #88]	; (8002114 <HAL_RCC_ClockConfig+0x1d4>)
 80020ba:	6818      	ldr	r0, [r3, #0]
 80020bc:	f7ff f85c 	bl	8001178 <HAL_InitTick>
}
 80020c0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c2:	4a0d      	ldr	r2, [pc, #52]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 80020c4:	6813      	ldr	r3, [r2, #0]
 80020c6:	2101      	movs	r1, #1
 80020c8:	438b      	bics	r3, r1
 80020ca:	4323      	orrs	r3, r4
 80020cc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80020ce:	f7ff f899 	bl	8001204 <HAL_GetTick>
 80020d2:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020d4:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	2301      	movs	r3, #1
 80020da:	4013      	ands	r3, r2
 80020dc:	429c      	cmp	r4, r3
 80020de:	d0ca      	beq.n	8002076 <HAL_RCC_ClockConfig+0x136>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e0:	f7ff f890 	bl	8001204 <HAL_GetTick>
 80020e4:	1b80      	subs	r0, r0, r6
 80020e6:	4b06      	ldr	r3, [pc, #24]	; (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 80020e8:	4298      	cmp	r0, r3
 80020ea:	d9f3      	bls.n	80020d4 <HAL_RCC_ClockConfig+0x194>
        return HAL_TIMEOUT;
 80020ec:	2003      	movs	r0, #3
 80020ee:	e7e7      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
    return HAL_ERROR;
 80020f0:	2001      	movs	r0, #1
 80020f2:	e7e5      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
        return HAL_ERROR;
 80020f4:	2001      	movs	r0, #1
 80020f6:	e7e3      	b.n	80020c0 <HAL_RCC_ClockConfig+0x180>
 80020f8:	40022000 	.word	0x40022000
 80020fc:	40021000 	.word	0x40021000
 8002100:	00001388 	.word	0x00001388
 8002104:	fffff8ff 	.word	0xfffff8ff
 8002108:	ffffc7ff 	.word	0xffffc7ff
 800210c:	08003654 	.word	0x08003654
 8002110:	2000003c 	.word	0x2000003c
 8002114:	20000044 	.word	0x20000044

08002118 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002118:	4b01      	ldr	r3, [pc, #4]	; (8002120 <HAL_RCC_GetHCLKFreq+0x8>)
 800211a:	6818      	ldr	r0, [r3, #0]
}
 800211c:	4770      	bx	lr
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	2000003c 	.word	0x2000003c

08002124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002124:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002126:	f7ff fff7 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 800212a:	4b04      	ldr	r3, [pc, #16]	; (800213c <HAL_RCC_GetPCLK1Freq+0x18>)
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	0a12      	lsrs	r2, r2, #8
 8002130:	2307      	movs	r3, #7
 8002132:	4013      	ands	r3, r2
 8002134:	4a02      	ldr	r2, [pc, #8]	; (8002140 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002136:	5cd3      	ldrb	r3, [r2, r3]
 8002138:	40d8      	lsrs	r0, r3
}
 800213a:	bd10      	pop	{r4, pc}
 800213c:	40021000 	.word	0x40021000
 8002140:	08003664 	.word	0x08003664

08002144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002144:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002146:	f7ff ffe7 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 800214a:	4b04      	ldr	r3, [pc, #16]	; (800215c <HAL_RCC_GetPCLK2Freq+0x18>)
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	0ad2      	lsrs	r2, r2, #11
 8002150:	2307      	movs	r3, #7
 8002152:	4013      	ands	r3, r2
 8002154:	4a02      	ldr	r2, [pc, #8]	; (8002160 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002156:	5cd3      	ldrb	r3, [r2, r3]
 8002158:	40d8      	lsrs	r0, r3
}
 800215a:	bd10      	pop	{r4, pc}
 800215c:	40021000 	.word	0x40021000
 8002160:	08003664 	.word	0x08003664

08002164 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002164:	b570      	push	{r4, r5, r6, lr}
 8002166:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002168:	2382      	movs	r3, #130	; 0x82
 800216a:	011b      	lsls	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800216c:	6802      	ldr	r2, [r0, #0]
 800216e:	421a      	tst	r2, r3
 8002170:	d05a      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002172:	4b70      	ldr	r3, [pc, #448]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	d500      	bpl.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x18>
 800217a:	e093      	b.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800217c:	4a6d      	ldr	r2, [pc, #436]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800217e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	055b      	lsls	r3, r3, #21
 8002184:	430b      	orrs	r3, r1
 8002186:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8002188:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218a:	4b6b      	ldr	r3, [pc, #428]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	05db      	lsls	r3, r3, #23
 8002190:	d400      	bmi.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x30>
 8002192:	e089      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x144>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002194:	4b67      	ldr	r3, [pc, #412]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	23c0      	movs	r3, #192	; 0xc0
 800219a:	039b      	lsls	r3, r3, #14
 800219c:	401a      	ands	r2, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800219e:	6861      	ldr	r1, [r4, #4]
 80021a0:	400b      	ands	r3, r1
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d100      	bne.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80021a6:	e094      	b.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80021a8:	23c0      	movs	r3, #192	; 0xc0
 80021aa:	029b      	lsls	r3, r3, #10
 80021ac:	000a      	movs	r2, r1
 80021ae:	401a      	ands	r2, r3
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d100      	bne.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80021b4:	e095      	b.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80021b6:	4b5f      	ldr	r3, [pc, #380]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ba:	22c0      	movs	r2, #192	; 0xc0
 80021bc:	0292      	lsls	r2, r2, #10
 80021be:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80021c0:	d01f      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80021c2:	4011      	ands	r1, r2
 80021c4:	428b      	cmp	r3, r1
 80021c6:	d002      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x6a>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80021c8:	6822      	ldr	r2, [r4, #0]
 80021ca:	0692      	lsls	r2, r2, #26
 80021cc:	d408      	bmi.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80021ce:	22c0      	movs	r2, #192	; 0xc0
 80021d0:	0292      	lsls	r2, r2, #10
 80021d2:	68a1      	ldr	r1, [r4, #8]
 80021d4:	400a      	ands	r2, r1
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d013      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x9e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	051b      	lsls	r3, r3, #20
 80021de:	d510      	bpl.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x9e>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80021e0:	4b54      	ldr	r3, [pc, #336]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80021e2:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80021e4:	4a55      	ldr	r2, [pc, #340]	; (800233c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80021e6:	4002      	ands	r2, r0

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021e8:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	0309      	lsls	r1, r1, #12
 80021ee:	4331      	orrs	r1, r6
 80021f0:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021f2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80021f4:	4e52      	ldr	r6, [pc, #328]	; (8002340 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80021f6:	4031      	ands	r1, r6
 80021f8:	6519      	str	r1, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80021fa:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80021fc:	05c3      	lsls	r3, r0, #23
 80021fe:	d500      	bpl.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8002200:	e076      	b.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002202:	6862      	ldr	r2, [r4, #4]
 8002204:	23c0      	movs	r3, #192	; 0xc0
 8002206:	029b      	lsls	r3, r3, #10
 8002208:	0011      	movs	r1, r2
 800220a:	4019      	ands	r1, r3
 800220c:	4299      	cmp	r1, r3
 800220e:	d100      	bne.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8002210:	e07e      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8002212:	4948      	ldr	r1, [pc, #288]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002214:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8002216:	22c0      	movs	r2, #192	; 0xc0
 8002218:	0292      	lsls	r2, r2, #10
 800221a:	6860      	ldr	r0, [r4, #4]
 800221c:	4002      	ands	r2, r0
 800221e:	4313      	orrs	r3, r2
 8002220:	650b      	str	r3, [r1, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002222:	2d01      	cmp	r5, #1
 8002224:	d100      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8002226:	e07d      	b.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002228:	6823      	ldr	r3, [r4, #0]
 800222a:	07db      	lsls	r3, r3, #31
 800222c:	d506      	bpl.n	800223c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800222e:	4a41      	ldr	r2, [pc, #260]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002230:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002232:	2103      	movs	r1, #3
 8002234:	438b      	bics	r3, r1
 8002236:	68e1      	ldr	r1, [r4, #12]
 8002238:	430b      	orrs	r3, r1
 800223a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800223c:	6823      	ldr	r3, [r4, #0]
 800223e:	079b      	lsls	r3, r3, #30
 8002240:	d506      	bpl.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002242:	4a3c      	ldr	r2, [pc, #240]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002244:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002246:	210c      	movs	r1, #12
 8002248:	438b      	bics	r3, r1
 800224a:	6921      	ldr	r1, [r4, #16]
 800224c:	430b      	orrs	r3, r1
 800224e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	075b      	lsls	r3, r3, #29
 8002254:	d506      	bpl.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002256:	4a37      	ldr	r2, [pc, #220]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002258:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800225a:	493a      	ldr	r1, [pc, #232]	; (8002344 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800225c:	400b      	ands	r3, r1
 800225e:	6961      	ldr	r1, [r4, #20]
 8002260:	430b      	orrs	r3, r1
 8002262:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002264:	6823      	ldr	r3, [r4, #0]
 8002266:	071b      	lsls	r3, r3, #28
 8002268:	d506      	bpl.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800226a:	4a32      	ldr	r2, [pc, #200]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800226c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800226e:	4936      	ldr	r1, [pc, #216]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002270:	400b      	ands	r3, r1
 8002272:	69a1      	ldr	r1, [r4, #24]
 8002274:	430b      	orrs	r3, r1
 8002276:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002278:	6823      	ldr	r3, [r4, #0]
 800227a:	065b      	lsls	r3, r3, #25
 800227c:	d506      	bpl.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800227e:	4a2d      	ldr	r2, [pc, #180]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002280:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002282:	4932      	ldr	r1, [pc, #200]	; (800234c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002284:	400b      	ands	r3, r1
 8002286:	6a21      	ldr	r1, [r4, #32]
 8002288:	430b      	orrs	r3, r1
 800228a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800228c:	6823      	ldr	r3, [r4, #0]
 800228e:	061b      	lsls	r3, r3, #24
 8002290:	d54e      	bpl.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002292:	4a28      	ldr	r2, [pc, #160]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002294:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002296:	492e      	ldr	r1, [pc, #184]	; (8002350 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002298:	400b      	ands	r3, r1
 800229a:	69e1      	ldr	r1, [r4, #28]
 800229c:	430b      	orrs	r3, r1
 800229e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 80022a0:	2000      	movs	r0, #0
}
 80022a2:	bd70      	pop	{r4, r5, r6, pc}
  FlagStatus       pwrclkchanged = RESET;
 80022a4:	2500      	movs	r5, #0
 80022a6:	e770      	b.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022a8:	4a23      	ldr	r2, [pc, #140]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80022aa:	6811      	ldr	r1, [r2, #0]
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	430b      	orrs	r3, r1
 80022b2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80022b4:	f7fe ffa6 	bl	8001204 <HAL_GetTick>
 80022b8:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ba:	4b1f      	ldr	r3, [pc, #124]	; (8002338 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	05db      	lsls	r3, r3, #23
 80022c0:	d500      	bpl.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80022c2:	e767      	b.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c4:	f7fe ff9e 	bl	8001204 <HAL_GetTick>
 80022c8:	1b80      	subs	r0, r0, r6
 80022ca:	2864      	cmp	r0, #100	; 0x64
 80022cc:	d9f5      	bls.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x156>
          return HAL_TIMEOUT;
 80022ce:	2003      	movs	r0, #3
 80022d0:	e7e7      	b.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80022d2:	23c0      	movs	r3, #192	; 0xc0
 80022d4:	039b      	lsls	r3, r3, #14
 80022d6:	68a0      	ldr	r0, [r4, #8]
 80022d8:	4003      	ands	r3, r0
 80022da:	429a      	cmp	r2, r3
 80022dc:	d000      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80022de:	e763      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80022e0:	e769      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80022e2:	4b14      	ldr	r3, [pc, #80]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	039b      	lsls	r3, r3, #14
 80022e8:	d400      	bmi.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x188>
 80022ea:	e764      	b.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
          return HAL_ERROR;
 80022ec:	2001      	movs	r0, #1
 80022ee:	e7d8      	b.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
        tickstart = HAL_GetTick();
 80022f0:	f7fe ff88 	bl	8001204 <HAL_GetTick>
 80022f4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022f6:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022fa:	059b      	lsls	r3, r3, #22
 80022fc:	d500      	bpl.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80022fe:	e780      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002300:	f7fe ff80 	bl	8001204 <HAL_GetTick>
 8002304:	1b80      	subs	r0, r0, r6
 8002306:	4b13      	ldr	r3, [pc, #76]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002308:	4298      	cmp	r0, r3
 800230a:	d9f4      	bls.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
            return HAL_TIMEOUT;
 800230c:	2003      	movs	r0, #3
 800230e:	e7c8      	b.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002310:	4908      	ldr	r1, [pc, #32]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002312:	680b      	ldr	r3, [r1, #0]
 8002314:	4810      	ldr	r0, [pc, #64]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002316:	4003      	ands	r3, r0
 8002318:	20c0      	movs	r0, #192	; 0xc0
 800231a:	0380      	lsls	r0, r0, #14
 800231c:	4002      	ands	r2, r0
 800231e:	431a      	orrs	r2, r3
 8002320:	600a      	str	r2, [r1, #0]
 8002322:	e776      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002324:	000a      	movs	r2, r1
 8002326:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8002328:	490c      	ldr	r1, [pc, #48]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800232a:	400b      	ands	r3, r1
 800232c:	6393      	str	r3, [r2, #56]	; 0x38
 800232e:	e77b      	b.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  return HAL_OK;
 8002330:	2000      	movs	r0, #0
 8002332:	e7b6      	b.n	80022a2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8002334:	40021000 	.word	0x40021000
 8002338:	40007000 	.word	0x40007000
 800233c:	fffcffff 	.word	0xfffcffff
 8002340:	fff7ffff 	.word	0xfff7ffff
 8002344:	fffff3ff 	.word	0xfffff3ff
 8002348:	ffffcfff 	.word	0xffffcfff
 800234c:	fbffffff 	.word	0xfbffffff
 8002350:	fff3ffff 	.word	0xfff3ffff
 8002354:	00001388 	.word	0x00001388
 8002358:	ffcfffff 	.word	0xffcfffff
 800235c:	efffffff 	.word	0xefffffff

08002360 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002360:	b570      	push	{r4, r5, r6, lr}
 8002362:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002364:	6802      	ldr	r2, [r0, #0]
 8002366:	68d3      	ldr	r3, [r2, #12]
 8002368:	21a0      	movs	r1, #160	; 0xa0
 800236a:	438b      	bics	r3, r1
 800236c:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800236e:	f7fe ff49 	bl	8001204 <HAL_GetTick>
 8002372:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002374:	6823      	ldr	r3, [r4, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	069b      	lsls	r3, r3, #26
 800237a:	d408      	bmi.n	800238e <HAL_RTC_WaitForSynchro+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800237c:	f7fe ff42 	bl	8001204 <HAL_GetTick>
 8002380:	1b40      	subs	r0, r0, r5
 8002382:	23fa      	movs	r3, #250	; 0xfa
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4298      	cmp	r0, r3
 8002388:	d9f4      	bls.n	8002374 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 800238a:	2003      	movs	r0, #3
 800238c:	e000      	b.n	8002390 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 800238e:	2000      	movs	r0, #0
}
 8002390:	bd70      	pop	{r4, r5, r6, pc}

08002392 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002392:	b570      	push	{r4, r5, r6, lr}
 8002394:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002396:	6803      	ldr	r3, [r0, #0]
 8002398:	68da      	ldr	r2, [r3, #12]
 800239a:	0652      	lsls	r2, r2, #25
 800239c:	d501      	bpl.n	80023a2 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800239e:	2000      	movs	r0, #0
}
 80023a0:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80023a2:	2201      	movs	r2, #1
 80023a4:	4252      	negs	r2, r2
 80023a6:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80023a8:	f7fe ff2c 	bl	8001204 <HAL_GetTick>
 80023ac:	0005      	movs	r5, r0
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80023ae:	6823      	ldr	r3, [r4, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	065b      	lsls	r3, r3, #25
 80023b4:	d408      	bmi.n	80023c8 <RTC_EnterInitMode+0x36>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80023b6:	f7fe ff25 	bl	8001204 <HAL_GetTick>
 80023ba:	1b40      	subs	r0, r0, r5
 80023bc:	23fa      	movs	r3, #250	; 0xfa
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4298      	cmp	r0, r3
 80023c2:	d9f4      	bls.n	80023ae <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80023c4:	2003      	movs	r0, #3
 80023c6:	e7eb      	b.n	80023a0 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 80023c8:	2000      	movs	r0, #0
 80023ca:	e7e9      	b.n	80023a0 <RTC_EnterInitMode+0xe>

080023cc <HAL_RTC_Init>:
{
 80023cc:	b570      	push	{r4, r5, r6, lr}
 80023ce:	1e04      	subs	r4, r0, #0
  if (hrtc == NULL)
 80023d0:	d063      	beq.n	800249a <HAL_RTC_Init+0xce>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80023d2:	2321      	movs	r3, #33	; 0x21
 80023d4:	5cc3      	ldrb	r3, [r0, r3]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d041      	beq.n	800245e <HAL_RTC_Init+0x92>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80023da:	2202      	movs	r2, #2
 80023dc:	2321      	movs	r3, #33	; 0x21
 80023de:	54e2      	strb	r2, [r4, r3]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023e0:	6823      	ldr	r3, [r4, #0]
 80023e2:	32c8      	adds	r2, #200	; 0xc8
 80023e4:	625a      	str	r2, [r3, #36]	; 0x24
 80023e6:	6823      	ldr	r3, [r4, #0]
 80023e8:	3a77      	subs	r2, #119	; 0x77
 80023ea:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80023ec:	0020      	movs	r0, r4
 80023ee:	f7ff ffd0 	bl	8002392 <RTC_EnterInitMode>
 80023f2:	1e05      	subs	r5, r0, #0
 80023f4:	d139      	bne.n	800246a <HAL_RTC_Init+0x9e>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80023f6:	6822      	ldr	r2, [r4, #0]
 80023f8:	6893      	ldr	r3, [r2, #8]
 80023fa:	4929      	ldr	r1, [pc, #164]	; (80024a0 <HAL_RTC_Init+0xd4>)
 80023fc:	400b      	ands	r3, r1
 80023fe:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002400:	6821      	ldr	r1, [r4, #0]
 8002402:	688a      	ldr	r2, [r1, #8]
 8002404:	6863      	ldr	r3, [r4, #4]
 8002406:	6920      	ldr	r0, [r4, #16]
 8002408:	4303      	orrs	r3, r0
 800240a:	69a0      	ldr	r0, [r4, #24]
 800240c:	4303      	orrs	r3, r0
 800240e:	4313      	orrs	r3, r2
 8002410:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	68e2      	ldr	r2, [r4, #12]
 8002416:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002418:	6821      	ldr	r1, [r4, #0]
 800241a:	690b      	ldr	r3, [r1, #16]
 800241c:	68a2      	ldr	r2, [r4, #8]
 800241e:	0412      	lsls	r2, r2, #16
 8002420:	4313      	orrs	r3, r2
 8002422:	610b      	str	r3, [r1, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002424:	6822      	ldr	r2, [r4, #0]
 8002426:	68d3      	ldr	r3, [r2, #12]
 8002428:	2180      	movs	r1, #128	; 0x80
 800242a:	438b      	bics	r3, r1
 800242c:	60d3      	str	r3, [r2, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800242e:	6822      	ldr	r2, [r4, #0]
 8002430:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002432:	397d      	subs	r1, #125	; 0x7d
 8002434:	438b      	bics	r3, r1
 8002436:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002438:	6821      	ldr	r1, [r4, #0]
 800243a:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800243c:	69e2      	ldr	r2, [r4, #28]
 800243e:	6960      	ldr	r0, [r4, #20]
 8002440:	4302      	orrs	r2, r0
 8002442:	4313      	orrs	r3, r2
 8002444:	64cb      	str	r3, [r1, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002446:	6823      	ldr	r3, [r4, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	069b      	lsls	r3, r3, #26
 800244c:	d515      	bpl.n	800247a <HAL_RTC_Init+0xae>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800244e:	6823      	ldr	r3, [r4, #0]
 8002450:	22ff      	movs	r2, #255	; 0xff
 8002452:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8002454:	3afe      	subs	r2, #254	; 0xfe
 8002456:	2321      	movs	r3, #33	; 0x21
 8002458:	54e2      	strb	r2, [r4, r3]
}
 800245a:	0028      	movs	r0, r5
 800245c:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Lock = HAL_UNLOCKED;
 800245e:	2200      	movs	r2, #0
 8002460:	3320      	adds	r3, #32
 8002462:	54c2      	strb	r2, [r0, r3]
    HAL_RTC_MspInit(hrtc);
 8002464:	f7fe fdd6 	bl	8001014 <HAL_RTC_MspInit>
 8002468:	e7b7      	b.n	80023da <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800246a:	6823      	ldr	r3, [r4, #0]
 800246c:	22ff      	movs	r2, #255	; 0xff
 800246e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002470:	3afb      	subs	r2, #251	; 0xfb
 8002472:	2321      	movs	r3, #33	; 0x21
 8002474:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8002476:	2501      	movs	r5, #1
 8002478:	e7ef      	b.n	800245a <HAL_RTC_Init+0x8e>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800247a:	0020      	movs	r0, r4
 800247c:	f7ff ff70 	bl	8002360 <HAL_RTC_WaitForSynchro>
 8002480:	2800      	cmp	r0, #0
 8002482:	d0e4      	beq.n	800244e <HAL_RTC_Init+0x82>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002484:	6823      	ldr	r3, [r4, #0]
 8002486:	22ff      	movs	r2, #255	; 0xff
 8002488:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800248a:	3afb      	subs	r2, #251	; 0xfb
 800248c:	2321      	movs	r3, #33	; 0x21
 800248e:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 8002490:	2200      	movs	r2, #0
 8002492:	3b01      	subs	r3, #1
 8002494:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8002496:	2501      	movs	r5, #1
 8002498:	e7df      	b.n	800245a <HAL_RTC_Init+0x8e>
    return HAL_ERROR;
 800249a:	2501      	movs	r5, #1
 800249c:	e7dd      	b.n	800245a <HAL_RTC_Init+0x8e>
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	ff8fffbf 	.word	0xff8fffbf

080024a4 <TIM_Base_SetConfig>:
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024a4:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024a6:	2280      	movs	r2, #128	; 0x80
 80024a8:	05d2      	lsls	r2, r2, #23
 80024aa:	4290      	cmp	r0, r2
 80024ac:	d01b      	beq.n	80024e6 <TIM_Base_SetConfig+0x42>
 80024ae:	4a13      	ldr	r2, [pc, #76]	; (80024fc <TIM_Base_SetConfig+0x58>)
 80024b0:	4290      	cmp	r0, r2
 80024b2:	d018      	beq.n	80024e6 <TIM_Base_SetConfig+0x42>
 80024b4:	4a12      	ldr	r2, [pc, #72]	; (8002500 <TIM_Base_SetConfig+0x5c>)
 80024b6:	4290      	cmp	r0, r2
 80024b8:	d015      	beq.n	80024e6 <TIM_Base_SetConfig+0x42>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024ba:	2280      	movs	r2, #128	; 0x80
 80024bc:	05d2      	lsls	r2, r2, #23
 80024be:	4290      	cmp	r0, r2
 80024c0:	d016      	beq.n	80024f0 <TIM_Base_SetConfig+0x4c>
 80024c2:	4a0e      	ldr	r2, [pc, #56]	; (80024fc <TIM_Base_SetConfig+0x58>)
 80024c4:	4290      	cmp	r0, r2
 80024c6:	d013      	beq.n	80024f0 <TIM_Base_SetConfig+0x4c>
 80024c8:	4a0d      	ldr	r2, [pc, #52]	; (8002500 <TIM_Base_SetConfig+0x5c>)
 80024ca:	4290      	cmp	r0, r2
 80024cc:	d010      	beq.n	80024f0 <TIM_Base_SetConfig+0x4c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024ce:	2280      	movs	r2, #128	; 0x80
 80024d0:	4393      	bics	r3, r2
 80024d2:	690a      	ldr	r2, [r1, #16]
 80024d4:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80024d6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024d8:	688b      	ldr	r3, [r1, #8]
 80024da:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024dc:	680b      	ldr	r3, [r1, #0]
 80024de:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024e0:	2301      	movs	r3, #1
 80024e2:	6143      	str	r3, [r0, #20]
}
 80024e4:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024e6:	2270      	movs	r2, #112	; 0x70
 80024e8:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80024ea:	684a      	ldr	r2, [r1, #4]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	e7e4      	b.n	80024ba <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~TIM_CR1_CKD;
 80024f0:	4a04      	ldr	r2, [pc, #16]	; (8002504 <TIM_Base_SetConfig+0x60>)
 80024f2:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024f4:	68ca      	ldr	r2, [r1, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	e7e9      	b.n	80024ce <TIM_Base_SetConfig+0x2a>
 80024fa:	46c0      	nop			; (mov r8, r8)
 80024fc:	40010800 	.word	0x40010800
 8002500:	40011400 	.word	0x40011400
 8002504:	fffffcff 	.word	0xfffffcff

08002508 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002508:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800250a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800250c:	6a04      	ldr	r4, [r0, #32]
 800250e:	2501      	movs	r5, #1
 8002510:	43ac      	bics	r4, r5
 8002512:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002514:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002516:	35ef      	adds	r5, #239	; 0xef
 8002518:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800251a:	0112      	lsls	r2, r2, #4
 800251c:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800251e:	240a      	movs	r4, #10
 8002520:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 8002522:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002524:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002526:	6201      	str	r1, [r0, #32]
}
 8002528:	bd30      	pop	{r4, r5, pc}
	...

0800252c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800252c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800252e:	6a03      	ldr	r3, [r0, #32]
 8002530:	2410      	movs	r4, #16
 8002532:	43a3      	bics	r3, r4
 8002534:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002536:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002538:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800253a:	4d05      	ldr	r5, [pc, #20]	; (8002550 <TIM_TI2_ConfigInputStage+0x24>)
 800253c:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800253e:	0312      	lsls	r2, r2, #12
 8002540:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002542:	24a0      	movs	r4, #160	; 0xa0
 8002544:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8002546:	0109      	lsls	r1, r1, #4
 8002548:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800254a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800254c:	6201      	str	r1, [r0, #32]
}
 800254e:	bd30      	pop	{r4, r5, pc}
 8002550:	ffff0fff 	.word	0xffff0fff

08002554 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002554:	000b      	movs	r3, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002556:	6881      	ldr	r1, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002558:	2270      	movs	r2, #112	; 0x70
 800255a:	4391      	bics	r1, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800255c:	4319      	orrs	r1, r3
 800255e:	2307      	movs	r3, #7
 8002560:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002562:	6081      	str	r1, [r0, #8]
}
 8002564:	4770      	bx	lr
	...

08002568 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002568:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800256a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800256c:	4d03      	ldr	r5, [pc, #12]	; (800257c <TIM_ETR_SetConfig+0x14>)
 800256e:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002570:	021b      	lsls	r3, r3, #8
 8002572:	431a      	orrs	r2, r3
 8002574:	4311      	orrs	r1, r2
 8002576:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002578:	6081      	str	r1, [r0, #8]
}
 800257a:	bd30      	pop	{r4, r5, pc}
 800257c:	ffff00ff 	.word	0xffff00ff

08002580 <HAL_TIM_Base_Init>:
{
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8002584:	d01e      	beq.n	80025c4 <HAL_TIM_Base_Init+0x44>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002586:	2339      	movs	r3, #57	; 0x39
 8002588:	5cc3      	ldrb	r3, [r0, r3]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d014      	beq.n	80025b8 <HAL_TIM_Base_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 800258e:	2539      	movs	r5, #57	; 0x39
 8002590:	2302      	movs	r3, #2
 8002592:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002594:	1d21      	adds	r1, r4, #4
 8002596:	6820      	ldr	r0, [r4, #0]
 8002598:	f7ff ff84 	bl	80024a4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800259c:	2301      	movs	r3, #1
 800259e:	223e      	movs	r2, #62	; 0x3e
 80025a0:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025a2:	3a04      	subs	r2, #4
 80025a4:	54a3      	strb	r3, [r4, r2]
 80025a6:	3201      	adds	r2, #1
 80025a8:	54a3      	strb	r3, [r4, r2]
 80025aa:	3201      	adds	r2, #1
 80025ac:	54a3      	strb	r3, [r4, r2]
 80025ae:	3201      	adds	r2, #1
 80025b0:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80025b2:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80025b4:	2000      	movs	r0, #0
}
 80025b6:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80025b8:	2200      	movs	r2, #0
 80025ba:	3338      	adds	r3, #56	; 0x38
 80025bc:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80025be:	f7fe fd39 	bl	8001034 <HAL_TIM_Base_MspInit>
 80025c2:	e7e4      	b.n	800258e <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80025c4:	2001      	movs	r0, #1
 80025c6:	e7f6      	b.n	80025b6 <HAL_TIM_Base_Init+0x36>

080025c8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80025c8:	2339      	movs	r3, #57	; 0x39
 80025ca:	5cc3      	ldrb	r3, [r0, r3]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d001      	beq.n	80025d4 <HAL_TIM_Base_Start_IT+0xc>
    return HAL_ERROR;
 80025d0:	2001      	movs	r0, #1
}
 80025d2:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_BUSY;
 80025d4:	2202      	movs	r2, #2
 80025d6:	3338      	adds	r3, #56	; 0x38
 80025d8:	54c2      	strb	r2, [r0, r3]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025da:	6802      	ldr	r2, [r0, #0]
 80025dc:	68d3      	ldr	r3, [r2, #12]
 80025de:	2101      	movs	r1, #1
 80025e0:	430b      	orrs	r3, r1
 80025e2:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025e4:	6803      	ldr	r3, [r0, #0]
 80025e6:	2280      	movs	r2, #128	; 0x80
 80025e8:	05d2      	lsls	r2, r2, #23
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d00b      	beq.n	8002606 <HAL_TIM_Base_Start_IT+0x3e>
 80025ee:	4a0c      	ldr	r2, [pc, #48]	; (8002620 <HAL_TIM_Base_Start_IT+0x58>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d008      	beq.n	8002606 <HAL_TIM_Base_Start_IT+0x3e>
 80025f4:	4a0b      	ldr	r2, [pc, #44]	; (8002624 <HAL_TIM_Base_Start_IT+0x5c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d005      	beq.n	8002606 <HAL_TIM_Base_Start_IT+0x3e>
    __HAL_TIM_ENABLE(htim);
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2101      	movs	r1, #1
 80025fe:	430a      	orrs	r2, r1
 8002600:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002602:	2000      	movs	r0, #0
 8002604:	e7e5      	b.n	80025d2 <HAL_TIM_Base_Start_IT+0xa>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002606:	6899      	ldr	r1, [r3, #8]
 8002608:	2207      	movs	r2, #7
 800260a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800260c:	2a06      	cmp	r2, #6
 800260e:	d005      	beq.n	800261c <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	2101      	movs	r1, #1
 8002614:	430a      	orrs	r2, r1
 8002616:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002618:	2000      	movs	r0, #0
 800261a:	e7da      	b.n	80025d2 <HAL_TIM_Base_Start_IT+0xa>
 800261c:	2000      	movs	r0, #0
 800261e:	e7d8      	b.n	80025d2 <HAL_TIM_Base_Start_IT+0xa>
 8002620:	40010800 	.word	0x40010800
 8002624:	40011400 	.word	0x40011400

08002628 <HAL_TIM_ConfigClockSource>:
{
 8002628:	b510      	push	{r4, lr}
 800262a:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 800262c:	2338      	movs	r3, #56	; 0x38
 800262e:	5cc3      	ldrb	r3, [r0, r3]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d100      	bne.n	8002636 <HAL_TIM_ConfigClockSource+0xe>
 8002634:	e072      	b.n	800271c <HAL_TIM_ConfigClockSource+0xf4>
 8002636:	2201      	movs	r2, #1
 8002638:	2338      	movs	r3, #56	; 0x38
 800263a:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 800263c:	3201      	adds	r2, #1
 800263e:	3301      	adds	r3, #1
 8002640:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8002642:	6802      	ldr	r2, [r0, #0]
 8002644:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002646:	4836      	ldr	r0, [pc, #216]	; (8002720 <HAL_TIM_ConfigClockSource+0xf8>)
 8002648:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800264a:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800264c:	680b      	ldr	r3, [r1, #0]
 800264e:	2b40      	cmp	r3, #64	; 0x40
 8002650:	d059      	beq.n	8002706 <HAL_TIM_ConfigClockSource+0xde>
 8002652:	d911      	bls.n	8002678 <HAL_TIM_ConfigClockSource+0x50>
 8002654:	2b70      	cmp	r3, #112	; 0x70
 8002656:	d03e      	beq.n	80026d6 <HAL_TIM_ConfigClockSource+0xae>
 8002658:	d81f      	bhi.n	800269a <HAL_TIM_ConfigClockSource+0x72>
 800265a:	2b50      	cmp	r3, #80	; 0x50
 800265c:	d048      	beq.n	80026f0 <HAL_TIM_ConfigClockSource+0xc8>
 800265e:	2b60      	cmp	r3, #96	; 0x60
 8002660:	d119      	bne.n	8002696 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002662:	68ca      	ldr	r2, [r1, #12]
 8002664:	6849      	ldr	r1, [r1, #4]
 8002666:	6820      	ldr	r0, [r4, #0]
 8002668:	f7ff ff60 	bl	800252c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800266c:	2160      	movs	r1, #96	; 0x60
 800266e:	6820      	ldr	r0, [r4, #0]
 8002670:	f7ff ff70 	bl	8002554 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002674:	2000      	movs	r0, #0
      break;
 8002676:	e027      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8002678:	2b10      	cmp	r3, #16
 800267a:	d004      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0x5e>
 800267c:	d909      	bls.n	8002692 <HAL_TIM_ConfigClockSource+0x6a>
 800267e:	2b20      	cmp	r3, #32
 8002680:	d001      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0x5e>
 8002682:	2b30      	cmp	r3, #48	; 0x30
 8002684:	d107      	bne.n	8002696 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002686:	0019      	movs	r1, r3
 8002688:	6820      	ldr	r0, [r4, #0]
 800268a:	f7ff ff63 	bl	8002554 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800268e:	2000      	movs	r0, #0
      break;
 8002690:	e01a      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f7      	beq.n	8002686 <HAL_TIM_ConfigClockSource+0x5e>
      status = HAL_ERROR;
 8002696:	2001      	movs	r0, #1
 8002698:	e016      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 800269a:	2280      	movs	r2, #128	; 0x80
 800269c:	0152      	lsls	r2, r2, #5
 800269e:	4293      	cmp	r3, r2
 80026a0:	d011      	beq.n	80026c6 <HAL_TIM_ConfigClockSource+0x9e>
 80026a2:	2280      	movs	r2, #128	; 0x80
 80026a4:	0192      	lsls	r2, r2, #6
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d1f5      	bne.n	8002696 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_ETR_SetConfig(htim->Instance,
 80026aa:	68cb      	ldr	r3, [r1, #12]
 80026ac:	684a      	ldr	r2, [r1, #4]
 80026ae:	6889      	ldr	r1, [r1, #8]
 80026b0:	6820      	ldr	r0, [r4, #0]
 80026b2:	f7ff ff59 	bl	8002568 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026b6:	6822      	ldr	r2, [r4, #0]
 80026b8:	6891      	ldr	r1, [r2, #8]
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	01db      	lsls	r3, r3, #7
 80026be:	430b      	orrs	r3, r1
 80026c0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80026c2:	2000      	movs	r0, #0
      break;
 80026c4:	e000      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0xa0>
  HAL_StatusTypeDef status = HAL_OK;
 80026c6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80026c8:	2201      	movs	r2, #1
 80026ca:	2339      	movs	r3, #57	; 0x39
 80026cc:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80026ce:	2200      	movs	r2, #0
 80026d0:	3b01      	subs	r3, #1
 80026d2:	54e2      	strb	r2, [r4, r3]
}
 80026d4:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80026d6:	68cb      	ldr	r3, [r1, #12]
 80026d8:	684a      	ldr	r2, [r1, #4]
 80026da:	6889      	ldr	r1, [r1, #8]
 80026dc:	6820      	ldr	r0, [r4, #0]
 80026de:	f7ff ff43 	bl	8002568 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80026e2:	6822      	ldr	r2, [r4, #0]
 80026e4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026e6:	2177      	movs	r1, #119	; 0x77
 80026e8:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 80026ea:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80026ec:	2000      	movs	r0, #0
      break;
 80026ee:	e7eb      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f0:	68ca      	ldr	r2, [r1, #12]
 80026f2:	6849      	ldr	r1, [r1, #4]
 80026f4:	6820      	ldr	r0, [r4, #0]
 80026f6:	f7ff ff07 	bl	8002508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026fa:	2150      	movs	r1, #80	; 0x50
 80026fc:	6820      	ldr	r0, [r4, #0]
 80026fe:	f7ff ff29 	bl	8002554 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002702:	2000      	movs	r0, #0
      break;
 8002704:	e7e0      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002706:	68ca      	ldr	r2, [r1, #12]
 8002708:	6849      	ldr	r1, [r1, #4]
 800270a:	6820      	ldr	r0, [r4, #0]
 800270c:	f7ff fefc 	bl	8002508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002710:	2140      	movs	r1, #64	; 0x40
 8002712:	6820      	ldr	r0, [r4, #0]
 8002714:	f7ff ff1e 	bl	8002554 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002718:	2000      	movs	r0, #0
      break;
 800271a:	e7d5      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 800271c:	2002      	movs	r0, #2
 800271e:	e7d9      	b.n	80026d4 <HAL_TIM_ConfigClockSource+0xac>
 8002720:	ffff0088 	.word	0xffff0088

08002724 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002724:	4770      	bx	lr

08002726 <HAL_TIM_IC_CaptureCallback>:
}
 8002726:	4770      	bx	lr

08002728 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002728:	4770      	bx	lr

0800272a <HAL_TIM_TriggerCallback>:
}
 800272a:	4770      	bx	lr

0800272c <HAL_TIM_IRQHandler>:
{
 800272c:	b510      	push	{r4, lr}
 800272e:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002730:	6803      	ldr	r3, [r0, #0]
 8002732:	691a      	ldr	r2, [r3, #16]
 8002734:	0792      	lsls	r2, r2, #30
 8002736:	d50f      	bpl.n	8002758 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	0792      	lsls	r2, r2, #30
 800273c:	d50c      	bpl.n	8002758 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800273e:	2203      	movs	r2, #3
 8002740:	4252      	negs	r2, r2
 8002742:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002744:	2301      	movs	r3, #1
 8002746:	7603      	strb	r3, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002748:	6803      	ldr	r3, [r0, #0]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	079b      	lsls	r3, r3, #30
 800274e:	d055      	beq.n	80027fc <HAL_TIM_IRQHandler+0xd0>
          HAL_TIM_IC_CaptureCallback(htim);
 8002750:	f7ff ffe9 	bl	8002726 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002754:	2300      	movs	r3, #0
 8002756:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002758:	6823      	ldr	r3, [r4, #0]
 800275a:	691a      	ldr	r2, [r3, #16]
 800275c:	0752      	lsls	r2, r2, #29
 800275e:	d512      	bpl.n	8002786 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002760:	68da      	ldr	r2, [r3, #12]
 8002762:	0752      	lsls	r2, r2, #29
 8002764:	d50f      	bpl.n	8002786 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002766:	2205      	movs	r2, #5
 8002768:	4252      	negs	r2, r2
 800276a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800276c:	2302      	movs	r3, #2
 800276e:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	699a      	ldr	r2, [r3, #24]
 8002774:	23c0      	movs	r3, #192	; 0xc0
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	421a      	tst	r2, r3
 800277a:	d045      	beq.n	8002808 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800277c:	0020      	movs	r0, r4
 800277e:	f7ff ffd2 	bl	8002726 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002782:	2300      	movs	r3, #0
 8002784:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	691a      	ldr	r2, [r3, #16]
 800278a:	0712      	lsls	r2, r2, #28
 800278c:	d510      	bpl.n	80027b0 <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800278e:	68da      	ldr	r2, [r3, #12]
 8002790:	0712      	lsls	r2, r2, #28
 8002792:	d50d      	bpl.n	80027b0 <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002794:	2209      	movs	r2, #9
 8002796:	4252      	negs	r2, r2
 8002798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800279a:	2304      	movs	r3, #4
 800279c:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800279e:	6823      	ldr	r3, [r4, #0]
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	079b      	lsls	r3, r3, #30
 80027a4:	d037      	beq.n	8002816 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 80027a6:	0020      	movs	r0, r4
 80027a8:	f7ff ffbd 	bl	8002726 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ac:	2300      	movs	r3, #0
 80027ae:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	691a      	ldr	r2, [r3, #16]
 80027b4:	06d2      	lsls	r2, r2, #27
 80027b6:	d512      	bpl.n	80027de <HAL_TIM_IRQHandler+0xb2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	06d2      	lsls	r2, r2, #27
 80027bc:	d50f      	bpl.n	80027de <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80027be:	2211      	movs	r2, #17
 80027c0:	4252      	negs	r2, r2
 80027c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027c4:	2308      	movs	r3, #8
 80027c6:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027c8:	6823      	ldr	r3, [r4, #0]
 80027ca:	69da      	ldr	r2, [r3, #28]
 80027cc:	23c0      	movs	r3, #192	; 0xc0
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	421a      	tst	r2, r3
 80027d2:	d027      	beq.n	8002824 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 80027d4:	0020      	movs	r0, r4
 80027d6:	f7ff ffa6 	bl	8002726 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027da:	2300      	movs	r3, #0
 80027dc:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80027de:	6823      	ldr	r3, [r4, #0]
 80027e0:	691a      	ldr	r2, [r3, #16]
 80027e2:	07d2      	lsls	r2, r2, #31
 80027e4:	d502      	bpl.n	80027ec <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80027e6:	68da      	ldr	r2, [r3, #12]
 80027e8:	07d2      	lsls	r2, r2, #31
 80027ea:	d422      	bmi.n	8002832 <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	691a      	ldr	r2, [r3, #16]
 80027f0:	0652      	lsls	r2, r2, #25
 80027f2:	d502      	bpl.n	80027fa <HAL_TIM_IRQHandler+0xce>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	0652      	lsls	r2, r2, #25
 80027f8:	d422      	bmi.n	8002840 <HAL_TIM_IRQHandler+0x114>
}
 80027fa:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027fc:	f7ff ff92 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002800:	0020      	movs	r0, r4
 8002802:	f7ff ff91 	bl	8002728 <HAL_TIM_PWM_PulseFinishedCallback>
 8002806:	e7a5      	b.n	8002754 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002808:	0020      	movs	r0, r4
 800280a:	f7ff ff8b 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800280e:	0020      	movs	r0, r4
 8002810:	f7ff ff8a 	bl	8002728 <HAL_TIM_PWM_PulseFinishedCallback>
 8002814:	e7b5      	b.n	8002782 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002816:	0020      	movs	r0, r4
 8002818:	f7ff ff84 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800281c:	0020      	movs	r0, r4
 800281e:	f7ff ff83 	bl	8002728 <HAL_TIM_PWM_PulseFinishedCallback>
 8002822:	e7c3      	b.n	80027ac <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002824:	0020      	movs	r0, r4
 8002826:	f7ff ff7d 	bl	8002724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800282a:	0020      	movs	r0, r4
 800282c:	f7ff ff7c 	bl	8002728 <HAL_TIM_PWM_PulseFinishedCallback>
 8002830:	e7d3      	b.n	80027da <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002832:	2202      	movs	r2, #2
 8002834:	4252      	negs	r2, r2
 8002836:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002838:	0020      	movs	r0, r4
 800283a:	f7fe f98d 	bl	8000b58 <HAL_TIM_PeriodElapsedCallback>
 800283e:	e7d5      	b.n	80027ec <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002840:	2241      	movs	r2, #65	; 0x41
 8002842:	4252      	negs	r2, r2
 8002844:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002846:	0020      	movs	r0, r4
 8002848:	f7ff ff6f 	bl	800272a <HAL_TIM_TriggerCallback>
}
 800284c:	e7d5      	b.n	80027fa <HAL_TIM_IRQHandler+0xce>
	...

08002850 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002850:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002852:	2338      	movs	r3, #56	; 0x38
 8002854:	5cc3      	ldrb	r3, [r0, r3]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d026      	beq.n	80028a8 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800285a:	2201      	movs	r2, #1
 800285c:	2338      	movs	r3, #56	; 0x38
 800285e:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002860:	3201      	adds	r2, #1
 8002862:	3301      	adds	r3, #1
 8002864:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002866:	6802      	ldr	r2, [r0, #0]
 8002868:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800286a:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800286c:	2570      	movs	r5, #112	; 0x70
 800286e:	43ab      	bics	r3, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002870:	680d      	ldr	r5, [r1, #0]
 8002872:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002874:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002876:	6803      	ldr	r3, [r0, #0]
 8002878:	2280      	movs	r2, #128	; 0x80
 800287a:	05d2      	lsls	r2, r2, #23
 800287c:	4293      	cmp	r3, r2
 800287e:	d00d      	beq.n	800289c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002880:	4a0a      	ldr	r2, [pc, #40]	; (80028ac <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00a      	beq.n	800289c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002886:	4a0a      	ldr	r2, [pc, #40]	; (80028b0 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d007      	beq.n	800289c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800288c:	2201      	movs	r2, #1
 800288e:	2339      	movs	r3, #57	; 0x39
 8002890:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8002892:	2200      	movs	r2, #0
 8002894:	3b01      	subs	r3, #1
 8002896:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002898:	2000      	movs	r0, #0
}
 800289a:	bd30      	pop	{r4, r5, pc}
    tmpsmcr &= ~TIM_SMCR_MSM;
 800289c:	2280      	movs	r2, #128	; 0x80
 800289e:	4394      	bics	r4, r2
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80028a0:	684a      	ldr	r2, [r1, #4]
 80028a2:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 80028a4:	609c      	str	r4, [r3, #8]
 80028a6:	e7f1      	b.n	800288c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  __HAL_LOCK(htim);
 80028a8:	2002      	movs	r0, #2
 80028aa:	e7f6      	b.n	800289a <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 80028ac:	40010800 	.word	0x40010800
 80028b0:	40011400 	.word	0x40011400

080028b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028b4:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028b6:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ba:	2101      	movs	r1, #1
 80028bc:	f381 8810 	msr	PRIMASK, r1
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028c0:	6802      	ldr	r2, [r0, #0]
 80028c2:	6813      	ldr	r3, [r2, #0]
 80028c4:	4d12      	ldr	r5, [pc, #72]	; (8002910 <UART_EndRxTransfer+0x5c>)
 80028c6:	402b      	ands	r3, r5
 80028c8:	6013      	str	r3, [r2, #0]
 80028ca:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028ce:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028d2:	2301      	movs	r3, #1
 80028d4:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028d8:	6802      	ldr	r2, [r0, #0]
 80028da:	6893      	ldr	r3, [r2, #8]
 80028dc:	438b      	bics	r3, r1
 80028de:	6093      	str	r3, [r2, #8]
 80028e0:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028e4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d005      	beq.n	80028f6 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028ea:	2320      	movs	r3, #32
 80028ec:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028ee:	2300      	movs	r3, #0
 80028f0:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80028f2:	6643      	str	r3, [r0, #100]	; 0x64
}
 80028f4:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028f6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028fa:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028fe:	6802      	ldr	r2, [r0, #0]
 8002900:	6813      	ldr	r3, [r2, #0]
 8002902:	2410      	movs	r4, #16
 8002904:	43a3      	bics	r3, r4
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	f381 8810 	msr	PRIMASK, r1
 800290c:	e7ed      	b.n	80028ea <UART_EndRxTransfer+0x36>
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	fffffedf 	.word	0xfffffedf

08002914 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002914:	b510      	push	{r4, lr}
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002916:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002918:	2b21      	cmp	r3, #33	; 0x21
 800291a:	d000      	beq.n	800291e <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800291c:	bd10      	pop	{r4, pc}
    if (huart->TxXferCount == 0U)
 800291e:	3331      	adds	r3, #49	; 0x31
 8002920:	5ac3      	ldrh	r3, [r0, r3]
 8002922:	b29b      	uxth	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	d00c      	beq.n	8002942 <UART_TxISR_8BIT+0x2e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8002928:	6803      	ldr	r3, [r0, #0]
 800292a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800292c:	7812      	ldrb	r2, [r2, #0]
 800292e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8002930:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002932:	3301      	adds	r3, #1
 8002934:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8002936:	2252      	movs	r2, #82	; 0x52
 8002938:	5a83      	ldrh	r3, [r0, r2]
 800293a:	3b01      	subs	r3, #1
 800293c:	b29b      	uxth	r3, r3
 800293e:	5283      	strh	r3, [r0, r2]
}
 8002940:	e7ec      	b.n	800291c <UART_TxISR_8BIT+0x8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002942:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002946:	3301      	adds	r3, #1
 8002948:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800294c:	6802      	ldr	r2, [r0, #0]
 800294e:	6813      	ldr	r3, [r2, #0]
 8002950:	2480      	movs	r4, #128	; 0x80
 8002952:	43a3      	bics	r3, r4
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800295a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800295e:	2301      	movs	r3, #1
 8002960:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002964:	6802      	ldr	r2, [r0, #0]
 8002966:	6813      	ldr	r3, [r2, #0]
 8002968:	2040      	movs	r0, #64	; 0x40
 800296a:	4303      	orrs	r3, r0
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	f381 8810 	msr	PRIMASK, r1
 8002972:	e7d3      	b.n	800291c <UART_TxISR_8BIT+0x8>

08002974 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002974:	b510      	push	{r4, lr}
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002976:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002978:	2b21      	cmp	r3, #33	; 0x21
 800297a:	d000      	beq.n	800297e <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800297c:	bd10      	pop	{r4, pc}
    if (huart->TxXferCount == 0U)
 800297e:	3331      	adds	r3, #49	; 0x31
 8002980:	5ac3      	ldrh	r3, [r0, r3]
 8002982:	b29b      	uxth	r3, r3
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00e      	beq.n	80029a6 <UART_TxISR_16BIT+0x32>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002988:	6802      	ldr	r2, [r0, #0]
 800298a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	05db      	lsls	r3, r3, #23
 8002990:	0ddb      	lsrs	r3, r3, #23
 8002992:	6293      	str	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8002994:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002996:	3302      	adds	r3, #2
 8002998:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 800299a:	2252      	movs	r2, #82	; 0x52
 800299c:	5a83      	ldrh	r3, [r0, r2]
 800299e:	3b01      	subs	r3, #1
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	5283      	strh	r3, [r0, r2]
}
 80029a4:	e7ea      	b.n	800297c <UART_TxISR_16BIT+0x8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029a6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029aa:	3301      	adds	r3, #1
 80029ac:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80029b0:	6802      	ldr	r2, [r0, #0]
 80029b2:	6813      	ldr	r3, [r2, #0]
 80029b4:	2480      	movs	r4, #128	; 0x80
 80029b6:	43a3      	bics	r3, r4
 80029b8:	6013      	str	r3, [r2, #0]
 80029ba:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029be:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029c2:	2301      	movs	r3, #1
 80029c4:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80029c8:	6802      	ldr	r2, [r0, #0]
 80029ca:	6813      	ldr	r3, [r2, #0]
 80029cc:	2040      	movs	r0, #64	; 0x40
 80029ce:	4303      	orrs	r3, r0
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	f381 8810 	msr	PRIMASK, r1
 80029d6:	e7d1      	b.n	800297c <UART_TxISR_16BIT+0x8>

080029d8 <HAL_UART_Transmit_IT>:
{
 80029d8:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80029da:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80029dc:	2b20      	cmp	r3, #32
 80029de:	d001      	beq.n	80029e4 <HAL_UART_Transmit_IT+0xc>
    return HAL_BUSY;
 80029e0:	2002      	movs	r0, #2
}
 80029e2:	bd30      	pop	{r4, r5, pc}
    if ((pData == NULL) || (Size == 0U))
 80029e4:	2900      	cmp	r1, #0
 80029e6:	d03c      	beq.n	8002a62 <HAL_UART_Transmit_IT+0x8a>
 80029e8:	2a00      	cmp	r2, #0
 80029ea:	d03c      	beq.n	8002a66 <HAL_UART_Transmit_IT+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ec:	6883      	ldr	r3, [r0, #8]
 80029ee:	2480      	movs	r4, #128	; 0x80
 80029f0:	0164      	lsls	r4, r4, #5
 80029f2:	42a3      	cmp	r3, r4
 80029f4:	d028      	beq.n	8002a48 <HAL_UART_Transmit_IT+0x70>
    __HAL_LOCK(huart);
 80029f6:	2474      	movs	r4, #116	; 0x74
 80029f8:	5d04      	ldrb	r4, [r0, r4]
 80029fa:	2c01      	cmp	r4, #1
 80029fc:	d035      	beq.n	8002a6a <HAL_UART_Transmit_IT+0x92>
 80029fe:	2501      	movs	r5, #1
 8002a00:	2474      	movs	r4, #116	; 0x74
 8002a02:	5505      	strb	r5, [r0, r4]
    huart->pTxBuffPtr  = pData;
 8002a04:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002a06:	2150      	movs	r1, #80	; 0x50
 8002a08:	5242      	strh	r2, [r0, r1]
    huart->TxXferCount = Size;
 8002a0a:	3102      	adds	r1, #2
 8002a0c:	5242      	strh	r2, [r0, r1]
    huart->TxISR       = NULL;
 8002a0e:	2200      	movs	r2, #0
 8002a10:	6682      	str	r2, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a12:	312e      	adds	r1, #46	; 0x2e
 8002a14:	5042      	str	r2, [r0, r1]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a16:	3221      	adds	r2, #33	; 0x21
 8002a18:	6782      	str	r2, [r0, #120]	; 0x78
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a1a:	2280      	movs	r2, #128	; 0x80
 8002a1c:	0152      	lsls	r2, r2, #5
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d019      	beq.n	8002a56 <HAL_UART_Transmit_IT+0x7e>
      huart->TxISR = UART_TxISR_8BIT;
 8002a22:	4b13      	ldr	r3, [pc, #76]	; (8002a70 <HAL_UART_Transmit_IT+0x98>)
 8002a24:	6683      	str	r3, [r0, #104]	; 0x68
    __HAL_UNLOCK(huart);
 8002a26:	2200      	movs	r2, #0
 8002a28:	2374      	movs	r3, #116	; 0x74
 8002a2a:	54c2      	strb	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a2c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a30:	3b73      	subs	r3, #115	; 0x73
 8002a32:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002a36:	6802      	ldr	r2, [r0, #0]
 8002a38:	6813      	ldr	r3, [r2, #0]
 8002a3a:	2080      	movs	r0, #128	; 0x80
 8002a3c:	4303      	orrs	r3, r0
 8002a3e:	6013      	str	r3, [r2, #0]
 8002a40:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8002a44:	2000      	movs	r0, #0
 8002a46:	e7cc      	b.n	80029e2 <HAL_UART_Transmit_IT+0xa>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a48:	6904      	ldr	r4, [r0, #16]
 8002a4a:	2c00      	cmp	r4, #0
 8002a4c:	d1d3      	bne.n	80029f6 <HAL_UART_Transmit_IT+0x1e>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a4e:	07cc      	lsls	r4, r1, #31
 8002a50:	d5d1      	bpl.n	80029f6 <HAL_UART_Transmit_IT+0x1e>
        return  HAL_ERROR;
 8002a52:	2001      	movs	r0, #1
 8002a54:	e7c5      	b.n	80029e2 <HAL_UART_Transmit_IT+0xa>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a56:	6903      	ldr	r3, [r0, #16]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1e2      	bne.n	8002a22 <HAL_UART_Transmit_IT+0x4a>
      huart->TxISR = UART_TxISR_16BIT;
 8002a5c:	4b05      	ldr	r3, [pc, #20]	; (8002a74 <HAL_UART_Transmit_IT+0x9c>)
 8002a5e:	6683      	str	r3, [r0, #104]	; 0x68
 8002a60:	e7e1      	b.n	8002a26 <HAL_UART_Transmit_IT+0x4e>
      return HAL_ERROR;
 8002a62:	2001      	movs	r0, #1
 8002a64:	e7bd      	b.n	80029e2 <HAL_UART_Transmit_IT+0xa>
 8002a66:	2001      	movs	r0, #1
 8002a68:	e7bb      	b.n	80029e2 <HAL_UART_Transmit_IT+0xa>
    __HAL_LOCK(huart);
 8002a6a:	2002      	movs	r0, #2
 8002a6c:	e7b9      	b.n	80029e2 <HAL_UART_Transmit_IT+0xa>
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	08002915 	.word	0x08002915
 8002a74:	08002975 	.word	0x08002975

08002a78 <HAL_UART_TxCpltCallback>:
}
 8002a78:	4770      	bx	lr

08002a7a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a7a:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a7c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a80:	2301      	movs	r3, #1
 8002a82:	f383 8810 	msr	PRIMASK, r3
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a86:	6802      	ldr	r2, [r0, #0]
 8002a88:	6813      	ldr	r3, [r2, #0]
 8002a8a:	2440      	movs	r4, #64	; 0x40
 8002a8c:	43a3      	bics	r3, r4
 8002a8e:	6013      	str	r3, [r2, #0]
 8002a90:	f381 8810 	msr	PRIMASK, r1

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a94:	2320      	movs	r3, #32
 8002a96:	6783      	str	r3, [r0, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	6683      	str	r3, [r0, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a9c:	f7ff ffec 	bl	8002a78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002aa0:	bd10      	pop	{r4, pc}

08002aa2 <HAL_UART_ErrorCallback>:
}
 8002aa2:	4770      	bx	lr

08002aa4 <UART_DMAAbortOnError>:
{
 8002aa4:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002aa6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	225a      	movs	r2, #90	; 0x5a
 8002aac:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8002aae:	3a08      	subs	r2, #8
 8002ab0:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8002ab2:	f7ff fff6 	bl	8002aa2 <HAL_UART_ErrorCallback>
}
 8002ab6:	bd10      	pop	{r4, pc}

08002ab8 <HAL_UARTEx_RxEventCallback>:
}
 8002ab8:	4770      	bx	lr
	...

08002abc <HAL_UART_IRQHandler>:
{
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ac0:	6801      	ldr	r1, [r0, #0]
 8002ac2:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ac4:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ac6:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002ac8:	4aaa      	ldr	r2, [pc, #680]	; (8002d74 <HAL_UART_IRQHandler+0x2b8>)
 8002aca:	401a      	ands	r2, r3
  if (errorflags == 0U)
 8002acc:	d10a      	bne.n	8002ae4 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002ace:	069e      	lsls	r6, r3, #26
 8002ad0:	d508      	bpl.n	8002ae4 <HAL_UART_IRQHandler+0x28>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ad2:	0686      	lsls	r6, r0, #26
 8002ad4:	d506      	bpl.n	8002ae4 <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 8002ad6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d100      	bne.n	8002ade <HAL_UART_IRQHandler+0x22>
 8002adc:	e145      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
        huart->RxISR(huart);
 8002ade:	0020      	movs	r0, r4
 8002ae0:	4798      	blx	r3
 8002ae2:	e142      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
  if ((errorflags != 0U)
 8002ae4:	2a00      	cmp	r2, #0
 8002ae6:	d100      	bne.n	8002aea <HAL_UART_IRQHandler+0x2e>
 8002ae8:	e08a      	b.n	8002c00 <HAL_UART_IRQHandler+0x144>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002aea:	2201      	movs	r2, #1
 8002aec:	402a      	ands	r2, r5
 8002aee:	d103      	bne.n	8002af8 <HAL_UART_IRQHandler+0x3c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002af0:	4ea1      	ldr	r6, [pc, #644]	; (8002d78 <HAL_UART_IRQHandler+0x2bc>)
 8002af2:	4230      	tst	r0, r6
 8002af4:	d100      	bne.n	8002af8 <HAL_UART_IRQHandler+0x3c>
 8002af6:	e083      	b.n	8002c00 <HAL_UART_IRQHandler+0x144>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002af8:	07dd      	lsls	r5, r3, #31
 8002afa:	d507      	bpl.n	8002b0c <HAL_UART_IRQHandler+0x50>
 8002afc:	05c5      	lsls	r5, r0, #23
 8002afe:	d505      	bpl.n	8002b0c <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b00:	2601      	movs	r6, #1
 8002b02:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b04:	2580      	movs	r5, #128	; 0x80
 8002b06:	5961      	ldr	r1, [r4, r5]
 8002b08:	4331      	orrs	r1, r6
 8002b0a:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b0c:	0799      	lsls	r1, r3, #30
 8002b0e:	d509      	bpl.n	8002b24 <HAL_UART_IRQHandler+0x68>
 8002b10:	2a00      	cmp	r2, #0
 8002b12:	d007      	beq.n	8002b24 <HAL_UART_IRQHandler+0x68>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b14:	6821      	ldr	r1, [r4, #0]
 8002b16:	2502      	movs	r5, #2
 8002b18:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b1a:	357e      	adds	r5, #126	; 0x7e
 8002b1c:	5961      	ldr	r1, [r4, r5]
 8002b1e:	2604      	movs	r6, #4
 8002b20:	4331      	orrs	r1, r6
 8002b22:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b24:	0759      	lsls	r1, r3, #29
 8002b26:	d509      	bpl.n	8002b3c <HAL_UART_IRQHandler+0x80>
 8002b28:	2a00      	cmp	r2, #0
 8002b2a:	d007      	beq.n	8002b3c <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b2c:	6821      	ldr	r1, [r4, #0]
 8002b2e:	2504      	movs	r5, #4
 8002b30:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b32:	357c      	adds	r5, #124	; 0x7c
 8002b34:	5961      	ldr	r1, [r4, r5]
 8002b36:	2602      	movs	r6, #2
 8002b38:	4331      	orrs	r1, r6
 8002b3a:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b3c:	0719      	lsls	r1, r3, #28
 8002b3e:	d50a      	bpl.n	8002b56 <HAL_UART_IRQHandler+0x9a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b40:	0681      	lsls	r1, r0, #26
 8002b42:	d401      	bmi.n	8002b48 <HAL_UART_IRQHandler+0x8c>
 8002b44:	2a00      	cmp	r2, #0
 8002b46:	d006      	beq.n	8002b56 <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b48:	6822      	ldr	r2, [r4, #0]
 8002b4a:	2508      	movs	r5, #8
 8002b4c:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b4e:	2180      	movs	r1, #128	; 0x80
 8002b50:	5862      	ldr	r2, [r4, r1]
 8002b52:	432a      	orrs	r2, r5
 8002b54:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002b56:	051a      	lsls	r2, r3, #20
 8002b58:	d50a      	bpl.n	8002b70 <HAL_UART_IRQHandler+0xb4>
 8002b5a:	0142      	lsls	r2, r0, #5
 8002b5c:	d508      	bpl.n	8002b70 <HAL_UART_IRQHandler+0xb4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b5e:	6822      	ldr	r2, [r4, #0]
 8002b60:	2180      	movs	r1, #128	; 0x80
 8002b62:	0109      	lsls	r1, r1, #4
 8002b64:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002b66:	2180      	movs	r1, #128	; 0x80
 8002b68:	5862      	ldr	r2, [r4, r1]
 8002b6a:	2520      	movs	r5, #32
 8002b6c:	432a      	orrs	r2, r5
 8002b6e:	5062      	str	r2, [r4, r1]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b70:	2280      	movs	r2, #128	; 0x80
 8002b72:	58a2      	ldr	r2, [r4, r2]
 8002b74:	2a00      	cmp	r2, #0
 8002b76:	d100      	bne.n	8002b7a <HAL_UART_IRQHandler+0xbe>
 8002b78:	e0f7      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b7a:	069b      	lsls	r3, r3, #26
 8002b7c:	d506      	bpl.n	8002b8c <HAL_UART_IRQHandler+0xd0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b7e:	0683      	lsls	r3, r0, #26
 8002b80:	d504      	bpl.n	8002b8c <HAL_UART_IRQHandler+0xd0>
        if (huart->RxISR != NULL)
 8002b82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <HAL_UART_IRQHandler+0xd0>
          huart->RxISR(huart);
 8002b88:	0020      	movs	r0, r4
 8002b8a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8002b8c:	2380      	movs	r3, #128	; 0x80
 8002b8e:	58e2      	ldr	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	065b      	lsls	r3, r3, #25
 8002b96:	d402      	bmi.n	8002b9e <HAL_UART_IRQHandler+0xe2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002b98:	2328      	movs	r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b9a:	4213      	tst	r3, r2
 8002b9c:	d029      	beq.n	8002bf2 <HAL_UART_IRQHandler+0x136>
        UART_EndRxTransfer(huart);
 8002b9e:	0020      	movs	r0, r4
 8002ba0:	f7ff fe88 	bl	80028b4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ba4:	6823      	ldr	r3, [r4, #0]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	065b      	lsls	r3, r3, #25
 8002baa:	d51e      	bpl.n	8002bea <HAL_UART_IRQHandler+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bac:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bb6:	6822      	ldr	r2, [r4, #0]
 8002bb8:	6893      	ldr	r3, [r2, #8]
 8002bba:	2040      	movs	r0, #64	; 0x40
 8002bbc:	4383      	bics	r3, r0
 8002bbe:	6093      	str	r3, [r2, #8]
 8002bc0:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8002bc4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00b      	beq.n	8002be2 <HAL_UART_IRQHandler+0x126>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002bca:	4a6c      	ldr	r2, [pc, #432]	; (8002d7c <HAL_UART_IRQHandler+0x2c0>)
 8002bcc:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002bce:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002bd0:	f7fe fda4 	bl	800171c <HAL_DMA_Abort_IT>
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	d100      	bne.n	8002bda <HAL_UART_IRQHandler+0x11e>
 8002bd8:	e0c7      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002bda:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002bdc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002bde:	4798      	blx	r3
 8002be0:	e0c3      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
            HAL_UART_ErrorCallback(huart);
 8002be2:	0020      	movs	r0, r4
 8002be4:	f7ff ff5d 	bl	8002aa2 <HAL_UART_ErrorCallback>
 8002be8:	e0bf      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
          HAL_UART_ErrorCallback(huart);
 8002bea:	0020      	movs	r0, r4
 8002bec:	f7ff ff59 	bl	8002aa2 <HAL_UART_ErrorCallback>
 8002bf0:	e0bb      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
        HAL_UART_ErrorCallback(huart);
 8002bf2:	0020      	movs	r0, r4
 8002bf4:	f7ff ff55 	bl	8002aa2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2380      	movs	r3, #128	; 0x80
 8002bfc:	50e2      	str	r2, [r4, r3]
 8002bfe:	e0b4      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c00:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002c02:	2a01      	cmp	r2, #1
 8002c04:	d011      	beq.n	8002c2a <HAL_UART_IRQHandler+0x16e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002c06:	02da      	lsls	r2, r3, #11
 8002c08:	d502      	bpl.n	8002c10 <HAL_UART_IRQHandler+0x154>
 8002c0a:	026a      	lsls	r2, r5, #9
 8002c0c:	d500      	bpl.n	8002c10 <HAL_UART_IRQHandler+0x154>
 8002c0e:	e0a1      	b.n	8002d54 <HAL_UART_IRQHandler+0x298>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002c10:	061a      	lsls	r2, r3, #24
 8002c12:	d400      	bmi.n	8002c16 <HAL_UART_IRQHandler+0x15a>
 8002c14:	e0a5      	b.n	8002d62 <HAL_UART_IRQHandler+0x2a6>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002c16:	0602      	lsls	r2, r0, #24
 8002c18:	d400      	bmi.n	8002c1c <HAL_UART_IRQHandler+0x160>
 8002c1a:	e0a2      	b.n	8002d62 <HAL_UART_IRQHandler+0x2a6>
    if (huart->TxISR != NULL)
 8002c1c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d100      	bne.n	8002c24 <HAL_UART_IRQHandler+0x168>
 8002c22:	e0a2      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
      huart->TxISR(huart);
 8002c24:	0020      	movs	r0, r4
 8002c26:	4798      	blx	r3
 8002c28:	e09f      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002c2a:	06da      	lsls	r2, r3, #27
 8002c2c:	d5eb      	bpl.n	8002c06 <HAL_UART_IRQHandler+0x14a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002c2e:	06c2      	lsls	r2, r0, #27
 8002c30:	d5e9      	bpl.n	8002c06 <HAL_UART_IRQHandler+0x14a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002c32:	2310      	movs	r3, #16
 8002c34:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c36:	6823      	ldr	r3, [r4, #0]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	065b      	lsls	r3, r3, #25
 8002c3c:	d552      	bpl.n	8002ce4 <HAL_UART_IRQHandler+0x228>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c3e:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8002c40:	6813      	ldr	r3, [r2, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d100      	bne.n	8002c4c <HAL_UART_IRQHandler+0x190>
 8002c4a:	e08e      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c4c:	2158      	movs	r1, #88	; 0x58
 8002c4e:	5a61      	ldrh	r1, [r4, r1]
 8002c50:	428b      	cmp	r3, r1
 8002c52:	d300      	bcc.n	8002c56 <HAL_UART_IRQHandler+0x19a>
 8002c54:	e089      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
        huart->RxXferCount = nb_remaining_rx_data;
 8002c56:	215a      	movs	r1, #90	; 0x5a
 8002c58:	5263      	strh	r3, [r4, r1]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002c5a:	6813      	ldr	r3, [r2, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	069b      	lsls	r3, r3, #26
 8002c60:	d509      	bpl.n	8002c76 <HAL_UART_IRQHandler+0x1ba>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c62:	2358      	movs	r3, #88	; 0x58
 8002c64:	5ae1      	ldrh	r1, [r4, r3]
 8002c66:	3302      	adds	r3, #2
 8002c68:	5ae3      	ldrh	r3, [r4, r3]
 8002c6a:	1ac9      	subs	r1, r1, r3
 8002c6c:	b289      	uxth	r1, r1
 8002c6e:	0020      	movs	r0, r4
 8002c70:	f7ff ff22 	bl	8002ab8 <HAL_UARTEx_RxEventCallback>
 8002c74:	e079      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c76:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c7a:	3959      	subs	r1, #89	; 0x59
 8002c7c:	f381 8810 	msr	PRIMASK, r1
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c80:	6822      	ldr	r2, [r4, #0]
 8002c82:	6813      	ldr	r3, [r2, #0]
 8002c84:	4d3e      	ldr	r5, [pc, #248]	; (8002d80 <HAL_UART_IRQHandler+0x2c4>)
 8002c86:	402b      	ands	r3, r5
 8002c88:	6013      	str	r3, [r2, #0]
 8002c8a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c8e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c92:	2301      	movs	r3, #1
 8002c94:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c98:	6822      	ldr	r2, [r4, #0]
 8002c9a:	6893      	ldr	r3, [r2, #8]
 8002c9c:	438b      	bics	r3, r1
 8002c9e:	6093      	str	r3, [r2, #8]
 8002ca0:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ca4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca8:	2301      	movs	r3, #1
 8002caa:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cae:	6822      	ldr	r2, [r4, #0]
 8002cb0:	6893      	ldr	r3, [r2, #8]
 8002cb2:	2040      	movs	r0, #64	; 0x40
 8002cb4:	4383      	bics	r3, r0
 8002cb6:	6093      	str	r3, [r2, #8]
 8002cb8:	f381 8810 	msr	PRIMASK, r1
          huart->RxState = HAL_UART_STATE_READY;
 8002cbc:	2320      	movs	r3, #32
 8002cbe:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cc4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cc8:	3301      	adds	r3, #1
 8002cca:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cce:	6822      	ldr	r2, [r4, #0]
 8002cd0:	6813      	ldr	r3, [r2, #0]
 8002cd2:	3830      	subs	r0, #48	; 0x30
 8002cd4:	4383      	bics	r3, r0
 8002cd6:	6013      	str	r3, [r2, #0]
 8002cd8:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002cdc:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002cde:	f7fe fcf9 	bl	80016d4 <HAL_DMA_Abort>
 8002ce2:	e7be      	b.n	8002c62 <HAL_UART_IRQHandler+0x1a6>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ce4:	2358      	movs	r3, #88	; 0x58
 8002ce6:	5ae1      	ldrh	r1, [r4, r3]
 8002ce8:	3302      	adds	r3, #2
 8002cea:	5ae2      	ldrh	r2, [r4, r3]
 8002cec:	1a89      	subs	r1, r1, r2
 8002cee:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8002cf0:	5ae3      	ldrh	r3, [r4, r3]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d038      	beq.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
          && (nb_rx_data > 0U))
 8002cf8:	2900      	cmp	r1, #0
 8002cfa:	d036      	beq.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cfc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d00:	2001      	movs	r0, #1
 8002d02:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d06:	6822      	ldr	r2, [r4, #0]
 8002d08:	6813      	ldr	r3, [r2, #0]
 8002d0a:	4e1e      	ldr	r6, [pc, #120]	; (8002d84 <HAL_UART_IRQHandler+0x2c8>)
 8002d0c:	4033      	ands	r3, r6
 8002d0e:	6013      	str	r3, [r2, #0]
 8002d10:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d14:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d18:	2301      	movs	r3, #1
 8002d1a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d1e:	6822      	ldr	r2, [r4, #0]
 8002d20:	6893      	ldr	r3, [r2, #8]
 8002d22:	4383      	bics	r3, r0
 8002d24:	6093      	str	r3, [r2, #8]
 8002d26:	f385 8810 	msr	PRIMASK, r5
        huart->RxState = HAL_UART_STATE_READY;
 8002d2a:	2320      	movs	r3, #32
 8002d2c:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	6623      	str	r3, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8002d32:	6663      	str	r3, [r4, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d34:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d38:	3301      	adds	r3, #1
 8002d3a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d3e:	6822      	ldr	r2, [r4, #0]
 8002d40:	6813      	ldr	r3, [r2, #0]
 8002d42:	2510      	movs	r5, #16
 8002d44:	43ab      	bics	r3, r5
 8002d46:	6013      	str	r3, [r2, #0]
 8002d48:	f380 8810 	msr	PRIMASK, r0
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d4c:	0020      	movs	r0, r4
 8002d4e:	f7ff feb3 	bl	8002ab8 <HAL_UARTEx_RxEventCallback>
 8002d52:	e00a      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002d54:	2380      	movs	r3, #128	; 0x80
 8002d56:	035b      	lsls	r3, r3, #13
 8002d58:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8002d5a:	0020      	movs	r0, r4
 8002d5c:	f000 fc16 	bl	800358c <HAL_UARTEx_WakeupCallback>
    return;
 8002d60:	e003      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002d62:	065b      	lsls	r3, r3, #25
 8002d64:	d501      	bpl.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
 8002d66:	0643      	lsls	r3, r0, #25
 8002d68:	d400      	bmi.n	8002d6c <HAL_UART_IRQHandler+0x2b0>
}
 8002d6a:	bd70      	pop	{r4, r5, r6, pc}
    UART_EndTransmit_IT(huart);
 8002d6c:	0020      	movs	r0, r4
 8002d6e:	f7ff fe84 	bl	8002a7a <UART_EndTransmit_IT>
    return;
 8002d72:	e7fa      	b.n	8002d6a <HAL_UART_IRQHandler+0x2ae>
 8002d74:	0000080f 	.word	0x0000080f
 8002d78:	04000120 	.word	0x04000120
 8002d7c:	08002aa5 	.word	0x08002aa5
 8002d80:	fffffeff 	.word	0xfffffeff
 8002d84:	fffffedf 	.word	0xfffffedf

08002d88 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002d88:	b570      	push	{r4, r5, r6, lr}
  uint16_t uhMask = huart->Mask;
 8002d8a:	235c      	movs	r3, #92	; 0x5c
 8002d8c:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d8e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8002d90:	2b22      	cmp	r3, #34	; 0x22
 8002d92:	d005      	beq.n	8002da0 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002d94:	6802      	ldr	r2, [r0, #0]
 8002d96:	6993      	ldr	r3, [r2, #24]
 8002d98:	2108      	movs	r1, #8
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	6193      	str	r3, [r2, #24]
  }
}
 8002d9e:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002da0:	6803      	ldr	r3, [r0, #0]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002da4:	b2d2      	uxtb	r2, r2
 8002da6:	401a      	ands	r2, r3
 8002da8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002daa:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8002dac:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002dae:	3301      	adds	r3, #1
 8002db0:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002db2:	225a      	movs	r2, #90	; 0x5a
 8002db4:	5a83      	ldrh	r3, [r0, r2]
 8002db6:	3b01      	subs	r3, #1
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8002dbc:	5a83      	ldrh	r3, [r0, r2]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1ec      	bne.n	8002d9e <UART_RxISR_8BIT+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dc4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dc8:	2101      	movs	r1, #1
 8002dca:	f381 8810 	msr	PRIMASK, r1
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002dce:	6802      	ldr	r2, [r0, #0]
 8002dd0:	6813      	ldr	r3, [r2, #0]
 8002dd2:	4d19      	ldr	r5, [pc, #100]	; (8002e38 <UART_RxISR_8BIT+0xb0>)
 8002dd4:	402b      	ands	r3, r5
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ddc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de0:	2301      	movs	r3, #1
 8002de2:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002de6:	6802      	ldr	r2, [r0, #0]
 8002de8:	6893      	ldr	r3, [r2, #8]
 8002dea:	438b      	bics	r3, r1
 8002dec:	6093      	str	r3, [r2, #8]
 8002dee:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8002df2:	2320      	movs	r3, #32
 8002df4:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 8002df6:	2300      	movs	r3, #0
 8002df8:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dfa:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d117      	bne.n	8002e30 <UART_RxISR_8BIT+0xa8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e00:	2300      	movs	r3, #0
 8002e02:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e04:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e0e:	6801      	ldr	r1, [r0, #0]
 8002e10:	680b      	ldr	r3, [r1, #0]
 8002e12:	2210      	movs	r2, #16
 8002e14:	4393      	bics	r3, r2
 8002e16:	600b      	str	r3, [r1, #0]
 8002e18:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e1c:	6803      	ldr	r3, [r0, #0]
 8002e1e:	69d9      	ldr	r1, [r3, #28]
 8002e20:	420a      	tst	r2, r1
 8002e22:	d000      	beq.n	8002e26 <UART_RxISR_8BIT+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e24:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e26:	2358      	movs	r3, #88	; 0x58
 8002e28:	5ac1      	ldrh	r1, [r0, r3]
 8002e2a:	f7ff fe45 	bl	8002ab8 <HAL_UARTEx_RxEventCallback>
 8002e2e:	e7b6      	b.n	8002d9e <UART_RxISR_8BIT+0x16>
        HAL_UART_RxCpltCallback(huart);
 8002e30:	f7fd fef0 	bl	8000c14 <HAL_UART_RxCpltCallback>
 8002e34:	e7b3      	b.n	8002d9e <UART_RxISR_8BIT+0x16>
 8002e36:	46c0      	nop			; (mov r8, r8)
 8002e38:	fffffedf 	.word	0xfffffedf

08002e3c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002e3c:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8002e3e:	235c      	movs	r3, #92	; 0x5c
 8002e40:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e42:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8002e44:	2b22      	cmp	r3, #34	; 0x22
 8002e46:	d005      	beq.n	8002e54 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002e48:	6802      	ldr	r2, [r0, #0]
 8002e4a:	6993      	ldr	r3, [r2, #24]
 8002e4c:	2108      	movs	r1, #8
 8002e4e:	430b      	orrs	r3, r1
 8002e50:	6193      	str	r3, [r2, #24]
  }
}
 8002e52:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002e54:	6803      	ldr	r3, [r0, #0]
 8002e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8002e58:	401a      	ands	r2, r3
 8002e5a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e5c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8002e5e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e60:	3302      	adds	r3, #2
 8002e62:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002e64:	225a      	movs	r2, #90	; 0x5a
 8002e66:	5a83      	ldrh	r3, [r0, r2]
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8002e6e:	5a83      	ldrh	r3, [r0, r2]
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1ed      	bne.n	8002e52 <UART_RxISR_16BIT+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e76:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	f381 8810 	msr	PRIMASK, r1
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e80:	6802      	ldr	r2, [r0, #0]
 8002e82:	6813      	ldr	r3, [r2, #0]
 8002e84:	4d18      	ldr	r5, [pc, #96]	; (8002ee8 <UART_RxISR_16BIT+0xac>)
 8002e86:	402b      	ands	r3, r5
 8002e88:	6013      	str	r3, [r2, #0]
 8002e8a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e8e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e92:	2301      	movs	r3, #1
 8002e94:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e98:	6802      	ldr	r2, [r0, #0]
 8002e9a:	6893      	ldr	r3, [r2, #8]
 8002e9c:	438b      	bics	r3, r1
 8002e9e:	6093      	str	r3, [r2, #8]
 8002ea0:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8002ea4:	2320      	movs	r3, #32
 8002ea6:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eac:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d117      	bne.n	8002ee2 <UART_RxISR_16BIT+0xa6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eb6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eba:	3301      	adds	r3, #1
 8002ebc:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ec0:	6801      	ldr	r1, [r0, #0]
 8002ec2:	680b      	ldr	r3, [r1, #0]
 8002ec4:	2210      	movs	r2, #16
 8002ec6:	4393      	bics	r3, r2
 8002ec8:	600b      	str	r3, [r1, #0]
 8002eca:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002ece:	6803      	ldr	r3, [r0, #0]
 8002ed0:	69d9      	ldr	r1, [r3, #28]
 8002ed2:	420a      	tst	r2, r1
 8002ed4:	d000      	beq.n	8002ed8 <UART_RxISR_16BIT+0x9c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002ed6:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ed8:	2358      	movs	r3, #88	; 0x58
 8002eda:	5ac1      	ldrh	r1, [r0, r3]
 8002edc:	f7ff fdec 	bl	8002ab8 <HAL_UARTEx_RxEventCallback>
 8002ee0:	e7b7      	b.n	8002e52 <UART_RxISR_16BIT+0x16>
        HAL_UART_RxCpltCallback(huart);
 8002ee2:	f7fd fe97 	bl	8000c14 <HAL_UART_RxCpltCallback>
 8002ee6:	e7b4      	b.n	8002e52 <UART_RxISR_16BIT+0x16>
 8002ee8:	fffffedf 	.word	0xfffffedf

08002eec <UART_SetConfig>:
{
 8002eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eee:	0005      	movs	r5, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ef0:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ef2:	6883      	ldr	r3, [r0, #8]
 8002ef4:	6902      	ldr	r2, [r0, #16]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	6942      	ldr	r2, [r0, #20]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	69c2      	ldr	r2, [r0, #28]
 8002efe:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f00:	680a      	ldr	r2, [r1, #0]
 8002f02:	489a      	ldr	r0, [pc, #616]	; (800316c <UART_SetConfig+0x280>)
 8002f04:	4002      	ands	r2, r0
 8002f06:	4313      	orrs	r3, r2
 8002f08:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f0a:	682a      	ldr	r2, [r5, #0]
 8002f0c:	6853      	ldr	r3, [r2, #4]
 8002f0e:	4998      	ldr	r1, [pc, #608]	; (8003170 <UART_SetConfig+0x284>)
 8002f10:	400b      	ands	r3, r1
 8002f12:	68e9      	ldr	r1, [r5, #12]
 8002f14:	430b      	orrs	r3, r1
 8002f16:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f18:	69ab      	ldr	r3, [r5, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f1a:	682a      	ldr	r2, [r5, #0]
 8002f1c:	4995      	ldr	r1, [pc, #596]	; (8003174 <UART_SetConfig+0x288>)
 8002f1e:	428a      	cmp	r2, r1
 8002f20:	d001      	beq.n	8002f26 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8002f22:	6a29      	ldr	r1, [r5, #32]
 8002f24:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f26:	6891      	ldr	r1, [r2, #8]
 8002f28:	4893      	ldr	r0, [pc, #588]	; (8003178 <UART_SetConfig+0x28c>)
 8002f2a:	4001      	ands	r1, r0
 8002f2c:	430b      	orrs	r3, r1
 8002f2e:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f30:	682a      	ldr	r2, [r5, #0]
 8002f32:	4b92      	ldr	r3, [pc, #584]	; (800317c <UART_SetConfig+0x290>)
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d016      	beq.n	8002f66 <UART_SetConfig+0x7a>
 8002f38:	4b91      	ldr	r3, [pc, #580]	; (8003180 <UART_SetConfig+0x294>)
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d027      	beq.n	8002f8e <UART_SetConfig+0xa2>
 8002f3e:	4b8d      	ldr	r3, [pc, #564]	; (8003174 <UART_SetConfig+0x288>)
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d039      	beq.n	8002fb8 <UART_SetConfig+0xcc>
 8002f44:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f46:	498b      	ldr	r1, [pc, #556]	; (8003174 <UART_SetConfig+0x288>)
 8002f48:	428a      	cmp	r2, r1
 8002f4a:	d057      	beq.n	8002ffc <UART_SetConfig+0x110>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f4c:	2280      	movs	r2, #128	; 0x80
 8002f4e:	0212      	lsls	r2, r2, #8
 8002f50:	69e9      	ldr	r1, [r5, #28]
 8002f52:	4291      	cmp	r1, r2
 8002f54:	d100      	bne.n	8002f58 <UART_SetConfig+0x6c>
 8002f56:	e091      	b.n	800307c <UART_SetConfig+0x190>
    switch (clocksource)
 8002f58:	2b08      	cmp	r3, #8
 8002f5a:	d900      	bls.n	8002f5e <UART_SetConfig+0x72>
 8002f5c:	e0f6      	b.n	800314c <UART_SetConfig+0x260>
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4a88      	ldr	r2, [pc, #544]	; (8003184 <UART_SetConfig+0x298>)
 8002f62:	58d3      	ldr	r3, [r2, r3]
 8002f64:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f66:	4b88      	ldr	r3, [pc, #544]	; (8003188 <UART_SetConfig+0x29c>)
 8002f68:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	400b      	ands	r3, r1
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d009      	beq.n	8002f86 <UART_SetConfig+0x9a>
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d005      	beq.n	8002f82 <UART_SetConfig+0x96>
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d03a      	beq.n	8002ff0 <UART_SetConfig+0x104>
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d005      	beq.n	8002f8a <UART_SetConfig+0x9e>
 8002f7e:	2310      	movs	r3, #16
 8002f80:	e7e1      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e7df      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002f86:	2304      	movs	r3, #4
 8002f88:	e7dd      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002f8a:	2308      	movs	r3, #8
 8002f8c:	e7db      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002f8e:	4b7e      	ldr	r3, [pc, #504]	; (8003188 <UART_SetConfig+0x29c>)
 8002f90:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002f92:	230c      	movs	r3, #12
 8002f94:	400b      	ands	r3, r1
 8002f96:	2b04      	cmp	r3, #4
 8002f98:	d00a      	beq.n	8002fb0 <UART_SetConfig+0xc4>
 8002f9a:	d905      	bls.n	8002fa8 <UART_SetConfig+0xbc>
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	d029      	beq.n	8002ff4 <UART_SetConfig+0x108>
 8002fa0:	2b0c      	cmp	r3, #12
 8002fa2:	d107      	bne.n	8002fb4 <UART_SetConfig+0xc8>
 8002fa4:	2308      	movs	r3, #8
 8002fa6:	e7ce      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d103      	bne.n	8002fb4 <UART_SetConfig+0xc8>
 8002fac:	2300      	movs	r3, #0
 8002fae:	e7ca      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002fb0:	2304      	movs	r3, #4
 8002fb2:	e7c8      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002fb4:	2310      	movs	r3, #16
 8002fb6:	e7c6      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002fb8:	4b73      	ldr	r3, [pc, #460]	; (8003188 <UART_SetConfig+0x29c>)
 8002fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fbc:	21c0      	movs	r1, #192	; 0xc0
 8002fbe:	0109      	lsls	r1, r1, #4
 8002fc0:	400b      	ands	r3, r1
 8002fc2:	2180      	movs	r1, #128	; 0x80
 8002fc4:	00c9      	lsls	r1, r1, #3
 8002fc6:	428b      	cmp	r3, r1
 8002fc8:	d00e      	beq.n	8002fe8 <UART_SetConfig+0xfc>
 8002fca:	d909      	bls.n	8002fe0 <UART_SetConfig+0xf4>
 8002fcc:	2180      	movs	r1, #128	; 0x80
 8002fce:	0109      	lsls	r1, r1, #4
 8002fd0:	428b      	cmp	r3, r1
 8002fd2:	d011      	beq.n	8002ff8 <UART_SetConfig+0x10c>
 8002fd4:	21c0      	movs	r1, #192	; 0xc0
 8002fd6:	0109      	lsls	r1, r1, #4
 8002fd8:	428b      	cmp	r3, r1
 8002fda:	d107      	bne.n	8002fec <UART_SetConfig+0x100>
 8002fdc:	2308      	movs	r3, #8
 8002fde:	e7b2      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d103      	bne.n	8002fec <UART_SetConfig+0x100>
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	e7ae      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002fe8:	2304      	movs	r3, #4
 8002fea:	e7ac      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002fec:	2310      	movs	r3, #16
 8002fee:	e7aa      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e7a8      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	e7a6      	b.n	8002f46 <UART_SetConfig+0x5a>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e7a4      	b.n	8002f46 <UART_SetConfig+0x5a>
    switch (clocksource)
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d02c      	beq.n	800305a <UART_SetConfig+0x16e>
 8003000:	d925      	bls.n	800304e <UART_SetConfig+0x162>
 8003002:	2b04      	cmp	r3, #4
 8003004:	d030      	beq.n	8003068 <UART_SetConfig+0x17c>
 8003006:	2b08      	cmp	r3, #8
 8003008:	d132      	bne.n	8003070 <UART_SetConfig+0x184>
        pclk = (uint32_t) LSE_VALUE;
 800300a:	2080      	movs	r0, #128	; 0x80
 800300c:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 800300e:	2400      	movs	r4, #0
    if (pclk != 0U)
 8003010:	2800      	cmp	r0, #0
 8003012:	d100      	bne.n	8003016 <UART_SetConfig+0x12a>
 8003014:	e082      	b.n	800311c <UART_SetConfig+0x230>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003016:	686a      	ldr	r2, [r5, #4]
 8003018:	0053      	lsls	r3, r2, #1
 800301a:	189b      	adds	r3, r3, r2
 800301c:	4298      	cmp	r0, r3
 800301e:	d200      	bcs.n	8003022 <UART_SetConfig+0x136>
 8003020:	e09a      	b.n	8003158 <UART_SetConfig+0x26c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003022:	0313      	lsls	r3, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003024:	4298      	cmp	r0, r3
 8003026:	d900      	bls.n	800302a <UART_SetConfig+0x13e>
 8003028:	e098      	b.n	800315c <UART_SetConfig+0x270>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800302a:	0e07      	lsrs	r7, r0, #24
 800302c:	0206      	lsls	r6, r0, #8
 800302e:	0850      	lsrs	r0, r2, #1
 8003030:	2100      	movs	r1, #0
 8003032:	1980      	adds	r0, r0, r6
 8003034:	4179      	adcs	r1, r7
 8003036:	2300      	movs	r3, #0
 8003038:	f7fd f9dc 	bl	80003f4 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800303c:	4b53      	ldr	r3, [pc, #332]	; (800318c <UART_SetConfig+0x2a0>)
 800303e:	18c2      	adds	r2, r0, r3
 8003040:	4b53      	ldr	r3, [pc, #332]	; (8003190 <UART_SetConfig+0x2a4>)
 8003042:	429a      	cmp	r2, r3
 8003044:	d900      	bls.n	8003048 <UART_SetConfig+0x15c>
 8003046:	e08b      	b.n	8003160 <UART_SetConfig+0x274>
          huart->Instance->BRR = usartdiv;
 8003048:	682b      	ldr	r3, [r5, #0]
 800304a:	60d8      	str	r0, [r3, #12]
 800304c:	e066      	b.n	800311c <UART_SetConfig+0x230>
    switch (clocksource)
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10e      	bne.n	8003070 <UART_SetConfig+0x184>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003052:	f7ff f867 	bl	8002124 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8003056:	2400      	movs	r4, #0
        break;
 8003058:	e7da      	b.n	8003010 <UART_SetConfig+0x124>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800305a:	4b4b      	ldr	r3, [pc, #300]	; (8003188 <UART_SetConfig+0x29c>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	06db      	lsls	r3, r3, #27
 8003060:	d509      	bpl.n	8003076 <UART_SetConfig+0x18a>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003062:	484c      	ldr	r0, [pc, #304]	; (8003194 <UART_SetConfig+0x2a8>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8003064:	2400      	movs	r4, #0
 8003066:	e7d3      	b.n	8003010 <UART_SetConfig+0x124>
        pclk = HAL_RCC_GetSysClockFreq();
 8003068:	f7fe fc4a 	bl	8001900 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 800306c:	2400      	movs	r4, #0
        break;
 800306e:	e7cf      	b.n	8003010 <UART_SetConfig+0x124>
        pclk = 0U;
 8003070:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 8003072:	2401      	movs	r4, #1
 8003074:	e7cc      	b.n	8003010 <UART_SetConfig+0x124>
          pclk = (uint32_t) HSI_VALUE;
 8003076:	4848      	ldr	r0, [pc, #288]	; (8003198 <UART_SetConfig+0x2ac>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8003078:	2400      	movs	r4, #0
 800307a:	e7c9      	b.n	8003010 <UART_SetConfig+0x124>
    switch (clocksource)
 800307c:	2b08      	cmp	r3, #8
 800307e:	d833      	bhi.n	80030e8 <UART_SetConfig+0x1fc>
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4a46      	ldr	r2, [pc, #280]	; (800319c <UART_SetConfig+0x2b0>)
 8003084:	58d3      	ldr	r3, [r2, r3]
 8003086:	469f      	mov	pc, r3
        pclk = (uint32_t) LSE_VALUE;
 8003088:	2080      	movs	r0, #128	; 0x80
 800308a:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 800308c:	2400      	movs	r4, #0
    if (pclk != 0U)
 800308e:	2800      	cmp	r0, #0
 8003090:	d044      	beq.n	800311c <UART_SetConfig+0x230>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003092:	0040      	lsls	r0, r0, #1
 8003094:	686b      	ldr	r3, [r5, #4]
 8003096:	085b      	lsrs	r3, r3, #1
 8003098:	18c0      	adds	r0, r0, r3
 800309a:	6869      	ldr	r1, [r5, #4]
 800309c:	f7fd f834 	bl	8000108 <__udivsi3>
 80030a0:	b283      	uxth	r3, r0
 80030a2:	0400      	lsls	r0, r0, #16
 80030a4:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030a6:	0001      	movs	r1, r0
 80030a8:	3910      	subs	r1, #16
 80030aa:	4a3d      	ldr	r2, [pc, #244]	; (80031a0 <UART_SetConfig+0x2b4>)
 80030ac:	4291      	cmp	r1, r2
 80030ae:	d859      	bhi.n	8003164 <UART_SetConfig+0x278>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030b0:	220f      	movs	r2, #15
 80030b2:	4393      	bics	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030b4:	0840      	lsrs	r0, r0, #1
 80030b6:	3a08      	subs	r2, #8
 80030b8:	4010      	ands	r0, r2
 80030ba:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 80030bc:	682b      	ldr	r3, [r5, #0]
 80030be:	60d8      	str	r0, [r3, #12]
 80030c0:	e02c      	b.n	800311c <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetPCLK1Freq();
 80030c2:	f7ff f82f 	bl	8002124 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 80030c6:	2400      	movs	r4, #0
        break;
 80030c8:	e7e1      	b.n	800308e <UART_SetConfig+0x1a2>
        pclk = HAL_RCC_GetPCLK2Freq();
 80030ca:	f7ff f83b 	bl	8002144 <HAL_RCC_GetPCLK2Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 80030ce:	2400      	movs	r4, #0
        break;
 80030d0:	e7dd      	b.n	800308e <UART_SetConfig+0x1a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030d2:	4b2d      	ldr	r3, [pc, #180]	; (8003188 <UART_SetConfig+0x29c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	06db      	lsls	r3, r3, #27
 80030d8:	d509      	bpl.n	80030ee <UART_SetConfig+0x202>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80030da:	482e      	ldr	r0, [pc, #184]	; (8003194 <UART_SetConfig+0x2a8>)
  HAL_StatusTypeDef ret               = HAL_OK;
 80030dc:	2400      	movs	r4, #0
 80030de:	e7d6      	b.n	800308e <UART_SetConfig+0x1a2>
        pclk = HAL_RCC_GetSysClockFreq();
 80030e0:	f7fe fc0e 	bl	8001900 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 80030e4:	2400      	movs	r4, #0
        break;
 80030e6:	e7d2      	b.n	800308e <UART_SetConfig+0x1a2>
        pclk = 0U;
 80030e8:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 80030ea:	2401      	movs	r4, #1
 80030ec:	e7cf      	b.n	800308e <UART_SetConfig+0x1a2>
          pclk = (uint32_t) HSI_VALUE;
 80030ee:	482a      	ldr	r0, [pc, #168]	; (8003198 <UART_SetConfig+0x2ac>)
  HAL_StatusTypeDef ret               = HAL_OK;
 80030f0:	2400      	movs	r4, #0
 80030f2:	e7cc      	b.n	800308e <UART_SetConfig+0x1a2>
        pclk = (uint32_t) LSE_VALUE;
 80030f4:	2080      	movs	r0, #128	; 0x80
 80030f6:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 80030f8:	2400      	movs	r4, #0
    if (pclk != 0U)
 80030fa:	2800      	cmp	r0, #0
 80030fc:	d00e      	beq.n	800311c <UART_SetConfig+0x230>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80030fe:	686b      	ldr	r3, [r5, #4]
 8003100:	085b      	lsrs	r3, r3, #1
 8003102:	18c0      	adds	r0, r0, r3
 8003104:	6869      	ldr	r1, [r5, #4]
 8003106:	f7fc ffff 	bl	8000108 <__udivsi3>
 800310a:	0400      	lsls	r0, r0, #16
 800310c:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800310e:	0002      	movs	r2, r0
 8003110:	3a10      	subs	r2, #16
 8003112:	4b23      	ldr	r3, [pc, #140]	; (80031a0 <UART_SetConfig+0x2b4>)
 8003114:	429a      	cmp	r2, r3
 8003116:	d827      	bhi.n	8003168 <UART_SetConfig+0x27c>
        huart->Instance->BRR = usartdiv;
 8003118:	682b      	ldr	r3, [r5, #0]
 800311a:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 800311c:	2300      	movs	r3, #0
 800311e:	666b      	str	r3, [r5, #100]	; 0x64
  huart->TxISR = NULL;
 8003120:	66ab      	str	r3, [r5, #104]	; 0x68
}
 8003122:	0020      	movs	r0, r4
 8003124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8003126:	f7fe fffd 	bl	8002124 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 800312a:	2400      	movs	r4, #0
        break;
 800312c:	e7e5      	b.n	80030fa <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK2Freq();
 800312e:	f7ff f809 	bl	8002144 <HAL_RCC_GetPCLK2Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8003132:	2400      	movs	r4, #0
        break;
 8003134:	e7e1      	b.n	80030fa <UART_SetConfig+0x20e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003136:	4b14      	ldr	r3, [pc, #80]	; (8003188 <UART_SetConfig+0x29c>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	06db      	lsls	r3, r3, #27
 800313c:	d509      	bpl.n	8003152 <UART_SetConfig+0x266>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800313e:	4815      	ldr	r0, [pc, #84]	; (8003194 <UART_SetConfig+0x2a8>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8003140:	2400      	movs	r4, #0
 8003142:	e7da      	b.n	80030fa <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetSysClockFreq();
 8003144:	f7fe fbdc 	bl	8001900 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8003148:	2400      	movs	r4, #0
        break;
 800314a:	e7d6      	b.n	80030fa <UART_SetConfig+0x20e>
        pclk = 0U;
 800314c:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 800314e:	2401      	movs	r4, #1
 8003150:	e7d3      	b.n	80030fa <UART_SetConfig+0x20e>
          pclk = (uint32_t) HSI_VALUE;
 8003152:	4811      	ldr	r0, [pc, #68]	; (8003198 <UART_SetConfig+0x2ac>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8003154:	2400      	movs	r4, #0
 8003156:	e7d0      	b.n	80030fa <UART_SetConfig+0x20e>
        ret = HAL_ERROR;
 8003158:	2401      	movs	r4, #1
 800315a:	e7df      	b.n	800311c <UART_SetConfig+0x230>
 800315c:	2401      	movs	r4, #1
 800315e:	e7dd      	b.n	800311c <UART_SetConfig+0x230>
          ret = HAL_ERROR;
 8003160:	2401      	movs	r4, #1
 8003162:	e7db      	b.n	800311c <UART_SetConfig+0x230>
        ret = HAL_ERROR;
 8003164:	2401      	movs	r4, #1
 8003166:	e7d9      	b.n	800311c <UART_SetConfig+0x230>
        ret = HAL_ERROR;
 8003168:	2401      	movs	r4, #1
 800316a:	e7d7      	b.n	800311c <UART_SetConfig+0x230>
 800316c:	efff69f3 	.word	0xefff69f3
 8003170:	ffffcfff 	.word	0xffffcfff
 8003174:	40004800 	.word	0x40004800
 8003178:	fffff4ff 	.word	0xfffff4ff
 800317c:	40013800 	.word	0x40013800
 8003180:	40004400 	.word	0x40004400
 8003184:	08003678 	.word	0x08003678
 8003188:	40021000 	.word	0x40021000
 800318c:	fffffd00 	.word	0xfffffd00
 8003190:	000ffcff 	.word	0x000ffcff
 8003194:	003d0900 	.word	0x003d0900
 8003198:	00f42400 	.word	0x00f42400
 800319c:	0800369c 	.word	0x0800369c
 80031a0:	0000ffef 	.word	0x0000ffef

080031a4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031a6:	07db      	lsls	r3, r3, #31
 80031a8:	d506      	bpl.n	80031b8 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031aa:	6802      	ldr	r2, [r0, #0]
 80031ac:	6853      	ldr	r3, [r2, #4]
 80031ae:	492c      	ldr	r1, [pc, #176]	; (8003260 <UART_AdvFeatureConfig+0xbc>)
 80031b0:	400b      	ands	r3, r1
 80031b2:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80031b4:	430b      	orrs	r3, r1
 80031b6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031b8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031ba:	079b      	lsls	r3, r3, #30
 80031bc:	d506      	bpl.n	80031cc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031be:	6802      	ldr	r2, [r0, #0]
 80031c0:	6853      	ldr	r3, [r2, #4]
 80031c2:	4928      	ldr	r1, [pc, #160]	; (8003264 <UART_AdvFeatureConfig+0xc0>)
 80031c4:	400b      	ands	r3, r1
 80031c6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80031c8:	430b      	orrs	r3, r1
 80031ca:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031ce:	075b      	lsls	r3, r3, #29
 80031d0:	d506      	bpl.n	80031e0 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031d2:	6802      	ldr	r2, [r0, #0]
 80031d4:	6853      	ldr	r3, [r2, #4]
 80031d6:	4924      	ldr	r1, [pc, #144]	; (8003268 <UART_AdvFeatureConfig+0xc4>)
 80031d8:	400b      	ands	r3, r1
 80031da:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80031dc:	430b      	orrs	r3, r1
 80031de:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031e2:	071b      	lsls	r3, r3, #28
 80031e4:	d506      	bpl.n	80031f4 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031e6:	6802      	ldr	r2, [r0, #0]
 80031e8:	6853      	ldr	r3, [r2, #4]
 80031ea:	4920      	ldr	r1, [pc, #128]	; (800326c <UART_AdvFeatureConfig+0xc8>)
 80031ec:	400b      	ands	r3, r1
 80031ee:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80031f0:	430b      	orrs	r3, r1
 80031f2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031f4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031f6:	06db      	lsls	r3, r3, #27
 80031f8:	d506      	bpl.n	8003208 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031fa:	6802      	ldr	r2, [r0, #0]
 80031fc:	6893      	ldr	r3, [r2, #8]
 80031fe:	491c      	ldr	r1, [pc, #112]	; (8003270 <UART_AdvFeatureConfig+0xcc>)
 8003200:	400b      	ands	r3, r1
 8003202:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003204:	430b      	orrs	r3, r1
 8003206:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003208:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800320a:	069b      	lsls	r3, r3, #26
 800320c:	d506      	bpl.n	800321c <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800320e:	6802      	ldr	r2, [r0, #0]
 8003210:	6893      	ldr	r3, [r2, #8]
 8003212:	4918      	ldr	r1, [pc, #96]	; (8003274 <UART_AdvFeatureConfig+0xd0>)
 8003214:	400b      	ands	r3, r1
 8003216:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003218:	430b      	orrs	r3, r1
 800321a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800321c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800321e:	065b      	lsls	r3, r3, #25
 8003220:	d50b      	bpl.n	800323a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003222:	6802      	ldr	r2, [r0, #0]
 8003224:	6853      	ldr	r3, [r2, #4]
 8003226:	4914      	ldr	r1, [pc, #80]	; (8003278 <UART_AdvFeatureConfig+0xd4>)
 8003228:	400b      	ands	r3, r1
 800322a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800322c:	430b      	orrs	r3, r1
 800322e:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003230:	2380      	movs	r3, #128	; 0x80
 8003232:	035b      	lsls	r3, r3, #13
 8003234:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003236:	429a      	cmp	r2, r3
 8003238:	d00a      	beq.n	8003250 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800323a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800323c:	061b      	lsls	r3, r3, #24
 800323e:	d506      	bpl.n	800324e <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003240:	6802      	ldr	r2, [r0, #0]
 8003242:	6853      	ldr	r3, [r2, #4]
 8003244:	490d      	ldr	r1, [pc, #52]	; (800327c <UART_AdvFeatureConfig+0xd8>)
 8003246:	400b      	ands	r3, r1
 8003248:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800324a:	430b      	orrs	r3, r1
 800324c:	6053      	str	r3, [r2, #4]
}
 800324e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003250:	6802      	ldr	r2, [r0, #0]
 8003252:	6853      	ldr	r3, [r2, #4]
 8003254:	490a      	ldr	r1, [pc, #40]	; (8003280 <UART_AdvFeatureConfig+0xdc>)
 8003256:	400b      	ands	r3, r1
 8003258:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800325a:	430b      	orrs	r3, r1
 800325c:	6053      	str	r3, [r2, #4]
 800325e:	e7ec      	b.n	800323a <UART_AdvFeatureConfig+0x96>
 8003260:	fffdffff 	.word	0xfffdffff
 8003264:	fffeffff 	.word	0xfffeffff
 8003268:	fffbffff 	.word	0xfffbffff
 800326c:	ffff7fff 	.word	0xffff7fff
 8003270:	ffffefff 	.word	0xffffefff
 8003274:	ffffdfff 	.word	0xffffdfff
 8003278:	ffefffff 	.word	0xffefffff
 800327c:	fff7ffff 	.word	0xfff7ffff
 8003280:	ff9fffff 	.word	0xff9fffff

08003284 <UART_WaitOnFlagUntilTimeout>:
{
 8003284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003286:	46c6      	mov	lr, r8
 8003288:	b500      	push	{lr}
 800328a:	0004      	movs	r4, r0
 800328c:	000f      	movs	r7, r1
 800328e:	0016      	movs	r6, r2
 8003290:	4698      	mov	r8, r3
 8003292:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	69db      	ldr	r3, [r3, #28]
 8003298:	003a      	movs	r2, r7
 800329a:	439a      	bics	r2, r3
 800329c:	0013      	movs	r3, r2
 800329e:	425a      	negs	r2, r3
 80032a0:	4153      	adcs	r3, r2
 80032a2:	42b3      	cmp	r3, r6
 80032a4:	d153      	bne.n	800334e <UART_WaitOnFlagUntilTimeout+0xca>
    if (Timeout != HAL_MAX_DELAY)
 80032a6:	1c6b      	adds	r3, r5, #1
 80032a8:	d0f4      	beq.n	8003294 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032aa:	f7fd ffab 	bl	8001204 <HAL_GetTick>
 80032ae:	4643      	mov	r3, r8
 80032b0:	1ac0      	subs	r0, r0, r3
 80032b2:	4285      	cmp	r5, r0
 80032b4:	d32c      	bcc.n	8003310 <UART_WaitOnFlagUntilTimeout+0x8c>
 80032b6:	2d00      	cmp	r5, #0
 80032b8:	d02a      	beq.n	8003310 <UART_WaitOnFlagUntilTimeout+0x8c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	0752      	lsls	r2, r2, #29
 80032c0:	d5e8      	bpl.n	8003294 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032c2:	69da      	ldr	r2, [r3, #28]
 80032c4:	0512      	lsls	r2, r2, #20
 80032c6:	d5e5      	bpl.n	8003294 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032c8:	2280      	movs	r2, #128	; 0x80
 80032ca:	0112      	lsls	r2, r2, #4
 80032cc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032d2:	2101      	movs	r1, #1
 80032d4:	f381 8810 	msr	PRIMASK, r1
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	6813      	ldr	r3, [r2, #0]
 80032dc:	4d1e      	ldr	r5, [pc, #120]	; (8003358 <UART_WaitOnFlagUntilTimeout+0xd4>)
 80032de:	402b      	ands	r3, r5
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032e6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032ea:	2301      	movs	r3, #1
 80032ec:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032f0:	6822      	ldr	r2, [r4, #0]
 80032f2:	6893      	ldr	r3, [r2, #8]
 80032f4:	438b      	bics	r3, r1
 80032f6:	6093      	str	r3, [r2, #8]
 80032f8:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 80032fc:	2320      	movs	r3, #32
 80032fe:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003300:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003302:	2280      	movs	r2, #128	; 0x80
 8003304:	50a3      	str	r3, [r4, r2]
          __HAL_UNLOCK(huart);
 8003306:	2200      	movs	r2, #0
 8003308:	3354      	adds	r3, #84	; 0x54
 800330a:	54e2      	strb	r2, [r4, r3]
          return HAL_TIMEOUT;
 800330c:	2003      	movs	r0, #3
 800330e:	e01f      	b.n	8003350 <UART_WaitOnFlagUntilTimeout+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003310:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003314:	2101      	movs	r1, #1
 8003316:	f381 8810 	msr	PRIMASK, r1
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800331a:	6822      	ldr	r2, [r4, #0]
 800331c:	6813      	ldr	r3, [r2, #0]
 800331e:	4d0e      	ldr	r5, [pc, #56]	; (8003358 <UART_WaitOnFlagUntilTimeout+0xd4>)
 8003320:	402b      	ands	r3, r5
 8003322:	6013      	str	r3, [r2, #0]
 8003324:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003328:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332c:	2301      	movs	r3, #1
 800332e:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003332:	6822      	ldr	r2, [r4, #0]
 8003334:	6893      	ldr	r3, [r2, #8]
 8003336:	438b      	bics	r3, r1
 8003338:	6093      	str	r3, [r2, #8]
 800333a:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 800333e:	2320      	movs	r3, #32
 8003340:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003342:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8003344:	2200      	movs	r2, #0
 8003346:	3354      	adds	r3, #84	; 0x54
 8003348:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 800334a:	2003      	movs	r0, #3
 800334c:	e000      	b.n	8003350 <UART_WaitOnFlagUntilTimeout+0xcc>
  return HAL_OK;
 800334e:	2000      	movs	r0, #0
}
 8003350:	bc04      	pop	{r2}
 8003352:	4690      	mov	r8, r2
 8003354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	fffffe5f 	.word	0xfffffe5f

0800335c <UART_CheckIdleState>:
{
 800335c:	b530      	push	{r4, r5, lr}
 800335e:	b083      	sub	sp, #12
 8003360:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003362:	2200      	movs	r2, #0
 8003364:	2380      	movs	r3, #128	; 0x80
 8003366:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8003368:	f7fd ff4c 	bl	8001204 <HAL_GetTick>
 800336c:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	071b      	lsls	r3, r3, #28
 8003374:	d40d      	bmi.n	8003392 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	075b      	lsls	r3, r3, #29
 800337c:	d416      	bmi.n	80033ac <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 800337e:	2320      	movs	r3, #32
 8003380:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003382:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003384:	2300      	movs	r3, #0
 8003386:	6623      	str	r3, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8003388:	2274      	movs	r2, #116	; 0x74
 800338a:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 800338c:	2000      	movs	r0, #0
}
 800338e:	b003      	add	sp, #12
 8003390:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003392:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <UART_CheckIdleState+0x6c>)
 8003394:	9300      	str	r3, [sp, #0]
 8003396:	0003      	movs	r3, r0
 8003398:	2200      	movs	r2, #0
 800339a:	2180      	movs	r1, #128	; 0x80
 800339c:	0389      	lsls	r1, r1, #14
 800339e:	0020      	movs	r0, r4
 80033a0:	f7ff ff70 	bl	8003284 <UART_WaitOnFlagUntilTimeout>
 80033a4:	2800      	cmp	r0, #0
 80033a6:	d0e6      	beq.n	8003376 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 80033a8:	2003      	movs	r0, #3
 80033aa:	e7f0      	b.n	800338e <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033ac:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <UART_CheckIdleState+0x6c>)
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	002b      	movs	r3, r5
 80033b2:	2200      	movs	r2, #0
 80033b4:	2180      	movs	r1, #128	; 0x80
 80033b6:	03c9      	lsls	r1, r1, #15
 80033b8:	0020      	movs	r0, r4
 80033ba:	f7ff ff63 	bl	8003284 <UART_WaitOnFlagUntilTimeout>
 80033be:	2800      	cmp	r0, #0
 80033c0:	d0dd      	beq.n	800337e <UART_CheckIdleState+0x22>
      return HAL_TIMEOUT;
 80033c2:	2003      	movs	r0, #3
 80033c4:	e7e3      	b.n	800338e <UART_CheckIdleState+0x32>
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	01ffffff 	.word	0x01ffffff

080033cc <HAL_UART_Init>:
{
 80033cc:	b510      	push	{r4, lr}
 80033ce:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80033d0:	d02e      	beq.n	8003430 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80033d2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d021      	beq.n	800341c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80033d8:	2324      	movs	r3, #36	; 0x24
 80033da:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80033dc:	6822      	ldr	r2, [r4, #0]
 80033de:	6813      	ldr	r3, [r2, #0]
 80033e0:	2101      	movs	r1, #1
 80033e2:	438b      	bics	r3, r1
 80033e4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033e6:	0020      	movs	r0, r4
 80033e8:	f7ff fd80 	bl	8002eec <UART_SetConfig>
 80033ec:	2801      	cmp	r0, #1
 80033ee:	d014      	beq.n	800341a <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d118      	bne.n	8003428 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033f6:	6822      	ldr	r2, [r4, #0]
 80033f8:	6853      	ldr	r3, [r2, #4]
 80033fa:	490e      	ldr	r1, [pc, #56]	; (8003434 <HAL_UART_Init+0x68>)
 80033fc:	400b      	ands	r3, r1
 80033fe:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003400:	6822      	ldr	r2, [r4, #0]
 8003402:	6893      	ldr	r3, [r2, #8]
 8003404:	212a      	movs	r1, #42	; 0x2a
 8003406:	438b      	bics	r3, r1
 8003408:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800340a:	6822      	ldr	r2, [r4, #0]
 800340c:	6813      	ldr	r3, [r2, #0]
 800340e:	3929      	subs	r1, #41	; 0x29
 8003410:	430b      	orrs	r3, r1
 8003412:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003414:	0020      	movs	r0, r4
 8003416:	f7ff ffa1 	bl	800335c <UART_CheckIdleState>
}
 800341a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800341c:	2200      	movs	r2, #0
 800341e:	3374      	adds	r3, #116	; 0x74
 8003420:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8003422:	f7fd fe1f 	bl	8001064 <HAL_UART_MspInit>
 8003426:	e7d7      	b.n	80033d8 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8003428:	0020      	movs	r0, r4
 800342a:	f7ff febb 	bl	80031a4 <UART_AdvFeatureConfig>
 800342e:	e7e2      	b.n	80033f6 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8003430:	2001      	movs	r0, #1
 8003432:	e7f2      	b.n	800341a <HAL_UART_Init+0x4e>
 8003434:	ffffb7ff 	.word	0xffffb7ff

08003438 <UART_Start_Receive_IT>:
{
 8003438:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 800343a:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 800343c:	2358      	movs	r3, #88	; 0x58
 800343e:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 8003440:	3302      	adds	r3, #2
 8003442:	52c2      	strh	r2, [r0, r3]
  huart->RxISR       = NULL;
 8003444:	2300      	movs	r3, #0
 8003446:	6643      	str	r3, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8003448:	6883      	ldr	r3, [r0, #8]
 800344a:	2280      	movs	r2, #128	; 0x80
 800344c:	0152      	lsls	r2, r2, #5
 800344e:	4293      	cmp	r3, r2
 8003450:	d008      	beq.n	8003464 <UART_Start_Receive_IT+0x2c>
 8003452:	2b00      	cmp	r3, #0
 8003454:	d115      	bne.n	8003482 <UART_Start_Receive_IT+0x4a>
 8003456:	6903      	ldr	r3, [r0, #16]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d10e      	bne.n	800347a <UART_Start_Receive_IT+0x42>
 800345c:	22ff      	movs	r2, #255	; 0xff
 800345e:	335c      	adds	r3, #92	; 0x5c
 8003460:	52c2      	strh	r2, [r0, r3]
 8003462:	e015      	b.n	8003490 <UART_Start_Receive_IT+0x58>
 8003464:	6903      	ldr	r3, [r0, #16]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d103      	bne.n	8003472 <UART_Start_Receive_IT+0x3a>
 800346a:	4a26      	ldr	r2, [pc, #152]	; (8003504 <UART_Start_Receive_IT+0xcc>)
 800346c:	335c      	adds	r3, #92	; 0x5c
 800346e:	52c2      	strh	r2, [r0, r3]
 8003470:	e00e      	b.n	8003490 <UART_Start_Receive_IT+0x58>
 8003472:	22ff      	movs	r2, #255	; 0xff
 8003474:	235c      	movs	r3, #92	; 0x5c
 8003476:	52c2      	strh	r2, [r0, r3]
 8003478:	e00a      	b.n	8003490 <UART_Start_Receive_IT+0x58>
 800347a:	227f      	movs	r2, #127	; 0x7f
 800347c:	235c      	movs	r3, #92	; 0x5c
 800347e:	52c2      	strh	r2, [r0, r3]
 8003480:	e006      	b.n	8003490 <UART_Start_Receive_IT+0x58>
 8003482:	2280      	movs	r2, #128	; 0x80
 8003484:	0552      	lsls	r2, r2, #21
 8003486:	4293      	cmp	r3, r2
 8003488:	d02b      	beq.n	80034e2 <UART_Start_Receive_IT+0xaa>
 800348a:	2200      	movs	r2, #0
 800348c:	235c      	movs	r3, #92	; 0x5c
 800348e:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003490:	2200      	movs	r2, #0
 8003492:	2380      	movs	r3, #128	; 0x80
 8003494:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003496:	3b5e      	subs	r3, #94	; 0x5e
 8003498:	67c3      	str	r3, [r0, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800349a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800349e:	2101      	movs	r1, #1
 80034a0:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034a4:	6802      	ldr	r2, [r0, #0]
 80034a6:	6893      	ldr	r3, [r2, #8]
 80034a8:	430b      	orrs	r3, r1
 80034aa:	6093      	str	r3, [r2, #8]
 80034ac:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034b0:	2380      	movs	r3, #128	; 0x80
 80034b2:	015b      	lsls	r3, r3, #5
 80034b4:	6882      	ldr	r2, [r0, #8]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d01e      	beq.n	80034f8 <UART_Start_Receive_IT+0xc0>
    huart->RxISR = UART_RxISR_8BIT;
 80034ba:	4b13      	ldr	r3, [pc, #76]	; (8003508 <UART_Start_Receive_IT+0xd0>)
 80034bc:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 80034be:	2200      	movs	r2, #0
 80034c0:	2374      	movs	r3, #116	; 0x74
 80034c2:	54c2      	strb	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c8:	3b73      	subs	r3, #115	; 0x73
 80034ca:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80034ce:	6802      	ldr	r2, [r0, #0]
 80034d0:	6810      	ldr	r0, [r2, #0]
 80034d2:	3320      	adds	r3, #32
 80034d4:	33ff      	adds	r3, #255	; 0xff
 80034d6:	4303      	orrs	r3, r0
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	f381 8810 	msr	PRIMASK, r1
}
 80034de:	2000      	movs	r0, #0
 80034e0:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 80034e2:	6903      	ldr	r3, [r0, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d103      	bne.n	80034f0 <UART_Start_Receive_IT+0xb8>
 80034e8:	227f      	movs	r2, #127	; 0x7f
 80034ea:	335c      	adds	r3, #92	; 0x5c
 80034ec:	52c2      	strh	r2, [r0, r3]
 80034ee:	e7cf      	b.n	8003490 <UART_Start_Receive_IT+0x58>
 80034f0:	223f      	movs	r2, #63	; 0x3f
 80034f2:	235c      	movs	r3, #92	; 0x5c
 80034f4:	52c2      	strh	r2, [r0, r3]
 80034f6:	e7cb      	b.n	8003490 <UART_Start_Receive_IT+0x58>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034f8:	6903      	ldr	r3, [r0, #16]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1dd      	bne.n	80034ba <UART_Start_Receive_IT+0x82>
    huart->RxISR = UART_RxISR_16BIT;
 80034fe:	4b03      	ldr	r3, [pc, #12]	; (800350c <UART_Start_Receive_IT+0xd4>)
 8003500:	6643      	str	r3, [r0, #100]	; 0x64
 8003502:	e7dc      	b.n	80034be <UART_Start_Receive_IT+0x86>
 8003504:	000001ff 	.word	0x000001ff
 8003508:	08002d89 	.word	0x08002d89
 800350c:	08002e3d 	.word	0x08002e3d

08003510 <HAL_UART_Receive_IT>:
{
 8003510:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003512:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003514:	2b20      	cmp	r3, #32
 8003516:	d001      	beq.n	800351c <HAL_UART_Receive_IT+0xc>
    return HAL_BUSY;
 8003518:	2002      	movs	r0, #2
}
 800351a:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 800351c:	2900      	cmp	r1, #0
 800351e:	d02d      	beq.n	800357c <HAL_UART_Receive_IT+0x6c>
 8003520:	2a00      	cmp	r2, #0
 8003522:	d02d      	beq.n	8003580 <HAL_UART_Receive_IT+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003524:	2380      	movs	r3, #128	; 0x80
 8003526:	015b      	lsls	r3, r3, #5
 8003528:	6884      	ldr	r4, [r0, #8]
 800352a:	429c      	cmp	r4, r3
 800352c:	d01f      	beq.n	800356e <HAL_UART_Receive_IT+0x5e>
    __HAL_LOCK(huart);
 800352e:	2374      	movs	r3, #116	; 0x74
 8003530:	5cc3      	ldrb	r3, [r0, r3]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d026      	beq.n	8003584 <HAL_UART_Receive_IT+0x74>
 8003536:	2401      	movs	r4, #1
 8003538:	2374      	movs	r3, #116	; 0x74
 800353a:	54c4      	strb	r4, [r0, r3]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800353c:	2300      	movs	r3, #0
 800353e:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003540:	6803      	ldr	r3, [r0, #0]
 8003542:	4c11      	ldr	r4, [pc, #68]	; (8003588 <HAL_UART_Receive_IT+0x78>)
 8003544:	42a3      	cmp	r3, r4
 8003546:	d00f      	beq.n	8003568 <HAL_UART_Receive_IT+0x58>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	021b      	lsls	r3, r3, #8
 800354c:	d50c      	bpl.n	8003568 <HAL_UART_Receive_IT+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800354e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003552:	2301      	movs	r3, #1
 8003554:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003558:	6804      	ldr	r4, [r0, #0]
 800355a:	6826      	ldr	r6, [r4, #0]
 800355c:	2380      	movs	r3, #128	; 0x80
 800355e:	04db      	lsls	r3, r3, #19
 8003560:	4333      	orrs	r3, r6
 8003562:	6023      	str	r3, [r4, #0]
 8003564:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003568:	f7ff ff66 	bl	8003438 <UART_Start_Receive_IT>
 800356c:	e7d5      	b.n	800351a <HAL_UART_Receive_IT+0xa>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800356e:	6903      	ldr	r3, [r0, #16]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1dc      	bne.n	800352e <HAL_UART_Receive_IT+0x1e>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003574:	07cb      	lsls	r3, r1, #31
 8003576:	d5da      	bpl.n	800352e <HAL_UART_Receive_IT+0x1e>
        return  HAL_ERROR;
 8003578:	2001      	movs	r0, #1
 800357a:	e7ce      	b.n	800351a <HAL_UART_Receive_IT+0xa>
      return HAL_ERROR;
 800357c:	2001      	movs	r0, #1
 800357e:	e7cc      	b.n	800351a <HAL_UART_Receive_IT+0xa>
 8003580:	2001      	movs	r0, #1
 8003582:	e7ca      	b.n	800351a <HAL_UART_Receive_IT+0xa>
    __HAL_LOCK(huart);
 8003584:	2002      	movs	r0, #2
 8003586:	e7c8      	b.n	800351a <HAL_UART_Receive_IT+0xa>
 8003588:	40004800 	.word	0x40004800

0800358c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800358c:	4770      	bx	lr
	...

08003590 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003590:	480d      	ldr	r0, [pc, #52]	; (80035c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003592:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003594:	480d      	ldr	r0, [pc, #52]	; (80035cc <LoopForever+0x6>)
  ldr r1, =_edata
 8003596:	490e      	ldr	r1, [pc, #56]	; (80035d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003598:	4a0e      	ldr	r2, [pc, #56]	; (80035d4 <LoopForever+0xe>)
  movs r3, #0
 800359a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800359c:	e002      	b.n	80035a4 <LoopCopyDataInit>

0800359e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800359e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035a2:	3304      	adds	r3, #4

080035a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035a8:	d3f9      	bcc.n	800359e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035aa:	4a0b      	ldr	r2, [pc, #44]	; (80035d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80035ac:	4c0b      	ldr	r4, [pc, #44]	; (80035dc <LoopForever+0x16>)
  movs r3, #0
 80035ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035b0:	e001      	b.n	80035b6 <LoopFillZerobss>

080035b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035b4:	3204      	adds	r2, #4

080035b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035b8:	d3fb      	bcc.n	80035b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80035ba:	f7fd fddb 	bl	8001174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035be:	f000 f811 	bl	80035e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035c2:	f7fd fc81 	bl	8000ec8 <main>

080035c6 <LoopForever>:

LoopForever:
    b LoopForever
 80035c6:	e7fe      	b.n	80035c6 <LoopForever>
  ldr   r0, =_estack
 80035c8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80035cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035d0:	20000048 	.word	0x20000048
  ldr r2, =_sidata
 80035d4:	080036d0 	.word	0x080036d0
  ldr r2, =_sbss
 80035d8:	20000048 	.word	0x20000048
  ldr r4, =_ebss
 80035dc:	20000360 	.word	0x20000360

080035e0 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035e0:	e7fe      	b.n	80035e0 <DMA1_Channel1_IRQHandler>
	...

080035e4 <__libc_init_array>:
 80035e4:	b570      	push	{r4, r5, r6, lr}
 80035e6:	2600      	movs	r6, #0
 80035e8:	4d0c      	ldr	r5, [pc, #48]	; (800361c <__libc_init_array+0x38>)
 80035ea:	4c0d      	ldr	r4, [pc, #52]	; (8003620 <__libc_init_array+0x3c>)
 80035ec:	1b64      	subs	r4, r4, r5
 80035ee:	10a4      	asrs	r4, r4, #2
 80035f0:	42a6      	cmp	r6, r4
 80035f2:	d109      	bne.n	8003608 <__libc_init_array+0x24>
 80035f4:	2600      	movs	r6, #0
 80035f6:	f000 f821 	bl	800363c <_init>
 80035fa:	4d0a      	ldr	r5, [pc, #40]	; (8003624 <__libc_init_array+0x40>)
 80035fc:	4c0a      	ldr	r4, [pc, #40]	; (8003628 <__libc_init_array+0x44>)
 80035fe:	1b64      	subs	r4, r4, r5
 8003600:	10a4      	asrs	r4, r4, #2
 8003602:	42a6      	cmp	r6, r4
 8003604:	d105      	bne.n	8003612 <__libc_init_array+0x2e>
 8003606:	bd70      	pop	{r4, r5, r6, pc}
 8003608:	00b3      	lsls	r3, r6, #2
 800360a:	58eb      	ldr	r3, [r5, r3]
 800360c:	4798      	blx	r3
 800360e:	3601      	adds	r6, #1
 8003610:	e7ee      	b.n	80035f0 <__libc_init_array+0xc>
 8003612:	00b3      	lsls	r3, r6, #2
 8003614:	58eb      	ldr	r3, [r5, r3]
 8003616:	4798      	blx	r3
 8003618:	3601      	adds	r6, #1
 800361a:	e7f2      	b.n	8003602 <__libc_init_array+0x1e>
 800361c:	080036c8 	.word	0x080036c8
 8003620:	080036c8 	.word	0x080036c8
 8003624:	080036c8 	.word	0x080036c8
 8003628:	080036cc 	.word	0x080036cc

0800362c <memset>:
 800362c:	0003      	movs	r3, r0
 800362e:	1882      	adds	r2, r0, r2
 8003630:	4293      	cmp	r3, r2
 8003632:	d100      	bne.n	8003636 <memset+0xa>
 8003634:	4770      	bx	lr
 8003636:	7019      	strb	r1, [r3, #0]
 8003638:	3301      	adds	r3, #1
 800363a:	e7f9      	b.n	8003630 <memset+0x4>

0800363c <_init>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003642:	bc08      	pop	{r3}
 8003644:	469e      	mov	lr, r3
 8003646:	4770      	bx	lr

08003648 <_fini>:
 8003648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800364a:	46c0      	nop			; (mov r8, r8)
 800364c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364e:	bc08      	pop	{r3}
 8003650:	469e      	mov	lr, r3
 8003652:	4770      	bx	lr
