// Seed: 3839656515
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  and primCall (id_1, id_2, id_3, id_5, id_6, id_7);
  id_7(
      .id_0(id_3),
      .id_1(id_6[1]),
      .id_2(1),
      .id_3(!id_5),
      .id_4(id_2),
      .id_5(1),
      .id_6(1),
      .id_7(id_5),
      .id_8(id_4[1]),
      .id_9(id_6),
      .id_10(id_4)
  );
  module_0 modCall_1 ();
endmodule
