#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May  6 18:26:52 2022
# Process ID: 11704
# Current directory: C:/Users/armin/Documents/University/Vivado/project_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13192 C:\Users\armin\Documents\University\Vivado\project_7\project_7.xpr
# Log file: C:/Users/armin/Documents/University/Vivado/project_7/vivado.log
# Journal file: C:/Users/armin/Documents/University/Vivado/project_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/armin/Documents/University/Vivado/project_7/project_7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xelab -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture ram_arch of entity xil_defaultlib.ram [ram_default]
Compiling architecture behave of entity xil_defaultlib.ram_tb
Built simulation snapshot ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_tb_behav -key {Behavioral:sim_1:Functional:ram_tb} -tclbatch {ram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 777.605 ; gain = 16.152
run all
$finish called at time : 300 ns : File "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" Line 80
run all
$finish called at time : 450 ns : File "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" Line 80
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xelab -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture ram_arch of entity xil_defaultlib.ram [ram_default]
Compiling architecture behave of entity xil_defaultlib.ram_tb
Built simulation snapshot ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 64 out of bound 0 to 63
Time: 125 ns  Iteration: 1  Process: /ram_tb/UUT/line__49
  File: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd

HDL Line: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd:53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 968.727 ; gain = 4.949
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xelab -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture ram_arch of entity xil_defaultlib.ram [ram_default]
Compiling architecture behave of entity xil_defaultlib.ram_tb
Built simulation snapshot ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 64 out of bound 0 to 63
Time: 125 ns  Iteration: 1  Process: /ram_tb/UUT/line__49
  File: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd

HDL Line: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd:53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 968.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ram_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xelab -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 64 out of bound 0 to 63
Time: 125 ns  Iteration: 1  Process: /ram_tb/UUT/line__49
  File: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd

HDL Line: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd:53
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xelab -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture ram_arch of entity xil_defaultlib.ram [ram_default]
Compiling architecture behave of entity xil_defaultlib.ram_tb
Built simulation snapshot ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 64 out of bound 0 to 63
Time: 125 ns  Iteration: 1  Process: /ram_tb/UUT/line__49
  File: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd

HDL Line: C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd:53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 968.727 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ram_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sources_1/new/single_port_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
"xelab -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 15a46213b73a4a5987828225faae61ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ram_tb_behav xil_defaultlib.ram_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling architecture ram_arch of entity xil_defaultlib.ram [ram_default]
Compiling architecture behave of entity xil_defaultlib.ram_tb
Built simulation snapshot ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/armin/Documents/University/Vivado/project_7/project_7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_tb_behav -key {Behavioral:sim_1:Functional:ram_tb} -tclbatch {ram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/armin/Documents/University/Vivado/project_7/project_7.srcs/sim_1/new/RAM_TB.vhd" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  6 19:16:36 2022...
