\doxysection{stm32wlxx\+\_\+ll\+\_\+rcc.\+h}
\hypertarget{stm32wlxx__ll__rcc_8h_source}{}\label{stm32wlxx__ll__rcc_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_rcc.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_rcc.h}}
\mbox{\hyperlink{stm32wlxx__ll__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32WLxx\_LL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32WLxx\_LL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx_8h}{stm32wlxx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00046}00046\ \textcolor{preprocessor}{\#define\ HSE\_CONTROL\_UNLOCK\_KEY\ 0xCAFECAFEU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00047}00047\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00052}00052\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00053}00053\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00054}00054\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00061}00061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00062}00062\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00063}00063\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00064}00064\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00076}00076\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00077}00077\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00078}00078\ \ \ uint32\_t\ SYSCLK\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00079}00079\ \ \ uint32\_t\ HCLK1\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00080}00080\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00081}00081\ \ \ uint32\_t\ HCLK2\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00082}00082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00083}00083\ \ \ uint32\_t\ HCLK3\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00084}00084\ \ \ uint32\_t\ PCLK1\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00085}00085\ \ \ uint32\_t\ PCLK2\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00086}00086\ \}\ LL\_RCC\_ClocksTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00095}00095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00096}00096\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00097}00097\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00108}00108\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00109}00109\ \textcolor{preprocessor}{\#define\ HSE\_VALUE\ \ \ \ 32000000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00110}00110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00112}00112\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00113}00113\ \textcolor{preprocessor}{\#define\ HSI\_VALUE\ \ \ \ 16000000U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00114}00114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00116}00116\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00117}00117\ \textcolor{preprocessor}{\#define\ LSE\_VALUE\ \ \ \ 32768U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00118}00118\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00120}00120\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00121}00121\ \textcolor{preprocessor}{\#define\ LSI\_VALUE\ \ \ \ 32000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00122}00122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00123}00123\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00124}00124\ \textcolor{preprocessor}{\#if\ !defined\ \ (EXTERNAL\_CLOCK\_VALUE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ EXTERNAL\_CLOCK\_VALUE\ \ \ \ 48000U\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00126}00126\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EXTERNAL\_CLOCK\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00136}00136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSIRDYC\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00137}00137\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSERDYC\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_MSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_MSIRDYC\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00139}00139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSIRDYC\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00140}00140\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSERDYC\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00141}00141\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLRDYC\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00142}00142\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_LSECSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSECSSC\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00143}00143\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00152}00152\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00153}00153\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00154}00154\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_MSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_MSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00155}00155\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00156}00156\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00157}00157\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_LSECSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00159}00159\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00162}00162\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00163}00163\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00164}00164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00165}00165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_RFILASTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RFILARSTF\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00178}00178\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSERDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00179}00179\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_MSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_MSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00180}00180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSERDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00183}00183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIER\_LSECSSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSECSSIE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00191}00191\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00192}00192\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00193}00193\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00202}00202\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_0\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00203}00203\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00204}00204\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00205}00205\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_3\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_4\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_5\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_6\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00209}00209\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_8\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_9\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_10\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00213}00213\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGE\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_MSIRANGE\_11\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00223}00223\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_4\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00224}00224\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSISRANGE\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_MSISRANGE\_8\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00233}00233\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSCO\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00234}00234\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSCO\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_0\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00244}00244\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_1\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00245}00245\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_SW\_1\ |\ RCC\_CFGR\_SW\_0)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_MSI\ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00254}00254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_0\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00256}00256\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL\ \ \ \ (RCC\_CFGR\_SWS\_1\ |\ RCC\_CFGR\_SWS\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00264}00264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00265}00265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_3\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00266}00266\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_0\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00267}00267\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00268}00268\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00269}00269\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_0)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00270}00270\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_1)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00271}00271\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00272}00272\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_1\ |\ RCC\_CFGR\_HPRE\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00273}00273\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_1\ |\ RCC\_CFGR\_HPRE\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00274}00274\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00275}00275\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00277}00277\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_1\ |\ RCC\_CFGR\_HPRE\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00285}00285\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00286}00286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00287}00287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE1\_2\ |\ RCC\_CFGR\_PPRE1\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00288}00288\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE1\_2\ |\ RCC\_CFGR\_PPRE1\_1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00289}00289\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE1\_2\ |\ RCC\_CFGR\_PPRE1\_1\ |\ RCC\_CFGR\_PPRE1\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00297}00297\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00298}00298\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00299}00299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE2\_2\ |\ RCC\_CFGR\_PPRE2\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00300}00300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE2\_2\ |\ RCC\_CFGR\_PPRE2\_1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00301}00301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE2\_2\ |\ RCC\_CFGR\_PPRE2\_1\ |\ RCC\_CFGR\_PPRE2\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00309}00309\ \textcolor{preprocessor}{\#define\ LL\_RCC\_STOP\_WAKEUPCLOCK\_MSI\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00310}00310\ \textcolor{preprocessor}{\#define\ LL\_RCC\_STOP\_WAKEUPCLOCK\_HSI\ \ \ \ \ \ \ \ RCC\_CFGR\_STOPWUCK\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00318}00318\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00319}00319\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00320}00320\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00321}00321\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|\ RCC\_CFGR\_MCOSEL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00322}00322\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00323}00323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00324}00324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00325}00325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_PLLPCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2|RCC\_CFGR\_MCOSEL\_3)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00327}00327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_PLLQCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2|RCC\_CFGR\_MCOSEL\_3)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00335}00335\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00336}00336\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00337}00337\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00338}00338\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOPRE\_1\ |\ RCC\_CFGR\_MCOPRE\_0)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00339}00339\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00344}00344\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00348}00348\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00349}00349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NA\ \ \ \ \ \ \ \ \ 0xFFFFFFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00353}00353\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00358}00358\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_PCLK2\ \ \ \ \ \ (RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK\ \ \ \ \ ((RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART1SEL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00360}00360\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART1SEL\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00361}00361\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART1SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART1SEL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00362}00362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_PCLK1\ \ \ \ \ \ (RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK\ \ \ \ \ ((RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART2SEL\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00364}00364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART2SEL\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00365}00365\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ ((RCC\_CCIPR\_USART2SEL\ <<\ 16U)\ |\ RCC\_CCIPR\_USART2SEL)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00373}00373\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S2SEL\_0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00374}00374\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S2SEL\_1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00375}00375\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S2SEL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK1\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00384}00384\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_SYSCLK\ \ \ \ RCC\_CCIPR\_LPUART1SEL\_0\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00385}00385\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\_1\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00386}00386\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00394}00394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C1SEL\ <<\ 4)\ |\ (0x00000000U\ >>\ 4))\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00395}00395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C1SEL\ <<\ 4)\ |\ (RCC\_CCIPR\_I2C1SEL\_0\ >>\ 4))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00396}00396\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C1SEL\ <<\ 4)\ |\ (RCC\_CCIPR\_I2C1SEL\_1\ >>\ 4))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00397}00397\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C2SEL\ <<\ 4)\ |\ (0x00000000U\ >>\ 4))\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00398}00398\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C2SEL\ <<\ 4)\ |\ (RCC\_CCIPR\_I2C2SEL\_0\ >>\ 4))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00399}00399\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C2SEL\ <<\ 4)\ |\ (RCC\_CCIPR\_I2C2SEL\_1\ >>\ 4))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00400}00400\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C3SEL\ <<\ 4)\ |\ (0x00000000U\ >>\ 4))\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00401}00401\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C3SEL\ <<\ 4)\ |\ (RCC\_CCIPR\_I2C3SEL\_0\ >>\ 4))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ (uint32\_t)((RCC\_CCIPR\_I2C3SEL\ <<\ 4)\ |\ (RCC\_CCIPR\_I2C3SEL\_1\ >>\ 4))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00410}00410\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM1SEL\ |\ (0x00000000U\ >>\ 16))\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00411}00411\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM1SEL\ |\ (RCC\_CCIPR\_LPTIM1SEL\_0\ >>\ 16))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00412}00412\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM1SEL\ |\ (RCC\_CCIPR\_LPTIM1SEL\_1\ >>\ 16))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00413}00413\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM1SEL\ |\ (RCC\_CCIPR\_LPTIM1SEL\ >>\ 16))\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00414}00414\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_PCLK1\ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM2SEL\ |\ (0x00000000U\ >>\ 16))\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00415}00415\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM2SEL\ |\ (RCC\_CCIPR\_LPTIM2SEL\_0\ >>\ 16))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00416}00416\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM2SEL\ |\ (RCC\_CCIPR\_LPTIM2SEL\_1\ >>\ 16))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00417}00417\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM2SEL\ |\ (RCC\_CCIPR\_LPTIM2SEL\ >>\ 16))\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00418}00418\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM3\_CLKSOURCE\_PCLK1\ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM3SEL\ |\ (0x00000000U\ >>\ 16))\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00419}00419\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM3\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM3SEL\ |\ (RCC\_CCIPR\_LPTIM3SEL\_0\ >>\ 16))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00420}00420\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM3\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM3SEL\ |\ (RCC\_CCIPR\_LPTIM3SEL\_1\ >>\ 16))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00421}00421\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM3\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CCIPR\_LPTIM3SEL\ |\ (RCC\_CCIPR\_LPTIM3SEL\ >>\ 16))\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00430}00430\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00431}00431\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_0\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00432}00432\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\_1\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00433}00433\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00441}00441\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00442}00442\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_RNGSEL\_0\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00443}00443\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_RNGSEL\_1\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00444}00444\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CCIPR\_RNGSEL\_1\ |\ RCC\_CCIPR\_RNGSEL\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00452}00452\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00453}00453\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USART2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART2SEL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00462}00462\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S2SEL\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00470}00470\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPUART1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00478}00478\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00479}00479\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00480}00480\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2C3\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00488}00488\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00489}00489\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM2SEL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00490}00490\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM3\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM3SEL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00499}00499\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_RNGSEL\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00507}00507\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ADC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADCSEL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00515}00515\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00516}00516\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00517}00517\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00518}00518\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_HSE\_DIV32\ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00527}00527\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00528}00528\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_MSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_0\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00529}00529\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00530}00530\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\_1\ |\ RCC\_PLLCFGR\_PLLSRC\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00538}00538\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00539}00539\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00540}00540\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00541}00541\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00542}00542\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00543}00543\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00544}00544\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1))\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00545}00545\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00553}00553\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00554}00554\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1|RCC\_PLLCFGR\_PLLR\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_1)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00559}00559\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00568}00568\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00569}00569\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00570}00570\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00571}00571\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00572}00572\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00573}00573\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00575}00575\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00578}00578\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00579}00579\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00580}00580\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00581}00581\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00582}00582\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00583}00583\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00584}00584\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00587}00587\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00589}00589\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_4)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00590}00590\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00591}00591\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00592}00592\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00595}00595\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00596}00596\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00597}00597\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_0|RCC\_PLLCFGR\_PLLP\_1|RCC\_PLLCFGR\_PLLP\_2|RCC\_PLLCFGR\_PLLP\_3|RCC\_PLLCFGR\_PLLP\_4)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00605}00605\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00606}00606\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00607}00607\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00608}00608\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00609}00609\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00610}00610\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00611}00611\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00619}00619\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGESEL\_STANDBY\ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00620}00620\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MSIRANGESEL\_RUN\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00628}00628\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSI\_PREDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00629}00629\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LSI\_PREDIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIPRE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00638}00638\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00653}00653\ \textcolor{preprocessor}{\#define\ LL\_RCC\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(RCC-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00654}00654\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00660}00660\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ReadReg(\_\_REG\_\_)\ READ\_REG(RCC-\/>\_\_REG\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00694}00694\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00695}00695\ \textcolor{preprocessor}{\ \ ((\_\_INPUTFREQ\_\_)\ *\ (\_\_PLLN\_\_)\ \ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00696}00696\ \textcolor{preprocessor}{\ \ \ (((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos)\ +\ 1U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00697}00697\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00747}00747\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_ADC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00748}00748\ \textcolor{preprocessor}{\ \ ((\_\_INPUTFREQ\_\_)\ *\ (\_\_PLLN\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00749}00749\ \textcolor{preprocessor}{\ \ \ (((\_\_PLLP\_\_)\ >>\ RCC\_PLLCFGR\_PLLP\_Pos)\ +\ 1U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00750}00750\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_RNG\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLQ\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00777}00777\ \textcolor{preprocessor}{\ \ ((\_\_INPUTFREQ\_\_)\ *\ (\_\_PLLN\_\_)\ /\ ((((\_\_PLLM\_\_)>>\ RCC\_PLLCFGR\_PLLM\_Pos)\ +\ 1U))\ /\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ (((\_\_PLLQ\_\_)\ >>\ RCC\_PLLCFGR\_PLLQ\_Pos)\ +\ 1U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00779}00779\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00805}00805\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_I2S2\_FREQ\ \_\_LL\_RCC\_CALC\_PLLCLK\_RNG\_FREQ}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00806}00806\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_HCLK1\_FREQ(\_\_SYSCLKFREQ\_\_,\_\_CPU1PRESCALER\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00828}00828\ \textcolor{preprocessor}{\ \ ((\_\_SYSCLKFREQ\_\_)\ /\ AHBPrescTable[((\_\_CPU1PRESCALER\_\_)\ \&\ RCC\_CFGR\_HPRE)\ >>\ \ RCC\_CFGR\_HPRE\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00829}00829\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00830}00830\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00851}00851\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_HCLK2\_FREQ(\_\_SYSCLKFREQ\_\_,\ \_\_CPU2PRESCALER\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00852}00852\ \textcolor{preprocessor}{\ \ ((\_\_SYSCLKFREQ\_\_)\ /\ AHBPrescTable[((\_\_CPU2PRESCALER\_\_)\ \&\ \ RCC\_EXTCFGR\_C2HPRE)\ >>\ \ RCC\_EXTCFGR\_C2HPRE\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00853}00853\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00854}00854\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00875}00875\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_HCLK3\_FREQ(\_\_SYSCLKFREQ\_\_,\ \_\_AHB3PRESCALER\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00876}00876\ \textcolor{preprocessor}{\ \ ((\_\_SYSCLKFREQ\_\_)\ /\ AHBPrescTable[(((\_\_AHB3PRESCALER\_\_)\ >>\ 4U)\ \&\ RCC\_EXTCFGR\_SHDHPRE)\ >>\ \ RCC\_EXTCFGR\_SHDHPRE\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00877}00877\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00878}00878\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00890}00890\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB1PRESCALER\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00891}00891\ \textcolor{preprocessor}{\ \ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB1PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE1\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00892}00892\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB2PRESCALER\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00905}00905\ \textcolor{preprocessor}{\ \ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB2PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE2\_Pos])}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00906}00906\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_MSI\_FREQ(\_\_MSISEL\_\_,\ \_\_MSIRANGE\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00940}00940\ \textcolor{preprocessor}{\ \ (((\_\_MSISEL\_\_)\ ==\ LL\_RCC\_MSIRANGESEL\_STANDBY)\ ?\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00941}00941\ \textcolor{preprocessor}{\ \ \ (MSIRangeTable[((\_\_MSIRANGE\_\_)\ \&\ RCC\_CSR\_MSISRANGE\_Msk)\ >>\ RCC\_CSR\_MSISRANGE\_Pos\ ])\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00942}00942\ \textcolor{preprocessor}{\ \ \ (MSIRangeTable[((\_\_MSIRANGE\_\_)\ \&\ RCC\_CR\_MSIRANGE\_Msk)\ >>\ RCC\_CR\_MSIRANGE\_Pos]))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00943}00943\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00953}00953\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00968}00968\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableTcxo(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00969}00969\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00970}00970\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8599b4e83ae055056c14289aa1efc71e}{RCC\_CR\_HSEBYPPWR}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00971}00971\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00972}00972\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00978}00978\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_DisableTcxo(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00979}00979\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00980}00980\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8599b4e83ae055056c14289aa1efc71e}{RCC\_CR\_HSEBYPPWR}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00981}00981\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00982}00982\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00988}00988\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSE\_IsEnabledTcxo(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00989}00989\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00990}00990\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8599b4e83ae055056c14289aa1efc71e}{RCC\_CR\_HSEBYPPWR}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8599b4e83ae055056c14289aa1efc71e}{RCC\_CR\_HSEBYPPWR}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00991}00991\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00992}00992\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00993}00993\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l00999}00999\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableDiv2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01000}01000\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01001}01001\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{RCC\_CR\_HSEPRE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01002}01002\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01003}01003\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01009}01009\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_DisableDiv2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01010}01010\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01011}01011\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{RCC\_CR\_HSEPRE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01012}01012\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01013}01013\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01019}01019\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSE\_IsEnabledDiv2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01020}01020\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01021}01021\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{RCC\_CR\_HSEPRE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{RCC\_CR\_HSEPRE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01022}01022\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01023}01023\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01029}01029\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01030}01030\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01031}01031\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\_CR\_CSSON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01032}01032\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01039}01039\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01040}01040\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01041}01041\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01042}01042\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01043}01043\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01049}01049\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01050}01050\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01051}01051\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01052}01052\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01053}01053\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01059}01059\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01060}01060\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01061}01061\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01062}01062\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01063}01063\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01078}01078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_EnableInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01079}01079\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01080}01080\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01081}01081\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01082}01082\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01088}01088\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_DisableInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01089}01089\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01090}01090\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01091}01091\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01092}01092\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01098}01098\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSI\_IsEnabledInStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01099}01099\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01100}01100\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01101}01101\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01102}01102\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01108}01108\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01109}01109\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01110}01110\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01111}01111\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01112}01112\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01118}01118\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01119}01119\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01120}01120\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01121}01121\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01122}01122\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01128}01128\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01129}01129\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01130}01130\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01131}01131\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01132}01132\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01138}01138\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_EnableAutoFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01139}01139\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01140}01140\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\_CR\_HSIASFS}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01141}01141\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01142}01142\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01148}01148\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_DisableAutoFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01149}01149\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01150}01150\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\_CR\_HSIASFS}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01151}01151\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01159}01159\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01160}01160\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01161}01161\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac98dfeb8365fd0b721394fc6a503b40b}{RCC\_ICSCR\_HSICAL}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\_ICSCR\_HSICAL\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01162}01162\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01163}01163\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01173}01173\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_SetCalibTrimming(uint32\_t\ Value)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01174}01174\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01175}01175\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79c333962d5bd80636eca9997759804}{RCC\_ICSCR\_HSITRIM}},\ Value\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\_ICSCR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01176}01176\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01177}01177\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01183}01183\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_HSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01184}01184\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01185}01185\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab79c333962d5bd80636eca9997759804}{RCC\_ICSCR\_HSITRIM}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\_ICSCR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01186}01186\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01187}01187\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01201}01201\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01202}01202\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01203}01203\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01204}01204\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01205}01205\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01211}01211\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01212}01212\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01213}01213\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01214}01214\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01215}01215\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01221}01221\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSE\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01222}01222\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01223}01223\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01224}01224\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01225}01225\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01231}01231\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01232}01232\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01233}01233\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01234}01234\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01235}01235\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01241}01241\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01242}01242\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01243}01243\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01244}01244\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01245}01245\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01257}01257\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_SetDriveCapability(uint32\_t\ LSEDrive)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01258}01258\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01259}01259\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\_BDCR\_LSEDRV}},\ LSEDrive);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01260}01260\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01261}01261\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01271}01271\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSE\_GetDriveCapability(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01272}01272\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01273}01273\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\_BDCR\_LSEDRV}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01274}01274\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01275}01275\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01281}01281\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01282}01282\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01283}01283\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7322dea74a1902218faade21090a3209}{RCC\_BDCR\_LSECSSON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01284}01284\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01285}01285\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01293}01293\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01294}01294\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01295}01295\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7322dea74a1902218faade21090a3209}{RCC\_BDCR\_LSECSSON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01296}01296\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01297}01297\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01303}01303\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnablePropagation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01304}01304\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01305}01305\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{RCC\_BDCR\_LSESYSEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01306}01306\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01307}01307\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01313}01313\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisablePropagation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01314}01314\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01315}01315\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga80ab98c2b924fe595122da7a7369b558}{RCC\_BDCR\_LSESYSEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01316}01316\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01317}01317\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01323}01323\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSE\_IsPropagationReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01324}01324\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01325}01325\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fa26aeb26754b90d6263c17033d7e71}{RCC\_BDCR\_LSESYSRDY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fa26aeb26754b90d6263c17033d7e71}{RCC\_BDCR\_LSESYSRDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01326}01326\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01327}01327\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01328}01328\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01334}01334\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01335}01335\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01336}01336\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\_BDCR\_LSERDY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\_BDCR\_LSERDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01337}01337\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01338}01338\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01344}01344\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSE\_IsCSSDetected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01345}01345\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01346}01346\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga309cd200707f6f378f1370aa6d777d4e}{RCC\_BDCR\_LSECSSD}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga309cd200707f6f378f1370aa6d777d4e}{RCC\_BDCR\_LSECSSD}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01347}01347\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01348}01348\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01366}01366\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_SetPrediv(uint32\_t\ LSI\_PREDIV)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01367}01367\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01368}01368\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga643ae9a1dae56b0ff84f42aec7ff17a4}{RCC\_CSR\_LSIPRE}},\ LSI\_PREDIV);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01369}01369\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01370}01370\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01378}01378\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSI\_GetPrediv(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01379}01379\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01380}01380\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga643ae9a1dae56b0ff84f42aec7ff17a4}{RCC\_CSR\_LSIPRE}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01381}01381\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01382}01382\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01383}01383\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01389}01389\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01390}01390\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01391}01391\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01392}01392\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01393}01393\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01399}01399\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01400}01400\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01401}01401\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01402}01402\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01403}01403\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01409}01409\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01410}01410\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01411}01411\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\_CSR\_LSIRDY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\_CSR\_LSIRDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01412}01412\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01413}01413\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01427}01427\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01428}01428\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01429}01429\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\_CR\_MSION}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01430}01430\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01431}01431\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01437}01437\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01438}01438\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01439}01439\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\_CR\_MSION}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01440}01440\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01441}01441\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01447}01447\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_MSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01448}01448\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01449}01449\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\_CR\_MSIRDY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\_CR\_MSIRDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01450}01450\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01451}01451\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01461}01461\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_EnablePLLMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01462}01462\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01463}01463\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\_CR\_MSIPLLEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01464}01464\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01465}01465\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01473}01473\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_DisablePLLMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01474}01474\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01475}01475\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\_CR\_MSIPLLEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01476}01476\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01477}01477\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01486}01486\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_EnableRangeSelection(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01487}01487\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01488}01488\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01489}01489\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01490}01490\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01496}01496\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_MSI\_IsEnabledRangeSelect(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01497}01497\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01498}01498\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01499}01499\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01500}01500\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01519}01519\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_SetRange(uint32\_t\ Range)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01520}01520\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01521}01521\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}},\ Range);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01522}01522\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01523}01523\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01541}01541\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_MSI\_GetRange(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01542}01542\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01543}01543\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01544}01544\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01545}01545\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01556}01556\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_SetRangeAfterStandby(uint32\_t\ Range)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01557}01557\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01558}01558\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga054a1764497165e83c364efc148f42f0}{RCC\_CSR\_MSISRANGE}},\ Range);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01559}01559\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01560}01560\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01570}01570\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_MSI\_GetRangeAfterStandby(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01571}01571\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01572}01572\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga054a1764497165e83c364efc148f42f0}{RCC\_CSR\_MSISRANGE}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01573}01573\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01574}01574\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01582}01582\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_MSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01583}01583\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01584}01584\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae18406d77831ffad4799394913ca472c}{RCC\_ICSCR\_MSICAL}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\_ICSCR\_MSICAL\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01585}01585\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01586}01586\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01594}01594\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_MSI\_SetCalibTrimming(uint32\_t\ Value)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01595}01595\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01596}01596\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\_ICSCR\_MSITRIM}},\ Value\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05b6fa91ff6f0b1264ccb75c1943a4f6}{RCC\_ICSCR\_MSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01597}01597\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01598}01598\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01604}01604\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_MSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01605}01605\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01606}01606\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>ICSCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\_ICSCR\_MSITRIM}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga05b6fa91ff6f0b1264ccb75c1943a4f6}{RCC\_ICSCR\_MSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01607}01607\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01608}01608\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01622}01622\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSCO\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01623}01623\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01624}01624\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab489bcd8bef87f479cdcc3802240aa0a}{RCC\_BDCR\_LSCOEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01625}01625\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01626}01626\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01632}01632\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSCO\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01633}01633\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01634}01634\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab489bcd8bef87f479cdcc3802240aa0a}{RCC\_BDCR\_LSCOEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01635}01635\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01636}01636\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01645}01645\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSCO\_SetSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01646}01646\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01647}01647\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55399cf055b6581bc74be6059cab2cf0}{RCC\_BDCR\_LSCOSEL}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01648}01648\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01649}01649\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01657}01657\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_LSCO\_GetSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01658}01658\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01659}01659\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga55399cf055b6581bc74be6059cab2cf0}{RCC\_BDCR\_LSCOSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01660}01660\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01661}01661\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01675}01675\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_RF\_EnableReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01676}01676\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01677}01677\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5f78cc02eba88239e86ec785111f1a}{RCC\_CSR\_RFRST}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01678}01678\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01679}01679\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01685}01685\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_RF\_DisableReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01686}01686\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01687}01687\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5f78cc02eba88239e86ec785111f1a}{RCC\_CSR\_RFRST}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01688}01688\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01689}01689\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01695}01695\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_RF\_IsEnabledReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01696}01696\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01697}01697\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5f78cc02eba88239e86ec785111f1a}{RCC\_CSR\_RFRST}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3f5f78cc02eba88239e86ec785111f1a}{RCC\_CSR\_RFRST}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01698}01698\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01699}01699\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01705}01705\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsRFUnderReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01706}01706\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01707}01707\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5213fe07d0cd6f9c53eb47125d17335b}{RCC\_CSR\_RFRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5213fe07d0cd6f9c53eb47125d17335b}{RCC\_CSR\_RFRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01708}01708\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01709}01709\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01710}01710\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01730}01730\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSysClkSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01731}01731\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01732}01732\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01733}01733\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01734}01734\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01744}01744\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetSysClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01745}01745\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01746}01746\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01747}01747\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01748}01748\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01749}01749\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01770}01770\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAHBPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01771}01771\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01772}01772\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01773}01773\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01774}01774\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01775}01775\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01796}01796\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_RCC\_SetAHBPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01797}01797\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01798}01798\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab185561cca7116d708122dc099de224}{RCC\_EXTCFGR\_C2HPRE}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01799}01799\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01800}01800\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01801}01801\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01822}01822\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAHB3Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01823}01823\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01824}01824\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafda021053538c480065d51be88ca8de5}{RCC\_EXTCFGR\_SHDHPRE}},\ Prescaler\ >>\ 4);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01825}01825\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01826}01826\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01838}01838\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB1Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01839}01839\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01840}01840\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01841}01841\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01842}01842\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01854}01854\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB2Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01855}01855\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01856}01856\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01857}01857\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01858}01858\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01878}01878\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01879}01879\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01880}01880\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01881}01881\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01882}01882\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01883}01883\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01903}01903\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01904}01904\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01905}01905\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab185561cca7116d708122dc099de224}{RCC\_EXTCFGR\_C2HPRE}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01906}01906\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01907}01907\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01908}01908\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01928}01928\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetAHB3Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01929}01929\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01930}01930\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafda021053538c480065d51be88ca8de5}{RCC\_EXTCFGR\_SHDHPRE}})\ <<\ 4);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01931}01931\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01932}01932\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01943}01943\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetAPB1Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01944}01944\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01945}01945\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01946}01946\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01947}01947\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01958}01958\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetAPB2Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01959}01959\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01960}01960\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01961}01961\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01962}01962\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01971}01971\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetClkAfterWakeFromStop(uint32\_t\ Clock)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01972}01972\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01973}01973\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}},\ Clock);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01974}01974\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01975}01975\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01983}01983\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetClkAfterWakeFromStop(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01984}01984\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01985}01985\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01986}01986\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l01987}01987\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02020}02020\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ConfigMCO(uint32\_t\ MCOxSource,\ uint32\_t\ MCOxPrescaler)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02021}02021\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02022}02022\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76304e842d0244575776a28f82cafcfd}{RCC\_CFGR\_MCOSEL}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\_CFGR\_MCOPRE}},\ MCOxSource\ |\ MCOxPrescaler);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02023}02023\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02024}02024\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02047}02047\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetUSARTClockSource(uint32\_t\ USARTxSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02048}02048\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02049}02049\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ (USARTxSource\ >>\ 16),\ (USARTxSource\ \&\ 0x0000FFFFU));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02050}02050\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02051}02051\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02061}02061\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetI2SClockSource(uint32\_t\ I2SxSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02062}02062\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02063}02063\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed3a4ff749a2f0d2b1ff8279a1337b42}{RCC\_CCIPR\_I2S2SEL}},\ I2SxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02064}02064\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02065}02065\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02076}02076\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLPUARTClockSource(uint32\_t\ LPUARTxSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02077}02077\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02078}02078\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae7ae21eb98c76d77916109c378bd1bfe}{RCC\_CCIPR\_LPUART1SEL}},\ LPUARTxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02079}02079\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02080}02080\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02096}02096\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetI2CClockSource(uint32\_t\ I2CxSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02097}02097\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02098}02098\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ ((I2CxSource\ >>\ 4)\ \&\ 0x000FF000U),\ ((I2CxSource\ <<\ 4)\ \&\ 0x000FF000U));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02099}02099\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02100}02100\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02119}02119\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLPTIMClockSource(uint32\_t\ LPTIMxSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02120}02120\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02121}02121\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ (LPTIMxSource\ \&\ 0xFFFF0000U),\ (LPTIMxSource\ <<\ 16));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02122}02122\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02123}02123\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02134}02134\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRNGClockSource(uint32\_t\ RNGxSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02135}02135\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02136}02136\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga00561e6b34b0d94e248814e0276a0501}{RCC\_CCIPR\_RNGSEL}},\ RNGxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02137}02137\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02138}02138\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02139}02139\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02149}02149\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetADCClockSource(uint32\_t\ ADCxSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02150}02150\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02151}02151\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga29b65c3f939aa4de02340b35a065ee29}{RCC\_CCIPR\_ADCSEL}},\ ADCxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02152}02152\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02153}02153\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02169}02169\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetUSARTClockSource(uint32\_t\ USARTx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02170}02170\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02171}02171\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ USARTx)\ |\ (USARTx\ <<\ 16));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02172}02172\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02173}02173\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02184}02184\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetI2SClockSource(uint32\_t\ I2Sx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02185}02185\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02186}02186\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ I2Sx));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02187}02187\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02188}02188\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02200}02200\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetLPUARTClockSource(uint32\_t\ LPUARTx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02201}02201\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02202}02202\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ LPUARTx));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02203}02203\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02204}02204\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02222}02222\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetI2CClockSource(uint32\_t\ I2Cx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02223}02223\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02224}02224\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ I2Cx)\ >>\ 4)\ |\ (I2Cx\ <<\ 4));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02225}02225\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02226}02226\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02249}02249\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetLPTIMClockSource(uint32\_t\ LPTIMx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02250}02250\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02251}02251\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ LPTIMx)\ >>\ 16)\ |\ LPTIMx);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02252}02252\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02253}02253\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02265}02265\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetRNGClockSource(uint32\_t\ RNGx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02266}02266\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02267}02267\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ RNGx));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02268}02268\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02269}02269\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02281}02281\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetADCClockSource(uint32\_t\ ADCx)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02282}02282\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02283}02283\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CCIPR,\ ADCx));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02284}02284\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02285}02285\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02307}02307\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTCClockSource(uint32\_t\ Source)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02308}02308\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02309}02309\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}},\ Source);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02310}02310\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02311}02311\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02321}02321\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_GetRTCClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02322}02322\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02323}02323\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02324}02324\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02325}02325\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02331}02331\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02332}02332\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02333}02333\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02334}02334\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02335}02335\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02341}02341\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02342}02342\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02343}02343\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02344}02344\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02345}02345\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02351}02351\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02352}02352\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02353}02353\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\_BDCR\_RTCEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02354}02354\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02355}02355\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02361}02361\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ForceBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02362}02362\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02363}02363\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\_BDCR\_BDRST}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02364}02364\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02365}02365\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02371}02371\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ReleaseBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02372}02372\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02373}02373\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\_BDCR\_BDRST}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02374}02374\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02375}02375\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02390}02390\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02391}02391\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02392}02392\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02393}02393\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02394}02394\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02401}02401\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02402}02402\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02403}02403\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02404}02404\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02405}02405\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02411}02411\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02412}02412\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02413}02413\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\_CR\_PLLRDY}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02414}02414\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02415}02415\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02449}02449\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SYS(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02450}02450\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02451}02451\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02452}02452\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ |\ PLLR);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02453}02453\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02454}02454\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02512}02512\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_ADC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02513}02513\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02514}02514\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02515}02515\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ |\ PLLP);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02516}02516\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02517}02517\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02551}02551\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_RNG(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02552}02552\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02553}02553\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02554}02554\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ |\ PLLQ);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02555}02555\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02556}02556\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02590}02590\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_I2S(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02591}02591\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02592}02592\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02593}02593\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ (PLLN\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}})\ |\ PLLQ);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02594}02594\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02595}02595\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02601}02601\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02602}02602\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02603}02603\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02604}02604\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02605}02605\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02642}02642\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02643}02643\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02644}02644\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2561745be271ee828e26de601f72162d}{RCC\_PLLCFGR\_PLLP}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02645}02645\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02646}02646\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02660}02660\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02661}02661\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02662}02662\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\_PLLCFGR\_PLLQ}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02663}02663\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02664}02664\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02678}02678\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02679}02679\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02680}02680\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02681}02681\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02682}02682\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02696}02696\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02697}02697\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02698}02698\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02699}02699\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02700}02700\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02706}02706\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_EnableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02707}02707\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02708}02708\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02709}02709\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02710}02710\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02718}02718\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_DisableDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02719}02719\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02720}02720\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02721}02721\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02722}02722\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02728}02728\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_IsEnabledDomain\_ADC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02729}02729\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02730}02730\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\_PLLCFGR\_PLLPEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02731}02731\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02732}02732\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02738}02738\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_EnableDomain\_RNG(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02739}02739\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02740}02740\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02741}02741\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02742}02742\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02750}02750\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_DisableDomain\_RNG(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02751}02751\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02752}02752\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02753}02753\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02754}02754\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02760}02760\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_IsEnabledDomain\_RNG(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02761}02761\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02762}02762\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02763}02763\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02764}02764\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02770}02770\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_EnableDomain\_I2S(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02771}02771\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02772}02772\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02773}02773\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02774}02774\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02782}02782\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_DisableDomain\_I2S(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02783}02783\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02784}02784\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02785}02785\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02786}02786\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02792}02792\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_IsEnabledDomain\_I2S(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02793}02793\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02794}02794\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\_PLLCFGR\_PLLQEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02795}02795\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02796}02796\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02802}02802\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_EnableDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02803}02803\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02804}02804\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02805}02805\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02806}02806\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02815}02815\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_DisableDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02816}02816\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02817}02817\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02818}02818\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02819}02819\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02825}02825\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_IsEnabledDomain\_SYS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02826}02826\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02827}02827\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\_PLLCFGR\_PLLREN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02828}02828\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02829}02829\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02839}02839\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SetMainSource(uint32\_t\ PLLSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02840}02840\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02841}02841\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}},\ PLLSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02842}02842\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02843}02843\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02853}02853\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_PLL\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02854}02854\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02855}02855\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02856}02856\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02857}02857\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02873}02873\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02874}02874\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02875}02875\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b3873e100ebe8a67fe148de1c8a9caf}{RCC\_CICR\_LSIRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02876}02876\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02877}02877\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02883}02883\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02884}02884\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02885}02885\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ab791dab5d2c0e53094c7150e96eb33}{RCC\_CICR\_LSERDYC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02886}02886\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02887}02887\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02893}02893\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02894}02894\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02895}02895\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga914c0fb2b7bf0723cce7acb83a7026b3}{RCC\_CICR\_MSIRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02896}02896\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02897}02897\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02903}02903\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02904}02904\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02905}02905\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0c463351fe85650ed1f8e1fc9a1ce79d}{RCC\_CICR\_HSIRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02906}02906\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02907}02907\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02913}02913\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02914}02914\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02915}02915\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga93a9d7d137fc8b7e01af7aabc3d6d42a}{RCC\_CICR\_HSERDYC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02916}02916\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02917}02917\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02923}02923\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02924}02924\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02925}02925\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3c21ea94e557cddcb31e69b7e5e190c7}{RCC\_CICR\_PLLRDYC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02926}02926\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02927}02927\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02933}02933\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02934}02934\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02935}02935\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5effadce798e53ab37c5aea9300b3b23}{RCC\_CICR\_CSSC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02936}02936\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02937}02937\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02943}02943\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02944}02944\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02945}02945\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaed680945ce75921ac6e96daef1393250}{RCC\_CICR\_LSECSSC}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02946}02946\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02947}02947\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02953}02953\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02954}02954\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02955}02955\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f597c9d40c025a6695824b5da27c13}{RCC\_CIFR\_LSIRDYF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad1f597c9d40c025a6695824b5da27c13}{RCC\_CIFR\_LSIRDYF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02956}02956\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02957}02957\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02958}02958\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02964}02964\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02965}02965\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02966}02966\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1559f0774dd54852c12a02bf7b867b93}{RCC\_CIFR\_LSERDYF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1559f0774dd54852c12a02bf7b867b93}{RCC\_CIFR\_LSERDYF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02967}02967\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02968}02968\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02974}02974\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02975}02975\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02976}02976\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b17e828992b1b4984b39e47e5e20f0}{RCC\_CIFR\_MSIRDYF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b17e828992b1b4984b39e47e5e20f0}{RCC\_CIFR\_MSIRDYF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02977}02977\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02978}02978\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02984}02984\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02985}02985\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02986}02986\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga035d773e029fec439d29551774b9304a}{RCC\_CIFR\_HSIRDYF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga035d773e029fec439d29551774b9304a}{RCC\_CIFR\_HSIRDYF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02987}02987\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02988}02988\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02994}02994\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02995}02995\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02996}02996\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d12419149aa1342fc0d0a79ae380c50}{RCC\_CIFR\_HSERDYF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d12419149aa1342fc0d0a79ae380c50}{RCC\_CIFR\_HSERDYF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02997}02997\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l02998}02998\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03004}03004\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03005}03005\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03006}03006\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{RCC\_CIFR\_PLLRDYF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{RCC\_CIFR\_PLLRDYF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03007}03007\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03008}03008\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03009}03009\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03015}03015\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03016}03016\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03017}03017\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7ca64b3739a65df1bdb70cec7be93d9}{RCC\_CIFR\_CSSF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac7ca64b3739a65df1bdb70cec7be93d9}{RCC\_CIFR\_CSSF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03018}03018\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03019}03019\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03025}03025\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03026}03026\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03027}03027\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIFR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f50f7bc98c719172190873cc10bf5b5}{RCC\_CIFR\_LSECSSF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f50f7bc98c719172190873cc10bf5b5}{RCC\_CIFR\_LSECSSF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03028}03028\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03029}03029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03035}03035\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HPRE(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03036}03036\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03037}03037\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76b2dd8508d3b2c44960ec495889c1ed}{RCC\_CFGR\_HPREF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga76b2dd8508d3b2c44960ec495889c1ed}{RCC\_CFGR\_HPREF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03038}03038\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03039}03039\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03040}03040\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03046}03046\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_C2HPRE(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03047}03047\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03048}03048\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33dca9f8cc601e553b43a14cf8f7201d}{RCC\_EXTCFGR\_C2HPREF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga33dca9f8cc601e553b43a14cf8f7201d}{RCC\_EXTCFGR\_C2HPREF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03049}03049\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03050}03050\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03051}03051\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03057}03057\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_SHDHPRE(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03058}03058\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03059}03059\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadba06c67175ec0bfc39daf51751f0101}{RCC\_EXTCFGR\_SHDHPREF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadba06c67175ec0bfc39daf51751f0101}{RCC\_EXTCFGR\_SHDHPREF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03060}03060\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03061}03061\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03062}03062\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03068}03068\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PPRE1(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03069}03069\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03070}03070\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee79017969b06774a311762572d5e018}{RCC\_CFGR\_PPRE1F}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaee79017969b06774a311762572d5e018}{RCC\_CFGR\_PPRE1F}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03071}03071\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03072}03072\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03078}03078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PPRE2(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03079}03079\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03080}03080\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccdd9106d94f92f82dbcad4e27082334}{RCC\_CFGR\_PPRE2F}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaccdd9106d94f92f82dbcad4e27082334}{RCC\_CFGR\_PPRE2F}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03081}03081\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03082}03082\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03088}03088\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_IWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03089}03089\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03090}03090\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\_CSR\_IWDGRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\_CSR\_IWDGRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03091}03091\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03092}03092\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03098}03098\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_RFILARST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03099}03099\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03100}03100\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa5fd027880cf5e9285c7583ce3fc2c}{RCC\_CSR\_RFILARSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2fa5fd027880cf5e9285c7583ce3fc2c}{RCC\_CSR\_RFILARSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03101}03101\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03102}03102\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03108}03108\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03109}03109\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03110}03110\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\_CSR\_LPWRRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\_CSR\_LPWRRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03111}03111\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03112}03112\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03118}03118\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_OBLRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03119}03119\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03120}03120\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14163f80ac0b005217eb318d0639afef}{RCC\_CSR\_OBLRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga14163f80ac0b005217eb318d0639afef}{RCC\_CSR\_OBLRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03121}03121\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03122}03122\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03128}03128\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03129}03129\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03130}03130\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\_CSR\_PINRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\_CSR\_PINRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03131}03131\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03132}03132\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03138}03138\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03139}03139\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03140}03140\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e89534934436ee8958440882b71e6f}{RCC\_CSR\_SFTRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16e89534934436ee8958440882b71e6f}{RCC\_CSR\_SFTRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03141}03141\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03142}03142\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03148}03148\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_WWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03149}03149\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03150}03150\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\_CSR\_WWDGRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\_CSR\_WWDGRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03151}03151\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03152}03152\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03158}03158\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03159}03159\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03160}03160\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\_CSR\_BORRSTF}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\_CSR\_BORRSTF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03161}03161\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03162}03162\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03168}03168\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03169}03169\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03170}03170\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\_CSR\_RMVF}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03171}03171\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03172}03172\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03186}03186\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03187}03187\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03188}03188\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03189}03189\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03190}03190\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03196}03196\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03197}03197\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03198}03198\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03199}03199\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03200}03200\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03206}03206\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03207}03207\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03208}03208\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03209}03209\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03210}03210\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03216}03216\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03217}03217\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03218}03218\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03219}03219\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03220}03220\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03226}03226\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03227}03227\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03228}03228\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03229}03229\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03230}03230\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03236}03236\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03237}03237\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03238}03238\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03239}03239\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03240}03240\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03246}03246\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03247}03247\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03248}03248\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03249}03249\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03250}03250\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03256}03256\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03257}03257\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03258}03258\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03259}03259\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03260}03260\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03266}03266\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03267}03267\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03268}03268\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03269}03269\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03270}03270\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03276}03276\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03277}03277\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03278}03278\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03279}03279\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03280}03280\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03286}03286\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03287}03287\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03288}03288\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03289}03289\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03290}03290\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03296}03296\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03297}03297\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03298}03298\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03299}03299\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03300}03300\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03306}03306\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03307}03307\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03308}03308\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03309}03309\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03310}03310\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03316}03316\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03317}03317\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03318}03318\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03319}03319\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03320}03320\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03326}03326\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03327}03327\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03328}03328\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\_CIER\_LSIRDYIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03329}03329\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03330}03330\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03336}03336\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03337}03337\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03338}03338\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\_CIER\_LSERDYIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03339}03339\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03340}03340\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03346}03346\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_MSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03347}03347\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03348}03348\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf5d47df7a135422c9e10d570d6299a6}{RCC\_CIER\_MSIRDYIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03349}03349\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03350}03350\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03356}03356\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03357}03357\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03358}03358\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\_CIER\_HSIRDYIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03359}03359\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03360}03360\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03366}03366\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03367}03367\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03368}03368\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\_CIER\_HSERDYIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03369}03369\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03370}03370\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03376}03376\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03377}03377\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03378}03378\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\_CIER\_PLLRDYIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03379}03379\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03380}03380\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03381}03381\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03387}03387\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03388}03388\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03389}03389\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}})\ ==\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga34b99cbd2871381ebf6bac5a5980c0bd}{RCC\_CIER\_LSECSSIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03390}03390\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03391}03391\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03396}03396\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03400}03400\ \mbox{\hyperlink{group__Exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03408}03408\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_RCC\_GetSystemClocksFreq(LL\_RCC\_ClocksTypeDef\ *RCC\_Clocks);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03409}03409\ uint32\_t\ \ \ \ LL\_RCC\_GetUSARTClockFreq(uint32\_t\ USARTxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03410}03410\ uint32\_t\ \ \ \ LL\_RCC\_GetI2CClockFreq(uint32\_t\ I2CxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03411}03411\ uint32\_t\ \ \ \ LL\_RCC\_GetI2SClockFreq(uint32\_t\ I2SxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03412}03412\ uint32\_t\ \ \ \ LL\_RCC\_GetLPUARTClockFreq(uint32\_t\ LPUARTxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03413}03413\ uint32\_t\ \ \ \ LL\_RCC\_GetLPTIMClockFreq(uint32\_t\ LPTIMxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03414}03414\ uint32\_t\ \ \ \ LL\_RCC\_GetRNGClockFreq(uint32\_t\ RNGxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03415}03415\ uint32\_t\ \ \ \ LL\_RCC\_GetADCClockFreq(uint32\_t\ ADCxSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03416}03416\ uint32\_t\ \ \ \ LL\_RCC\_GetRTCClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03420}03420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03421}03421\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03430}03430\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03431}03431\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03436}03436\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03437}03437\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03438}03438\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03439}03439\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__rcc_8h_source_l03440}03440\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32WLxx\_LL\_RCC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
