<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v</a>
defines: 
time_elapsed: 1.180s
ram usage: 43936 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpulsma5gt/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:21</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:21</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:21</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpulsma5gt/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpulsma5gt/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpulsma5gt/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v</a>, line:21, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_always: , line:27
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:27
       |vpiCondition:
       \_operation: , line:27
         |vpiOpType:35
         |vpiOperand:
         \_ref_obj: (val1), line:27
           |vpiName:val1
         |vpiOperand:
         \_ref_obj: (val2), line:27
           |vpiName:val2
       |vpiStmt:
       \_case_stmt: , line:28
         |vpiCaseType:2
         |vpiCondition:
         \_operation: , line:28
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (val1), line:28
             |vpiName:val1
             |vpiFullName:work@main.val1
           |vpiOperand:
           \_ref_obj: (val2), line:28
             |vpiName:val2
             |vpiFullName:work@main.val2
         |vpiCaseItem:
         \_case_item: , line:29
           |vpiExpr:
           \_constant: , line:29
             |vpiConstType:3
             |vpiDecompile:3&#39;b000
             |vpiSize:3
             |BIN:3&#39;b000
           |vpiStmt:
           \_assignment: , line:29
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (result), line:29
               |vpiName:result
               |vpiFullName:work@main.result
             |vpiRhs:
             \_constant: , line:29
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiCaseItem:
         \_case_item: , line:30
           |vpiExpr:
           \_constant: , line:30
             |vpiConstType:3
             |vpiDecompile:3&#39;b001
             |vpiSize:3
             |BIN:3&#39;b001
           |vpiStmt:
           \_assignment: , line:30
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (result), line:30
               |vpiName:result
               |vpiFullName:work@main.result
             |vpiRhs:
             \_constant: , line:30
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiCaseItem:
         \_case_item: , line:31
           |vpiExpr:
           \_constant: , line:31
             |vpiConstType:3
             |vpiDecompile:3&#39;b010
             |vpiSize:3
             |BIN:3&#39;b010
           |vpiStmt:
           \_assignment: , line:31
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (result), line:31
               |vpiName:result
               |vpiFullName:work@main.result
             |vpiRhs:
             \_constant: , line:31
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:35
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:36
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (error), line:36
           |vpiName:error
           |vpiFullName:work@main.error
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:38
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val1), line:38
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiRhs:
         \_constant: , line:38
           |vpiConstType:3
           |vpiDecompile:3&#39;b0
           |vpiSize:3
           |BIN:3&#39;b0
       |vpiStmt:
       \_assignment: , line:39
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val2), line:39
           |vpiName:val2
           |vpiFullName:work@main.val2
         |vpiRhs:
         \_constant: , line:39
           |vpiConstType:3
           |vpiDecompile:3&#39;b0
           |vpiSize:3
           |BIN:3&#39;b0
       |vpiStmt:
       \_if_stmt: , line:40
         |vpiCondition:
         \_operation: , line:40
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:40
             |vpiName:result
             |vpiFullName:work@main.result
           |vpiOperand:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_begin: , line:41
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:42
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:42
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED case 3.9A - case (expr) lab1: &#34;
               |vpiSize:39
               |STRING:&#34;FAILED case 3.9A - case (expr) lab1: &#34;
           |vpiStmt:
           \_assignment: , line:43
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:43
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_assignment: , line:46
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val1), line:46
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiRhs:
         \_constant: , line:46
           |vpiConstType:3
           |vpiDecompile:3&#39;b001
           |vpiSize:3
           |BIN:3&#39;b001
       |vpiStmt:
       \_assignment: , line:47
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val2), line:47
           |vpiName:val2
           |vpiFullName:work@main.val2
         |vpiRhs:
         \_constant: , line:47
           |vpiConstType:3
           |vpiDecompile:3&#39;b011
           |vpiSize:3
           |BIN:3&#39;b011
       |vpiStmt:
       \_if_stmt: , line:48
         |vpiCondition:
         \_operation: , line:48
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:48
             |vpiName:result
             |vpiFullName:work@main.result
           |vpiOperand:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_begin: , line:49
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:50
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:50
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED case 3.9A - case (expr) lab2: &#34;
               |vpiSize:39
               |STRING:&#34;FAILED case 3.9A - case (expr) lab2: &#34;
           |vpiStmt:
           \_assignment: , line:51
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:51
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:51
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_assignment: , line:55
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val1), line:55
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiRhs:
         \_constant: , line:55
           |vpiConstType:3
           |vpiDecompile:3&#39;b111
           |vpiSize:3
           |BIN:3&#39;b111
       |vpiStmt:
       \_if_stmt: , line:56
         |vpiCondition:
         \_operation: , line:56
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:56
             |vpiName:result
             |vpiFullName:work@main.result
           |vpiOperand:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_begin: , line:57
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:58
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:58
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED case 3.9A - case (expr) lab1: &#34;
               |vpiSize:39
               |STRING:&#34;FAILED case 3.9A - case (expr) lab1: &#34;
           |vpiStmt:
           \_assignment: , line:59
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:59
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:59
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_if_stmt: , line:62
         |vpiCondition:
         \_operation: , line:62
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (error), line:62
             |vpiName:error
             |vpiFullName:work@main.error
           |vpiOperand:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_sys_func_call: ($display), line:63
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:63
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (error), line:23
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (val1), line:24
     |vpiName:val1
     |vpiFullName:work@main.val1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (val2), line:24
     |vpiName:val2
     |vpiFullName:work@main.val2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:25
     |vpiName:result
     |vpiFullName:work@main.result
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v</a>, line:21
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (error), line:23, parent:work@main
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (val1), line:24, parent:work@main
     |vpiName:val1
     |vpiFullName:work@main.val1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (val2), line:24, parent:work@main
     |vpiName:val2
     |vpiFullName:work@main.val2
     |vpiNetType:48
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (result), line:25, parent:work@main
     |vpiName:result
     |vpiFullName:work@main.result
     |vpiNetType:48
     |vpiRange:
     \_range: , line:25
       |vpiLeftRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \error of type 36
Object: \val1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \val2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_main of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \val1 of type 608
Object: \val2 of type 608
Object:  of type 5
Object:  of type 39
Object: \val1 of type 608
Object: \val2 of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \val1 of type 608
Object:  of type 7
Object:  of type 3
Object: \val2 of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \val1 of type 608
Object:  of type 7
Object:  of type 3
Object: \val2 of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \val1 of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \error of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \error of type 36
Object: \val1 of type 36
Object: \val2 of type 36
Object: \result of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee7930] str=&#39;\work_main&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:23</a>.0-23.0&gt; [0x1ee7bf0] str=&#39;\error&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee7ec0] str=&#39;\val1&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee80d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8610] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8800] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8440] str=&#39;\val2&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee89c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8cc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8e80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee8b40] str=&#39;\result&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee9040]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee9340] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee94e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee96a0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee9c50] str=&#39;\val1&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee9f70] str=&#39;\val2&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee9870]
          AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea110]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea230]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea490] str=&#39;\val1&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea7e0] str=&#39;\val2&#39;
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eea980]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeac80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eeb300]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeaac0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeaf80] str=&#39;\result&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeb440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeb600]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeb8a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eebc60]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeb720]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeba60] str=&#39;\result&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eebda0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eebf60]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec200] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eec5a0]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec080]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec3a0] str=&#39;\result&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec6e0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eec8a0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:35</a>.0-35.0&gt; [0x1eec9c0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:36</a>.0-36.0&gt; [0x1eecae0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:36</a>.0-36.0&gt; [0x1eecc60] str=&#39;\error&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:36</a>.0-36.0&gt; [0x1eecf60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:38</a>.0-38.0&gt; [0x1eece40]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:38</a>.0-38.0&gt; [0x1eed0e0] str=&#39;\val1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:38</a>.0-38.0&gt; [0x1eed400] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:39</a>.0-39.0&gt; [0x1eed2c0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:39</a>.0-39.0&gt; [0x1eed5c0] str=&#39;\val2&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:39</a>.0-39.0&gt; [0x1eed8e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eed7a0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eedaa0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eedbc0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eedd40]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eede60]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eedfc0] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eee300] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eee1c0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eee4c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eeefc0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:41</a>.0-41.0&gt; [0x1eee5e0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:42</a>.0-42.0&gt; [0x1eee720] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:42</a>.0-42.0&gt; [0x1eeebe0] str=&#39;&#34;FAILED case 3.9A - case (expr) lab1: &#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001100011011000010111001101100101001000000011001100101110001110010100000100100000001011010010000001100011011000010111001101100101001000000010100001100101011110000111000001110010001010010010000001101100011000010110001000110001001110100010000000100010&#39;(312) range=[311:0] int=825892898
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:43</a>.0-43.0&gt; [0x1eee900]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:43</a>.0-43.0&gt; [0x1eeee40] str=&#39;\error&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:43</a>.0-43.0&gt; [0x1eef0e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:46</a>.0-46.0&gt; [0x1eef280]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:46</a>.0-46.0&gt; [0x1eef3a0] str=&#39;\val1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:46</a>.0-46.0&gt; [0x1eef6a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:47</a>.0-47.0&gt; [0x1eef820]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:47</a>.0-47.0&gt; [0x1eef940] str=&#39;\val2&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:47</a>.0-47.0&gt; [0x1eefc00] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1eefa60]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eefdc0]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1eefee0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0060]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0180]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1ef0300] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1ef0640] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0500]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0800] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1300]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:49</a>.0-49.0&gt; [0x1ef0920]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:50</a>.0-50.0&gt; [0x1ef0a60] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:50</a>.0-50.0&gt; [0x1ef0f20] str=&#39;&#34;FAILED case 3.9A - case (expr) lab2: &#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001100011011000010111001101100101001000000011001100101110001110010100000100100000001011010010000001100011011000010111001101100101001000000010100001100101011110000111000001110010001010010010000001101100011000010110001000110010001110100010000000100010&#39;(312) range=[311:0] int=842670114
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:51</a>.0-51.0&gt; [0x1ef0c40]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:51</a>.0-51.0&gt; [0x1ef1180] str=&#39;\error&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:51</a>.0-51.0&gt; [0x1ef1420] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:55</a>.0-55.0&gt; [0x1ef15c0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:55</a>.0-55.0&gt; [0x1ef16e0] str=&#39;\val1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:55</a>.0-55.0&gt; [0x1ef19e0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef18c0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1b60]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef1c80]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1e00]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1f20]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef20a0] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef23e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef22a0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef25a0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef2f20]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:57</a>.0-57.0&gt; [0x1ef26c0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:58</a>.0-58.0&gt; [0x1ef2800] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:58</a>.0-58.0&gt; [0x1ef2cc0] str=&#39;&#34;FAILED case 3.9A - case (expr) lab1: &#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001100011011000010111001101100101001000000011001100101110001110010100000100100000001011010010000001100011011000010111001101100101001000000010100001100101011110000111000001110010001010010010000001101100011000010110001000110001001110100010000000100010&#39;(312) range=[311:0] int=825892898
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:59</a>.0-59.0&gt; [0x1ef29e0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:59</a>.0-59.0&gt; [0x1eeb180] str=&#39;\error&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:59</a>.0-59.0&gt; [0x1ef3040] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef31f0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef3310]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef3430]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef35b0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef36d0] str=&#39;\error&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef39d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef38b0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef3b50] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef4180]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:63</a>.0-63.0&gt; [0x1ef3c70] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:63</a>.0-63.0&gt; [0x1ef3fb0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;FAILED case 3.9A - case (expr) lab1: &#34;
&#34;FAILED case 3.9A - case (expr) lab2: &#34;
&#34;FAILED case 3.9A - case (expr) lab1: &#34;
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ee7930] str=&#39;\work_main&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:23</a>.0-23.0&gt; [0x1ee7bf0] str=&#39;\error&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee7ec0] str=&#39;\val1&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee80d0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8610] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8800] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8440] str=&#39;\val2&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee89c0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8cc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:24</a>.0-24.0&gt; [0x1ee8e80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee8b40] str=&#39;\result&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee9040] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee9340] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:25</a>.0-25.0&gt; [0x1ee94e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee96a0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee9c50 -&gt; 0x1ee7ec0] str=&#39;\val1&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee9f70 -&gt; 0x1ee8440] str=&#39;\val2&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:27</a>.0-27.0&gt; [0x1ee9870] basic_prep
          AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea110] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea230] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea490 -&gt; 0x1ee7ec0] str=&#39;\val1&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:28</a>.0-28.0&gt; [0x1eea7e0 -&gt; 0x1ee8440] str=&#39;\val2&#39; basic_prep
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eea980] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeac80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eeb300] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeaac0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeaf80 -&gt; 0x1ee8b40] str=&#39;\result&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:29</a>.0-29.0&gt; [0x1eeb440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeb600] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeb8a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eebc60] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeb720] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eeba60 -&gt; 0x1ee8b40] str=&#39;\result&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:30</a>.0-30.0&gt; [0x1eebda0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eebf60] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec200] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eec5a0] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec080] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec3a0 -&gt; 0x1ee8b40] str=&#39;\result&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:31</a>.0-31.0&gt; [0x1eec6e0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eec8a0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:35</a>.0-35.0&gt; [0x1eec9c0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:36</a>.0-36.0&gt; [0x1eecae0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:36</a>.0-36.0&gt; [0x1eecc60 -&gt; 0x1ee7bf0] str=&#39;\error&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:36</a>.0-36.0&gt; [0x1eecf60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:38</a>.0-38.0&gt; [0x1eece40] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:38</a>.0-38.0&gt; [0x1eed0e0 -&gt; 0x1ee7ec0] str=&#39;\val1&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:38</a>.0-38.0&gt; [0x1eed400] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:39</a>.0-39.0&gt; [0x1eed2c0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:39</a>.0-39.0&gt; [0x1eed5c0 -&gt; 0x1ee8440] str=&#39;\val2&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:39</a>.0-39.0&gt; [0x1eed8e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eed7a0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eedaa0] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eedbc0] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eedd40] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eede60] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eedfc0 -&gt; 0x1ee8b40] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:40</a>.0-40.0&gt; [0x1eee300] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eee1c0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eee4c0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eeefc0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:41</a>.0-41.0&gt; [0x1eee5e0] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:42</a>.0-42.0&gt; [0x1eee720] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:43</a>.0-43.0&gt; [0x1eee900] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:43</a>.0-43.0&gt; [0x1eeee40 -&gt; 0x1ee7bf0] str=&#39;\error&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:43</a>.0-43.0&gt; [0x1eef0e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:46</a>.0-46.0&gt; [0x1eef280] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:46</a>.0-46.0&gt; [0x1eef3a0 -&gt; 0x1ee7ec0] str=&#39;\val1&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:46</a>.0-46.0&gt; [0x1eef6a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:47</a>.0-47.0&gt; [0x1eef820] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:47</a>.0-47.0&gt; [0x1eef940 -&gt; 0x1ee8440] str=&#39;\val2&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:47</a>.0-47.0&gt; [0x1eefc00] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1eefa60] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1eefdc0] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1eefee0] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0060] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0180] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1ef0300 -&gt; 0x1ee8b40] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:48</a>.0-48.0&gt; [0x1ef0640] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0500] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef0800] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1300] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:49</a>.0-49.0&gt; [0x1ef0920] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:50</a>.0-50.0&gt; [0x1ef0a60] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:51</a>.0-51.0&gt; [0x1ef0c40] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:51</a>.0-51.0&gt; [0x1ef1180 -&gt; 0x1ee7bf0] str=&#39;\error&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:51</a>.0-51.0&gt; [0x1ef1420] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:55</a>.0-55.0&gt; [0x1ef15c0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:55</a>.0-55.0&gt; [0x1ef16e0 -&gt; 0x1ee7ec0] str=&#39;\val1&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:55</a>.0-55.0&gt; [0x1ef19e0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef18c0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1b60] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef1c80] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1e00] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef1f20] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef20a0 -&gt; 0x1ee8b40] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:56</a>.0-56.0&gt; [0x1ef23e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef22a0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef25a0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef2f20] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:57</a>.0-57.0&gt; [0x1ef26c0] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:58</a>.0-58.0&gt; [0x1ef2800] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:59</a>.0-59.0&gt; [0x1ef29e0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:59</a>.0-59.0&gt; [0x1eeb180 -&gt; 0x1ee7bf0] str=&#39;\error&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:59</a>.0-59.0&gt; [0x1ef3040] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef31f0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef3310] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef3430] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef35b0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef36d0 -&gt; 0x1ee7bf0] str=&#39;\error&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-62" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:62</a>.0-62.0&gt; [0x1ef39d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef38b0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef3b50] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ef4180] basic_prep
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:63</a>.0-63.0&gt; [0x1ef3c70] basic_prep
<a href="../../../../third_party/tests/ivtest/ivltests/casex3.9A.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/casex3.9A.v:59</a>: ERROR: Identifier `\error&#39; is implicitly declared outside of a module.

</pre>
</body>