{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652205351557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652205351557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 23:25:51 2022 " "Processing started: Tue May 10 23:25:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652205351557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205351557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipeline -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipeline -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205351557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652205351849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652205351849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/wb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-arch " "Found design unit 1: WB-arch" {  } { { "VHDL/WB.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361991 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "VHDL/WB.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205361991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sign_extender.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sign_extender.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE-arch " "Found design unit 1: SE-arch" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361992 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "VHDL/Sign_Extender.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205361992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/shift1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/shift1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift1-arch " "Found design unit 1: Shift1-arch" {  } { { "VHDL/shift1.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/shift1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361993 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift1 " "Found entity 1: Shift1" {  } { { "VHDL/shift1.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/shift1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205361993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/se_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/se_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se_alu-arch " "Found design unit 1: se_alu-arch" {  } { { "VHDL/SE_ALU.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/SE_ALU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361995 ""} { "Info" "ISGN_ENTITY_NAME" "1 se_alu " "Found entity 1: se_alu" {  } { { "VHDL/SE_ALU.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/SE_ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205361995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rr-arch " "Found design unit 1: rr-arch" {  } { { "VHDL/RR.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/RR.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361996 ""} { "Info" "ISGN_ENTITY_NAME" "1 rr " "Found entity 1: rr" {  } { { "VHDL/RR.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/RR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205361996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_pkg.vhdl 5 2 " "Found 5 design units, including 2 entities, in source file vhdl/reg_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 misc " "Found design unit 1: misc" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_16-arch " "Found design unit 2: reg_16-arch" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg_1-arch " "Found design unit 3: reg_1-arch" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361997 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361997 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_1 " "Found entity 2: reg_1" {  } { { "VHDL/reg_pkg.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205361997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "VHDL/Reg_file.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361998 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "VHDL/Reg_file.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205361998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205361998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pipeline_registers.vhdl 11 5 " "Found 11 design units, including 5 entities, in source file vhdl/pipeline_registers.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pip_reg " "Found design unit 1: pip_reg" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pip_reg1-arch " "Found design unit 2: pip_reg1-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pip_reg2-arch " "Found design unit 3: pip_reg2-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pip_reg3-arch " "Found design unit 4: pip_reg3-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pip_reg4-arch " "Found design unit 5: pip_reg4-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pip_reg5-arch " "Found design unit 6: pip_reg5-arch" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 416 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_ENTITY_NAME" "1 pip_reg1 " "Found entity 1: pip_reg1" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_ENTITY_NAME" "2 pip_reg2 " "Found entity 2: pip_reg2" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_ENTITY_NAME" "3 pip_reg3 " "Found entity 3: pip_reg3" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_ENTITY_NAME" "4 pip_reg4 " "Found entity 4: pip_reg4" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""} { "Info" "ISGN_ENTITY_NAME" "5 pip_reg5 " "Found entity 5: pip_reg5" {  } { { "VHDL/pipeline_registers.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc_inc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc_inc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_inc-arch " "Found design unit 1: pc_inc-arch" {  } { { "VHDL/pc_inc.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc_inc.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362001 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_inc " "Found entity 1: pc_inc" {  } { { "VHDL/pc_inc.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc_inc.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "VHDL/pc.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362002 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "VHDL/pc.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-arch " "Found design unit 1: MEM-arch" {  } { { "VHDL/MEM.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/MEM.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362003 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "VHDL/MEM.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/MEM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ls.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ls.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift7-arch " "Found design unit 1: Shift7-arch" {  } { { "VHDL/ls.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ls.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift7 " "Found entity 1: Shift7" {  } { { "VHDL/ls.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ls.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-arch " "Found design unit 1: ir-arch" {  } { { "VHDL/IR.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IR.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "VHDL/IR.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/if.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/if.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins_f-arch " "Found design unit 1: ins_f-arch" {  } { { "VHDL/IF.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362007 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins_f " "Found entity 1: ins_f" {  } { { "VHDL/IF.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/id.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/id.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id-arch " "Found design unit 1: id-arch" {  } { { "VHDL/ID.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362008 ""} { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "VHDL/ID.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex-arch " "Found design unit 1: ex-arch" {  } { { "VHDL/EX.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362010 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "VHDL/EX.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/eq.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/eq.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq-arch " "Found design unit 1: eq-arch" {  } { { "VHDL/eq.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362011 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq " "Found entity 1: eq" {  } { { "VHDL/eq.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arch " "Found design unit 1: DUT-arch" {  } { { "VHDL/DUT.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362012 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "VHDL/DUT.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362013 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-arch " "Found design unit 1: data_mem-arch" {  } { { "VHDL/data_mem.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362015 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "VHDL/data_mem.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/code_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/code_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_mem-arch " "Found design unit 1: code_mem-arch" {  } { { "VHDL/code_mem.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/code_mem.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362016 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_mem " "Found entity 1: code_mem" {  } { { "VHDL/code_mem.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/code_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "VHDL/alu.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362017 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "VHDL/alu.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652205362017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362017 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "rf_d1_in datapath.vhdl(195) " "VHDL Association List error at datapath.vhdl(195): formal \"rf_d1_in\" does not exist" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 195 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "se_in datapath.vhdl(189) " "VHDL error at datapath.vhdl(189): formal port or parameter \"se_in\" must have actual or default value" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 189 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "se_in datapath.vhdl(39) " "HDL error at datapath.vhdl(39): see declaration for object \"se_in\"" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "se_plus_pc_in datapath.vhdl(189) " "VHDL error at datapath.vhdl(189): formal port or parameter \"se_plus_pc_in\" must have actual or default value" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 189 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "se_plus_pc_in datapath.vhdl(39) " "HDL error at datapath.vhdl(39): see declaration for object \"se_plus_pc_in\"" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 39 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ls_in datapath.vhdl(189) " "VHDL error at datapath.vhdl(189): formal port or parameter \"ls_in\" must have actual or default value" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 189 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ls_in datapath.vhdl(40) " "HDL error at datapath.vhdl(40): see declaration for object \"ls_in\"" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 40 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "pc_inc_in datapath.vhdl(189) " "VHDL error at datapath.vhdl(189): formal port or parameter \"pc_inc_in\" must have actual or default value" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 189 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pc_inc_in datapath.vhdl(40) " "HDL error at datapath.vhdl(40): see declaration for object \"pc_inc_in\"" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 40 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "d3_in datapath.vhdl(189) " "VHDL error at datapath.vhdl(189): formal port or parameter \"d3_in\" must have actual or default value" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 189 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "d3_in datapath.vhdl(40) " "HDL error at datapath.vhdl(40): see declaration for object \"d3_in\"" {  } { { "VHDL/datapath.vhdl" "" { Text "D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl" 40 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652205362021 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652205362096 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 10 23:26:02 2022 " "Processing ended: Tue May 10 23:26:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652205362096 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652205362096 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652205362096 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652205362096 ""}
