<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: SPI_Slave</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_SPI_Slave'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_SPI_Slave')">SPI_Slave</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.98</td>
<td class="s10 cl rt"><a href="mod0.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod0.html#Cond" > 94.12</a></td>
<td class="s9 cl rt"><a href="mod0.html#Toggle" > 96.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/vlsi/Synopsys/spi.sv')">/home/vlsi/Synopsys/spi.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0"  onclick="showContent('inst_tag_0')">Top.DUT</a></td>
<td class="s9 cl rt"> 96.98</td>
<td class="s10 cl rt"><a href="mod0.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod0.html#Cond" > 94.12</a></td>
<td class="s9 cl rt"><a href="mod0.html#Toggle" > 96.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_SPI_Slave'>
<hr>
<a name="inst_tag_0"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_0" >Top.DUT</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.98</td>
<td class="s10 cl rt"><a href="mod0.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod0.html#Cond" > 94.12</a></td>
<td class="s9 cl rt"><a href="mod0.html#Toggle" > 96.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.98</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s9 cl rt"> 96.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod4.html#inst_tag_4" >Top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_SPI_Slave'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod0.html" >SPI_Slave</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>33</td><td>33</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>86</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>118</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                        begin
55         1/1              if (i_SPI_CS_n)
56                          begin
57         1/1                r_RX_Bit_Count &lt;= 0;
58         1/1                r_RX_Done      &lt;= 1'b0;
59                          end
60                          else
61                          begin
62         1/1                r_RX_Bit_Count &lt;= r_RX_Bit_Count + 1;
63                      
64                            // Receive in LSB, shift up to MSB
65         1/1                r_Temp_RX_Byte &lt;= {r_Temp_RX_Byte[6:0], i_SPI_MOSI};
66                          
67         1/1                if (r_RX_Bit_Count == 3'b111)
68                            begin
69         1/1                  r_RX_Done &lt;= 1'b1;
70         1/1                  r_RX_Byte &lt;= {r_Temp_RX_Byte[6:0], i_SPI_MOSI};
71                            end
72         1/1                else if (r_RX_Bit_Count == 3'b010)
73                            begin
74         1/1                  r_RX_Done &lt;= 1'b0;        
75                            end
                        MISSING_ELSE
76                      
77                          end // else: !if(i_SPI_CS_n)
78                        end // always @ (posedge w_SPI_Clk or posedge i_SPI_CS_n)
79                      
80                      
81                      
82                        // Purpose: Cross from SPI Clock Domain to main FPGA clock domain
83                        // Assert o_RX_DV for 1 clock cycle when o_RX_Byte has valid data.
84                        always @(posedge i_Clk or negedge i_Rst_L)
85                        begin
86         1/1              if (~i_Rst_L)
87                          begin
88         1/1                r2_RX_Done &lt;= 1'b0;
89         1/1                r3_RX_Done &lt;= 1'b0;
90         1/1                o_RX_DV    &lt;= 1'b0;
91         1/1                o_RX_Byte  &lt;= 8'h00;
92                          end
93                          else
94                          begin
95                            // Here is where clock domains are crossed.
96                            // This will require timing constraint created, can set up long path.
97         1/1                r2_RX_Done &lt;= r_RX_Done;
98                      
99         1/1                r3_RX_Done &lt;= r2_RX_Done;
100                     
101        1/1                if (r3_RX_Done == 1'b0 &amp;&amp; r2_RX_Done == 1'b1) // rising edge
102                           begin
103        1/1                  o_RX_DV   &lt;= 1'b1;  // Pulse Data Valid 1 clock cycle
104        1/1                  o_RX_Byte &lt;= r_RX_Byte;
105                           end
106                           else
107                           begin
108        1/1                  o_RX_DV &lt;= 1'b0;
109                           end
110                         end // else: !if(~i_Rst_L)
111                       end // always @ (posedge i_Bus_Clk)
112                     
113                     
114                       // Control preload signal.  Should be 1 when CS is high, but as soon as
115                       // first clock edge is seen it goes low.
116                       always @(posedge w_SPI_Clk or posedge i_SPI_CS_n)
117                       begin
118        1/1              if (i_SPI_CS_n)
119                         begin
120        1/1                r_Preload_MISO &lt;= 1'b1;
121                         end
122                         else
123                         begin
124        1/1                r_Preload_MISO &lt;= 1'b0;
125                         end
126                       end
127                     
128                     
129                       // Purpose: Transmits 1 SPI Byte whenever SPI clock is toggling
130                       // Will transmit read data back to SW over MISO line.
131                       // Want to put data on the line immediately when CS goes low.
132                       always @(negedge w_SPI_Clk or posedge i_SPI_CS_n)
133                       begin
134        1/1              if (i_SPI_CS_n)
135                         begin
136        1/1                r_TX_Bit_Count &lt;= 3'b111;  // Send MSb first
137        1/1                r_SPI_MISO_Bit &lt;= r_TX_Byte[3'b111];  // Reset to MSb
138                         end
139                         else
140                         begin
141        1/1                r_TX_Bit_Count &lt;= r_TX_Bit_Count - 1;
142                     
143                           // Here is where data crosses clock domains from i_Clk to w_SPI_Clk
144                           // Can set up a timing constraint with wide margin for data path.
145        1/1                r_SPI_MISO_Bit &lt;= r_TX_Byte[r_TX_Bit_Count];
146                     
147                         end // else: !if(i_SPI_CS_n)
148                       end // always @ (negedge w_SPI_Clk or posedge i_SPI_CS_n_SW)
149                     
150                     
151                       // Purpose: Register TX Byte when DV pulse comes.  Keeps registed byte in 
152                       // this module to get serialized and sent back to master.
153                       always @(posedge i_Clk or negedge i_Rst_L)
154                       begin
155        1/1              if (~i_Rst_L)
156                         begin
157        1/1                r_TX_Byte &lt;= 8'h00;
158                         end
159                         else
160                         begin
161        1/1                if (i_TX_DV)
162                           begin
163        1/1                  r_TX_Byte &lt;= i_TX_Byte; 
164                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod0.html" >SPI_Slave</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47
 EXPRESSION (w_CPHA ? ((~i_SPI_Clk)) : i_SPI_Clk)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 EXPRESSION (r_RX_Bit_Count == 3'b111)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72
 EXPRESSION (r_RX_Bit_Count == 3'b010)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 EXPRESSION ((r3_RX_Done == 1'b0) &amp;&amp; (r2_RX_Done == 1'b1))
             ----------1---------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION (r3_RX_Done == 1'b0)
                ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       101
 SUB-EXPRESSION (r2_RX_Done == 1'b1)
                ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       170
 EXPRESSION (r_Preload_MISO ? r_TX_Byte[3'b111] : r_SPI_MISO_Bit)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION (i_SPI_CS_n ? 1'bz : w_SPI_MISO_Mux)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod0.html" >SPI_Slave</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">22</td>
<td class="rt">91.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">122</td>
<td class="rt">96.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">61</td>
<td class="rt">96.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">61</td>
<td class="rt">96.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">48</td>
<td class="rt">48</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">78</td>
<td class="rt">74</td>
<td class="rt">94.87 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">37</td>
<td class="rt">94.87 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">37</td>
<td class="rt">94.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_Rst_L</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_RX_DV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_RX_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_TX_DV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_TX_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_SPI_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_SPI_MISO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_SPI_MOSI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_SPI_CS_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>w_CPOL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_CPHA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>w_SPI_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>w_SPI_MISO_Mux</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_RX_Bit_Count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_TX_Bit_Count[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_Temp_RX_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_RX_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_RX_Done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r2_RX_Done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r3_RX_Done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_TX_Byte[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_SPI_MISO_Bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>r_Preload_MISO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_SPI_Slave">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
