--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/eddie/Applications/Xilinx_ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml fb.twx fb.ncd -o fb.twr fb.pcf
-ucf fb.ucf

Design file:              fb.ncd
Physical constraint file: fb.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: main_clk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: main_clk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: main_clk/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: main_clk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: main_clk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: main_clk/clkin1
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: main_clk/clkin1_buf/I0
  Logical resource: main_clk/clkin1_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: sys_clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_main_clk_clkout1 = PERIOD TIMEGRP "main_clk_clkout1" 
TS_sys_clk / 0.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1843 paths analyzed, 519 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.004ns.
--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X24Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.573ns (Levels of Logic = 0)
  Clock Path Skew:      -0.342ns (1.608 - 1.950)
  Source Clock:         data_clk rising at 20.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y28.AMUX    Tshcko                0.518   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X24Y29.BX      net (fanout=1)        0.941   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X24Y29.CLK     Tdick                 0.114   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.573ns (0.632ns logic, 0.941ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X25Y28.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.337ns (1.606 - 1.943)
  Source Clock:         data_clk rising at 20.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.AMUX    Tshcko                0.518   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X25Y28.DX      net (fanout=1)        0.905   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
    SLICE_X25Y28.CLK     Tdick                 0.114   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.632ns logic, 0.905ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X25Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (1.606 - 1.950)
  Source Clock:         data_clk rising at 20.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y28.CMUX    Tshcko                0.518   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X25Y28.AX      net (fanout=1)        0.852   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>
    SLICE_X25Y28.CLK     Tdick                 0.114   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (0.632ns logic, 0.852ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_main_clk_clkout1 = PERIOD TIMEGRP "main_clk_clkout1" TS_sys_clk / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X24Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.208ns (0.882 - 0.674)
  Source Clock:         data_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.BQ      Tcko                  0.198   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X24Y27.DX      net (fanout=1)        0.295   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X24Y27.CLK     Tckdi       (-Th)    -0.048   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.246ns logic, 0.295ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X25Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 0)
  Clock Path Skew:      0.203ns (0.884 - 0.681)
  Source Clock:         data_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y28.CQ      Tcko                  0.198   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X25Y28.BX      net (fanout=1)        0.310   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
    SLICE_X25Y28.CLK     Tckdi       (-Th)    -0.059   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.257ns logic, 0.310ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X24Y27.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 0)
  Clock Path Skew:      0.208ns (0.882 - 0.674)
  Source Clock:         data_clk rising at 40.000ns
  Destination Clock:    pixel_clk rising at 40.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.AQ      Tcko                  0.198   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X24Y27.CX      net (fanout=1)        0.353   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
    SLICE_X24Y27.CLK     Tckdi       (-Th)    -0.048   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.246ns logic, 0.353ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_main_clk_clkout1 = PERIOD TIMEGRP "main_clk_clkout1" TS_sys_clk / 0.5 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: main_clk/clkout2_buf/I0
  Logical resource: main_clk/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: main_clk/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_main_clk_clkout0 = PERIOD TIMEGRP "main_clk_clkout0" 
TS_sys_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1378 paths analyzed, 577 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.605ns.
--------------------------------------------------------------------------------

Paths for end point row_count_8 (SLICE_X36Y35.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_count_7 (FF)
  Destination:          row_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.553 - 0.578)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_count_7 to row_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.DQ      Tcko                  0.476   col_count<7>
                                                       col_count_7
    SLICE_X33Y30.D3      net (fanout=2)        0.585   col_count<7>
    SLICE_X33Y30.D       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>_SW0
    SLICE_X33Y30.A3      net (fanout=1)        0.359   N2
    SLICE_X33Y30.A       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>
    SLICE_X33Y30.B6      net (fanout=6)        0.154   col_count[9]_GND_1_o_equal_6_o
    SLICE_X33Y30.B       Tilo                  0.259   din<19>
                                                       _n01041
    SLICE_X36Y35.CE      net (fanout=7)        1.781   _n0104
    SLICE_X36Y35.CLK     Tceck                 0.314   row_count<8>
                                                       row_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (1.567ns logic, 2.879ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_count_1 (FF)
  Destination:          row_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.553 - 0.577)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_count_1 to row_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.BQ      Tcko                  0.476   col_count<3>
                                                       col_count_1
    SLICE_X33Y30.D2      net (fanout=2)        0.539   col_count<1>
    SLICE_X33Y30.D       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>_SW0
    SLICE_X33Y30.A3      net (fanout=1)        0.359   N2
    SLICE_X33Y30.A       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>
    SLICE_X33Y30.B6      net (fanout=6)        0.154   col_count[9]_GND_1_o_equal_6_o
    SLICE_X33Y30.B       Tilo                  0.259   din<19>
                                                       _n01041
    SLICE_X36Y35.CE      net (fanout=7)        1.781   _n0104
    SLICE_X36Y35.CLK     Tceck                 0.314   row_count<8>
                                                       row_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.567ns logic, 2.833ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_count_9 (FF)
  Destination:          row_count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.400ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.346 - 0.358)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_count_9 to row_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.BQ      Tcko                  0.476   col_count<9>
                                                       col_count_9
    SLICE_X33Y30.D4      net (fanout=2)        0.539   col_count<9>
    SLICE_X33Y30.D       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>_SW0
    SLICE_X33Y30.A3      net (fanout=1)        0.359   N2
    SLICE_X33Y30.A       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>
    SLICE_X33Y30.B6      net (fanout=6)        0.154   col_count[9]_GND_1_o_equal_6_o
    SLICE_X33Y30.B       Tilo                  0.259   din<19>
                                                       _n01041
    SLICE_X36Y35.CE      net (fanout=7)        1.781   _n0104
    SLICE_X36Y35.CLK     Tceck                 0.314   row_count<8>
                                                       row_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.567ns logic, 2.833ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point count3_5 (SLICE_X35Y30.D1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_count_1 (FF)
  Destination:          count3_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.554 - 0.584)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_count_1 to count3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y33.BQ      Tcko                  0.476   row_count<3>
                                                       row_count_1
    SLICE_X37Y33.D2      net (fanout=2)        0.539   row_count<1>
    SLICE_X37Y33.D       Tilo                  0.259   N0
                                                       row_count[8]_PWR_1_o_equal_8_o<8>_SW0
    SLICE_X37Y33.C6      net (fanout=1)        0.143   N0
    SLICE_X37Y33.C       Tilo                  0.259   N0
                                                       row_count[8]_PWR_1_o_equal_8_o<8>
    SLICE_X34Y30.D2      net (fanout=4)        1.067   row_count[8]_PWR_1_o_equal_8_o_inv_inv
    SLICE_X34Y30.D       Tilo                  0.254   start<5>
                                                       Mcount_start_xor<2>111
    SLICE_X34Y30.C6      net (fanout=2)        0.148   Mcount_start_xor<2>11
    SLICE_X34Y30.C       Tilo                  0.255   start<5>
                                                       Mcount_start_xor<5>11
    SLICE_X35Y30.D1      net (fanout=1)        0.531   Mcount_start5
    SLICE_X35Y30.CLK     Tas                   0.373   count3<5>
                                                       Mmux_count3[5]_start[5]_mux_12_OUT6
                                                       count3_5
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.876ns logic, 2.428ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_count_2 (FF)
  Destination:          count3_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.554 - 0.584)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_count_2 to count3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y33.CQ      Tcko                  0.476   row_count<3>
                                                       row_count_2
    SLICE_X37Y33.D4      net (fanout=2)        0.506   row_count<2>
    SLICE_X37Y33.D       Tilo                  0.259   N0
                                                       row_count[8]_PWR_1_o_equal_8_o<8>_SW0
    SLICE_X37Y33.C6      net (fanout=1)        0.143   N0
    SLICE_X37Y33.C       Tilo                  0.259   N0
                                                       row_count[8]_PWR_1_o_equal_8_o<8>
    SLICE_X34Y30.D2      net (fanout=4)        1.067   row_count[8]_PWR_1_o_equal_8_o_inv_inv
    SLICE_X34Y30.D       Tilo                  0.254   start<5>
                                                       Mcount_start_xor<2>111
    SLICE_X34Y30.C6      net (fanout=2)        0.148   Mcount_start_xor<2>11
    SLICE_X34Y30.C       Tilo                  0.255   start<5>
                                                       Mcount_start_xor<5>11
    SLICE_X35Y30.D1      net (fanout=1)        0.531   Mcount_start5
    SLICE_X35Y30.CLK     Tas                   0.373   count3<5>
                                                       Mmux_count3[5]_start[5]_mux_12_OUT6
                                                       count3_5
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (1.876ns logic, 2.395ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_count_5 (FF)
  Destination:          count3_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.554 - 0.583)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_count_5 to count3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y34.BQ      Tcko                  0.476   row_count<7>
                                                       row_count_5
    SLICE_X37Y33.D5      net (fanout=2)        0.428   row_count<5>
    SLICE_X37Y33.D       Tilo                  0.259   N0
                                                       row_count[8]_PWR_1_o_equal_8_o<8>_SW0
    SLICE_X37Y33.C6      net (fanout=1)        0.143   N0
    SLICE_X37Y33.C       Tilo                  0.259   N0
                                                       row_count[8]_PWR_1_o_equal_8_o<8>
    SLICE_X34Y30.D2      net (fanout=4)        1.067   row_count[8]_PWR_1_o_equal_8_o_inv_inv
    SLICE_X34Y30.D       Tilo                  0.254   start<5>
                                                       Mcount_start_xor<2>111
    SLICE_X34Y30.C6      net (fanout=2)        0.148   Mcount_start_xor<2>11
    SLICE_X34Y30.C       Tilo                  0.255   start<5>
                                                       Mcount_start_xor<5>11
    SLICE_X35Y30.D1      net (fanout=1)        0.531   Mcount_start5
    SLICE_X35Y30.CLK     Tas                   0.373   count3<5>
                                                       Mmux_count3[5]_start[5]_mux_12_OUT6
                                                       count3_5
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.876ns logic, 2.317ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point row_count_4 (SLICE_X36Y34.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_count_7 (FF)
  Destination:          row_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.554 - 0.578)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_count_7 to row_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y31.DQ      Tcko                  0.476   col_count<7>
                                                       col_count_7
    SLICE_X33Y30.D3      net (fanout=2)        0.585   col_count<7>
    SLICE_X33Y30.D       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>_SW0
    SLICE_X33Y30.A3      net (fanout=1)        0.359   N2
    SLICE_X33Y30.A       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>
    SLICE_X33Y30.B6      net (fanout=6)        0.154   col_count[9]_GND_1_o_equal_6_o
    SLICE_X33Y30.B       Tilo                  0.259   din<19>
                                                       _n01041
    SLICE_X36Y34.CE      net (fanout=7)        1.593   _n0104
    SLICE_X36Y34.CLK     Tceck                 0.314   row_count<7>
                                                       row_count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.567ns logic, 2.691ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_count_1 (FF)
  Destination:          row_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.554 - 0.577)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_count_1 to row_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y30.BQ      Tcko                  0.476   col_count<3>
                                                       col_count_1
    SLICE_X33Y30.D2      net (fanout=2)        0.539   col_count<1>
    SLICE_X33Y30.D       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>_SW0
    SLICE_X33Y30.A3      net (fanout=1)        0.359   N2
    SLICE_X33Y30.A       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>
    SLICE_X33Y30.B6      net (fanout=6)        0.154   col_count[9]_GND_1_o_equal_6_o
    SLICE_X33Y30.B       Tilo                  0.259   din<19>
                                                       _n01041
    SLICE_X36Y34.CE      net (fanout=7)        1.593   _n0104
    SLICE_X36Y34.CLK     Tceck                 0.314   row_count<7>
                                                       row_count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.567ns logic, 2.645ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_count_9 (FF)
  Destination:          row_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.347 - 0.358)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 20.000ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_count_9 to row_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.BQ      Tcko                  0.476   col_count<9>
                                                       col_count_9
    SLICE_X33Y30.D4      net (fanout=2)        0.539   col_count<9>
    SLICE_X33Y30.D       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>_SW0
    SLICE_X33Y30.A3      net (fanout=1)        0.359   N2
    SLICE_X33Y30.A       Tilo                  0.259   din<19>
                                                       col_count[9]_GND_1_o_equal_6_o<9>
    SLICE_X33Y30.B6      net (fanout=6)        0.154   col_count[9]_GND_1_o_equal_6_o
    SLICE_X33Y30.B       Tilo                  0.259   din<19>
                                                       _n01041
    SLICE_X36Y34.CE      net (fanout=7)        1.593   _n0104
    SLICE_X36Y34.CLK     Tceck                 0.314   row_count<7>
                                                       row_count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.567ns logic, 2.645ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_main_clk_clkout0 = PERIOD TIMEGRP "main_clk_clkout0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X26Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.882 - 0.665)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 0.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.BQ      Tcko                  0.234   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X26Y22.BX      net (fanout=1)        0.262   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X26Y22.CLK     Tckdi       (-Th)    -0.041   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<10>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.275ns logic, 0.262ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X26Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.882 - 0.665)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 0.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y24.AQ      Tcko                  0.234   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X26Y22.AX      net (fanout=1)        0.349   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X26Y22.CLK     Tckdi       (-Th)    -0.041   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<10>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.275ns logic, 0.349ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (SLICE_X26Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.885 - 0.665)
  Source Clock:         pixel_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 0.000ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.294ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y24.CQ      Tcko                  0.198   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X26Y21.AX      net (fanout=1)        0.447   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
    SLICE_X26Y21.CLK     Tckdi       (-Th)    -0.041   video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<8>
                                                       video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.239ns logic, 0.447ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_main_clk_clkout0 = PERIOD TIMEGRP "main_clk_clkout0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: data_clk
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: video_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: data_clk
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: main_clk/clkout1_buf/I0
  Logical resource: main_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: main_clk/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_main_clk_clkout2 = PERIOD TIMEGRP "main_clk_clkout2" 
TS_sys_clk / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_main_clk_clkout2 = PERIOD TIMEGRP "main_clk_clkout2" TS_sys_clk / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: main_clk/clkout3_buf/I0
  Logical resource: main_clk/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: main_clk/clkout2
--------------------------------------------------------------------------------
Slack: 8.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: chip_ram/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: chip_ram/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: sdram_clk
--------------------------------------------------------------------------------
Slack: 8.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: chip_ram/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: chip_ram/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: sdram_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      5.000ns|      5.332ns|            0|            0|            0|         3221|
| TS_main_clk_clkout1           |     40.000ns|      6.004ns|          N/A|            0|            0|         1843|            0|
| TS_main_clk_clkout0           |     20.000ns|      4.605ns|          N/A|            0|            0|         1378|            0|
| TS_main_clk_clkout2           |     10.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    6.004|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3221 paths, 0 nets, and 977 connections

Design statistics:
   Minimum period:   6.004ns{1}   (Maximum frequency: 166.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar  7 08:42:11 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



