

library ieee;
use ieee.std_logic_1164.all;

library altera_mf;
use altera_mf.altera_mf_components.all;

entity int2fp is
	port (
			clock 	: in std_logic ;
			dataa 	: in std_logic_vector (31 downto 0);
			result 	: out std_logic_vector (31 downto 0)
	);
end int2fp;


architecture behavioral of int2fp is


   	component alt_int2fp
	port (
			clock	: in std_logic ;
			dataa	: in std_logic_vector (31 downto 0);
			result	: out std_logic_vector (31 downto 0)
	);
	end component; 
    
begin

alt_int2fp_inst : alt_int2fp port map (
		clock	 => clock ,
		dataa	 => dataa ,
		result	 => result 
	);



end behavioral;

