// Seed: 174344918
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    input supply0 id_13
);
  assign id_10 = id_0 & 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8
);
  assign id_10 = id_6;
  assign id_10 = 1;
  module_0(
      id_10, id_5, id_4, id_8, id_4, id_5, id_6, id_10, id_10, id_1, id_10, id_2, id_2, id_1
  );
endmodule
