
nn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078dc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08007a64  08007a64  00017a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007aac  08007aac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007aac  08007aac  00017aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ab4  08007ab4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ab4  08007ab4  00017ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ab8  08007ab8  00017ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007abc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000010  08007ac8  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08007ac8  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013cc2  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002359  00000000  00000000  00033cfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001348  00000000  00000000  00036058  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  000373a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029213  00000000  00000000  000385d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e017  00000000  00000000  000617e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00107906  00000000  00000000  0006f7fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00177100  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005424  00000000  00000000  0017717c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a4c 	.word	0x08007a4c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08007a4c 	.word	0x08007a4c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_uldivmod>:
 80009b4:	b953      	cbnz	r3, 80009cc <__aeabi_uldivmod+0x18>
 80009b6:	b94a      	cbnz	r2, 80009cc <__aeabi_uldivmod+0x18>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bf08      	it	eq
 80009bc:	2800      	cmpeq	r0, #0
 80009be:	bf1c      	itt	ne
 80009c0:	f04f 31ff 	movne.w	r1, #4294967295
 80009c4:	f04f 30ff 	movne.w	r0, #4294967295
 80009c8:	f000 b972 	b.w	8000cb0 <__aeabi_idiv0>
 80009cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d4:	f000 f806 	bl	80009e4 <__udivmoddi4>
 80009d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e0:	b004      	add	sp, #16
 80009e2:	4770      	bx	lr

080009e4 <__udivmoddi4>:
 80009e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e8:	9e08      	ldr	r6, [sp, #32]
 80009ea:	4604      	mov	r4, r0
 80009ec:	4688      	mov	r8, r1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d14b      	bne.n	8000a8a <__udivmoddi4+0xa6>
 80009f2:	428a      	cmp	r2, r1
 80009f4:	4615      	mov	r5, r2
 80009f6:	d967      	bls.n	8000ac8 <__udivmoddi4+0xe4>
 80009f8:	fab2 f282 	clz	r2, r2
 80009fc:	b14a      	cbz	r2, 8000a12 <__udivmoddi4+0x2e>
 80009fe:	f1c2 0720 	rsb	r7, r2, #32
 8000a02:	fa01 f302 	lsl.w	r3, r1, r2
 8000a06:	fa20 f707 	lsr.w	r7, r0, r7
 8000a0a:	4095      	lsls	r5, r2
 8000a0c:	ea47 0803 	orr.w	r8, r7, r3
 8000a10:	4094      	lsls	r4, r2
 8000a12:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a16:	0c23      	lsrs	r3, r4, #16
 8000a18:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a1c:	fa1f fc85 	uxth.w	ip, r5
 8000a20:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a24:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a28:	fb07 f10c 	mul.w	r1, r7, ip
 8000a2c:	4299      	cmp	r1, r3
 8000a2e:	d909      	bls.n	8000a44 <__udivmoddi4+0x60>
 8000a30:	18eb      	adds	r3, r5, r3
 8000a32:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a36:	f080 811b 	bcs.w	8000c70 <__udivmoddi4+0x28c>
 8000a3a:	4299      	cmp	r1, r3
 8000a3c:	f240 8118 	bls.w	8000c70 <__udivmoddi4+0x28c>
 8000a40:	3f02      	subs	r7, #2
 8000a42:	442b      	add	r3, r5
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a58:	45a4      	cmp	ip, r4
 8000a5a:	d909      	bls.n	8000a70 <__udivmoddi4+0x8c>
 8000a5c:	192c      	adds	r4, r5, r4
 8000a5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a62:	f080 8107 	bcs.w	8000c74 <__udivmoddi4+0x290>
 8000a66:	45a4      	cmp	ip, r4
 8000a68:	f240 8104 	bls.w	8000c74 <__udivmoddi4+0x290>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	442c      	add	r4, r5
 8000a70:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000a74:	eba4 040c 	sub.w	r4, r4, ip
 8000a78:	2700      	movs	r7, #0
 8000a7a:	b11e      	cbz	r6, 8000a84 <__udivmoddi4+0xa0>
 8000a7c:	40d4      	lsrs	r4, r2
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e9c6 4300 	strd	r4, r3, [r6]
 8000a84:	4639      	mov	r1, r7
 8000a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	d909      	bls.n	8000aa2 <__udivmoddi4+0xbe>
 8000a8e:	2e00      	cmp	r6, #0
 8000a90:	f000 80eb 	beq.w	8000c6a <__udivmoddi4+0x286>
 8000a94:	2700      	movs	r7, #0
 8000a96:	e9c6 0100 	strd	r0, r1, [r6]
 8000a9a:	4638      	mov	r0, r7
 8000a9c:	4639      	mov	r1, r7
 8000a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa2:	fab3 f783 	clz	r7, r3
 8000aa6:	2f00      	cmp	r7, #0
 8000aa8:	d147      	bne.n	8000b3a <__udivmoddi4+0x156>
 8000aaa:	428b      	cmp	r3, r1
 8000aac:	d302      	bcc.n	8000ab4 <__udivmoddi4+0xd0>
 8000aae:	4282      	cmp	r2, r0
 8000ab0:	f200 80fa 	bhi.w	8000ca8 <__udivmoddi4+0x2c4>
 8000ab4:	1a84      	subs	r4, r0, r2
 8000ab6:	eb61 0303 	sbc.w	r3, r1, r3
 8000aba:	2001      	movs	r0, #1
 8000abc:	4698      	mov	r8, r3
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	d0e0      	beq.n	8000a84 <__udivmoddi4+0xa0>
 8000ac2:	e9c6 4800 	strd	r4, r8, [r6]
 8000ac6:	e7dd      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000ac8:	b902      	cbnz	r2, 8000acc <__udivmoddi4+0xe8>
 8000aca:	deff      	udf	#255	; 0xff
 8000acc:	fab2 f282 	clz	r2, r2
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	f040 808f 	bne.w	8000bf4 <__udivmoddi4+0x210>
 8000ad6:	1b49      	subs	r1, r1, r5
 8000ad8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000adc:	fa1f f885 	uxth.w	r8, r5
 8000ae0:	2701      	movs	r7, #1
 8000ae2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ae6:	0c23      	lsrs	r3, r4, #16
 8000ae8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000aec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000af0:	fb08 f10c 	mul.w	r1, r8, ip
 8000af4:	4299      	cmp	r1, r3
 8000af6:	d907      	bls.n	8000b08 <__udivmoddi4+0x124>
 8000af8:	18eb      	adds	r3, r5, r3
 8000afa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000afe:	d202      	bcs.n	8000b06 <__udivmoddi4+0x122>
 8000b00:	4299      	cmp	r1, r3
 8000b02:	f200 80cd 	bhi.w	8000ca0 <__udivmoddi4+0x2bc>
 8000b06:	4684      	mov	ip, r0
 8000b08:	1a59      	subs	r1, r3, r1
 8000b0a:	b2a3      	uxth	r3, r4
 8000b0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b10:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b14:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b18:	fb08 f800 	mul.w	r8, r8, r0
 8000b1c:	45a0      	cmp	r8, r4
 8000b1e:	d907      	bls.n	8000b30 <__udivmoddi4+0x14c>
 8000b20:	192c      	adds	r4, r5, r4
 8000b22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b26:	d202      	bcs.n	8000b2e <__udivmoddi4+0x14a>
 8000b28:	45a0      	cmp	r8, r4
 8000b2a:	f200 80b6 	bhi.w	8000c9a <__udivmoddi4+0x2b6>
 8000b2e:	4618      	mov	r0, r3
 8000b30:	eba4 0408 	sub.w	r4, r4, r8
 8000b34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b38:	e79f      	b.n	8000a7a <__udivmoddi4+0x96>
 8000b3a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b3e:	40bb      	lsls	r3, r7
 8000b40:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b44:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b48:	fa01 f407 	lsl.w	r4, r1, r7
 8000b4c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000b50:	fa21 f30c 	lsr.w	r3, r1, ip
 8000b54:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000b58:	4325      	orrs	r5, r4
 8000b5a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000b5e:	0c2c      	lsrs	r4, r5, #16
 8000b60:	fb08 3319 	mls	r3, r8, r9, r3
 8000b64:	fa1f fa8e 	uxth.w	sl, lr
 8000b68:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000b6c:	fb09 f40a 	mul.w	r4, r9, sl
 8000b70:	429c      	cmp	r4, r3
 8000b72:	fa02 f207 	lsl.w	r2, r2, r7
 8000b76:	fa00 f107 	lsl.w	r1, r0, r7
 8000b7a:	d90b      	bls.n	8000b94 <__udivmoddi4+0x1b0>
 8000b7c:	eb1e 0303 	adds.w	r3, lr, r3
 8000b80:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b84:	f080 8087 	bcs.w	8000c96 <__udivmoddi4+0x2b2>
 8000b88:	429c      	cmp	r4, r3
 8000b8a:	f240 8084 	bls.w	8000c96 <__udivmoddi4+0x2b2>
 8000b8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000b92:	4473      	add	r3, lr
 8000b94:	1b1b      	subs	r3, r3, r4
 8000b96:	b2ad      	uxth	r5, r5
 8000b98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000ba0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ba4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ba8:	45a2      	cmp	sl, r4
 8000baa:	d908      	bls.n	8000bbe <__udivmoddi4+0x1da>
 8000bac:	eb1e 0404 	adds.w	r4, lr, r4
 8000bb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb4:	d26b      	bcs.n	8000c8e <__udivmoddi4+0x2aa>
 8000bb6:	45a2      	cmp	sl, r4
 8000bb8:	d969      	bls.n	8000c8e <__udivmoddi4+0x2aa>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	4474      	add	r4, lr
 8000bbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bc2:	fba0 8902 	umull	r8, r9, r0, r2
 8000bc6:	eba4 040a 	sub.w	r4, r4, sl
 8000bca:	454c      	cmp	r4, r9
 8000bcc:	46c2      	mov	sl, r8
 8000bce:	464b      	mov	r3, r9
 8000bd0:	d354      	bcc.n	8000c7c <__udivmoddi4+0x298>
 8000bd2:	d051      	beq.n	8000c78 <__udivmoddi4+0x294>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	d069      	beq.n	8000cac <__udivmoddi4+0x2c8>
 8000bd8:	ebb1 050a 	subs.w	r5, r1, sl
 8000bdc:	eb64 0403 	sbc.w	r4, r4, r3
 8000be0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000be4:	40fd      	lsrs	r5, r7
 8000be6:	40fc      	lsrs	r4, r7
 8000be8:	ea4c 0505 	orr.w	r5, ip, r5
 8000bec:	e9c6 5400 	strd	r5, r4, [r6]
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	e747      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000bf4:	f1c2 0320 	rsb	r3, r2, #32
 8000bf8:	fa20 f703 	lsr.w	r7, r0, r3
 8000bfc:	4095      	lsls	r5, r2
 8000bfe:	fa01 f002 	lsl.w	r0, r1, r2
 8000c02:	fa21 f303 	lsr.w	r3, r1, r3
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	4338      	orrs	r0, r7
 8000c0c:	0c01      	lsrs	r1, r0, #16
 8000c0e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c12:	fa1f f885 	uxth.w	r8, r5
 8000c16:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c1e:	fb07 f308 	mul.w	r3, r7, r8
 8000c22:	428b      	cmp	r3, r1
 8000c24:	fa04 f402 	lsl.w	r4, r4, r2
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0x256>
 8000c2a:	1869      	adds	r1, r5, r1
 8000c2c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c30:	d22f      	bcs.n	8000c92 <__udivmoddi4+0x2ae>
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d92d      	bls.n	8000c92 <__udivmoddi4+0x2ae>
 8000c36:	3f02      	subs	r7, #2
 8000c38:	4429      	add	r1, r5
 8000c3a:	1acb      	subs	r3, r1, r3
 8000c3c:	b281      	uxth	r1, r0
 8000c3e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c42:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c4a:	fb00 f308 	mul.w	r3, r0, r8
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x27e>
 8000c52:	1869      	adds	r1, r5, r1
 8000c54:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c58:	d217      	bcs.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d915      	bls.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5e:	3802      	subs	r0, #2
 8000c60:	4429      	add	r1, r5
 8000c62:	1ac9      	subs	r1, r1, r3
 8000c64:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c68:	e73b      	b.n	8000ae2 <__udivmoddi4+0xfe>
 8000c6a:	4637      	mov	r7, r6
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	e709      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000c70:	4607      	mov	r7, r0
 8000c72:	e6e7      	b.n	8000a44 <__udivmoddi4+0x60>
 8000c74:	4618      	mov	r0, r3
 8000c76:	e6fb      	b.n	8000a70 <__udivmoddi4+0x8c>
 8000c78:	4541      	cmp	r1, r8
 8000c7a:	d2ab      	bcs.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c7c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000c80:	eb69 020e 	sbc.w	r2, r9, lr
 8000c84:	3801      	subs	r0, #1
 8000c86:	4613      	mov	r3, r2
 8000c88:	e7a4      	b.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c8a:	4660      	mov	r0, ip
 8000c8c:	e7e9      	b.n	8000c62 <__udivmoddi4+0x27e>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	e795      	b.n	8000bbe <__udivmoddi4+0x1da>
 8000c92:	4667      	mov	r7, ip
 8000c94:	e7d1      	b.n	8000c3a <__udivmoddi4+0x256>
 8000c96:	4681      	mov	r9, r0
 8000c98:	e77c      	b.n	8000b94 <__udivmoddi4+0x1b0>
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	442c      	add	r4, r5
 8000c9e:	e747      	b.n	8000b30 <__udivmoddi4+0x14c>
 8000ca0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ca4:	442b      	add	r3, r5
 8000ca6:	e72f      	b.n	8000b08 <__udivmoddi4+0x124>
 8000ca8:	4638      	mov	r0, r7
 8000caa:	e708      	b.n	8000abe <__udivmoddi4+0xda>
 8000cac:	4637      	mov	r7, r6
 8000cae:	e6e9      	b.n	8000a84 <__udivmoddi4+0xa0>

08000cb0 <__aeabi_idiv0>:
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop

08000cb4 <swap>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void swap(int* a, int* b)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
	int t = *a;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	60fb      	str	r3, [r7, #12]
    *a = *b;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	601a      	str	r2, [r3, #0]
    *b = t;
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	601a      	str	r2, [r3, #0]
}
 8000cd2:	bf00      	nop
 8000cd4:	3714      	adds	r7, #20
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <partition>:

int partition (int arr[], int low, int high)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b088      	sub	sp, #32
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
	int pivot = arr[high];    // pivot
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	68fa      	ldr	r2, [r7, #12]
 8000cf0:	4413      	add	r3, r2
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	617b      	str	r3, [r7, #20]
	int i = (low - 1);  // Index of smaller element
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	61fb      	str	r3, [r7, #28]

    for (int j = low; j <= high- 1; j++)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	61bb      	str	r3, [r7, #24]
 8000d00:	e018      	b.n	8000d34 <partition+0x56>
    {
        // If current element is smaller than the pivot
        if (arr[j] < pivot)
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	68fa      	ldr	r2, [r7, #12]
 8000d08:	4413      	add	r3, r2
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	697a      	ldr	r2, [r7, #20]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	dd0d      	ble.n	8000d2e <partition+0x50>
        {
            i++;    // increment index of smaller element
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	3301      	adds	r3, #1
 8000d16:	61fb      	str	r3, [r7, #28]
            swap(&arr[i], &arr[j]);
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	18d0      	adds	r0, r2, r3
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	68fa      	ldr	r2, [r7, #12]
 8000d26:	4413      	add	r3, r2
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f7ff ffc3 	bl	8000cb4 <swap>
    for (int j = low; j <= high- 1; j++)
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	3301      	adds	r3, #1
 8000d32:	61bb      	str	r3, [r7, #24]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	69ba      	ldr	r2, [r7, #24]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	dde1      	ble.n	8000d02 <partition+0x24>
        }
    }
    swap(&arr[i + 1], &arr[high]);
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3301      	adds	r3, #1
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	18d0      	adds	r0, r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	68fa      	ldr	r2, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	4619      	mov	r1, r3
 8000d52:	f7ff ffaf 	bl	8000cb4 <swap>
    return (i + 1);
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	3301      	adds	r3, #1
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3720      	adds	r7, #32
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <quickSort>:

void quickSort(int arr[], int low, int high)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
    if (low < high)
 8000d6e:	68ba      	ldr	r2, [r7, #8]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	da13      	bge.n	8000d9e <quickSort+0x3c>
    {
        /* pi is partitioning index, arr[p] is now
           at right place */
    	int pi = partition(arr, low, high);
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	68f8      	ldr	r0, [r7, #12]
 8000d7c:	f7ff ffaf 	bl	8000cde <partition>
 8000d80:	6178      	str	r0, [r7, #20]

        // Separately sort elements before
        // partition and after partition
        quickSort(arr, low, pi - 1);
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	461a      	mov	r2, r3
 8000d88:	68b9      	ldr	r1, [r7, #8]
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f7ff ffe9 	bl	8000d62 <quickSort>
        quickSort(arr, pi + 1, high);
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	3301      	adds	r3, #1
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	4619      	mov	r1, r3
 8000d98:	68f8      	ldr	r0, [r7, #12]
 8000d9a:	f7ff ffe2 	bl	8000d62 <quickSort>
    }
}
 8000d9e:	bf00      	nop
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <get_median>:

int get_median(int *values){
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b084      	sub	sp, #16
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
	int n = sizeof(values)/sizeof(values[0]);
 8000dae:	2301      	movs	r3, #1
 8000db0:	60fb      	str	r3, [r7, #12]
    quickSort(values, 0, n-1);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	3b01      	subs	r3, #1
 8000db6:	461a      	mov	r2, r3
 8000db8:	2100      	movs	r1, #0
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f7ff ffd1 	bl	8000d62 <quickSort>
    return values[SIZE/2];
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	0000      	movs	r0, r0
	...

08000dd0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dd2:	b0bb      	sub	sp, #236	; 0xec
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim3.Instance)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f040 86e7 	bne.w	8001bb4 <HAL_TIM_PeriodElapsedCallback+0xde4>
    {
		if(iter < 10000){
 8000de6:	4b0d      	ldr	r3, [pc, #52]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000de8:	881b      	ldrh	r3, [r3, #0]
 8000dea:	f242 720f 	movw	r2, #9999	; 0x270f
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d807      	bhi.n	8000e02 <HAL_TIM_PeriodElapsedCallback+0x32>
			iter++;
 8000df2:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	3301      	adds	r3, #1
 8000df8:	b29a      	uxth	r2, r3
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000dfc:	801a      	strh	r2, [r3, #0]
			u += us;
			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, input*4095/5277);
		}
	}
	//HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_RESET);
}
 8000dfe:	f000 bed9 	b.w	8001bb4 <HAL_TIM_PeriodElapsedCallback+0xde4>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0c:	f003 fcf0 	bl	80047f0 <HAL_GPIO_WritePin>
			for(uint8_t i = 0; i<SIZE; i++){
 8000e10:	2300      	movs	r3, #0
 8000e12:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 8000e16:	e022      	b.n	8000e5e <HAL_TIM_PeriodElapsedCallback+0x8e>
 8000e18:	200000d8 	.word	0x200000d8
 8000e1c:	20000030 	.word	0x20000030
				value0[i] = (int)adc_buf0[i];
 8000e20:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000e24:	4ac9      	ldr	r2, [pc, #804]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8000e26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e2a:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 8000e34:	440b      	add	r3, r1
 8000e36:	f843 2cc0 	str.w	r2, [r3, #-192]
				value1[i] = (int)adc_buf1[i];
 8000e3a:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000e3e:	4ac4      	ldr	r2, [pc, #784]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0x380>)
 8000e40:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e44:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 8000e4e:	440b      	add	r3, r1
 8000e50:	f843 2cdc 	str.w	r2, [r3, #-220]
			for(uint8_t i = 0; i<SIZE; i++){
 8000e54:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000e58:	3301      	adds	r3, #1
 8000e5a:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 8000e5e:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000e62:	2b06      	cmp	r3, #6
 8000e64:	d9dc      	bls.n	8000e20 <HAL_TIM_PeriodElapsedCallback+0x50>
			y[0] = get_median(value0); y[0] *= 1075; y[0] /= 10000;
 8000e66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ff9b 	bl	8000da6 <get_median>
 8000e70:	4602      	mov	r2, r0
 8000e72:	4bb8      	ldr	r3, [pc, #736]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	4bb7      	ldr	r3, [pc, #732]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f240 4233 	movw	r2, #1075	; 0x433
 8000e7e:	fb02 f303 	mul.w	r3, r2, r3
 8000e82:	4ab4      	ldr	r2, [pc, #720]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	4bb3      	ldr	r3, [pc, #716]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4ab3      	ldr	r2, [pc, #716]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8000e8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e90:	1312      	asrs	r2, r2, #12
 8000e92:	17db      	asrs	r3, r3, #31
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	4aaf      	ldr	r2, [pc, #700]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000e98:	6013      	str	r3, [r2, #0]
			y[1] = get_median(value1);   y[1] *= 28900; y[1] /= 10000;
 8000e9a:	f107 030c 	add.w	r3, r7, #12
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff81 	bl	8000da6 <get_median>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	4bab      	ldr	r3, [pc, #684]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	4baa      	ldr	r3, [pc, #680]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f247 02e4 	movw	r2, #28900	; 0x70e4
 8000eb2:	fb02 f303 	mul.w	r3, r2, r3
 8000eb6:	4aa7      	ldr	r2, [pc, #668]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000eb8:	6053      	str	r3, [r2, #4]
 8000eba:	4ba6      	ldr	r3, [pc, #664]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	4aa6      	ldr	r2, [pc, #664]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8000ec0:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec4:	1312      	asrs	r2, r2, #12
 8000ec6:	17db      	asrs	r3, r3, #31
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	4aa2      	ldr	r2, [pc, #648]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000ecc:	6053      	str	r3, [r2, #4]
			int x0_prev = x[0];
 8000ece:	4ba3      	ldr	r3, [pc, #652]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
			int x1_prev = x[1];
 8000ed6:	4ba1      	ldr	r3, [pc, #644]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
			x_est[0] = 97136*x0_prev - 978*x1_prev + 14878*u;    x_est[0] /= 100000;
 8000ede:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000ee2:	4a9f      	ldr	r2, [pc, #636]	; (8001160 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8000ee4:	fb02 f203 	mul.w	r2, r2, r3
 8000ee8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000eec:	499d      	ldr	r1, [pc, #628]	; (8001164 <HAL_TIM_PeriodElapsedCallback+0x394>)
 8000eee:	fb01 f303 	mul.w	r3, r1, r3
 8000ef2:	441a      	add	r2, r3
 8000ef4:	4b9c      	ldr	r3, [pc, #624]	; (8001168 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f643 211e 	movw	r1, #14878	; 0x3a1e
 8000efc:	fb01 f303 	mul.w	r3, r1, r3
 8000f00:	4413      	add	r3, r2
 8000f02:	4a9a      	ldr	r2, [pc, #616]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f04:	6013      	str	r3, [r2, #0]
 8000f06:	4b99      	ldr	r3, [pc, #612]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a99      	ldr	r2, [pc, #612]	; (8001170 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000f0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f10:	1352      	asrs	r2, r2, #13
 8000f12:	17db      	asrs	r3, r3, #31
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	4a95      	ldr	r2, [pc, #596]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f18:	6013      	str	r3, [r2, #0]
			x_est[1] = 173187*x0_prev + 97046*x1_prev + 18083*u; x_est[1] /= 100000;
 8000f1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000f1e:	4a95      	ldr	r2, [pc, #596]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8000f20:	fb02 f203 	mul.w	r2, r2, r3
 8000f24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8000f28:	4993      	ldr	r1, [pc, #588]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8000f2a:	fb01 f303 	mul.w	r3, r1, r3
 8000f2e:	441a      	add	r2, r3
 8000f30:	4b8d      	ldr	r3, [pc, #564]	; (8001168 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f244 61a3 	movw	r1, #18083	; 0x46a3
 8000f38:	fb01 f303 	mul.w	r3, r1, r3
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4a8b      	ldr	r2, [pc, #556]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f40:	6053      	str	r3, [r2, #4]
 8000f42:	4b8a      	ldr	r3, [pc, #552]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	4a8a      	ldr	r2, [pc, #552]	; (8001170 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000f48:	fb82 1203 	smull	r1, r2, r2, r3
 8000f4c:	1352      	asrs	r2, r2, #13
 8000f4e:	17db      	asrs	r3, r3, #31
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	4a86      	ldr	r2, [pc, #536]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f54:	6053      	str	r3, [r2, #4]
			x[0] = 400*y[0] + 600*x_est[0]; x[0] /= 1000;
 8000f56:	4b7f      	ldr	r3, [pc, #508]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000f5e:	fb02 f203 	mul.w	r2, r2, r3
 8000f62:	4b82      	ldr	r3, [pc, #520]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000f6a:	fb01 f303 	mul.w	r3, r1, r3
 8000f6e:	4413      	add	r3, r2
 8000f70:	4a7a      	ldr	r2, [pc, #488]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	4b79      	ldr	r3, [pc, #484]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a80      	ldr	r2, [pc, #512]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8000f7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f7e:	1192      	asrs	r2, r2, #6
 8000f80:	17db      	asrs	r3, r3, #31
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	4a75      	ldr	r2, [pc, #468]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000f86:	6013      	str	r3, [r2, #0]
			x[1] = 400*y[1] + 600*x_est[1]; x[1] /= 1000;
 8000f88:	4b72      	ldr	r3, [pc, #456]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000f90:	fb02 f203 	mul.w	r2, r2, r3
 8000f94:	4b75      	ldr	r3, [pc, #468]	; (800116c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000f9c:	fb01 f303 	mul.w	r3, r1, r3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	4a6e      	ldr	r2, [pc, #440]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fa4:	6053      	str	r3, [r2, #4]
 8000fa6:	4b6d      	ldr	r3, [pc, #436]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	4a74      	ldr	r2, [pc, #464]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8000fac:	fb82 1203 	smull	r1, r2, r2, r3
 8000fb0:	1192      	asrs	r2, r2, #6
 8000fb2:	17db      	asrs	r3, r3, #31
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	4a69      	ldr	r2, [pc, #420]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fb8:	6053      	str	r3, [r2, #4]
			int dx0 = x[0] - xs0;
 8000fba:	4b68      	ldr	r3, [pc, #416]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2232      	movs	r2, #50	; 0x32
 8000fc0:	1a9b      	subs	r3, r3, r2
 8000fc2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
			int dx1 = x[1] - xs1;
 8000fc6:	4b65      	ldr	r3, [pc, #404]	; (800115c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fce:	1a9b      	subs	r3, r3, r2
 8000fd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
			dx0 -= X0_MIN;  dx0 *= 1000; dx0 /= DELTA_X0;
 8000fd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000fd8:	3332      	adds	r3, #50	; 0x32
 8000fda:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000fde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000fe2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fe6:	fb02 f303 	mul.w	r3, r2, r3
 8000fea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000fee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8000ff2:	4a63      	ldr	r2, [pc, #396]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8000ff4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ff8:	1192      	asrs	r2, r2, #6
 8000ffa:	17db      	asrs	r3, r3, #31
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
			dx1 -= X1_MIN;  dx1 *= 1000; dx1 /= DELTA_X1;
 8001002:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001006:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800100a:	3308      	adds	r3, #8
 800100c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001010:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001014:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001018:	fb02 f303 	mul.w	r3, r2, r3
 800101c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001020:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001024:	4a57      	ldr	r2, [pc, #348]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 8001026:	fb82 1203 	smull	r1, r2, r2, r3
 800102a:	1292      	asrs	r2, r2, #10
 800102c:	17db      	asrs	r3, r3, #31
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
			int H11 = -84*dx0+996*dx1-357663;       H11 = H11<=0;
 8001034:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001038:	f06f 0253 	mvn.w	r2, #83	; 0x53
 800103c:	fb02 f203 	mul.w	r2, r2, r3
 8001040:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001044:	f44f 7179 	mov.w	r1, #996	; 0x3e4
 8001048:	fb01 f303 	mul.w	r3, r1, r3
 800104c:	4413      	add	r3, r2
 800104e:	f5a3 23ae 	sub.w	r3, r3, #356352	; 0x57000
 8001052:	f2a3 531f 	subw	r3, r3, #1311	; 0x51f
 8001056:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800105a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800105e:	2b00      	cmp	r3, #0
 8001060:	bfd4      	ite	le
 8001062:	2301      	movle	r3, #1
 8001064:	2300      	movgt	r3, #0
 8001066:	b2db      	uxtb	r3, r3
 8001068:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
			int H12 = 1000*dx0-1000000;             H12 = H12<=0;
 800106c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001070:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001074:	fb02 f303 	mul.w	r3, r2, r3
 8001078:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 800107c:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001080:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001084:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001088:	2b00      	cmp	r3, #0
 800108a:	bfd4      	ite	le
 800108c:	2301      	movle	r3, #1
 800108e:	2300      	movgt	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
			int H13 = -1000*dx1;                    H13 = H13<=0;
 8001096:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800109a:	4a3b      	ldr	r2, [pc, #236]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 800109c:	fb02 f303 	mul.w	r3, r2, r3
 80010a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80010a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	bfd4      	ite	le
 80010ac:	2301      	movle	r3, #1
 80010ae:	2300      	movgt	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
			int H14 = -1000*dx0;                    H14 = H14<=0;
 80010b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80010ba:	4a33      	ldr	r2, [pc, #204]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 80010bc:	fb02 f303 	mul.w	r3, r2, r3
 80010c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80010c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	bfd4      	ite	le
 80010cc:	2301      	movle	r3, #1
 80010ce:	2300      	movgt	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
			int H15 = 948*dx0-317*dx1-939649;       H15 = H15<=0;
 80010d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80010da:	f44f 726d 	mov.w	r2, #948	; 0x3b4
 80010de:	fb02 f203 	mul.w	r2, r2, r3
 80010e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80010e6:	f46f 719e 	mvn.w	r1, #316	; 0x13c
 80010ea:	fb01 f303 	mul.w	r3, r1, r3
 80010ee:	4413      	add	r3, r2
 80010f0:	f5a3 2365 	sub.w	r3, r3, #937984	; 0xe5000
 80010f4:	f2a3 6381 	subw	r3, r3, #1665	; 0x681
 80010f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80010fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001100:	2b00      	cmp	r3, #0
 8001102:	bfd4      	ite	le
 8001104:	2301      	movle	r3, #1
 8001106:	2300      	movgt	r3, #0
 8001108:	b2db      	uxtb	r3, r3
 800110a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			if(H11 && H12 && H13 && H14 && H15){
 800110e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001112:	2b00      	cmp	r3, #0
 8001114:	f000 8093 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 8001118:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800111c:	2b00      	cmp	r3, #0
 800111e:	f000 808e 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 8001122:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001126:	2b00      	cmp	r3, #0
 8001128:	f000 8089 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 800112c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001130:	2b00      	cmp	r3, #0
 8001132:	f000 8084 	beq.w	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
 8001136:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800113a:	2b00      	cmp	r3, #0
 800113c:	d07f      	beq.n	800123e <HAL_TIM_PeriodElapsedCallback+0x46e>
				n1 = -1*dx0-276*dx1+1048587;
 800113e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001142:	4a12      	ldr	r2, [pc, #72]	; (800118c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8001144:	fb02 f203 	mul.w	r2, r2, r3
 8001148:	e022      	b.n	8001190 <HAL_TIM_PeriodElapsedCallback+0x3c0>
 800114a:	bf00      	nop
 800114c:	200002dc 	.word	0x200002dc
 8001150:	20000118 	.word	0x20000118
 8001154:	2000003c 	.word	0x2000003c
 8001158:	68db8bad 	.word	0x68db8bad
 800115c:	20000034 	.word	0x20000034
 8001160:	00017b70 	.word	0x00017b70
 8001164:	fffffc2e 	.word	0xfffffc2e
 8001168:	2000002c 	.word	0x2000002c
 800116c:	20000044 	.word	0x20000044
 8001170:	14f8b589 	.word	0x14f8b589
 8001174:	0002a483 	.word	0x0002a483
 8001178:	00017b16 	.word	0x00017b16
 800117c:	10624dd3 	.word	0x10624dd3
 8001180:	51eb851f 	.word	0x51eb851f
 8001184:	2572fb07 	.word	0x2572fb07
 8001188:	fffffc18 	.word	0xfffffc18
 800118c:	fffffeec 	.word	0xfffffeec
 8001190:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800119a:	330b      	adds	r3, #11
 800119c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
				n2 = -1238*dx0+414*dx1+1226741;
 80011a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80011a4:	4ac8      	ldr	r2, [pc, #800]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0x6f8>)
 80011a6:	fb02 f203 	mul.w	r2, r2, r3
 80011aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80011ae:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80011b2:	fb01 f303 	mul.w	r3, r1, r3
 80011b6:	441a      	add	r2, r3
 80011b8:	4bc4      	ldr	r3, [pc, #784]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0x6fc>)
 80011ba:	4413      	add	r3, r2
 80011bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				int u_temp = -0.0959*n1+1.0614*n2+141619;
 80011c0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80011c4:	f7ff f952 	bl	800046c <__aeabi_i2d>
 80011c8:	a3b7      	add	r3, pc, #732	; (adr r3, 80014a8 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 80011ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ce:	f7ff f9b7 	bl	8000540 <__aeabi_dmul>
 80011d2:	4603      	mov	r3, r0
 80011d4:	460c      	mov	r4, r1
 80011d6:	4625      	mov	r5, r4
 80011d8:	461c      	mov	r4, r3
 80011da:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80011de:	f7ff f945 	bl	800046c <__aeabi_i2d>
 80011e2:	a3b3      	add	r3, pc, #716	; (adr r3, 80014b0 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 80011e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e8:	f7ff f9aa 	bl	8000540 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4620      	mov	r0, r4
 80011f2:	4629      	mov	r1, r5
 80011f4:	f7fe ffee 	bl	80001d4 <__adddf3>
 80011f8:	4603      	mov	r3, r0
 80011fa:	460c      	mov	r4, r1
 80011fc:	4618      	mov	r0, r3
 80011fe:	4621      	mov	r1, r4
 8001200:	a3ad      	add	r3, pc, #692	; (adr r3, 80014b8 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7fe ffe5 	bl	80001d4 <__adddf3>
 800120a:	4603      	mov	r3, r0
 800120c:	460c      	mov	r4, r1
 800120e:	4618      	mov	r0, r3
 8001210:	4621      	mov	r1, r4
 8001212:	f7ff fba7 	bl	8000964 <__aeabi_d2iz>
 8001216:	4603      	mov	r3, r0
 8001218:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				u = u_temp+U_MIN;
 800121c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001220:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 8001224:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001228:	4aa9      	ldr	r2, [pc, #676]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x700>)
 800122a:	6013      	str	r3, [r2, #0]
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0.5/3.3*4095);
 800122c:	f44f 731b 	mov.w	r3, #620	; 0x26c
 8001230:	2200      	movs	r2, #0
 8001232:	2100      	movs	r1, #0
 8001234:	48a7      	ldr	r0, [pc, #668]	; (80014d4 <HAL_TIM_PeriodElapsedCallback+0x704>)
 8001236:	f002 fdfb 	bl	8003e30 <HAL_DAC_SetValue>
			if(H11 && H12 && H13 && H14 && H15){
 800123a:	f000 bc81 	b.w	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd70>
				int H21 = 1000*dx0-1000000;          H21 = H21<=0;
 800123e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001242:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001246:	fb02 f303 	mul.w	r3, r2, r3
 800124a:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 800124e:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001252:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001256:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800125a:	2b00      	cmp	r3, #0
 800125c:	bfd4      	ite	le
 800125e:	2301      	movle	r3, #1
 8001260:	2300      	movgt	r3, #0
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				int H22 = -1000*dx0;                 H22 = H22<=0;
 8001268:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800126c:	4a9a      	ldr	r2, [pc, #616]	; (80014d8 <HAL_TIM_PeriodElapsedCallback+0x708>)
 800126e:	fb02 f303 	mul.w	r3, r2, r3
 8001272:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001276:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800127a:	2b00      	cmp	r3, #0
 800127c:	bfd4      	ite	le
 800127e:	2301      	movle	r3, #1
 8001280:	2300      	movgt	r3, #0
 8001282:	b2db      	uxtb	r3, r3
 8001284:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				int H23 = -73*dx0+997*dx1-784222;    H23 = H23<=0;
 8001288:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800128c:	f06f 0248 	mvn.w	r2, #72	; 0x48
 8001290:	fb02 f203 	mul.w	r2, r2, r3
 8001294:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001298:	f240 31e5 	movw	r1, #997	; 0x3e5
 800129c:	fb01 f303 	mul.w	r3, r1, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	f5a3 233f 	sub.w	r3, r3, #782336	; 0xbf000
 80012a6:	f2a3 735e 	subw	r3, r3, #1886	; 0x75e
 80012aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80012ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	bfd4      	ite	le
 80012b6:	2301      	movle	r3, #1
 80012b8:	2300      	movgt	r3, #0
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				int H24 = 674*dx0+738*dx1-1106412;   H24 = H24<=0;
 80012c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80012c4:	f240 22a2 	movw	r2, #674	; 0x2a2
 80012c8:	fb02 f203 	mul.w	r2, r2, r3
 80012cc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80012d0:	f240 21e2 	movw	r1, #738	; 0x2e2
 80012d4:	fb01 f303 	mul.w	r3, r1, r3
 80012d8:	4413      	add	r3, r2
 80012da:	f5a3 1387 	sub.w	r3, r3, #1105920	; 0x10e000
 80012de:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80012e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80012e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	bfd4      	ite	le
 80012ee:	2301      	movle	r3, #1
 80012f0:	2300      	movgt	r3, #0
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				int H25 = 84*dx0-996*dx1+357663;     H25 = H25<=0;
 80012f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80012fc:	2254      	movs	r2, #84	; 0x54
 80012fe:	fb02 f203 	mul.w	r2, r2, r3
 8001302:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001306:	4975      	ldr	r1, [pc, #468]	; (80014dc <HAL_TIM_PeriodElapsedCallback+0x70c>)
 8001308:	fb01 f303 	mul.w	r3, r1, r3
 800130c:	4413      	add	r3, r2
 800130e:	f503 23ae 	add.w	r3, r3, #356352	; 0x57000
 8001312:	f203 531f 	addw	r3, r3, #1311	; 0x51f
 8001316:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800131a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800131e:	2b00      	cmp	r3, #0
 8001320:	bfd4      	ite	le
 8001322:	2301      	movle	r3, #1
 8001324:	2300      	movgt	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				if(H21 && H22 && H23 && H24 && H25){
 800132c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001330:	2b00      	cmp	r3, #0
 8001332:	f000 810f 	beq.w	8001554 <HAL_TIM_PeriodElapsedCallback+0x784>
 8001336:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 810a 	beq.w	8001554 <HAL_TIM_PeriodElapsedCallback+0x784>
 8001340:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001344:	2b00      	cmp	r3, #0
 8001346:	f000 8105 	beq.w	8001554 <HAL_TIM_PeriodElapsedCallback+0x784>
 800134a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 8100 	beq.w	8001554 <HAL_TIM_PeriodElapsedCallback+0x784>
 8001354:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 80fb 	beq.w	8001554 <HAL_TIM_PeriodElapsedCallback+0x784>
					n1 = 163*dx0-2222*dx1+1747205;
 800135e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001362:	22a3      	movs	r2, #163	; 0xa3
 8001364:	fb02 f203 	mul.w	r2, r2, r3
 8001368:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800136c:	495c      	ldr	r1, [pc, #368]	; (80014e0 <HAL_TIM_PeriodElapsedCallback+0x710>)
 800136e:	fb01 f303 	mul.w	r3, r1, r3
 8001372:	4413      	add	r3, r2
 8001374:	f503 13d5 	add.w	r3, r3, #1744896	; 0x1aa000
 8001378:	f603 1305 	addw	r3, r3, #2309	; 0x905
 800137c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
					n2 = -1102*dx0-1207*dx1+1808427;
 8001380:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001384:	4a57      	ldr	r2, [pc, #348]	; (80014e4 <HAL_TIM_PeriodElapsedCallback+0x714>)
 8001386:	fb02 f203 	mul.w	r2, r2, r3
 800138a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800138e:	4956      	ldr	r1, [pc, #344]	; (80014e8 <HAL_TIM_PeriodElapsedCallback+0x718>)
 8001390:	fb01 f303 	mul.w	r3, r1, r3
 8001394:	441a      	add	r2, r3
 8001396:	4b55      	ldr	r3, [pc, #340]	; (80014ec <HAL_TIM_PeriodElapsedCallback+0x71c>)
 8001398:	4413      	add	r3, r2
 800139a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					n3 = -220*dx0+2620*dx1-940435;
 800139e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80013a2:	f06f 02db 	mvn.w	r2, #219	; 0xdb
 80013a6:	fb02 f203 	mul.w	r2, r2, r3
 80013aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80013ae:	f640 213c 	movw	r1, #2620	; 0xa3c
 80013b2:	fb01 f303 	mul.w	r3, r1, r3
 80013b6:	4413      	add	r3, r2
 80013b8:	f5a3 2365 	sub.w	r3, r3, #937984	; 0xe5000
 80013bc:	f6a3 1393 	subw	r3, r3, #2451	; 0x993
 80013c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
					int u_temp = -0.0959*n1+1.0614*n2-0.5676*n3+141619;
 80013c4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80013c8:	f7ff f850 	bl	800046c <__aeabi_i2d>
 80013cc:	a336      	add	r3, pc, #216	; (adr r3, 80014a8 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 80013ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d2:	f7ff f8b5 	bl	8000540 <__aeabi_dmul>
 80013d6:	4603      	mov	r3, r0
 80013d8:	460c      	mov	r4, r1
 80013da:	4625      	mov	r5, r4
 80013dc:	461c      	mov	r4, r3
 80013de:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80013e2:	f7ff f843 	bl	800046c <__aeabi_i2d>
 80013e6:	a332      	add	r3, pc, #200	; (adr r3, 80014b0 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 80013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ec:	f7ff f8a8 	bl	8000540 <__aeabi_dmul>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4620      	mov	r0, r4
 80013f6:	4629      	mov	r1, r5
 80013f8:	f7fe feec 	bl	80001d4 <__adddf3>
 80013fc:	4603      	mov	r3, r0
 80013fe:	460c      	mov	r4, r1
 8001400:	4625      	mov	r5, r4
 8001402:	461c      	mov	r4, r3
 8001404:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001408:	f7ff f830 	bl	800046c <__aeabi_i2d>
 800140c:	a32c      	add	r3, pc, #176	; (adr r3, 80014c0 <HAL_TIM_PeriodElapsedCallback+0x6f0>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f895 	bl	8000540 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4620      	mov	r0, r4
 800141c:	4629      	mov	r1, r5
 800141e:	f7fe fed7 	bl	80001d0 <__aeabi_dsub>
 8001422:	4603      	mov	r3, r0
 8001424:	460c      	mov	r4, r1
 8001426:	4618      	mov	r0, r3
 8001428:	4621      	mov	r1, r4
 800142a:	a323      	add	r3, pc, #140	; (adr r3, 80014b8 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 800142c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001430:	f7fe fed0 	bl	80001d4 <__adddf3>
 8001434:	4603      	mov	r3, r0
 8001436:	460c      	mov	r4, r1
 8001438:	4618      	mov	r0, r3
 800143a:	4621      	mov	r1, r4
 800143c:	f7ff fa92 	bl	8000964 <__aeabi_d2iz>
 8001440:	4603      	mov	r3, r0
 8001442:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					u = u_temp+U_MIN;
 8001446:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800144a:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 800144e:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001452:	4a1f      	ldr	r2, [pc, #124]	; (80014d0 <HAL_TIM_PeriodElapsedCallback+0x700>)
 8001454:	6013      	str	r3, [r2, #0]
					if(!settled){
 8001456:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <HAL_TIM_PeriodElapsedCallback+0x720>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	f083 0301 	eor.w	r3, r3, #1
 800145e:	b2db      	uxtb	r3, r3
 8001460:	2b00      	cmp	r3, #0
 8001462:	d04b      	beq.n	80014fc <HAL_TIM_PeriodElapsedCallback+0x72c>
						int diff = x[0]-x0_prev;
 8001464:	4b23      	ldr	r3, [pc, #140]	; (80014f4 <HAL_TIM_PeriodElapsedCallback+0x724>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
						if(diff > -100 && diff < 100){
 8001472:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001476:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800147a:	db11      	blt.n	80014a0 <HAL_TIM_PeriodElapsedCallback+0x6d0>
 800147c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001480:	2b63      	cmp	r3, #99	; 0x63
 8001482:	dc0d      	bgt.n	80014a0 <HAL_TIM_PeriodElapsedCallback+0x6d0>
							settling_iter++;
 8001484:	4b1c      	ldr	r3, [pc, #112]	; (80014f8 <HAL_TIM_PeriodElapsedCallback+0x728>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	3301      	adds	r3, #1
 800148a:	b2da      	uxtb	r2, r3
 800148c:	4b1a      	ldr	r3, [pc, #104]	; (80014f8 <HAL_TIM_PeriodElapsedCallback+0x728>)
 800148e:	701a      	strb	r2, [r3, #0]
							if(settling_iter == 100){
 8001490:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <HAL_TIM_PeriodElapsedCallback+0x728>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b64      	cmp	r3, #100	; 0x64
 8001496:	d155      	bne.n	8001544 <HAL_TIM_PeriodElapsedCallback+0x774>
								settled = true;
 8001498:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <HAL_TIM_PeriodElapsedCallback+0x720>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
							if(settling_iter == 100){
 800149e:	e051      	b.n	8001544 <HAL_TIM_PeriodElapsedCallback+0x774>
							settling_iter = 0;
 80014a0:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <HAL_TIM_PeriodElapsedCallback+0x728>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
 80014a6:	e04d      	b.n	8001544 <HAL_TIM_PeriodElapsedCallback+0x774>
 80014a8:	03afb7e9 	.word	0x03afb7e9
 80014ac:	bfb88ce7 	.word	0xbfb88ce7
 80014b0:	90ff9724 	.word	0x90ff9724
 80014b4:	3ff0fb7e 	.word	0x3ff0fb7e
 80014b8:	00000000 	.word	0x00000000
 80014bc:	41014998 	.word	0x41014998
 80014c0:	79a6b50b 	.word	0x79a6b50b
 80014c4:	3fe229c7 	.word	0x3fe229c7
 80014c8:	fffffb2a 	.word	0xfffffb2a
 80014cc:	0012b7f5 	.word	0x0012b7f5
 80014d0:	2000002c 	.word	0x2000002c
 80014d4:	20000060 	.word	0x20000060
 80014d8:	fffffc18 	.word	0xfffffc18
 80014dc:	fffffc1c 	.word	0xfffffc1c
 80014e0:	fffff752 	.word	0xfffff752
 80014e4:	fffffbb2 	.word	0xfffffbb2
 80014e8:	fffffb49 	.word	0xfffffb49
 80014ec:	001b982b 	.word	0x001b982b
 80014f0:	20000058 	.word	0x20000058
 80014f4:	20000034 	.word	0x20000034
 80014f8:	20000059 	.word	0x20000059
							int error = 5000-y[1];
 80014fc:	4bc2      	ldr	r3, [pc, #776]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0xa38>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8001504:	3308      	adds	r3, #8
 8001506:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
							integral += error;
 800150a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800150e:	4619      	mov	r1, r3
 8001510:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001514:	4bbd      	ldr	r3, [pc, #756]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8001516:	e9d3 5600 	ldrd	r5, r6, [r3]
 800151a:	186b      	adds	r3, r5, r1
 800151c:	eb46 0402 	adc.w	r4, r6, r2
 8001520:	4aba      	ldr	r2, [pc, #744]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8001522:	e9c2 3400 	strd	r3, r4, [r2]
							u += 40*integral;
 8001526:	4bb9      	ldr	r3, [pc, #740]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xa3c>)
 8001528:	e9d3 3400 	ldrd	r3, r4, [r3]
 800152c:	461a      	mov	r2, r3
 800152e:	4613      	mov	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4413      	add	r3, r2
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	461a      	mov	r2, r3
 8001538:	4bb5      	ldr	r3, [pc, #724]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4413      	add	r3, r2
 800153e:	461a      	mov	r2, r3
 8001540:	4bb3      	ldr	r3, [pc, #716]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8001542:	601a      	str	r2, [r3, #0]
					HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1/3.3*4095);
 8001544:	f44f 639b 	mov.w	r3, #1240	; 0x4d8
 8001548:	2200      	movs	r2, #0
 800154a:	2100      	movs	r1, #0
 800154c:	48b1      	ldr	r0, [pc, #708]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xa44>)
 800154e:	f002 fc6f 	bl	8003e30 <HAL_DAC_SetValue>
				if(H21 && H22 && H23 && H24 && H25){
 8001552:	e2f5      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd70>
					int H31 = -948*dx0+317*dx1+939649;    H31 = H31<=0;
 8001554:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001558:	4aaf      	ldr	r2, [pc, #700]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0xa48>)
 800155a:	fb02 f203 	mul.w	r2, r2, r3
 800155e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001562:	f240 113d 	movw	r1, #317	; 0x13d
 8001566:	fb01 f303 	mul.w	r3, r1, r3
 800156a:	4413      	add	r3, r2
 800156c:	f503 2365 	add.w	r3, r3, #937984	; 0xe5000
 8001570:	f203 6381 	addw	r3, r3, #1665	; 0x681
 8001574:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001578:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800157c:	2b00      	cmp	r3, #0
 800157e:	bfd4      	ite	le
 8001580:	2301      	movle	r3, #1
 8001582:	2300      	movgt	r3, #0
 8001584:	b2db      	uxtb	r3, r3
 8001586:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					int H32 = 1000*dx0-1000000;           H32 = H32<=0;
 800158a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800158e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001592:	fb02 f303 	mul.w	r3, r2, r3
 8001596:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 800159a:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 800159e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80015a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	bfd4      	ite	le
 80015aa:	2301      	movle	r3, #1
 80015ac:	2300      	movgt	r3, #0
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
					int H33 = -1000*dx1;                  H33 = H33<=0;
 80015b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80015b8:	4a98      	ldr	r2, [pc, #608]	; (800181c <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 80015ba:	fb02 f303 	mul.w	r3, r2, r3
 80015be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80015c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	bfd4      	ite	le
 80015ca:	2301      	movle	r3, #1
 80015cc:	2300      	movgt	r3, #0
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
					if(H31 && H32 && H33){
 80015d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d043      	beq.n	8001664 <HAL_TIM_PeriodElapsedCallback+0x894>
 80015dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d03f      	beq.n	8001664 <HAL_TIM_PeriodElapsedCallback+0x894>
 80015e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d03b      	beq.n	8001664 <HAL_TIM_PeriodElapsedCallback+0x894>
						n1 = 614*dx0-481*dx1+439588;
 80015ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80015f0:	f240 2266 	movw	r2, #614	; 0x266
 80015f4:	fb02 f203 	mul.w	r2, r2, r3
 80015f8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80015fc:	f46f 71f0 	mvn.w	r1, #480	; 0x1e0
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	4413      	add	r3, r2
 8001606:	f503 23d6 	add.w	r3, r3, #438272	; 0x6b000
 800160a:	f203 5324 	addw	r3, r3, #1316	; 0x524
 800160e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
						int u_temp = -0.0959*n1+141619;
 8001612:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001616:	f7fe ff29 	bl	800046c <__aeabi_i2d>
 800161a:	a373      	add	r3, pc, #460	; (adr r3, 80017e8 <HAL_TIM_PeriodElapsedCallback+0xa18>)
 800161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001620:	f7fe ff8e 	bl	8000540 <__aeabi_dmul>
 8001624:	4603      	mov	r3, r0
 8001626:	460c      	mov	r4, r1
 8001628:	4618      	mov	r0, r3
 800162a:	4621      	mov	r1, r4
 800162c:	a370      	add	r3, pc, #448	; (adr r3, 80017f0 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 800162e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001632:	f7fe fdcf 	bl	80001d4 <__adddf3>
 8001636:	4603      	mov	r3, r0
 8001638:	460c      	mov	r4, r1
 800163a:	4618      	mov	r0, r3
 800163c:	4621      	mov	r1, r4
 800163e:	f7ff f991 	bl	8000964 <__aeabi_d2iz>
 8001642:	4603      	mov	r3, r0
 8001644:	67fb      	str	r3, [r7, #124]	; 0x7c
						u = u_temp+U_MIN;
 8001646:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001648:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 800164c:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001650:	4a6f      	ldr	r2, [pc, #444]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 8001652:	6013      	str	r3, [r2, #0]
						HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1.5/3.3*4095);
 8001654:	f240 7345 	movw	r3, #1861	; 0x745
 8001658:	2200      	movs	r2, #0
 800165a:	2100      	movs	r1, #0
 800165c:	486d      	ldr	r0, [pc, #436]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xa44>)
 800165e:	f002 fbe7 	bl	8003e30 <HAL_DAC_SetValue>
					if(H31 && H32 && H33){
 8001662:	e26d      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd70>
						int H41 = 73*dx0-997*dx1+784222;       H41 = H41<=0;
 8001664:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001668:	4613      	mov	r3, r2
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	4413      	add	r3, r2
 800166e:	00db      	lsls	r3, r3, #3
 8001670:	441a      	add	r2, r3
 8001672:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001676:	f46f 7179 	mvn.w	r1, #996	; 0x3e4
 800167a:	fb01 f303 	mul.w	r3, r1, r3
 800167e:	4413      	add	r3, r2
 8001680:	f503 233f 	add.w	r3, r3, #782336	; 0xbf000
 8001684:	f203 735e 	addw	r3, r3, #1886	; 0x75e
 8001688:	67bb      	str	r3, [r7, #120]	; 0x78
 800168a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800168c:	2b00      	cmp	r3, #0
 800168e:	bfd4      	ite	le
 8001690:	2301      	movle	r3, #1
 8001692:	2300      	movgt	r3, #0
 8001694:	b2db      	uxtb	r3, r3
 8001696:	67bb      	str	r3, [r7, #120]	; 0x78
						int H42 = 1000*dx1-1000000;            H42 = H42<=0;
 8001698:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800169c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016a0:	fb02 f303 	mul.w	r3, r2, r3
 80016a4:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 80016a8:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 80016ac:	677b      	str	r3, [r7, #116]	; 0x74
 80016ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	bfd4      	ite	le
 80016b4:	2301      	movle	r3, #1
 80016b6:	2300      	movgt	r3, #0
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	677b      	str	r3, [r7, #116]	; 0x74
						int H43 = -1000*dx0;                   H43 = H43<=0;
 80016bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80016c0:	4a56      	ldr	r2, [pc, #344]	; (800181c <HAL_TIM_PeriodElapsedCallback+0xa4c>)
 80016c2:	fb02 f303 	mul.w	r3, r2, r3
 80016c6:	673b      	str	r3, [r7, #112]	; 0x70
 80016c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	bfd4      	ite	le
 80016ce:	2301      	movle	r3, #1
 80016d0:	2300      	movgt	r3, #0
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	673b      	str	r3, [r7, #112]	; 0x70
						int H44 = 907*dx0-422*dx1-300125;      H44 = H44<=0;
 80016d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80016da:	f240 328b 	movw	r2, #907	; 0x38b
 80016de:	fb02 f203 	mul.w	r2, r2, r3
 80016e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80016e6:	494e      	ldr	r1, [pc, #312]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 80016e8:	fb01 f303 	mul.w	r3, r1, r3
 80016ec:	4413      	add	r3, r2
 80016ee:	f5a3 2392 	sub.w	r3, r3, #299008	; 0x49000
 80016f2:	f2a3 435d 	subw	r3, r3, #1117	; 0x45d
 80016f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80016f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	bfd4      	ite	le
 80016fe:	2301      	movle	r3, #1
 8001700:	2300      	movgt	r3, #0
 8001702:	b2db      	uxtb	r3, r3
 8001704:	66fb      	str	r3, [r7, #108]	; 0x6c
						if(H41 && H42 && H43 && H44){
 8001706:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 808b 	beq.w	8001824 <HAL_TIM_PeriodElapsedCallback+0xa54>
 800170e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001710:	2b00      	cmp	r3, #0
 8001712:	f000 8087 	beq.w	8001824 <HAL_TIM_PeriodElapsedCallback+0xa54>
 8001716:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001718:	2b00      	cmp	r3, #0
 800171a:	f000 8083 	beq.w	8001824 <HAL_TIM_PeriodElapsedCallback+0xa54>
 800171e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001720:	2b00      	cmp	r3, #0
 8001722:	d07f      	beq.n	8001824 <HAL_TIM_PeriodElapsedCallback+0xa54>
							n2 = -1233*dx0+574*dx1+408098;
 8001724:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001728:	f46f 629a 	mvn.w	r2, #1232	; 0x4d0
 800172c:	fb02 f203 	mul.w	r2, r2, r3
 8001730:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001734:	f240 213e 	movw	r1, #574	; 0x23e
 8001738:	fb01 f303 	mul.w	r3, r1, r3
 800173c:	4413      	add	r3, r2
 800173e:	f503 23c7 	add.w	r3, r3, #407552	; 0x63800
 8001742:	f203 2322 	addw	r3, r3, #546	; 0x222
 8001746:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
							n3 = -124*dx0+1305*dx1+93435;
 800174a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800174e:	4613      	mov	r3, r2
 8001750:	0152      	lsls	r2, r2, #5
 8001752:	1a9b      	subs	r3, r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4619      	mov	r1, r3
 8001758:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800175c:	f240 5219 	movw	r2, #1305	; 0x519
 8001760:	fb02 f303 	mul.w	r3, r2, r3
 8001764:	440b      	add	r3, r1
 8001766:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
 800176a:	33fb      	adds	r3, #251	; 0xfb
 800176c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
							int u_temp = 1.0614*n2-0.5676*n3+141619;
 8001770:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001774:	f7fe fe7a 	bl	800046c <__aeabi_i2d>
 8001778:	a31f      	add	r3, pc, #124	; (adr r3, 80017f8 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7fe fedf 	bl	8000540 <__aeabi_dmul>
 8001782:	4603      	mov	r3, r0
 8001784:	460c      	mov	r4, r1
 8001786:	4625      	mov	r5, r4
 8001788:	461c      	mov	r4, r3
 800178a:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800178e:	f7fe fe6d 	bl	800046c <__aeabi_i2d>
 8001792:	a31b      	add	r3, pc, #108	; (adr r3, 8001800 <HAL_TIM_PeriodElapsedCallback+0xa30>)
 8001794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001798:	f7fe fed2 	bl	8000540 <__aeabi_dmul>
 800179c:	4602      	mov	r2, r0
 800179e:	460b      	mov	r3, r1
 80017a0:	4620      	mov	r0, r4
 80017a2:	4629      	mov	r1, r5
 80017a4:	f7fe fd14 	bl	80001d0 <__aeabi_dsub>
 80017a8:	4603      	mov	r3, r0
 80017aa:	460c      	mov	r4, r1
 80017ac:	4618      	mov	r0, r3
 80017ae:	4621      	mov	r1, r4
 80017b0:	a30f      	add	r3, pc, #60	; (adr r3, 80017f0 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80017b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b6:	f7fe fd0d 	bl	80001d4 <__adddf3>
 80017ba:	4603      	mov	r3, r0
 80017bc:	460c      	mov	r4, r1
 80017be:	4618      	mov	r0, r3
 80017c0:	4621      	mov	r1, r4
 80017c2:	f7ff f8cf 	bl	8000964 <__aeabi_d2iz>
 80017c6:	4603      	mov	r3, r0
 80017c8:	66bb      	str	r3, [r7, #104]	; 0x68
							u = u_temp+U_MIN;
 80017ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017cc:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 80017d0:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 80017d4:	4a0e      	ldr	r2, [pc, #56]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xa40>)
 80017d6:	6013      	str	r3, [r2, #0]
							HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2/3.3*4095);
 80017d8:	f640 13b1 	movw	r3, #2481	; 0x9b1
 80017dc:	2200      	movs	r2, #0
 80017de:	2100      	movs	r1, #0
 80017e0:	480c      	ldr	r0, [pc, #48]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xa44>)
 80017e2:	f002 fb25 	bl	8003e30 <HAL_DAC_SetValue>
						if(H41 && H42 && H43 && H44){
 80017e6:	e1ab      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd70>
 80017e8:	03afb7e9 	.word	0x03afb7e9
 80017ec:	bfb88ce7 	.word	0xbfb88ce7
 80017f0:	00000000 	.word	0x00000000
 80017f4:	41014998 	.word	0x41014998
 80017f8:	90ff9724 	.word	0x90ff9724
 80017fc:	3ff0fb7e 	.word	0x3ff0fb7e
 8001800:	79a6b50b 	.word	0x79a6b50b
 8001804:	3fe229c7 	.word	0x3fe229c7
 8001808:	2000003c 	.word	0x2000003c
 800180c:	20000050 	.word	0x20000050
 8001810:	2000002c 	.word	0x2000002c
 8001814:	20000060 	.word	0x20000060
 8001818:	fffffc4c 	.word	0xfffffc4c
 800181c:	fffffc18 	.word	0xfffffc18
 8001820:	fffffe5a 	.word	0xfffffe5a
							int H51 = -674*dx0-738*dx1+1106412;     H51 = H51<=0;
 8001824:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001828:	4aab      	ldr	r2, [pc, #684]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0xd08>)
 800182a:	fb02 f203 	mul.w	r2, r2, r3
 800182e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001832:	49aa      	ldr	r1, [pc, #680]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0xd0c>)
 8001834:	fb01 f303 	mul.w	r3, r1, r3
 8001838:	4413      	add	r3, r2
 800183a:	f503 1387 	add.w	r3, r3, #1105920	; 0x10e000
 800183e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8001842:	667b      	str	r3, [r7, #100]	; 0x64
 8001844:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001846:	2b00      	cmp	r3, #0
 8001848:	bfd4      	ite	le
 800184a:	2301      	movle	r3, #1
 800184c:	2300      	movgt	r3, #0
 800184e:	b2db      	uxtb	r3, r3
 8001850:	667b      	str	r3, [r7, #100]	; 0x64
							int H52 = 1000*dx0-1000000;             H52 = H52<=0;
 8001852:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001856:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800185a:	fb02 f303 	mul.w	r3, r2, r3
 800185e:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 8001862:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001866:	663b      	str	r3, [r7, #96]	; 0x60
 8001868:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800186a:	2b00      	cmp	r3, #0
 800186c:	bfd4      	ite	le
 800186e:	2301      	movle	r3, #1
 8001870:	2300      	movgt	r3, #0
 8001872:	b2db      	uxtb	r3, r3
 8001874:	663b      	str	r3, [r7, #96]	; 0x60
							int H53 = 1000*dx1-1000000;             H53 = H53<=0;
 8001876:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800187a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800187e:	fb02 f303 	mul.w	r3, r2, r3
 8001882:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 8001886:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 800188a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800188c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800188e:	2b00      	cmp	r3, #0
 8001890:	bfd4      	ite	le
 8001892:	2301      	movle	r3, #1
 8001894:	2300      	movgt	r3, #0
 8001896:	b2db      	uxtb	r3, r3
 8001898:	65fb      	str	r3, [r7, #92]	; 0x5c
							int H54 = -544*dx0+839*dx1-311384;      H54 = H54<=0;
 800189a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800189e:	4613      	mov	r3, r2
 80018a0:	05db      	lsls	r3, r3, #23
 80018a2:	1a9b      	subs	r3, r3, r2
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	1a9b      	subs	r3, r3, r2
 80018a8:	015b      	lsls	r3, r3, #5
 80018aa:	4619      	mov	r1, r3
 80018ac:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80018b0:	f240 3247 	movw	r2, #839	; 0x347
 80018b4:	fb02 f303 	mul.w	r3, r2, r3
 80018b8:	440b      	add	r3, r1
 80018ba:	f5a3 2398 	sub.w	r3, r3, #311296	; 0x4c000
 80018be:	3b58      	subs	r3, #88	; 0x58
 80018c0:	65bb      	str	r3, [r7, #88]	; 0x58
 80018c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	bfd4      	ite	le
 80018c8:	2301      	movle	r3, #1
 80018ca:	2300      	movgt	r3, #0
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	65bb      	str	r3, [r7, #88]	; 0x58
							if(H51 && H52 && H53 && H54){
 80018d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d067      	beq.n	80019a6 <HAL_TIM_PeriodElapsedCallback+0xbd6>
 80018d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d064      	beq.n	80019a6 <HAL_TIM_PeriodElapsedCallback+0xbd6>
 80018dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d061      	beq.n	80019a6 <HAL_TIM_PeriodElapsedCallback+0xbd6>
 80018e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d05e      	beq.n	80019a6 <HAL_TIM_PeriodElapsedCallback+0xbd6>
								n1 = 910*dx0-1404*dx1+520906;
 80018e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80018ec:	f240 328e 	movw	r2, #910	; 0x38e
 80018f0:	fb02 f203 	mul.w	r2, r2, r3
 80018f4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80018f8:	4979      	ldr	r1, [pc, #484]	; (8001ae0 <HAL_TIM_PeriodElapsedCallback+0xd10>)
 80018fa:	fb01 f303 	mul.w	r3, r1, r3
 80018fe:	4413      	add	r3, r2
 8001900:	f503 23fe 	add.w	r3, r3, #520192	; 0x7f000
 8001904:	f203 23ca 	addw	r3, r3, #714	; 0x2ca
 8001908:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
								n3 = -679*dx0+2117*dx1-186592;
 800190c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001910:	4a74      	ldr	r2, [pc, #464]	; (8001ae4 <HAL_TIM_PeriodElapsedCallback+0xd14>)
 8001912:	fb02 f203 	mul.w	r2, r2, r3
 8001916:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800191a:	f640 0145 	movw	r1, #2117	; 0x845
 800191e:	fb01 f303 	mul.w	r3, r1, r3
 8001922:	4413      	add	r3, r2
 8001924:	f5a3 3336 	sub.w	r3, r3, #186368	; 0x2d800
 8001928:	3be0      	subs	r3, #224	; 0xe0
 800192a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
								int u_temp = -0.0959*n1-0.5676*n3+141619;
 800192e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001932:	f7fe fd9b 	bl	800046c <__aeabi_i2d>
 8001936:	a360      	add	r3, pc, #384	; (adr r3, 8001ab8 <HAL_TIM_PeriodElapsedCallback+0xce8>)
 8001938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193c:	f7fe fe00 	bl	8000540 <__aeabi_dmul>
 8001940:	4603      	mov	r3, r0
 8001942:	460c      	mov	r4, r1
 8001944:	4625      	mov	r5, r4
 8001946:	461c      	mov	r4, r3
 8001948:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800194c:	f7fe fd8e 	bl	800046c <__aeabi_i2d>
 8001950:	a35b      	add	r3, pc, #364	; (adr r3, 8001ac0 <HAL_TIM_PeriodElapsedCallback+0xcf0>)
 8001952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001956:	f7fe fdf3 	bl	8000540 <__aeabi_dmul>
 800195a:	4602      	mov	r2, r0
 800195c:	460b      	mov	r3, r1
 800195e:	4620      	mov	r0, r4
 8001960:	4629      	mov	r1, r5
 8001962:	f7fe fc35 	bl	80001d0 <__aeabi_dsub>
 8001966:	4603      	mov	r3, r0
 8001968:	460c      	mov	r4, r1
 800196a:	4618      	mov	r0, r3
 800196c:	4621      	mov	r1, r4
 800196e:	a356      	add	r3, pc, #344	; (adr r3, 8001ac8 <HAL_TIM_PeriodElapsedCallback+0xcf8>)
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	f7fe fc2e 	bl	80001d4 <__adddf3>
 8001978:	4603      	mov	r3, r0
 800197a:	460c      	mov	r4, r1
 800197c:	4618      	mov	r0, r3
 800197e:	4621      	mov	r1, r4
 8001980:	f7fe fff0 	bl	8000964 <__aeabi_d2iz>
 8001984:	4603      	mov	r3, r0
 8001986:	657b      	str	r3, [r7, #84]	; 0x54
								u = u_temp+U_MIN;
 8001988:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800198a:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 800198e:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001992:	4a55      	ldr	r2, [pc, #340]	; (8001ae8 <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8001994:	6013      	str	r3, [r2, #0]
								HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2.5/3.3*4095);
 8001996:	f640 431e 	movw	r3, #3102	; 0xc1e
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	4853      	ldr	r0, [pc, #332]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 80019a0:	f002 fa46 	bl	8003e30 <HAL_DAC_SetValue>
							if(H51 && H52 && H53 && H54){
 80019a4:	e0cc      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd70>
								int H61 = 544*dx0-839*dx1+311384;     H61 = H61<=0;
 80019a6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80019aa:	4613      	mov	r3, r2
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	4413      	add	r3, r2
 80019b0:	015b      	lsls	r3, r3, #5
 80019b2:	4619      	mov	r1, r3
 80019b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80019b8:	4a4d      	ldr	r2, [pc, #308]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0xd20>)
 80019ba:	fb02 f303 	mul.w	r3, r2, r3
 80019be:	440b      	add	r3, r1
 80019c0:	f503 2398 	add.w	r3, r3, #311296	; 0x4c000
 80019c4:	3358      	adds	r3, #88	; 0x58
 80019c6:	653b      	str	r3, [r7, #80]	; 0x50
 80019c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	bfd4      	ite	le
 80019ce:	2301      	movle	r3, #1
 80019d0:	2300      	movgt	r3, #0
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	653b      	str	r3, [r7, #80]	; 0x50
								int H62 = -907*dx0+422*dx1+300125;    H62 = H62<=0;
 80019d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80019da:	4a46      	ldr	r2, [pc, #280]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0xd24>)
 80019dc:	fb02 f203 	mul.w	r2, r2, r3
 80019e0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80019e4:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 80019e8:	fb01 f303 	mul.w	r3, r1, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 80019f2:	f203 435d 	addw	r3, r3, #1117	; 0x45d
 80019f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	bfd4      	ite	le
 80019fe:	2301      	movle	r3, #1
 8001a00:	2300      	movgt	r3, #0
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	64fb      	str	r3, [r7, #76]	; 0x4c
								int H63 = 1000*dx1-1000000;           H63 = H63<=0;
 8001a06:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001a0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a0e:	fb02 f303 	mul.w	r3, r2, r3
 8001a12:	f5a3 2374 	sub.w	r3, r3, #999424	; 0xf4000
 8001a16:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 8001a1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	bfd4      	ite	le
 8001a22:	2301      	movle	r3, #1
 8001a24:	2300      	movgt	r3, #0
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	64bb      	str	r3, [r7, #72]	; 0x48
								if(H61 && H62 && H63){
 8001a2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d063      	beq.n	8001af8 <HAL_TIM_PeriodElapsedCallback+0xd28>
 8001a30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d060      	beq.n	8001af8 <HAL_TIM_PeriodElapsedCallback+0xd28>
 8001a36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d05d      	beq.n	8001af8 <HAL_TIM_PeriodElapsedCallback+0xd28>
									n3 = -166*dx0+1325*dx1+107379;
 8001a3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001a40:	f06f 02a5 	mvn.w	r2, #165	; 0xa5
 8001a44:	fb02 f203 	mul.w	r2, r2, r3
 8001a48:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001a4c:	f240 512d 	movw	r1, #1325	; 0x52d
 8001a50:	fb01 f303 	mul.w	r3, r1, r3
 8001a54:	4413      	add	r3, r2
 8001a56:	f503 33d1 	add.w	r3, r3, #107008	; 0x1a200
 8001a5a:	f203 1373 	addw	r3, r3, #371	; 0x173
 8001a5e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
									int u_temp = -0.5676*n3+141619;
 8001a62:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001a66:	f7fe fd01 	bl	800046c <__aeabi_i2d>
 8001a6a:	a319      	add	r3, pc, #100	; (adr r3, 8001ad0 <HAL_TIM_PeriodElapsedCallback+0xd00>)
 8001a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a70:	f7fe fd66 	bl	8000540 <__aeabi_dmul>
 8001a74:	4603      	mov	r3, r0
 8001a76:	460c      	mov	r4, r1
 8001a78:	4618      	mov	r0, r3
 8001a7a:	4621      	mov	r1, r4
 8001a7c:	a312      	add	r3, pc, #72	; (adr r3, 8001ac8 <HAL_TIM_PeriodElapsedCallback+0xcf8>)
 8001a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a82:	f7fe fba7 	bl	80001d4 <__adddf3>
 8001a86:	4603      	mov	r3, r0
 8001a88:	460c      	mov	r4, r1
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	4621      	mov	r1, r4
 8001a8e:	f7fe ff69 	bl	8000964 <__aeabi_d2iz>
 8001a92:	4603      	mov	r3, r0
 8001a94:	647b      	str	r3, [r7, #68]	; 0x44
									u = u_temp+U_MIN;
 8001a96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a98:	f5a3 23a4 	sub.w	r3, r3, #335872	; 0x52000
 8001a9c:	f2a3 73ec 	subw	r3, r3, #2028	; 0x7ec
 8001aa0:	4a11      	ldr	r2, [pc, #68]	; (8001ae8 <HAL_TIM_PeriodElapsedCallback+0xd18>)
 8001aa2:	6013      	str	r3, [r2, #0]
									HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3/3.3*4095);
 8001aa4:	f640 638a 	movw	r3, #3722	; 0xe8a
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	480f      	ldr	r0, [pc, #60]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0xd1c>)
 8001aae:	f002 f9bf 	bl	8003e30 <HAL_DAC_SetValue>
								if(H61 && H62 && H63){
 8001ab2:	e045      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd70>
 8001ab4:	f3af 8000 	nop.w
 8001ab8:	03afb7e9 	.word	0x03afb7e9
 8001abc:	bfb88ce7 	.word	0xbfb88ce7
 8001ac0:	79a6b50b 	.word	0x79a6b50b
 8001ac4:	3fe229c7 	.word	0x3fe229c7
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	41014998 	.word	0x41014998
 8001ad0:	79a6b50b 	.word	0x79a6b50b
 8001ad4:	bfe229c7 	.word	0xbfe229c7
 8001ad8:	fffffd5e 	.word	0xfffffd5e
 8001adc:	fffffd1e 	.word	0xfffffd1e
 8001ae0:	fffffa84 	.word	0xfffffa84
 8001ae4:	fffffd59 	.word	0xfffffd59
 8001ae8:	2000002c 	.word	0x2000002c
 8001aec:	20000060 	.word	0x20000060
 8001af0:	fffffcb9 	.word	0xfffffcb9
 8001af4:	fffffc75 	.word	0xfffffc75
									dx0 = x[0] - xs0;
 8001af8:	4b30      	ldr	r3, [pc, #192]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0xdec>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2232      	movs	r2, #50	; 0x32
 8001afe:	1a9b      	subs	r3, r3, r2
 8001b00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
									dx1 = x[1] - xs1;
 8001b04:	4b2d      	ldr	r3, [pc, #180]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0xdec>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b0c:	1a9b      	subs	r3, r3, r2
 8001b0e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
									u = -4854*dx0; u += 53*dx1;
 8001b12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001b16:	4a2a      	ldr	r2, [pc, #168]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xdf0>)
 8001b18:	fb02 f303 	mul.w	r3, r2, r3
 8001b1c:	4a29      	ldr	r2, [pc, #164]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b24:	2235      	movs	r2, #53	; 0x35
 8001b26:	fb02 f203 	mul.w	r2, r2, r3
 8001b2a:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4413      	add	r3, r2
 8001b30:	4a24      	ldr	r2, [pc, #144]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001b32:	6013      	str	r3, [r2, #0]
									HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8001b34:	2300      	movs	r3, #0
 8001b36:	2200      	movs	r2, #0
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4823      	ldr	r0, [pc, #140]	; (8001bc8 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 8001b3c:	f002 f978 	bl	8003e30 <HAL_DAC_SetValue>
			int input = u*1599/1000000; input += 500;
 8001b40:	4b20      	ldr	r3, [pc, #128]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f240 623f 	movw	r2, #1599	; 0x63f
 8001b48:	fb02 f303 	mul.w	r3, r2, r3
 8001b4c:	4a1f      	ldr	r2, [pc, #124]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xdfc>)
 8001b4e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b52:	1492      	asrs	r2, r2, #18
 8001b54:	17db      	asrs	r3, r3, #31
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001b60:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001b64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
			if(input < 0) input = 0;
 8001b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	da02      	bge.n	8001b76 <HAL_TIM_PeriodElapsedCallback+0xda6>
 8001b70:	2300      	movs	r3, #0
 8001b72:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
			if(input > 1599) input = 1599;
 8001b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001b7a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001b7e:	db03      	blt.n	8001b88 <HAL_TIM_PeriodElapsedCallback+0xdb8>
 8001b80:	f240 633f 	movw	r3, #1599	; 0x63f
 8001b84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
			htim2.Instance->CCR2 = input;
 8001b88:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xe00>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8001b90:	639a      	str	r2, [r3, #56]	; 0x38
			u /= 1000;
 8001b92:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a0f      	ldr	r2, [pc, #60]	; (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xe04>)
 8001b98:	fb82 1203 	smull	r1, r2, r2, r3
 8001b9c:	1192      	asrs	r2, r2, #6
 8001b9e:	17db      	asrs	r3, r3, #31
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	4a08      	ldr	r2, [pc, #32]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001ba4:	6013      	str	r3, [r2, #0]
			u += us;
 8001ba6:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f240 1257 	movw	r2, #343	; 0x157
 8001bae:	4413      	add	r3, r2
 8001bb0:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 8001bb2:	6013      	str	r3, [r2, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	37ec      	adds	r7, #236	; 0xec
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bbc:	20000034 	.word	0x20000034
 8001bc0:	ffffed0a 	.word	0xffffed0a
 8001bc4:	2000002c 	.word	0x2000002c
 8001bc8:	20000060 	.word	0x20000060
 8001bcc:	431bde83 	.word	0x431bde83
 8001bd0:	200001d4 	.word	0x200001d4
 8001bd4:	10624dd3 	.word	0x10624dd3

08001bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bdc:	f000 fdfc 	bl	80027d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001be0:	f000 f83c 	bl	8001c5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001be4:	f000 fade 	bl	80021a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001be8:	f000 fab6 	bl	8002158 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001bec:	f000 fa84 	bl	80020f8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001bf0:	f000 f8bc 	bl	8001d6c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001bf4:	f000 f934 	bl	8001e60 <MX_ADC2_Init>
  MX_DAC1_Init();
 8001bf8:	f000 f998 	bl	8001f2c <MX_DAC1_Init>
  MX_TIM2_Init();
 8001bfc:	f000 f9d4 	bl	8001fa8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001c00:	f000 fa2c 	bl	800205c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001c04:	2100      	movs	r1, #0
 8001c06:	480e      	ldr	r0, [pc, #56]	; (8001c40 <main+0x68>)
 8001c08:	f002 f8c5 	bl	8003d96 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8001c0c:	2110      	movs	r1, #16
 8001c0e:	480c      	ldr	r0, [pc, #48]	; (8001c40 <main+0x68>)
 8001c10:	f002 f8c1 	bl	8003d96 <HAL_DAC_Start>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_buf0, SIZE);
 8001c14:	2207      	movs	r2, #7
 8001c16:	490b      	ldr	r1, [pc, #44]	; (8001c44 <main+0x6c>)
 8001c18:	480b      	ldr	r0, [pc, #44]	; (8001c48 <main+0x70>)
 8001c1a:	f001 f993 	bl	8002f44 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf1, SIZE);
 8001c1e:	2207      	movs	r2, #7
 8001c20:	490a      	ldr	r1, [pc, #40]	; (8001c4c <main+0x74>)
 8001c22:	480b      	ldr	r0, [pc, #44]	; (8001c50 <main+0x78>)
 8001c24:	f001 f98e 	bl	8002f44 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim3);
 8001c28:	480a      	ldr	r0, [pc, #40]	; (8001c54 <main+0x7c>)
 8001c2a:	f004 f923 	bl	8005e74 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001c2e:	2104      	movs	r1, #4
 8001c30:	4809      	ldr	r0, [pc, #36]	; (8001c58 <main+0x80>)
 8001c32:	f004 f975 	bl	8005f20 <HAL_TIM_PWM_Start>
  htim2.Instance->CCR2 = 0;
 8001c36:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <main+0x80>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c3e:	e7fe      	b.n	8001c3e <main+0x66>
 8001c40:	20000060 	.word	0x20000060
 8001c44:	200002dc 	.word	0x200002dc
 8001c48:	20000074 	.word	0x20000074
 8001c4c:	20000118 	.word	0x20000118
 8001c50:	20000128 	.word	0x20000128
 8001c54:	200000d8 	.word	0x200000d8
 8001c58:	200001d4 	.word	0x200001d4

08001c5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b0b8      	sub	sp, #224	; 0xe0
 8001c60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c62:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c66:	2244      	movs	r2, #68	; 0x44
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f005 fee6 	bl	8007a3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c70:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
 8001c7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c80:	463b      	mov	r3, r7
 8001c82:	2288      	movs	r2, #136	; 0x88
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f005 fed8 	bl	8007a3c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c9a:	2310      	movs	r3, #16
 8001c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001cac:	2301      	movs	r3, #1
 8001cae:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001cb2:	230a      	movs	r3, #10
 8001cb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001cb8:	2307      	movs	r3, #7
 8001cba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f002 fe0a 	bl	80048e8 <HAL_RCC_OscConfig>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001cda:	f000 facd 	bl	8002278 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cde:	230f      	movs	r3, #15
 8001ce0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cea:	2300      	movs	r3, #0
 8001cec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001cfc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001d00:	2104      	movs	r1, #4
 8001d02:	4618      	mov	r0, r3
 8001d04:	f003 f9d6 	bl	80050b4 <HAL_RCC_ClockConfig>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001d0e:	f000 fab3 	bl	8002278 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8001d12:	f244 0302 	movw	r3, #16386	; 0x4002
 8001d16:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001d1c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001d20:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001d22:	2302      	movs	r3, #2
 8001d24:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001d26:	2301      	movs	r3, #1
 8001d28:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001d2a:	2308      	movs	r3, #8
 8001d2c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001d2e:	2307      	movs	r3, #7
 8001d30:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001d32:	2302      	movs	r3, #2
 8001d34:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001d36:	2302      	movs	r3, #2
 8001d38:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001d3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d3e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d40:	463b      	mov	r3, r7
 8001d42:	4618      	mov	r0, r3
 8001d44:	f003 fbba 	bl	80054bc <HAL_RCCEx_PeriphCLKConfig>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001d4e:	f000 fa93 	bl	8002278 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001d52:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d56:	f002 fd71 	bl	800483c <HAL_PWREx_ControlVoltageScaling>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <SystemClock_Config+0x108>
  {
    Error_Handler();
 8001d60:	f000 fa8a 	bl	8002278 <Error_Handler>
  }
}
 8001d64:	bf00      	nop
 8001d66:	37e0      	adds	r7, #224	; 0xe0
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	; 0x28
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001d72:	f107 031c 	add.w	r3, r7, #28
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001d7e:	1d3b      	adds	r3, r7, #4
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]
 8001d8c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001d8e:	4b31      	ldr	r3, [pc, #196]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001d90:	4a31      	ldr	r2, [pc, #196]	; (8001e58 <MX_ADC1_Init+0xec>)
 8001d92:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001d94:	4b2f      	ldr	r3, [pc, #188]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d9a:	4b2e      	ldr	r3, [pc, #184]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001da0:	4b2c      	ldr	r3, [pc, #176]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001da6:	4b2b      	ldr	r3, [pc, #172]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dac:	4b29      	ldr	r3, [pc, #164]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dae:	2204      	movs	r2, #4
 8001db0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001db2:	4b28      	ldr	r3, [pc, #160]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001db8:	4b26      	ldr	r3, [pc, #152]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001dbe:	4b25      	ldr	r3, [pc, #148]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dc4:	4b23      	ldr	r3, [pc, #140]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001dcc:	4b21      	ldr	r3, [pc, #132]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dd2:	4b20      	ldr	r3, [pc, #128]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dd8:	4b1e      	ldr	r3, [pc, #120]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001dde:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001de0:	2201      	movs	r2, #1
 8001de2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001de6:	4b1b      	ldr	r3, [pc, #108]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001dec:	4b19      	ldr	r3, [pc, #100]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001df4:	4817      	ldr	r0, [pc, #92]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001df6:	f000 ff51 	bl	8002c9c <HAL_ADC_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001e00:	f000 fa3a 	bl	8002278 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e04:	2300      	movs	r3, #0
 8001e06:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4811      	ldr	r0, [pc, #68]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001e10:	f001 fde2 	bl	80039d8 <HAL_ADCEx_MultiModeConfigChannel>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001e1a:	f000 fa2d 	bl	8002278 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001e1e:	4b0f      	ldr	r3, [pc, #60]	; (8001e5c <MX_ADC1_Init+0xf0>)
 8001e20:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e22:	2306      	movs	r3, #6
 8001e24:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001e26:	2305      	movs	r3, #5
 8001e28:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e2a:	237f      	movs	r3, #127	; 0x7f
 8001e2c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e2e:	2304      	movs	r3, #4
 8001e30:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4806      	ldr	r0, [pc, #24]	; (8001e54 <MX_ADC1_Init+0xe8>)
 8001e3c:	f001 f954 	bl	80030e8 <HAL_ADC_ConfigChannel>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001e46:	f000 fa17 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e4a:	bf00      	nop
 8001e4c:	3728      	adds	r7, #40	; 0x28
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000128 	.word	0x20000128
 8001e58:	50040000 	.word	0x50040000
 8001e5c:	14f00020 	.word	0x14f00020

08001e60 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e66:	463b      	mov	r3, r7
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
 8001e74:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 8001e76:	4b2a      	ldr	r3, [pc, #168]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001e78:	4a2a      	ldr	r2, [pc, #168]	; (8001f24 <MX_ADC2_Init+0xc4>)
 8001e7a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e7c:	4b28      	ldr	r3, [pc, #160]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001e82:	4b27      	ldr	r3, [pc, #156]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e88:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e8e:	4b24      	ldr	r3, [pc, #144]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e94:	4b22      	ldr	r3, [pc, #136]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001e96:	2204      	movs	r2, #4
 8001e98:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001e9a:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001ea0:	4b1f      	ldr	r3, [pc, #124]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001eac:	4b1c      	ldr	r3, [pc, #112]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.NbrOfDiscConversion = 1;
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001eba:	4b19      	ldr	r3, [pc, #100]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ec0:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001ec6:	4b16      	ldr	r3, [pc, #88]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ece:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001edc:	4810      	ldr	r0, [pc, #64]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001ede:	f000 fedd 	bl	8002c9c <HAL_ADC_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001ee8:	f000 f9c6 	bl	8002278 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001eec:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <MX_ADC2_Init+0xc8>)
 8001eee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ef0:	2306      	movs	r3, #6
 8001ef2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001ef4:	2305      	movs	r3, #5
 8001ef6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ef8:	237f      	movs	r3, #127	; 0x7f
 8001efa:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001efc:	2304      	movs	r3, #4
 8001efe:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001f04:	463b      	mov	r3, r7
 8001f06:	4619      	mov	r1, r3
 8001f08:	4805      	ldr	r0, [pc, #20]	; (8001f20 <MX_ADC2_Init+0xc0>)
 8001f0a:	f001 f8ed 	bl	80030e8 <HAL_ADC_ConfigChannel>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 8001f14:	f000 f9b0 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001f18:	bf00      	nop
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000074 	.word	0x20000074
 8001f24:	50040100 	.word	0x50040100
 8001f28:	19200040 	.word	0x19200040

08001f2c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08a      	sub	sp, #40	; 0x28
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	2224      	movs	r2, #36	; 0x24
 8001f36:	2100      	movs	r1, #0
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f005 fd7f 	bl	8007a3c <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8001f3e:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <MX_DAC1_Init+0x74>)
 8001f40:	4a18      	ldr	r2, [pc, #96]	; (8001fa4 <MX_DAC1_Init+0x78>)
 8001f42:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001f44:	4816      	ldr	r0, [pc, #88]	; (8001fa0 <MX_DAC1_Init+0x74>)
 8001f46:	f001 ff04 	bl	8003d52 <HAL_DAC_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001f50:	f000 f992 	bl	8002278 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001f54:	2300      	movs	r3, #0
 8001f56:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001f60:	2300      	movs	r3, #0
 8001f62:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001f68:	1d3b      	adds	r3, r7, #4
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	480c      	ldr	r0, [pc, #48]	; (8001fa0 <MX_DAC1_Init+0x74>)
 8001f70:	f001 ff83 	bl	8003e7a <HAL_DAC_ConfigChannel>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001f7a:	f000 f97d 	bl	8002278 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	613b      	str	r3, [r7, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2210      	movs	r2, #16
 8001f86:	4619      	mov	r1, r3
 8001f88:	4805      	ldr	r0, [pc, #20]	; (8001fa0 <MX_DAC1_Init+0x74>)
 8001f8a:	f001 ff76 	bl	8003e7a <HAL_DAC_ConfigChannel>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_DAC1_Init+0x6c>
  {
    Error_Handler();
 8001f94:	f000 f970 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001f98:	bf00      	nop
 8001f9a:	3728      	adds	r7, #40	; 0x28
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20000060 	.word	0x20000060
 8001fa4:	40007400 	.word	0x40007400

08001fa8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08a      	sub	sp, #40	; 0x28
 8001fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fae:	f107 031c 	add.w	r3, r7, #28
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]
 8001fb8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fba:	463b      	mov	r3, r7
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
 8001fc8:	615a      	str	r2, [r3, #20]
 8001fca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fcc:	4b22      	ldr	r3, [pc, #136]	; (8002058 <MX_TIM2_Init+0xb0>)
 8001fce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fd4:	4b20      	ldr	r3, [pc, #128]	; (8002058 <MX_TIM2_Init+0xb0>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fda:	4b1f      	ldr	r3, [pc, #124]	; (8002058 <MX_TIM2_Init+0xb0>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1600-1;
 8001fe0:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <MX_TIM2_Init+0xb0>)
 8001fe2:	f240 623f 	movw	r2, #1599	; 0x63f
 8001fe6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <MX_TIM2_Init+0xb0>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fee:	4b1a      	ldr	r3, [pc, #104]	; (8002058 <MX_TIM2_Init+0xb0>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ff4:	4818      	ldr	r0, [pc, #96]	; (8002058 <MX_TIM2_Init+0xb0>)
 8001ff6:	f003 ff67 	bl	8005ec8 <HAL_TIM_PWM_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002000:	f000 f93a 	bl	8002278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002004:	2300      	movs	r3, #0
 8002006:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800200c:	f107 031c 	add.w	r3, r7, #28
 8002010:	4619      	mov	r1, r3
 8002012:	4811      	ldr	r0, [pc, #68]	; (8002058 <MX_TIM2_Init+0xb0>)
 8002014:	f004 ff26 	bl	8006e64 <HAL_TIMEx_MasterConfigSynchronization>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800201e:	f000 f92b 	bl	8002278 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002022:	2360      	movs	r3, #96	; 0x60
 8002024:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002026:	2300      	movs	r3, #0
 8002028:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800202a:	2300      	movs	r3, #0
 800202c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002032:	463b      	mov	r3, r7
 8002034:	2204      	movs	r2, #4
 8002036:	4619      	mov	r1, r3
 8002038:	4807      	ldr	r0, [pc, #28]	; (8002058 <MX_TIM2_Init+0xb0>)
 800203a:	f004 f8e9 	bl	8006210 <HAL_TIM_PWM_ConfigChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8002044:	f000 f918 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002048:	4803      	ldr	r0, [pc, #12]	; (8002058 <MX_TIM2_Init+0xb0>)
 800204a:	f000 faa1 	bl	8002590 <HAL_TIM_MspPostInit>

}
 800204e:	bf00      	nop
 8002050:	3728      	adds	r7, #40	; 0x28
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	200001d4 	.word	0x200001d4

0800205c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b088      	sub	sp, #32
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002062:	f107 0310 	add.w	r3, r7, #16
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800207a:	4b1d      	ldr	r3, [pc, #116]	; (80020f0 <MX_TIM3_Init+0x94>)
 800207c:	4a1d      	ldr	r2, [pc, #116]	; (80020f4 <MX_TIM3_Init+0x98>)
 800207e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8002080:	4b1b      	ldr	r3, [pc, #108]	; (80020f0 <MX_TIM3_Init+0x94>)
 8002082:	224f      	movs	r2, #79	; 0x4f
 8002084:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002086:	4b1a      	ldr	r3, [pc, #104]	; (80020f0 <MX_TIM3_Init+0x94>)
 8002088:	2200      	movs	r2, #0
 800208a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 800208c:	4b18      	ldr	r3, [pc, #96]	; (80020f0 <MX_TIM3_Init+0x94>)
 800208e:	2263      	movs	r2, #99	; 0x63
 8002090:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002092:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <MX_TIM3_Init+0x94>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002098:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <MX_TIM3_Init+0x94>)
 800209a:	2200      	movs	r2, #0
 800209c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800209e:	4814      	ldr	r0, [pc, #80]	; (80020f0 <MX_TIM3_Init+0x94>)
 80020a0:	f003 febc 	bl	8005e1c <HAL_TIM_Base_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80020aa:	f000 f8e5 	bl	8002278 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80020b4:	f107 0310 	add.w	r3, r7, #16
 80020b8:	4619      	mov	r1, r3
 80020ba:	480d      	ldr	r0, [pc, #52]	; (80020f0 <MX_TIM3_Init+0x94>)
 80020bc:	f004 f9c0 	bl	8006440 <HAL_TIM_ConfigClockSource>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80020c6:	f000 f8d7 	bl	8002278 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	4619      	mov	r1, r3
 80020d6:	4806      	ldr	r0, [pc, #24]	; (80020f0 <MX_TIM3_Init+0x94>)
 80020d8:	f004 fec4 	bl	8006e64 <HAL_TIMEx_MasterConfigSynchronization>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80020e2:	f000 f8c9 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020e6:	bf00      	nop
 80020e8:	3720      	adds	r7, #32
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	200000d8 	.word	0x200000d8
 80020f4:	40000400 	.word	0x40000400

080020f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020fc:	4b14      	ldr	r3, [pc, #80]	; (8002150 <MX_USART2_UART_Init+0x58>)
 80020fe:	4a15      	ldr	r2, [pc, #84]	; (8002154 <MX_USART2_UART_Init+0x5c>)
 8002100:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002102:	4b13      	ldr	r3, [pc, #76]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002104:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002108:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800210a:	4b11      	ldr	r3, [pc, #68]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800210c:	2200      	movs	r2, #0
 800210e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002110:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002112:	2200      	movs	r2, #0
 8002114:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002118:	2200      	movs	r2, #0
 800211a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800211c:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800211e:	220c      	movs	r2, #12
 8002120:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002122:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002124:	2200      	movs	r2, #0
 8002126:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002128:	4b09      	ldr	r3, [pc, #36]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800212a:	2200      	movs	r2, #0
 800212c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800212e:	4b08      	ldr	r3, [pc, #32]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002130:	2200      	movs	r2, #0
 8002132:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002134:	4b06      	ldr	r3, [pc, #24]	; (8002150 <MX_USART2_UART_Init+0x58>)
 8002136:	2200      	movs	r2, #0
 8002138:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800213a:	4805      	ldr	r0, [pc, #20]	; (8002150 <MX_USART2_UART_Init+0x58>)
 800213c:	f004 ff38 	bl	8006fb0 <HAL_UART_Init>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002146:	f000 f897 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000214 	.word	0x20000214
 8002154:	40004400 	.word	0x40004400

08002158 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800215e:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <MX_DMA_Init+0x48>)
 8002160:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002162:	4a0f      	ldr	r2, [pc, #60]	; (80021a0 <MX_DMA_Init+0x48>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	6493      	str	r3, [r2, #72]	; 0x48
 800216a:	4b0d      	ldr	r3, [pc, #52]	; (80021a0 <MX_DMA_Init+0x48>)
 800216c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	2100      	movs	r1, #0
 800217a:	200b      	movs	r0, #11
 800217c:	f001 fdb3 	bl	8003ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002180:	200b      	movs	r0, #11
 8002182:	f001 fdcc 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	200c      	movs	r0, #12
 800218c:	f001 fdab 	bl	8003ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002190:	200c      	movs	r0, #12
 8002192:	f001 fdc4 	bl	8003d1e <HAL_NVIC_EnableIRQ>

}
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000

080021a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	; 0x28
 80021a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	60da      	str	r2, [r3, #12]
 80021b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ba:	4b2c      	ldr	r3, [pc, #176]	; (800226c <MX_GPIO_Init+0xc8>)
 80021bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021be:	4a2b      	ldr	r2, [pc, #172]	; (800226c <MX_GPIO_Init+0xc8>)
 80021c0:	f043 0304 	orr.w	r3, r3, #4
 80021c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021c6:	4b29      	ldr	r3, [pc, #164]	; (800226c <MX_GPIO_Init+0xc8>)
 80021c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021d2:	4b26      	ldr	r3, [pc, #152]	; (800226c <MX_GPIO_Init+0xc8>)
 80021d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d6:	4a25      	ldr	r2, [pc, #148]	; (800226c <MX_GPIO_Init+0xc8>)
 80021d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021de:	4b23      	ldr	r3, [pc, #140]	; (800226c <MX_GPIO_Init+0xc8>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ea:	4b20      	ldr	r3, [pc, #128]	; (800226c <MX_GPIO_Init+0xc8>)
 80021ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ee:	4a1f      	ldr	r2, [pc, #124]	; (800226c <MX_GPIO_Init+0xc8>)
 80021f0:	f043 0301 	orr.w	r3, r3, #1
 80021f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021f6:	4b1d      	ldr	r3, [pc, #116]	; (800226c <MX_GPIO_Init+0xc8>)
 80021f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002202:	4b1a      	ldr	r3, [pc, #104]	; (800226c <MX_GPIO_Init+0xc8>)
 8002204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002206:	4a19      	ldr	r2, [pc, #100]	; (800226c <MX_GPIO_Init+0xc8>)
 8002208:	f043 0302 	orr.w	r3, r3, #2
 800220c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800220e:	4b17      	ldr	r3, [pc, #92]	; (800226c <MX_GPIO_Init+0xc8>)
 8002210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	607b      	str	r3, [r7, #4]
 8002218:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002220:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002224:	f002 fae4 	bl	80047f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002228:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800222c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800222e:	4b10      	ldr	r3, [pc, #64]	; (8002270 <MX_GPIO_Init+0xcc>)
 8002230:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002236:	f107 0314 	add.w	r3, r7, #20
 800223a:	4619      	mov	r1, r3
 800223c:	480d      	ldr	r0, [pc, #52]	; (8002274 <MX_GPIO_Init+0xd0>)
 800223e:	f002 f92f 	bl	80044a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002246:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002248:	2301      	movs	r3, #1
 800224a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002250:	2300      	movs	r3, #0
 8002252:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	4619      	mov	r1, r3
 800225a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800225e:	f002 f91f 	bl	80044a0 <HAL_GPIO_Init>

}
 8002262:	bf00      	nop
 8002264:	3728      	adds	r7, #40	; 0x28
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40021000 	.word	0x40021000
 8002270:	10210000 	.word	0x10210000
 8002274:	48000800 	.word	0x48000800

08002278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
	...

08002288 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228e:	4b0f      	ldr	r3, [pc, #60]	; (80022cc <HAL_MspInit+0x44>)
 8002290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002292:	4a0e      	ldr	r2, [pc, #56]	; (80022cc <HAL_MspInit+0x44>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6613      	str	r3, [r2, #96]	; 0x60
 800229a:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <HAL_MspInit+0x44>)
 800229c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	607b      	str	r3, [r7, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a6:	4b09      	ldr	r3, [pc, #36]	; (80022cc <HAL_MspInit+0x44>)
 80022a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022aa:	4a08      	ldr	r2, [pc, #32]	; (80022cc <HAL_MspInit+0x44>)
 80022ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022b0:	6593      	str	r3, [r2, #88]	; 0x58
 80022b2:	4b06      	ldr	r3, [pc, #24]	; (80022cc <HAL_MspInit+0x44>)
 80022b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ba:	603b      	str	r3, [r7, #0]
 80022bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022be:	bf00      	nop
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	40021000 	.word	0x40021000

080022d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08c      	sub	sp, #48	; 0x30
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 031c 	add.w	r3, r7, #28
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a5f      	ldr	r2, [pc, #380]	; (800246c <HAL_ADC_MspInit+0x19c>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d159      	bne.n	80023a6 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80022f2:	4b5f      	ldr	r3, [pc, #380]	; (8002470 <HAL_ADC_MspInit+0x1a0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	3301      	adds	r3, #1
 80022f8:	4a5d      	ldr	r2, [pc, #372]	; (8002470 <HAL_ADC_MspInit+0x1a0>)
 80022fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80022fc:	4b5c      	ldr	r3, [pc, #368]	; (8002470 <HAL_ADC_MspInit+0x1a0>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d10b      	bne.n	800231c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8002304:	4b5b      	ldr	r3, [pc, #364]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 8002306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002308:	4a5a      	ldr	r2, [pc, #360]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 800230a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800230e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002310:	4b58      	ldr	r3, [pc, #352]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 8002312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002314:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002318:	61bb      	str	r3, [r7, #24]
 800231a:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231c:	4b55      	ldr	r3, [pc, #340]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 800231e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002320:	4a54      	ldr	r2, [pc, #336]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 8002322:	f043 0301 	orr.w	r3, r3, #1
 8002326:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002328:	4b52      	ldr	r3, [pc, #328]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 800232a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	617b      	str	r3, [r7, #20]
 8002332:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002334:	2301      	movs	r3, #1
 8002336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002338:	230b      	movs	r3, #11
 800233a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233c:	2300      	movs	r3, #0
 800233e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002340:	f107 031c 	add.w	r3, r7, #28
 8002344:	4619      	mov	r1, r3
 8002346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800234a:	f002 f8a9 	bl	80044a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800234e:	4b4a      	ldr	r3, [pc, #296]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 8002350:	4a4a      	ldr	r2, [pc, #296]	; (800247c <HAL_ADC_MspInit+0x1ac>)
 8002352:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002354:	4b48      	ldr	r3, [pc, #288]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 8002356:	2200      	movs	r2, #0
 8002358:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800235a:	4b47      	ldr	r3, [pc, #284]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 800235c:	2200      	movs	r2, #0
 800235e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002360:	4b45      	ldr	r3, [pc, #276]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 8002362:	2200      	movs	r2, #0
 8002364:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002366:	4b44      	ldr	r3, [pc, #272]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 8002368:	2280      	movs	r2, #128	; 0x80
 800236a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800236c:	4b42      	ldr	r3, [pc, #264]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 800236e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002372:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002374:	4b40      	ldr	r3, [pc, #256]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 8002376:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800237a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800237c:	4b3e      	ldr	r3, [pc, #248]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 800237e:	2220      	movs	r2, #32
 8002380:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002382:	4b3d      	ldr	r3, [pc, #244]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 8002384:	2200      	movs	r2, #0
 8002386:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002388:	483b      	ldr	r0, [pc, #236]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 800238a:	f001 fe91 	bl	80040b0 <HAL_DMA_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002394:	f7ff ff70 	bl	8002278 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a37      	ldr	r2, [pc, #220]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 800239c:	64da      	str	r2, [r3, #76]	; 0x4c
 800239e:	4a36      	ldr	r2, [pc, #216]	; (8002478 <HAL_ADC_MspInit+0x1a8>)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80023a4:	e05d      	b.n	8002462 <HAL_ADC_MspInit+0x192>
  else if(hadc->Instance==ADC2)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a35      	ldr	r2, [pc, #212]	; (8002480 <HAL_ADC_MspInit+0x1b0>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d158      	bne.n	8002462 <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC_CLK_ENABLED++;
 80023b0:	4b2f      	ldr	r3, [pc, #188]	; (8002470 <HAL_ADC_MspInit+0x1a0>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	3301      	adds	r3, #1
 80023b6:	4a2e      	ldr	r2, [pc, #184]	; (8002470 <HAL_ADC_MspInit+0x1a0>)
 80023b8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80023ba:	4b2d      	ldr	r3, [pc, #180]	; (8002470 <HAL_ADC_MspInit+0x1a0>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d10b      	bne.n	80023da <HAL_ADC_MspInit+0x10a>
      __HAL_RCC_ADC_CLK_ENABLE();
 80023c2:	4b2c      	ldr	r3, [pc, #176]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 80023c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c6:	4a2b      	ldr	r2, [pc, #172]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 80023c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80023cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023ce:	4b29      	ldr	r3, [pc, #164]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 80023d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023d6:	613b      	str	r3, [r7, #16]
 80023d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023da:	4b26      	ldr	r3, [pc, #152]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 80023dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023de:	4a25      	ldr	r2, [pc, #148]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e6:	4b23      	ldr	r3, [pc, #140]	; (8002474 <HAL_ADC_MspInit+0x1a4>)
 80023e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80023f2:	2302      	movs	r3, #2
 80023f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80023f6:	230b      	movs	r3, #11
 80023f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 031c 	add.w	r3, r7, #28
 8002402:	4619      	mov	r1, r3
 8002404:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002408:	f002 f84a 	bl	80044a0 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800240c:	4b1d      	ldr	r3, [pc, #116]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 800240e:	4a1e      	ldr	r2, [pc, #120]	; (8002488 <HAL_ADC_MspInit+0x1b8>)
 8002410:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 8002412:	4b1c      	ldr	r3, [pc, #112]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 8002414:	2200      	movs	r2, #0
 8002416:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002418:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800241e:	4b19      	ldr	r3, [pc, #100]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 8002420:	2200      	movs	r2, #0
 8002422:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002424:	4b17      	ldr	r3, [pc, #92]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 8002426:	2280      	movs	r2, #128	; 0x80
 8002428:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800242a:	4b16      	ldr	r3, [pc, #88]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 800242c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002430:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002432:	4b14      	ldr	r3, [pc, #80]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 8002434:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002438:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800243a:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 800243c:	2220      	movs	r2, #32
 800243e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002440:	4b10      	ldr	r3, [pc, #64]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 8002442:	2200      	movs	r2, #0
 8002444:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002446:	480f      	ldr	r0, [pc, #60]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 8002448:	f001 fe32 	bl	80040b0 <HAL_DMA_Init>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_ADC_MspInit+0x186>
      Error_Handler();
 8002452:	f7ff ff11 	bl	8002278 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a0a      	ldr	r2, [pc, #40]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 800245a:	64da      	str	r2, [r3, #76]	; 0x4c
 800245c:	4a09      	ldr	r2, [pc, #36]	; (8002484 <HAL_ADC_MspInit+0x1b4>)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6293      	str	r3, [r2, #40]	; 0x28
}
 8002462:	bf00      	nop
 8002464:	3730      	adds	r7, #48	; 0x30
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	50040000 	.word	0x50040000
 8002470:	2000005c 	.word	0x2000005c
 8002474:	40021000 	.word	0x40021000
 8002478:	2000018c 	.word	0x2000018c
 800247c:	40020008 	.word	0x40020008
 8002480:	50040100 	.word	0x50040100
 8002484:	20000294 	.word	0x20000294
 8002488:	4002001c 	.word	0x4002001c

0800248c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	; 0x28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a15      	ldr	r2, [pc, #84]	; (8002500 <HAL_DAC_MspInit+0x74>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d124      	bne.n	80024f8 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80024ae:	4b15      	ldr	r3, [pc, #84]	; (8002504 <HAL_DAC_MspInit+0x78>)
 80024b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b2:	4a14      	ldr	r2, [pc, #80]	; (8002504 <HAL_DAC_MspInit+0x78>)
 80024b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80024b8:	6593      	str	r3, [r2, #88]	; 0x58
 80024ba:	4b12      	ldr	r3, [pc, #72]	; (8002504 <HAL_DAC_MspInit+0x78>)
 80024bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024be:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024c2:	613b      	str	r3, [r7, #16]
 80024c4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c6:	4b0f      	ldr	r3, [pc, #60]	; (8002504 <HAL_DAC_MspInit+0x78>)
 80024c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ca:	4a0e      	ldr	r2, [pc, #56]	; (8002504 <HAL_DAC_MspInit+0x78>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024d2:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <HAL_DAC_MspInit+0x78>)
 80024d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024de:	2330      	movs	r3, #48	; 0x30
 80024e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024e2:	2303      	movs	r3, #3
 80024e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ea:	f107 0314 	add.w	r3, r7, #20
 80024ee:	4619      	mov	r1, r3
 80024f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f4:	f001 ffd4 	bl	80044a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80024f8:	bf00      	nop
 80024fa:	3728      	adds	r7, #40	; 0x28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40007400 	.word	0x40007400
 8002504:	40021000 	.word	0x40021000

08002508 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002518:	d10b      	bne.n	8002532 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800251a:	4b09      	ldr	r3, [pc, #36]	; (8002540 <HAL_TIM_PWM_MspInit+0x38>)
 800251c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800251e:	4a08      	ldr	r2, [pc, #32]	; (8002540 <HAL_TIM_PWM_MspInit+0x38>)
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	6593      	str	r3, [r2, #88]	; 0x58
 8002526:	4b06      	ldr	r3, [pc, #24]	; (8002540 <HAL_TIM_PWM_MspInit+0x38>)
 8002528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002532:	bf00      	nop
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40021000 	.word	0x40021000

08002544 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0d      	ldr	r2, [pc, #52]	; (8002588 <HAL_TIM_Base_MspInit+0x44>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d113      	bne.n	800257e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002556:	4b0d      	ldr	r3, [pc, #52]	; (800258c <HAL_TIM_Base_MspInit+0x48>)
 8002558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800255a:	4a0c      	ldr	r2, [pc, #48]	; (800258c <HAL_TIM_Base_MspInit+0x48>)
 800255c:	f043 0302 	orr.w	r3, r3, #2
 8002560:	6593      	str	r3, [r2, #88]	; 0x58
 8002562:	4b0a      	ldr	r3, [pc, #40]	; (800258c <HAL_TIM_Base_MspInit+0x48>)
 8002564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800256e:	2200      	movs	r2, #0
 8002570:	2100      	movs	r1, #0
 8002572:	201d      	movs	r0, #29
 8002574:	f001 fbb7 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002578:	201d      	movs	r0, #29
 800257a:	f001 fbd0 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800257e:	bf00      	nop
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40000400 	.word	0x40000400
 800258c:	40021000 	.word	0x40021000

08002590 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002598:	f107 030c 	add.w	r3, r7, #12
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	60da      	str	r2, [r3, #12]
 80025a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b0:	d11b      	bne.n	80025ea <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b2:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <HAL_TIM_MspPostInit+0x64>)
 80025b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b6:	4a0f      	ldr	r2, [pc, #60]	; (80025f4 <HAL_TIM_MspPostInit+0x64>)
 80025b8:	f043 0302 	orr.w	r3, r3, #2
 80025bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025be:	4b0d      	ldr	r3, [pc, #52]	; (80025f4 <HAL_TIM_MspPostInit+0x64>)
 80025c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80025ca:	2308      	movs	r3, #8
 80025cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ce:	2302      	movs	r3, #2
 80025d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025da:	2301      	movs	r3, #1
 80025dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025de:	f107 030c 	add.w	r3, r7, #12
 80025e2:	4619      	mov	r1, r3
 80025e4:	4804      	ldr	r0, [pc, #16]	; (80025f8 <HAL_TIM_MspPostInit+0x68>)
 80025e6:	f001 ff5b 	bl	80044a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80025ea:	bf00      	nop
 80025ec:	3720      	adds	r7, #32
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40021000 	.word	0x40021000
 80025f8:	48000400 	.word	0x48000400

080025fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08a      	sub	sp, #40	; 0x28
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002604:	f107 0314 	add.w	r3, r7, #20
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
 8002610:	60da      	str	r2, [r3, #12]
 8002612:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a17      	ldr	r2, [pc, #92]	; (8002678 <HAL_UART_MspInit+0x7c>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d128      	bne.n	8002670 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800261e:	4b17      	ldr	r3, [pc, #92]	; (800267c <HAL_UART_MspInit+0x80>)
 8002620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002622:	4a16      	ldr	r2, [pc, #88]	; (800267c <HAL_UART_MspInit+0x80>)
 8002624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002628:	6593      	str	r3, [r2, #88]	; 0x58
 800262a:	4b14      	ldr	r3, [pc, #80]	; (800267c <HAL_UART_MspInit+0x80>)
 800262c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002636:	4b11      	ldr	r3, [pc, #68]	; (800267c <HAL_UART_MspInit+0x80>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263a:	4a10      	ldr	r2, [pc, #64]	; (800267c <HAL_UART_MspInit+0x80>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002642:	4b0e      	ldr	r3, [pc, #56]	; (800267c <HAL_UART_MspInit+0x80>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	60fb      	str	r3, [r7, #12]
 800264c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800264e:	230c      	movs	r3, #12
 8002650:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002652:	2302      	movs	r3, #2
 8002654:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002656:	2300      	movs	r3, #0
 8002658:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265a:	2303      	movs	r3, #3
 800265c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800265e:	2307      	movs	r3, #7
 8002660:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4619      	mov	r1, r3
 8002668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800266c:	f001 ff18 	bl	80044a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002670:	bf00      	nop
 8002672:	3728      	adds	r7, #40	; 0x28
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40004400 	.word	0x40004400
 800267c:	40021000 	.word	0x40021000

08002680 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800268e:	b480      	push	{r7}
 8002690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002692:	e7fe      	b.n	8002692 <HardFault_Handler+0x4>

08002694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002698:	e7fe      	b.n	8002698 <MemManage_Handler+0x4>

0800269a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800269a:	b480      	push	{r7}
 800269c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800269e:	e7fe      	b.n	800269e <BusFault_Handler+0x4>

080026a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026a4:	e7fe      	b.n	80026a4 <UsageFault_Handler+0x4>

080026a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026a6:	b480      	push	{r7}
 80026a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026aa:	bf00      	nop
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026c2:	b480      	push	{r7}
 80026c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026c6:	bf00      	nop
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026d4:	f000 f8da 	bl	800288c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	bd80      	pop	{r7, pc}

080026dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026e0:	4802      	ldr	r0, [pc, #8]	; (80026ec <DMA1_Channel1_IRQHandler+0x10>)
 80026e2:	f001 fdfd 	bl	80042e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	2000018c 	.word	0x2000018c

080026f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80026f4:	4802      	ldr	r0, [pc, #8]	; (8002700 <DMA1_Channel2_IRQHandler+0x10>)
 80026f6:	f001 fdf3 	bl	80042e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	20000294 	.word	0x20000294

08002704 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002708:	4802      	ldr	r0, [pc, #8]	; (8002714 <TIM3_IRQHandler+0x10>)
 800270a:	f003 fc61 	bl	8005fd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	200000d8 	.word	0x200000d8

08002718 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800271c:	4b17      	ldr	r3, [pc, #92]	; (800277c <SystemInit+0x64>)
 800271e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002722:	4a16      	ldr	r2, [pc, #88]	; (800277c <SystemInit+0x64>)
 8002724:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002728:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800272c:	4b14      	ldr	r3, [pc, #80]	; (8002780 <SystemInit+0x68>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a13      	ldr	r2, [pc, #76]	; (8002780 <SystemInit+0x68>)
 8002732:	f043 0301 	orr.w	r3, r3, #1
 8002736:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002738:	4b11      	ldr	r3, [pc, #68]	; (8002780 <SystemInit+0x68>)
 800273a:	2200      	movs	r2, #0
 800273c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800273e:	4b10      	ldr	r3, [pc, #64]	; (8002780 <SystemInit+0x68>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a0f      	ldr	r2, [pc, #60]	; (8002780 <SystemInit+0x68>)
 8002744:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002748:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800274c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800274e:	4b0c      	ldr	r3, [pc, #48]	; (8002780 <SystemInit+0x68>)
 8002750:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002754:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002756:	4b0a      	ldr	r3, [pc, #40]	; (8002780 <SystemInit+0x68>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a09      	ldr	r2, [pc, #36]	; (8002780 <SystemInit+0x68>)
 800275c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002760:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002762:	4b07      	ldr	r3, [pc, #28]	; (8002780 <SystemInit+0x68>)
 8002764:	2200      	movs	r2, #0
 8002766:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002768:	4b04      	ldr	r3, [pc, #16]	; (800277c <SystemInit+0x64>)
 800276a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800276e:	609a      	str	r2, [r3, #8]
#endif
}
 8002770:	bf00      	nop
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	e000ed00 	.word	0xe000ed00
 8002780:	40021000 	.word	0x40021000

08002784 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027bc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002788:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800278a:	e003      	b.n	8002794 <LoopCopyDataInit>

0800278c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800278c:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800278e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002790:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002792:	3104      	adds	r1, #4

08002794 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002794:	480b      	ldr	r0, [pc, #44]	; (80027c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002796:	4b0c      	ldr	r3, [pc, #48]	; (80027c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002798:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800279a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800279c:	d3f6      	bcc.n	800278c <CopyDataInit>
	ldr	r2, =_sbss
 800279e:	4a0b      	ldr	r2, [pc, #44]	; (80027cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80027a0:	e002      	b.n	80027a8 <LoopFillZerobss>

080027a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027a4:	f842 3b04 	str.w	r3, [r2], #4

080027a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027a8:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <LoopForever+0x16>)
	cmp	r2, r3
 80027aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027ac:	d3f9      	bcc.n	80027a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027ae:	f7ff ffb3 	bl	8002718 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027b2:	f005 f91f 	bl	80079f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027b6:	f7ff fa0f 	bl	8001bd8 <main>

080027ba <LoopForever>:

LoopForever:
    b LoopForever
 80027ba:	e7fe      	b.n	80027ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027bc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80027c0:	08007abc 	.word	0x08007abc
	ldr	r0, =_sdata
 80027c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027c8:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80027cc:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80027d0:	200002f0 	.word	0x200002f0

080027d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027d4:	e7fe      	b.n	80027d4 <ADC1_2_IRQHandler>
	...

080027d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027de:	2300      	movs	r3, #0
 80027e0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027e2:	4b0c      	ldr	r3, [pc, #48]	; (8002814 <HAL_Init+0x3c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a0b      	ldr	r2, [pc, #44]	; (8002814 <HAL_Init+0x3c>)
 80027e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027ee:	2003      	movs	r0, #3
 80027f0:	f001 fa6e 	bl	8003cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027f4:	2000      	movs	r0, #0
 80027f6:	f000 f80f 	bl	8002818 <HAL_InitTick>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d002      	beq.n	8002806 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	71fb      	strb	r3, [r7, #7]
 8002804:	e001      	b.n	800280a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002806:	f7ff fd3f 	bl	8002288 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800280a:	79fb      	ldrb	r3, [r7, #7]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40022000 	.word	0x40022000

08002818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002820:	2300      	movs	r3, #0
 8002822:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002824:	4b16      	ldr	r3, [pc, #88]	; (8002880 <HAL_InitTick+0x68>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d022      	beq.n	8002872 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800282c:	4b15      	ldr	r3, [pc, #84]	; (8002884 <HAL_InitTick+0x6c>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	4b13      	ldr	r3, [pc, #76]	; (8002880 <HAL_InitTick+0x68>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002838:	fbb1 f3f3 	udiv	r3, r1, r3
 800283c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002840:	4618      	mov	r0, r3
 8002842:	f001 fa7a 	bl	8003d3a <HAL_SYSTICK_Config>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10f      	bne.n	800286c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b0f      	cmp	r3, #15
 8002850:	d809      	bhi.n	8002866 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002852:	2200      	movs	r2, #0
 8002854:	6879      	ldr	r1, [r7, #4]
 8002856:	f04f 30ff 	mov.w	r0, #4294967295
 800285a:	f001 fa44 	bl	8003ce6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800285e:	4a0a      	ldr	r2, [pc, #40]	; (8002888 <HAL_InitTick+0x70>)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e007      	b.n	8002876 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	73fb      	strb	r3, [r7, #15]
 800286a:	e004      	b.n	8002876 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	73fb      	strb	r3, [r7, #15]
 8002870:	e001      	b.n	8002876 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002876:	7bfb      	ldrb	r3, [r7, #15]
}
 8002878:	4618      	mov	r0, r3
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	20000008 	.word	0x20000008
 8002884:	20000000 	.word	0x20000000
 8002888:	20000004 	.word	0x20000004

0800288c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002890:	4b05      	ldr	r3, [pc, #20]	; (80028a8 <HAL_IncTick+0x1c>)
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <HAL_IncTick+0x20>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4413      	add	r3, r2
 800289a:	4a03      	ldr	r2, [pc, #12]	; (80028a8 <HAL_IncTick+0x1c>)
 800289c:	6013      	str	r3, [r2, #0]
}
 800289e:	bf00      	nop
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	200002ec 	.word	0x200002ec
 80028ac:	20000008 	.word	0x20000008

080028b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return uwTick;
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <HAL_GetTick+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	200002ec 	.word	0x200002ec

080028c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d0:	f7ff ffee 	bl	80028b0 <HAL_GetTick>
 80028d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e0:	d004      	beq.n	80028ec <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80028e2:	4b09      	ldr	r3, [pc, #36]	; (8002908 <HAL_Delay+0x40>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	4413      	add	r3, r2
 80028ea:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ec:	bf00      	nop
 80028ee:	f7ff ffdf 	bl	80028b0 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d8f7      	bhi.n	80028ee <HAL_Delay+0x26>
  {
  }
}
 80028fe:	bf00      	nop
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000008 	.word	0x20000008

0800290c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	431a      	orrs	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	609a      	str	r2, [r3, #8]
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	609a      	str	r2, [r3, #8]
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002968:	4618      	mov	r0, r3
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002974:	b490      	push	{r4, r7}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
 8002980:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	3360      	adds	r3, #96	; 0x60
 8002986:	461a      	mov	r2, r3
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4413      	add	r3, r2
 800298e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002990:	6822      	ldr	r2, [r4, #0]
 8002992:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <LL_ADC_SetOffset+0x40>)
 8002994:	4013      	ands	r3, r2
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80029a6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80029a8:	bf00      	nop
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc90      	pop	{r4, r7}
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	03fff000 	.word	0x03fff000

080029b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80029b8:	b490      	push	{r4, r7}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	3360      	adds	r3, #96	; 0x60
 80029c6:	461a      	mov	r2, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc90      	pop	{r4, r7}
 80029de:	4770      	bx	lr

080029e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80029e0:	b490      	push	{r4, r7}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	3360      	adds	r3, #96	; 0x60
 80029f0:	461a      	mov	r2, r3
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80029fa:	6823      	ldr	r3, [r4, #0]
 80029fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a06:	bf00      	nop
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc90      	pop	{r4, r7}
 8002a0e:	4770      	bx	lr

08002a10 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d101      	bne.n	8002a28 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a24:	2301      	movs	r3, #1
 8002a26:	e000      	b.n	8002a2a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a36:	b490      	push	{r4, r7}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	60f8      	str	r0, [r7, #12]
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	3330      	adds	r3, #48	; 0x30
 8002a46:	461a      	mov	r2, r3
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	0a1b      	lsrs	r3, r3, #8
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	f003 030c 	and.w	r3, r3, #12
 8002a52:	4413      	add	r3, r2
 8002a54:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002a56:	6822      	ldr	r2, [r4, #0]
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	f003 031f 	and.w	r3, r3, #31
 8002a5e:	211f      	movs	r1, #31
 8002a60:	fa01 f303 	lsl.w	r3, r1, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	401a      	ands	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	0e9b      	lsrs	r3, r3, #26
 8002a6c:	f003 011f 	and.w	r1, r3, #31
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a7e:	bf00      	nop
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc90      	pop	{r4, r7}
 8002a86:	4770      	bx	lr

08002a88 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a88:	b490      	push	{r4, r7}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	3314      	adds	r3, #20
 8002a98:	461a      	mov	r2, r3
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	0e5b      	lsrs	r3, r3, #25
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	4413      	add	r3, r2
 8002aa6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002aa8:	6822      	ldr	r2, [r4, #0]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	0d1b      	lsrs	r3, r3, #20
 8002aae:	f003 031f 	and.w	r3, r3, #31
 8002ab2:	2107      	movs	r1, #7
 8002ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	401a      	ands	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	0d1b      	lsrs	r3, r3, #20
 8002ac0:	f003 031f 	and.w	r3, r3, #31
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aca:	4313      	orrs	r3, r2
 8002acc:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc90      	pop	{r4, r7}
 8002ad6:	4770      	bx	lr

08002ad8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af0:	43db      	mvns	r3, r3
 8002af2:	401a      	ands	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f003 0318 	and.w	r3, r3, #24
 8002afa:	4908      	ldr	r1, [pc, #32]	; (8002b1c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002afc:	40d9      	lsrs	r1, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	400b      	ands	r3, r1
 8002b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b06:	431a      	orrs	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b0e:	bf00      	nop
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	0007ffff 	.word	0x0007ffff

08002b20 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 031f 	and.w	r3, r3, #31
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002b4c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6093      	str	r3, [r2, #8]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b74:	d101      	bne.n	8002b7a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002b98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b9c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bc4:	d101      	bne.n	8002bca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e000      	b.n	8002bcc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002be8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bec:	f043 0201 	orr.w	r2, r3, #1
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <LL_ADC_IsEnabled+0x18>
 8002c14:	2301      	movs	r3, #1
 8002c16:	e000      	b.n	8002c1a <LL_ADC_IsEnabled+0x1a>
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b083      	sub	sp, #12
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002c36:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c3a:	f043 0204 	orr.w	r2, r3, #4
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	d101      	bne.n	8002c66 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e000      	b.n	8002c68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 0308 	and.w	r3, r3, #8
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d101      	bne.n	8002c8c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
	...

08002c9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c9c:	b590      	push	{r4, r7, lr}
 8002c9e:	b089      	sub	sp, #36	; 0x24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e134      	b.n	8002f20 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d109      	bne.n	8002cd8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7ff fb03 	bl	80022d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff ff3f 	bl	8002b60 <LL_ADC_IsDeepPowerDownEnabled>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d004      	beq.n	8002cf2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff ff25 	bl	8002b3c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff ff5a 	bl	8002bb0 <LL_ADC_IsInternalRegulatorEnabled>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d113      	bne.n	8002d2a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff3e 	bl	8002b88 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002d0c:	4b86      	ldr	r3, [pc, #536]	; (8002f28 <HAL_ADC_Init+0x28c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	099b      	lsrs	r3, r3, #6
 8002d12:	4a86      	ldr	r2, [pc, #536]	; (8002f2c <HAL_ADC_Init+0x290>)
 8002d14:	fba2 2303 	umull	r2, r3, r2, r3
 8002d18:	099b      	lsrs	r3, r3, #6
 8002d1a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d1c:	e002      	b.n	8002d24 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	3b01      	subs	r3, #1
 8002d22:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1f9      	bne.n	8002d1e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff ff3e 	bl	8002bb0 <LL_ADC_IsInternalRegulatorEnabled>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10d      	bne.n	8002d56 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3e:	f043 0210 	orr.w	r2, r3, #16
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d4a:	f043 0201 	orr.w	r2, r3, #1
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff ff77 	bl	8002c4e <LL_ADC_REG_IsConversionOngoing>
 8002d60:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f040 80cf 	bne.w	8002f0e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f040 80cb 	bne.w	8002f0e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d80:	f043 0202 	orr.w	r2, r3, #2
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff ff37 	bl	8002c00 <LL_ADC_IsEnabled>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d115      	bne.n	8002dc4 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d98:	4865      	ldr	r0, [pc, #404]	; (8002f30 <HAL_ADC_Init+0x294>)
 8002d9a:	f7ff ff31 	bl	8002c00 <LL_ADC_IsEnabled>
 8002d9e:	4604      	mov	r4, r0
 8002da0:	4864      	ldr	r0, [pc, #400]	; (8002f34 <HAL_ADC_Init+0x298>)
 8002da2:	f7ff ff2d 	bl	8002c00 <LL_ADC_IsEnabled>
 8002da6:	4603      	mov	r3, r0
 8002da8:	431c      	orrs	r4, r3
 8002daa:	4863      	ldr	r0, [pc, #396]	; (8002f38 <HAL_ADC_Init+0x29c>)
 8002dac:	f7ff ff28 	bl	8002c00 <LL_ADC_IsEnabled>
 8002db0:	4603      	mov	r3, r0
 8002db2:	4323      	orrs	r3, r4
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d105      	bne.n	8002dc4 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	485f      	ldr	r0, [pc, #380]	; (8002f3c <HAL_ADC_Init+0x2a0>)
 8002dc0:	f7ff fda4 	bl	800290c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7e5b      	ldrb	r3, [r3, #25]
 8002dc8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002dce:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002dd4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002dda:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002de2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d106      	bne.n	8002e00 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df6:	3b01      	subs	r3, #1
 8002df8:	045b      	lsls	r3, r3, #17
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d009      	beq.n	8002e1c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e14:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68da      	ldr	r2, [r3, #12]
 8002e22:	4b47      	ldr	r3, [pc, #284]	; (8002f40 <HAL_ADC_Init+0x2a4>)
 8002e24:	4013      	ands	r3, r2
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	6812      	ldr	r2, [r2, #0]
 8002e2a:	69b9      	ldr	r1, [r7, #24]
 8002e2c:	430b      	orrs	r3, r1
 8002e2e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff ff0a 	bl	8002c4e <LL_ADC_REG_IsConversionOngoing>
 8002e3a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff ff17 	bl	8002c74 <LL_ADC_INJ_IsConversionOngoing>
 8002e46:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d13d      	bne.n	8002eca <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d13a      	bne.n	8002eca <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e58:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e60:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002e62:	4313      	orrs	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e70:	f023 0302 	bic.w	r3, r3, #2
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	6812      	ldr	r2, [r2, #0]
 8002e78:	69b9      	ldr	r1, [r7, #24]
 8002e7a:	430b      	orrs	r3, r1
 8002e7c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d118      	bne.n	8002eba <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002e92:	f023 0304 	bic.w	r3, r3, #4
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e9e:	4311      	orrs	r1, r2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002ea4:	4311      	orrs	r1, r2
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f042 0201 	orr.w	r2, r2, #1
 8002eb6:	611a      	str	r2, [r3, #16]
 8002eb8:	e007      	b.n	8002eca <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	691a      	ldr	r2, [r3, #16]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0201 	bic.w	r2, r2, #1
 8002ec8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d10c      	bne.n	8002eec <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	f023 010f 	bic.w	r1, r3, #15
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	1e5a      	subs	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	631a      	str	r2, [r3, #48]	; 0x30
 8002eea:	e007      	b.n	8002efc <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 020f 	bic.w	r2, r2, #15
 8002efa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f00:	f023 0303 	bic.w	r3, r3, #3
 8002f04:	f043 0201 	orr.w	r2, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	655a      	str	r2, [r3, #84]	; 0x54
 8002f0c:	e007      	b.n	8002f1e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f12:	f043 0210 	orr.w	r2, r3, #16
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3724      	adds	r7, #36	; 0x24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd90      	pop	{r4, r7, pc}
 8002f28:	20000000 	.word	0x20000000
 8002f2c:	053e2d63 	.word	0x053e2d63
 8002f30:	50040000 	.word	0x50040000
 8002f34:	50040100 	.word	0x50040100
 8002f38:	50040200 	.word	0x50040200
 8002f3c:	50040300 	.word	0x50040300
 8002f40:	fff0c007 	.word	0xfff0c007

08002f44 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f50:	4850      	ldr	r0, [pc, #320]	; (8003094 <HAL_ADC_Start_DMA+0x150>)
 8002f52:	f7ff fde5 	bl	8002b20 <LL_ADC_GetMultimode>
 8002f56:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fe76 	bl	8002c4e <LL_ADC_REG_IsConversionOngoing>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f040 808e 	bne.w	8003086 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_ADC_Start_DMA+0x34>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e089      	b.n	800308c <HAL_ADC_Start_DMA+0x148>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d005      	beq.n	8002f92 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2b05      	cmp	r3, #5
 8002f8a:	d002      	beq.n	8002f92 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	2b09      	cmp	r3, #9
 8002f90:	d172      	bne.n	8003078 <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f000 fc0c 	bl	80037b0 <ADC_Enable>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f9c:	7dfb      	ldrb	r3, [r7, #23]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d165      	bne.n	800306e <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002faa:	f023 0301 	bic.w	r3, r3, #1
 8002fae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a37      	ldr	r2, [pc, #220]	; (8003098 <HAL_ADC_Start_DMA+0x154>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d002      	beq.n	8002fc6 <HAL_ADC_Start_DMA+0x82>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	e000      	b.n	8002fc8 <HAL_ADC_Start_DMA+0x84>
 8002fc6:	4b35      	ldr	r3, [pc, #212]	; (800309c <HAL_ADC_Start_DMA+0x158>)
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d002      	beq.n	8002fd6 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d105      	bne.n	8002fe2 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fda:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d006      	beq.n	8002ffc <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff2:	f023 0206 	bic.w	r2, r3, #6
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	659a      	str	r2, [r3, #88]	; 0x58
 8002ffa:	e002      	b.n	8003002 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003006:	4a26      	ldr	r2, [pc, #152]	; (80030a0 <HAL_ADC_Start_DMA+0x15c>)
 8003008:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800300e:	4a25      	ldr	r2, [pc, #148]	; (80030a4 <HAL_ADC_Start_DMA+0x160>)
 8003010:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003016:	4a24      	ldr	r2, [pc, #144]	; (80030a8 <HAL_ADC_Start_DMA+0x164>)
 8003018:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	221c      	movs	r2, #28
 8003020:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f042 0210 	orr.w	r2, r2, #16
 8003038:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68da      	ldr	r2, [r3, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0201 	orr.w	r2, r2, #1
 8003048:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	3340      	adds	r3, #64	; 0x40
 8003054:	4619      	mov	r1, r3
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f001 f8e1 	bl	8004220 <HAL_DMA_Start_IT>
 800305e:	4603      	mov	r3, r0
 8003060:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff fddd 	bl	8002c26 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800306c:	e00d      	b.n	800308a <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8003076:	e008      	b.n	800308a <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003084:	e001      	b.n	800308a <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003086:	2302      	movs	r3, #2
 8003088:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800308a:	7dfb      	ldrb	r3, [r7, #23]
}
 800308c:	4618      	mov	r0, r3
 800308e:	3718      	adds	r7, #24
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	50040300 	.word	0x50040300
 8003098:	50040100 	.word	0x50040100
 800309c:	50040000 	.word	0x50040000
 80030a0:	08003865 	.word	0x08003865
 80030a4:	0800393d 	.word	0x0800393d
 80030a8:	08003959 	.word	0x08003959

080030ac <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b0a6      	sub	sp, #152	; 0x98
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_ADC_ConfigChannel+0x22>
 8003106:	2302      	movs	r3, #2
 8003108:	e348      	b.n	800379c <HAL_ADC_ConfigChannel+0x6b4>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff fd99 	bl	8002c4e <LL_ADC_REG_IsConversionOngoing>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	f040 8329 	bne.w	8003776 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2b05      	cmp	r3, #5
 800312a:	d824      	bhi.n	8003176 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	3b02      	subs	r3, #2
 8003132:	2b03      	cmp	r3, #3
 8003134:	d81b      	bhi.n	800316e <HAL_ADC_ConfigChannel+0x86>
 8003136:	a201      	add	r2, pc, #4	; (adr r2, 800313c <HAL_ADC_ConfigChannel+0x54>)
 8003138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800313c:	0800314d 	.word	0x0800314d
 8003140:	08003155 	.word	0x08003155
 8003144:	0800315d 	.word	0x0800315d
 8003148:	08003165 	.word	0x08003165
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	220c      	movs	r2, #12
 8003150:	605a      	str	r2, [r3, #4]
 8003152:	e011      	b.n	8003178 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	2212      	movs	r2, #18
 8003158:	605a      	str	r2, [r3, #4]
 800315a:	e00d      	b.n	8003178 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	2218      	movs	r2, #24
 8003160:	605a      	str	r2, [r3, #4]
 8003162:	e009      	b.n	8003178 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	f44f 7280 	mov.w	r2, #256	; 0x100
 800316a:	605a      	str	r2, [r3, #4]
 800316c:	e004      	b.n	8003178 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	2206      	movs	r2, #6
 8003172:	605a      	str	r2, [r3, #4]
 8003174:	e000      	b.n	8003178 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003176:	bf00      	nop
    #endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6818      	ldr	r0, [r3, #0]
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	6859      	ldr	r1, [r3, #4]
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	461a      	mov	r2, r3
 8003186:	f7ff fc56 	bl	8002a36 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff fd5d 	bl	8002c4e <LL_ADC_REG_IsConversionOngoing>
 8003194:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff fd69 	bl	8002c74 <LL_ADC_INJ_IsConversionOngoing>
 80031a2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f040 8148 	bne.w	8003440 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f040 8143 	bne.w	8003440 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6818      	ldr	r0, [r3, #0]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	6819      	ldr	r1, [r3, #0]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	461a      	mov	r2, r3
 80031c8:	f7ff fc5e 	bl	8002a88 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	695a      	ldr	r2, [r3, #20]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	08db      	lsrs	r3, r3, #3
 80031d8:	f003 0303 	and.w	r3, r3, #3
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d00a      	beq.n	8003204 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6818      	ldr	r0, [r3, #0]
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	6919      	ldr	r1, [r3, #16]
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80031fe:	f7ff fbb9 	bl	8002974 <LL_ADC_SetOffset>
 8003202:	e11d      	b.n	8003440 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2100      	movs	r1, #0
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fbd4 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 8003210:	4603      	mov	r3, r0
 8003212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10a      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x148>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2100      	movs	r1, #0
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fbc9 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 8003226:	4603      	mov	r3, r0
 8003228:	0e9b      	lsrs	r3, r3, #26
 800322a:	f003 021f 	and.w	r2, r3, #31
 800322e:	e012      	b.n	8003256 <HAL_ADC_ConfigChannel+0x16e>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	2100      	movs	r1, #0
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fbbe 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 800323c:	4603      	mov	r3, r0
 800323e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003242:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800324c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800324e:	fab3 f383 	clz	r3, r3
 8003252:	b2db      	uxtb	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800325e:	2b00      	cmp	r3, #0
 8003260:	d105      	bne.n	800326e <HAL_ADC_ConfigChannel+0x186>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	0e9b      	lsrs	r3, r3, #26
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	e00a      	b.n	8003284 <HAL_ADC_ConfigChannel+0x19c>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003274:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003276:	fa93 f3a3 	rbit	r3, r3
 800327a:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 800327c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800327e:	fab3 f383 	clz	r3, r3
 8003282:	b2db      	uxtb	r3, r3
 8003284:	429a      	cmp	r2, r3
 8003286:	d106      	bne.n	8003296 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2200      	movs	r2, #0
 800328e:	2100      	movs	r1, #0
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff fba5 	bl	80029e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2101      	movs	r1, #1
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff fb8b 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 80032a2:	4603      	mov	r3, r0
 80032a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10a      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x1da>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2101      	movs	r1, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7ff fb80 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 80032b8:	4603      	mov	r3, r0
 80032ba:	0e9b      	lsrs	r3, r3, #26
 80032bc:	f003 021f 	and.w	r2, r3, #31
 80032c0:	e010      	b.n	80032e4 <HAL_ADC_ConfigChannel+0x1fc>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2101      	movs	r1, #1
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fb75 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 80032ce:	4603      	mov	r3, r0
 80032d0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80032d4:	fa93 f3a3 	rbit	r3, r3
 80032d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80032da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032dc:	fab3 f383 	clz	r3, r3
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d105      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x214>
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	0e9b      	lsrs	r3, r3, #26
 80032f6:	f003 031f 	and.w	r3, r3, #31
 80032fa:	e00a      	b.n	8003312 <HAL_ADC_ConfigChannel+0x22a>
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003302:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003304:	fa93 f3a3 	rbit	r3, r3
 8003308:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800330a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800330c:	fab3 f383 	clz	r3, r3
 8003310:	b2db      	uxtb	r3, r3
 8003312:	429a      	cmp	r2, r3
 8003314:	d106      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2200      	movs	r2, #0
 800331c:	2101      	movs	r1, #1
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff fb5e 	bl	80029e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2102      	movs	r1, #2
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff fb44 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 8003330:	4603      	mov	r3, r0
 8003332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x268>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2102      	movs	r1, #2
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff fb39 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 8003346:	4603      	mov	r3, r0
 8003348:	0e9b      	lsrs	r3, r3, #26
 800334a:	f003 021f 	and.w	r2, r3, #31
 800334e:	e010      	b.n	8003372 <HAL_ADC_ConfigChannel+0x28a>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2102      	movs	r1, #2
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fb2e 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 800335c:	4603      	mov	r3, r0
 800335e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003362:	fa93 f3a3 	rbit	r3, r3
 8003366:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8003368:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800336a:	fab3 f383 	clz	r3, r3
 800336e:	b2db      	uxtb	r3, r3
 8003370:	461a      	mov	r2, r3
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800337a:	2b00      	cmp	r3, #0
 800337c:	d105      	bne.n	800338a <HAL_ADC_ConfigChannel+0x2a2>
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	0e9b      	lsrs	r3, r3, #26
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	e00a      	b.n	80033a0 <HAL_ADC_ConfigChannel+0x2b8>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003390:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003392:	fa93 f3a3 	rbit	r3, r3
 8003396:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003398:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800339a:	fab3 f383 	clz	r3, r3
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d106      	bne.n	80033b2 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2200      	movs	r2, #0
 80033aa:	2102      	movs	r1, #2
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff fb17 	bl	80029e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2103      	movs	r1, #3
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff fafd 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 80033be:	4603      	mov	r3, r0
 80033c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10a      	bne.n	80033de <HAL_ADC_ConfigChannel+0x2f6>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2103      	movs	r1, #3
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff faf2 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 80033d4:	4603      	mov	r3, r0
 80033d6:	0e9b      	lsrs	r3, r3, #26
 80033d8:	f003 021f 	and.w	r2, r3, #31
 80033dc:	e010      	b.n	8003400 <HAL_ADC_ConfigChannel+0x318>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2103      	movs	r1, #3
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fae7 	bl	80029b8 <LL_ADC_GetOffsetChannel>
 80033ea:	4603      	mov	r3, r0
 80033ec:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033f0:	fa93 f3a3 	rbit	r3, r3
 80033f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80033f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033f8:	fab3 f383 	clz	r3, r3
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	461a      	mov	r2, r3
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003408:	2b00      	cmp	r3, #0
 800340a:	d105      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x330>
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	0e9b      	lsrs	r3, r3, #26
 8003412:	f003 031f 	and.w	r3, r3, #31
 8003416:	e00a      	b.n	800342e <HAL_ADC_ConfigChannel+0x346>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003420:	fa93 f3a3 	rbit	r3, r3
 8003424:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8003426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003428:	fab3 f383 	clz	r3, r3
 800342c:	b2db      	uxtb	r3, r3
 800342e:	429a      	cmp	r2, r3
 8003430:	d106      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2200      	movs	r2, #0
 8003438:	2103      	movs	r1, #3
 800343a:	4618      	mov	r0, r3
 800343c:	f7ff fad0 	bl	80029e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff fbdb 	bl	8002c00 <LL_ADC_IsEnabled>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	f040 810c 	bne.w	800366a <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6818      	ldr	r0, [r3, #0]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	6819      	ldr	r1, [r3, #0]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	461a      	mov	r2, r3
 8003460:	f7ff fb3a 	bl	8002ad8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	4aad      	ldr	r2, [pc, #692]	; (8003720 <HAL_ADC_ConfigChannel+0x638>)
 800346a:	4293      	cmp	r3, r2
 800346c:	f040 80fd 	bne.w	800366a <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10b      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x3b0>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	0e9b      	lsrs	r3, r3, #26
 8003486:	3301      	adds	r3, #1
 8003488:	f003 031f 	and.w	r3, r3, #31
 800348c:	2b09      	cmp	r3, #9
 800348e:	bf94      	ite	ls
 8003490:	2301      	movls	r3, #1
 8003492:	2300      	movhi	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	e012      	b.n	80034be <HAL_ADC_ConfigChannel+0x3d6>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034a0:	fa93 f3a3 	rbit	r3, r3
 80034a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80034a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034a8:	fab3 f383 	clz	r3, r3
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	3301      	adds	r3, #1
 80034b0:	f003 031f 	and.w	r3, r3, #31
 80034b4:	2b09      	cmp	r3, #9
 80034b6:	bf94      	ite	ls
 80034b8:	2301      	movls	r3, #1
 80034ba:	2300      	movhi	r3, #0
 80034bc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d064      	beq.n	800358c <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d107      	bne.n	80034de <HAL_ADC_ConfigChannel+0x3f6>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	0e9b      	lsrs	r3, r3, #26
 80034d4:	3301      	adds	r3, #1
 80034d6:	069b      	lsls	r3, r3, #26
 80034d8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034dc:	e00e      	b.n	80034fc <HAL_ADC_ConfigChannel+0x414>
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e6:	fa93 f3a3 	rbit	r3, r3
 80034ea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80034ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ee:	fab3 f383 	clz	r3, r3
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	3301      	adds	r3, #1
 80034f6:	069b      	lsls	r3, r3, #26
 80034f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003504:	2b00      	cmp	r3, #0
 8003506:	d109      	bne.n	800351c <HAL_ADC_ConfigChannel+0x434>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	0e9b      	lsrs	r3, r3, #26
 800350e:	3301      	adds	r3, #1
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2101      	movs	r1, #1
 8003516:	fa01 f303 	lsl.w	r3, r1, r3
 800351a:	e010      	b.n	800353e <HAL_ADC_ConfigChannel+0x456>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003524:	fa93 f3a3 	rbit	r3, r3
 8003528:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800352a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800352c:	fab3 f383 	clz	r3, r3
 8003530:	b2db      	uxtb	r3, r3
 8003532:	3301      	adds	r3, #1
 8003534:	f003 031f 	and.w	r3, r3, #31
 8003538:	2101      	movs	r1, #1
 800353a:	fa01 f303 	lsl.w	r3, r1, r3
 800353e:	ea42 0103 	orr.w	r1, r2, r3
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10a      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x47c>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	0e9b      	lsrs	r3, r3, #26
 8003554:	3301      	adds	r3, #1
 8003556:	f003 021f 	and.w	r2, r3, #31
 800355a:	4613      	mov	r3, r2
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	4413      	add	r3, r2
 8003560:	051b      	lsls	r3, r3, #20
 8003562:	e011      	b.n	8003588 <HAL_ADC_ConfigChannel+0x4a0>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356c:	fa93 f3a3 	rbit	r3, r3
 8003570:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	fab3 f383 	clz	r3, r3
 8003578:	b2db      	uxtb	r3, r3
 800357a:	3301      	adds	r3, #1
 800357c:	f003 021f 	and.w	r2, r3, #31
 8003580:	4613      	mov	r3, r2
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	4413      	add	r3, r2
 8003586:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003588:	430b      	orrs	r3, r1
 800358a:	e069      	b.n	8003660 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003594:	2b00      	cmp	r3, #0
 8003596:	d107      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x4c0>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	0e9b      	lsrs	r3, r3, #26
 800359e:	3301      	adds	r3, #1
 80035a0:	069b      	lsls	r3, r3, #26
 80035a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035a6:	e00e      	b.n	80035c6 <HAL_ADC_ConfigChannel+0x4de>
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ae:	6a3b      	ldr	r3, [r7, #32]
 80035b0:	fa93 f3a3 	rbit	r3, r3
 80035b4:	61fb      	str	r3, [r7, #28]
  return result;
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	fab3 f383 	clz	r3, r3
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	3301      	adds	r3, #1
 80035c0:	069b      	lsls	r3, r3, #26
 80035c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d109      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x4fe>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	0e9b      	lsrs	r3, r3, #26
 80035d8:	3301      	adds	r3, #1
 80035da:	f003 031f 	and.w	r3, r3, #31
 80035de:	2101      	movs	r1, #1
 80035e0:	fa01 f303 	lsl.w	r3, r1, r3
 80035e4:	e010      	b.n	8003608 <HAL_ADC_ConfigChannel+0x520>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	fa93 f3a3 	rbit	r3, r3
 80035f2:	617b      	str	r3, [r7, #20]
  return result;
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	fab3 f383 	clz	r3, r3
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	3301      	adds	r3, #1
 80035fe:	f003 031f 	and.w	r3, r3, #31
 8003602:	2101      	movs	r1, #1
 8003604:	fa01 f303 	lsl.w	r3, r1, r3
 8003608:	ea42 0103 	orr.w	r1, r2, r3
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10d      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x54c>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	0e9b      	lsrs	r3, r3, #26
 800361e:	3301      	adds	r3, #1
 8003620:	f003 021f 	and.w	r2, r3, #31
 8003624:	4613      	mov	r3, r2
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	4413      	add	r3, r2
 800362a:	3b1e      	subs	r3, #30
 800362c:	051b      	lsls	r3, r3, #20
 800362e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003632:	e014      	b.n	800365e <HAL_ADC_ConfigChannel+0x576>
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	60fb      	str	r3, [r7, #12]
  return result;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	fab3 f383 	clz	r3, r3
 8003648:	b2db      	uxtb	r3, r3
 800364a:	3301      	adds	r3, #1
 800364c:	f003 021f 	and.w	r2, r3, #31
 8003650:	4613      	mov	r3, r2
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	4413      	add	r3, r2
 8003656:	3b1e      	subs	r3, #30
 8003658:	051b      	lsls	r3, r3, #20
 800365a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800365e:	430b      	orrs	r3, r1
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	6892      	ldr	r2, [r2, #8]
 8003664:	4619      	mov	r1, r3
 8003666:	f7ff fa0f 	bl	8002a88 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	4b2d      	ldr	r3, [pc, #180]	; (8003724 <HAL_ADC_ConfigChannel+0x63c>)
 8003670:	4013      	ands	r3, r2
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 808c 	beq.w	8003790 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003678:	482b      	ldr	r0, [pc, #172]	; (8003728 <HAL_ADC_ConfigChannel+0x640>)
 800367a:	f7ff f96d 	bl	8002958 <LL_ADC_GetCommonPathInternalCh>
 800367e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a29      	ldr	r2, [pc, #164]	; (800372c <HAL_ADC_ConfigChannel+0x644>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d12b      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x5fc>
 800368c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003690:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d125      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a24      	ldr	r2, [pc, #144]	; (8003730 <HAL_ADC_ConfigChannel+0x648>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d004      	beq.n	80036ac <HAL_ADC_ConfigChannel+0x5c4>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a23      	ldr	r2, [pc, #140]	; (8003734 <HAL_ADC_ConfigChannel+0x64c>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d16e      	bne.n	800378a <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036b4:	4619      	mov	r1, r3
 80036b6:	481c      	ldr	r0, [pc, #112]	; (8003728 <HAL_ADC_ConfigChannel+0x640>)
 80036b8:	f7ff f93b 	bl	8002932 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80036bc:	4b1e      	ldr	r3, [pc, #120]	; (8003738 <HAL_ADC_ConfigChannel+0x650>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	099b      	lsrs	r3, r3, #6
 80036c2:	4a1e      	ldr	r2, [pc, #120]	; (800373c <HAL_ADC_ConfigChannel+0x654>)
 80036c4:	fba2 2303 	umull	r2, r3, r2, r3
 80036c8:	099a      	lsrs	r2, r3, #6
 80036ca:	4613      	mov	r3, r2
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	4413      	add	r3, r2
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80036d4:	e002      	b.n	80036dc <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	3b01      	subs	r3, #1
 80036da:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f9      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036e2:	e052      	b.n	800378a <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a15      	ldr	r2, [pc, #84]	; (8003740 <HAL_ADC_ConfigChannel+0x658>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d12a      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x65c>
 80036ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80036f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d124      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a0c      	ldr	r2, [pc, #48]	; (8003730 <HAL_ADC_ConfigChannel+0x648>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d004      	beq.n	800370e <HAL_ADC_ConfigChannel+0x626>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a0a      	ldr	r2, [pc, #40]	; (8003734 <HAL_ADC_ConfigChannel+0x64c>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d13f      	bne.n	800378e <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800370e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003712:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003716:	4619      	mov	r1, r3
 8003718:	4803      	ldr	r0, [pc, #12]	; (8003728 <HAL_ADC_ConfigChannel+0x640>)
 800371a:	f7ff f90a 	bl	8002932 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800371e:	e036      	b.n	800378e <HAL_ADC_ConfigChannel+0x6a6>
 8003720:	407f0000 	.word	0x407f0000
 8003724:	80080000 	.word	0x80080000
 8003728:	50040300 	.word	0x50040300
 800372c:	c7520000 	.word	0xc7520000
 8003730:	50040000 	.word	0x50040000
 8003734:	50040200 	.word	0x50040200
 8003738:	20000000 	.word	0x20000000
 800373c:	053e2d63 	.word	0x053e2d63
 8003740:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a16      	ldr	r2, [pc, #88]	; (80037a4 <HAL_ADC_ConfigChannel+0x6bc>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d120      	bne.n	8003790 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800374e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d11a      	bne.n	8003790 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a12      	ldr	r2, [pc, #72]	; (80037a8 <HAL_ADC_ConfigChannel+0x6c0>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d115      	bne.n	8003790 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003764:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003768:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800376c:	4619      	mov	r1, r3
 800376e:	480f      	ldr	r0, [pc, #60]	; (80037ac <HAL_ADC_ConfigChannel+0x6c4>)
 8003770:	f7ff f8df 	bl	8002932 <LL_ADC_SetCommonPathInternalCh>
 8003774:	e00c      	b.n	8003790 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800377a:	f043 0220 	orr.w	r2, r3, #32
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8003788:	e002      	b.n	8003790 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800378a:	bf00      	nop
 800378c:	e000      	b.n	8003790 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800378e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003798:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800379c:	4618      	mov	r0, r3
 800379e:	3798      	adds	r7, #152	; 0x98
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	80000001 	.word	0x80000001
 80037a8:	50040000 	.word	0x50040000
 80037ac:	50040300 	.word	0x50040300

080037b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff fa1f 	bl	8002c00 <LL_ADC_IsEnabled>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d146      	bne.n	8003856 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	4b24      	ldr	r3, [pc, #144]	; (8003860 <ADC_Enable+0xb0>)
 80037d0:	4013      	ands	r3, r2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00d      	beq.n	80037f2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037da:	f043 0210 	orr.w	r2, r3, #16
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e6:	f043 0201 	orr.w	r2, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e032      	b.n	8003858 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff f9ee 	bl	8002bd8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80037fc:	f7ff f858 	bl	80028b0 <HAL_GetTick>
 8003800:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003802:	e021      	b.n	8003848 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff f9f9 	bl	8002c00 <LL_ADC_IsEnabled>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d104      	bne.n	800381e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4618      	mov	r0, r3
 800381a:	f7ff f9dd 	bl	8002bd8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800381e:	f7ff f847 	bl	80028b0 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d90d      	bls.n	8003848 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003830:	f043 0210 	orr.w	r2, r3, #16
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383c:	f043 0201 	orr.w	r2, r3, #1
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e007      	b.n	8003858 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b01      	cmp	r3, #1
 8003854:	d1d6      	bne.n	8003804 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	8000003f 	.word	0x8000003f

08003864 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003870:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003876:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800387a:	2b00      	cmp	r3, #0
 800387c:	d14b      	bne.n	8003916 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003882:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0308 	and.w	r3, r3, #8
 8003894:	2b00      	cmp	r3, #0
 8003896:	d021      	beq.n	80038dc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4618      	mov	r0, r3
 800389e:	f7ff f8b7 	bl	8002a10 <LL_ADC_REG_IsTriggerSourceSWStart>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d032      	beq.n	800390e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d12b      	bne.n	800390e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d11f      	bne.n	800390e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d2:	f043 0201 	orr.w	r2, r3, #1
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	655a      	str	r2, [r3, #84]	; 0x54
 80038da:	e018      	b.n	800390e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d111      	bne.n	800390e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d105      	bne.n	800390e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003906:	f043 0201 	orr.w	r2, r3, #1
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f7ff fbcc 	bl	80030ac <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003914:	e00e      	b.n	8003934 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391a:	f003 0310 	and.w	r3, r3, #16
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f7ff fbd6 	bl	80030d4 <HAL_ADC_ErrorCallback>
}
 8003928:	e004      	b.n	8003934 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800392e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	4798      	blx	r3
}
 8003934:	bf00      	nop
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003948:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f7ff fbb8 	bl	80030c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003950:	bf00      	nop
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003964:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	f043 0204 	orr.w	r2, r3, #4
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f7ff fba8 	bl	80030d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003984:	bf00      	nop
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <LL_ADC_IsEnabled>:
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	2b01      	cmp	r3, #1
 800399e:	d101      	bne.n	80039a4 <LL_ADC_IsEnabled+0x18>
 80039a0:	2301      	movs	r3, #1
 80039a2:	e000      	b.n	80039a6 <LL_ADC_IsEnabled+0x1a>
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr

080039b2 <LL_ADC_REG_IsConversionOngoing>:
{
 80039b2:	b480      	push	{r7}
 80039b4:	b083      	sub	sp, #12
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 0304 	and.w	r3, r3, #4
 80039c2:	2b04      	cmp	r3, #4
 80039c4:	d101      	bne.n	80039ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80039c6:	2301      	movs	r3, #1
 80039c8:	e000      	b.n	80039cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80039d8:	b590      	push	{r4, r7, lr}
 80039da:	b09f      	sub	sp, #124	; 0x7c
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039e2:	2300      	movs	r3, #0
 80039e4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d101      	bne.n	80039f6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039f2:	2302      	movs	r3, #2
 80039f4:	e08f      	b.n	8003b16 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a47      	ldr	r2, [pc, #284]	; (8003b20 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d102      	bne.n	8003a0e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003a08:	4b46      	ldr	r3, [pc, #280]	; (8003b24 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003a0a:	60bb      	str	r3, [r7, #8]
 8003a0c:	e001      	b.n	8003a12 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10b      	bne.n	8003a30 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1c:	f043 0220 	orr.w	r2, r3, #32
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e072      	b.n	8003b16 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7ff ffbd 	bl	80039b2 <LL_ADC_REG_IsConversionOngoing>
 8003a38:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7ff ffb7 	bl	80039b2 <LL_ADC_REG_IsConversionOngoing>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d154      	bne.n	8003af4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003a4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d151      	bne.n	8003af4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a50:	4b35      	ldr	r3, [pc, #212]	; (8003b28 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003a52:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d02c      	beq.n	8003ab6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	6859      	ldr	r1, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a6e:	035b      	lsls	r3, r3, #13
 8003a70:	430b      	orrs	r3, r1
 8003a72:	431a      	orrs	r2, r3
 8003a74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a76:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a78:	4829      	ldr	r0, [pc, #164]	; (8003b20 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003a7a:	f7ff ff87 	bl	800398c <LL_ADC_IsEnabled>
 8003a7e:	4604      	mov	r4, r0
 8003a80:	4828      	ldr	r0, [pc, #160]	; (8003b24 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003a82:	f7ff ff83 	bl	800398c <LL_ADC_IsEnabled>
 8003a86:	4603      	mov	r3, r0
 8003a88:	431c      	orrs	r4, r3
 8003a8a:	4828      	ldr	r0, [pc, #160]	; (8003b2c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003a8c:	f7ff ff7e 	bl	800398c <LL_ADC_IsEnabled>
 8003a90:	4603      	mov	r3, r0
 8003a92:	4323      	orrs	r3, r4
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d137      	bne.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003aa0:	f023 030f 	bic.w	r3, r3, #15
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	6811      	ldr	r1, [r2, #0]
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	6892      	ldr	r2, [r2, #8]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ab2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ab4:	e028      	b.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003ab6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003abe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ac0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ac2:	4817      	ldr	r0, [pc, #92]	; (8003b20 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003ac4:	f7ff ff62 	bl	800398c <LL_ADC_IsEnabled>
 8003ac8:	4604      	mov	r4, r0
 8003aca:	4816      	ldr	r0, [pc, #88]	; (8003b24 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003acc:	f7ff ff5e 	bl	800398c <LL_ADC_IsEnabled>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	431c      	orrs	r4, r3
 8003ad4:	4815      	ldr	r0, [pc, #84]	; (8003b2c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003ad6:	f7ff ff59 	bl	800398c <LL_ADC_IsEnabled>
 8003ada:	4603      	mov	r3, r0
 8003adc:	4323      	orrs	r3, r4
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d112      	bne.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003ae2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003aea:	f023 030f 	bic.w	r3, r3, #15
 8003aee:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003af0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003af2:	e009      	b.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af8:	f043 0220 	orr.w	r2, r3, #32
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003b06:	e000      	b.n	8003b0a <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b08:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003b12:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	377c      	adds	r7, #124	; 0x7c
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd90      	pop	{r4, r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	50040000 	.word	0x50040000
 8003b24:	50040100 	.word	0x50040100
 8003b28:	50040300 	.word	0x50040300
 8003b2c:	50040200 	.word	0x50040200

08003b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <__NVIC_SetPriorityGrouping+0x44>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b62:	4a04      	ldr	r2, [pc, #16]	; (8003b74 <__NVIC_SetPriorityGrouping+0x44>)
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	60d3      	str	r3, [r2, #12]
}
 8003b68:	bf00      	nop
 8003b6a:	3714      	adds	r7, #20
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	e000ed00 	.word	0xe000ed00

08003b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b7c:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <__NVIC_GetPriorityGrouping+0x18>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	0a1b      	lsrs	r3, r3, #8
 8003b82:	f003 0307 	and.w	r3, r3, #7
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000ed00 	.word	0xe000ed00

08003b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	db0b      	blt.n	8003bbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	f003 021f 	and.w	r2, r3, #31
 8003bac:	4907      	ldr	r1, [pc, #28]	; (8003bcc <__NVIC_EnableIRQ+0x38>)
 8003bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	2001      	movs	r0, #1
 8003bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	e000e100 	.word	0xe000e100

08003bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	6039      	str	r1, [r7, #0]
 8003bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	db0a      	blt.n	8003bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	490c      	ldr	r1, [pc, #48]	; (8003c1c <__NVIC_SetPriority+0x4c>)
 8003bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bee:	0112      	lsls	r2, r2, #4
 8003bf0:	b2d2      	uxtb	r2, r2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bf8:	e00a      	b.n	8003c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	4908      	ldr	r1, [pc, #32]	; (8003c20 <__NVIC_SetPriority+0x50>)
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	3b04      	subs	r3, #4
 8003c08:	0112      	lsls	r2, r2, #4
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	761a      	strb	r2, [r3, #24]
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000e100 	.word	0xe000e100
 8003c20:	e000ed00 	.word	0xe000ed00

08003c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b089      	sub	sp, #36	; 0x24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	f1c3 0307 	rsb	r3, r3, #7
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	bf28      	it	cs
 8003c42:	2304      	movcs	r3, #4
 8003c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	3304      	adds	r3, #4
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d902      	bls.n	8003c54 <NVIC_EncodePriority+0x30>
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	3b03      	subs	r3, #3
 8003c52:	e000      	b.n	8003c56 <NVIC_EncodePriority+0x32>
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c58:	f04f 32ff 	mov.w	r2, #4294967295
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	43da      	mvns	r2, r3
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	401a      	ands	r2, r3
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	fa01 f303 	lsl.w	r3, r1, r3
 8003c76:	43d9      	mvns	r1, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c7c:	4313      	orrs	r3, r2
         );
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3724      	adds	r7, #36	; 0x24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
	...

08003c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c9c:	d301      	bcc.n	8003ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e00f      	b.n	8003cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ca2:	4a0a      	ldr	r2, [pc, #40]	; (8003ccc <SysTick_Config+0x40>)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003caa:	210f      	movs	r1, #15
 8003cac:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb0:	f7ff ff8e 	bl	8003bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cb4:	4b05      	ldr	r3, [pc, #20]	; (8003ccc <SysTick_Config+0x40>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cba:	4b04      	ldr	r3, [pc, #16]	; (8003ccc <SysTick_Config+0x40>)
 8003cbc:	2207      	movs	r2, #7
 8003cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	e000e010 	.word	0xe000e010

08003cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7ff ff29 	bl	8003b30 <__NVIC_SetPriorityGrouping>
}
 8003cde:	bf00      	nop
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b086      	sub	sp, #24
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	4603      	mov	r3, r0
 8003cee:	60b9      	str	r1, [r7, #8]
 8003cf0:	607a      	str	r2, [r7, #4]
 8003cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003cf8:	f7ff ff3e 	bl	8003b78 <__NVIC_GetPriorityGrouping>
 8003cfc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68b9      	ldr	r1, [r7, #8]
 8003d02:	6978      	ldr	r0, [r7, #20]
 8003d04:	f7ff ff8e 	bl	8003c24 <NVIC_EncodePriority>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff ff5d 	bl	8003bd0 <__NVIC_SetPriority>
}
 8003d16:	bf00      	nop
 8003d18:	3718      	adds	r7, #24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	4603      	mov	r3, r0
 8003d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff31 	bl	8003b94 <__NVIC_EnableIRQ>
}
 8003d32:	bf00      	nop
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff ffa2 	bl	8003c8c <SysTick_Config>
 8003d48:	4603      	mov	r3, r0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3708      	adds	r7, #8
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b082      	sub	sp, #8
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d101      	bne.n	8003d64 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e014      	b.n	8003d8e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	791b      	ldrb	r3, [r3, #4]
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d105      	bne.n	8003d7a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7fe fb89 	bl	800248c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b083      	sub	sp, #12
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
 8003d9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	795b      	ldrb	r3, [r3, #5]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d101      	bne.n	8003dac <HAL_DAC_Start+0x16>
 8003da8:	2302      	movs	r3, #2
 8003daa:	e03b      	b.n	8003e24 <HAL_DAC_Start+0x8e>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2202      	movs	r2, #2
 8003db6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6819      	ldr	r1, [r3, #0]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	f003 0310 	and.w	r3, r3, #16
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10f      	bne.n	8003df6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003de0:	2b04      	cmp	r3, #4
 8003de2:	d118      	bne.n	8003e16 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f042 0201 	orr.w	r2, r2, #1
 8003df2:	605a      	str	r2, [r3, #4]
 8003df4:	e00f      	b.n	8003e16 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003e00:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e04:	d107      	bne.n	8003e16 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f042 0202 	orr.w	r2, r2, #2
 8003e14:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b087      	sub	sp, #28
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d105      	bne.n	8003e5a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4413      	add	r3, r2
 8003e54:	3308      	adds	r3, #8
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	e004      	b.n	8003e64 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4413      	add	r3, r2
 8003e60:	3314      	adds	r3, #20
 8003e62:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	461a      	mov	r2, r3
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	371c      	adds	r7, #28
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr

08003e7a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b088      	sub	sp, #32
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	60f8      	str	r0, [r7, #12]
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003e86:	2300      	movs	r3, #0
 8003e88:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	795b      	ldrb	r3, [r3, #5]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_DAC_ConfigChannel+0x1c>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e107      	b.n	80040a6 <HAL_DAC_ConfigChannel+0x22c>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	2b04      	cmp	r3, #4
 8003ea8:	d174      	bne.n	8003f94 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d137      	bne.n	8003f20 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8003eb0:	f7fe fcfe 	bl	80028b0 <HAL_GetTick>
 8003eb4:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003eb6:	e011      	b.n	8003edc <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003eb8:	f7fe fcfa 	bl	80028b0 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d90a      	bls.n	8003edc <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	f043 0208 	orr.w	r2, r3, #8
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2203      	movs	r2, #3
 8003ed6:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e0e4      	b.n	80040a6 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ee2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1e6      	bne.n	8003eb8 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8003eea:	2001      	movs	r0, #1
 8003eec:	f7fe fcec 	bl	80028c8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	6992      	ldr	r2, [r2, #24]
 8003ef8:	641a      	str	r2, [r3, #64]	; 0x40
 8003efa:	e01e      	b.n	8003f3a <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003efc:	f7fe fcd8 	bl	80028b0 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d90a      	bls.n	8003f20 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	f043 0208 	orr.w	r2, r3, #8
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2203      	movs	r2, #3
 8003f1a:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e0c2      	b.n	80040a6 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	dbe8      	blt.n	8003efc <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003f2a:	2001      	movs	r0, #1
 8003f2c:	f7fe fccc 	bl	80028c8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	6992      	ldr	r2, [r2, #24]
 8003f38:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f003 0310 	and.w	r3, r3, #16
 8003f46:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	ea02 0103 	and.w	r1, r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	69da      	ldr	r2, [r3, #28]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f003 0310 	and.w	r3, r3, #16
 8003f5e:	409a      	lsls	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	430a      	orrs	r2, r1
 8003f66:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	21ff      	movs	r1, #255	; 0xff
 8003f76:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7a:	43db      	mvns	r3, r3
 8003f7c:	ea02 0103 	and.w	r1, r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	6a1a      	ldr	r2, [r3, #32]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f003 0310 	and.w	r3, r3, #16
 8003f8a:	409a      	lsls	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	430a      	orrs	r2, r1
 8003f92:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d11d      	bne.n	8003fd8 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
  /* Get the DAC CCR value */
  tmpreg1 = hdac->Instance->CCR;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa2:	61bb      	str	r3, [r7, #24]
  /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f003 0310 	and.w	r3, r3, #16
 8003faa:	221f      	movs	r2, #31
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	69ba      	ldr	r2, [r7, #24]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected trimming offset */
  tmpreg2 = sConfig->DAC_TrimmingValue;
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	617b      	str	r3, [r7, #20]
  /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f003 0310 	and.w	r3, r3, #16
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CCR */
  hdac->Instance->CCR = tmpreg1;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fde:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f003 0310 	and.w	r3, r3, #16
 8003fe6:	2207      	movs	r2, #7
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	43db      	mvns	r3, r3
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f003 0310 	and.w	r3, r3, #16
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	69ba      	ldr	r2, [r7, #24]
 8004014:	4313      	orrs	r3, r2
 8004016:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6819      	ldr	r1, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f003 0310 	and.w	r3, r3, #16
 800402c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	43da      	mvns	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	400a      	ands	r2, r1
 800403c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	f640 72fc 	movw	r2, #4092	; 0xffc
 8004050:	fa02 f303 	lsl.w	r3, r2, r3
 8004054:	43db      	mvns	r3, r3
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4013      	ands	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f003 0310 	and.w	r3, r3, #16
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	4313      	orrs	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6819      	ldr	r1, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f003 0310 	and.w	r3, r3, #16
 8004088:	22c0      	movs	r2, #192	; 0xc0
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43da      	mvns	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	400a      	ands	r2, r1
 8004096:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2201      	movs	r2, #1
 800409c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3720      	adds	r7, #32
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e098      	b.n	80041f4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	461a      	mov	r2, r3
 80040c8:	4b4d      	ldr	r3, [pc, #308]	; (8004200 <HAL_DMA_Init+0x150>)
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d80f      	bhi.n	80040ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	461a      	mov	r2, r3
 80040d4:	4b4b      	ldr	r3, [pc, #300]	; (8004204 <HAL_DMA_Init+0x154>)
 80040d6:	4413      	add	r3, r2
 80040d8:	4a4b      	ldr	r2, [pc, #300]	; (8004208 <HAL_DMA_Init+0x158>)
 80040da:	fba2 2303 	umull	r2, r3, r2, r3
 80040de:	091b      	lsrs	r3, r3, #4
 80040e0:	009a      	lsls	r2, r3, #2
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a48      	ldr	r2, [pc, #288]	; (800420c <HAL_DMA_Init+0x15c>)
 80040ea:	641a      	str	r2, [r3, #64]	; 0x40
 80040ec:	e00e      	b.n	800410c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	461a      	mov	r2, r3
 80040f4:	4b46      	ldr	r3, [pc, #280]	; (8004210 <HAL_DMA_Init+0x160>)
 80040f6:	4413      	add	r3, r2
 80040f8:	4a43      	ldr	r2, [pc, #268]	; (8004208 <HAL_DMA_Init+0x158>)
 80040fa:	fba2 2303 	umull	r2, r3, r2, r3
 80040fe:	091b      	lsrs	r3, r3, #4
 8004100:	009a      	lsls	r2, r3, #2
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a42      	ldr	r2, [pc, #264]	; (8004214 <HAL_DMA_Init+0x164>)
 800410a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2202      	movs	r2, #2
 8004110:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004126:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004130:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800413c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004148:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	4313      	orrs	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004166:	d039      	beq.n	80041dc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416c:	4a27      	ldr	r2, [pc, #156]	; (800420c <HAL_DMA_Init+0x15c>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d11a      	bne.n	80041a8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004172:	4b29      	ldr	r3, [pc, #164]	; (8004218 <HAL_DMA_Init+0x168>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	f003 031c 	and.w	r3, r3, #28
 800417e:	210f      	movs	r1, #15
 8004180:	fa01 f303 	lsl.w	r3, r1, r3
 8004184:	43db      	mvns	r3, r3
 8004186:	4924      	ldr	r1, [pc, #144]	; (8004218 <HAL_DMA_Init+0x168>)
 8004188:	4013      	ands	r3, r2
 800418a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800418c:	4b22      	ldr	r3, [pc, #136]	; (8004218 <HAL_DMA_Init+0x168>)
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6859      	ldr	r1, [r3, #4]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004198:	f003 031c 	and.w	r3, r3, #28
 800419c:	fa01 f303 	lsl.w	r3, r1, r3
 80041a0:	491d      	ldr	r1, [pc, #116]	; (8004218 <HAL_DMA_Init+0x168>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	600b      	str	r3, [r1, #0]
 80041a6:	e019      	b.n	80041dc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80041a8:	4b1c      	ldr	r3, [pc, #112]	; (800421c <HAL_DMA_Init+0x16c>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b0:	f003 031c 	and.w	r3, r3, #28
 80041b4:	210f      	movs	r1, #15
 80041b6:	fa01 f303 	lsl.w	r3, r1, r3
 80041ba:	43db      	mvns	r3, r3
 80041bc:	4917      	ldr	r1, [pc, #92]	; (800421c <HAL_DMA_Init+0x16c>)
 80041be:	4013      	ands	r3, r2
 80041c0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80041c2:	4b16      	ldr	r3, [pc, #88]	; (800421c <HAL_DMA_Init+0x16c>)
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6859      	ldr	r1, [r3, #4]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ce:	f003 031c 	and.w	r3, r3, #28
 80041d2:	fa01 f303 	lsl.w	r3, r1, r3
 80041d6:	4911      	ldr	r1, [pc, #68]	; (800421c <HAL_DMA_Init+0x16c>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3714      	adds	r7, #20
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	40020407 	.word	0x40020407
 8004204:	bffdfff8 	.word	0xbffdfff8
 8004208:	cccccccd 	.word	0xcccccccd
 800420c:	40020000 	.word	0x40020000
 8004210:	bffdfbf8 	.word	0xbffdfbf8
 8004214:	40020400 	.word	0x40020400
 8004218:	400200a8 	.word	0x400200a8
 800421c:	400204a8 	.word	0x400204a8

08004220 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
 800422c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004238:	2b01      	cmp	r3, #1
 800423a:	d101      	bne.n	8004240 <HAL_DMA_Start_IT+0x20>
 800423c:	2302      	movs	r3, #2
 800423e:	e04b      	b.n	80042d8 <HAL_DMA_Start_IT+0xb8>
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b01      	cmp	r3, #1
 8004252:	d13a      	bne.n	80042ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0201 	bic.w	r2, r2, #1
 8004270:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	68b9      	ldr	r1, [r7, #8]
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 f8e0 	bl	800443e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004282:	2b00      	cmp	r3, #0
 8004284:	d008      	beq.n	8004298 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f042 020e 	orr.w	r2, r2, #14
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	e00f      	b.n	80042b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0204 	bic.w	r2, r2, #4
 80042a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f042 020a 	orr.w	r2, r2, #10
 80042b6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0201 	orr.w	r2, r2, #1
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	e005      	b.n	80042d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80042d2:	2302      	movs	r3, #2
 80042d4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fc:	f003 031c 	and.w	r3, r3, #28
 8004300:	2204      	movs	r2, #4
 8004302:	409a      	lsls	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4013      	ands	r3, r2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d026      	beq.n	800435a <HAL_DMA_IRQHandler+0x7a>
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f003 0304 	and.w	r3, r3, #4
 8004312:	2b00      	cmp	r3, #0
 8004314:	d021      	beq.n	800435a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0320 	and.w	r3, r3, #32
 8004320:	2b00      	cmp	r3, #0
 8004322:	d107      	bne.n	8004334 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0204 	bic.w	r2, r2, #4
 8004332:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004338:	f003 021c 	and.w	r2, r3, #28
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	2104      	movs	r1, #4
 8004342:	fa01 f202 	lsl.w	r2, r1, r2
 8004346:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434c:	2b00      	cmp	r3, #0
 800434e:	d071      	beq.n	8004434 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004358:	e06c      	b.n	8004434 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435e:	f003 031c 	and.w	r3, r3, #28
 8004362:	2202      	movs	r2, #2
 8004364:	409a      	lsls	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	4013      	ands	r3, r2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d02e      	beq.n	80043cc <HAL_DMA_IRQHandler+0xec>
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d029      	beq.n	80043cc <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0320 	and.w	r3, r3, #32
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10b      	bne.n	800439e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 020a 	bic.w	r2, r2, #10
 8004394:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a2:	f003 021c 	and.w	r2, r3, #28
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	2102      	movs	r1, #2
 80043ac:	fa01 f202 	lsl.w	r2, r1, r2
 80043b0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d038      	beq.n	8004434 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80043ca:	e033      	b.n	8004434 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d0:	f003 031c 	and.w	r3, r3, #28
 80043d4:	2208      	movs	r2, #8
 80043d6:	409a      	lsls	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	4013      	ands	r3, r2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d02a      	beq.n	8004436 <HAL_DMA_IRQHandler+0x156>
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f003 0308 	and.w	r3, r3, #8
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d025      	beq.n	8004436 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 020e 	bic.w	r2, r2, #14
 80043f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fe:	f003 021c 	and.w	r2, r3, #28
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	2101      	movs	r1, #1
 8004408:	fa01 f202 	lsl.w	r2, r1, r2
 800440c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004428:	2b00      	cmp	r3, #0
 800442a:	d004      	beq.n	8004436 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004434:	bf00      	nop
 8004436:	bf00      	nop
}
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800443e:	b480      	push	{r7}
 8004440:	b085      	sub	sp, #20
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	607a      	str	r2, [r7, #4]
 800444a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004450:	f003 021c 	and.w	r2, r3, #28
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	2101      	movs	r1, #1
 800445a:	fa01 f202 	lsl.w	r2, r1, r2
 800445e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	2b10      	cmp	r3, #16
 800446e:	d108      	bne.n	8004482 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004480:	e007      	b.n	8004492 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	60da      	str	r2, [r3, #12]
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
	...

080044a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b087      	sub	sp, #28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80044aa:	2300      	movs	r3, #0
 80044ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044ae:	e17f      	b.n	80047b0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	2101      	movs	r1, #1
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	fa01 f303 	lsl.w	r3, r1, r3
 80044bc:	4013      	ands	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8171 	beq.w	80047aa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d00b      	beq.n	80044e8 <HAL_GPIO_Init+0x48>
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d007      	beq.n	80044e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80044dc:	2b11      	cmp	r3, #17
 80044de:	d003      	beq.n	80044e8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b12      	cmp	r3, #18
 80044e6:	d130      	bne.n	800454a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	2203      	movs	r2, #3
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	43db      	mvns	r3, r3
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4013      	ands	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	68da      	ldr	r2, [r3, #12]
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4313      	orrs	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800451e:	2201      	movs	r2, #1
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	fa02 f303 	lsl.w	r3, r2, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	4013      	ands	r3, r2
 800452c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	091b      	lsrs	r3, r3, #4
 8004534:	f003 0201 	and.w	r2, r3, #1
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4313      	orrs	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f003 0303 	and.w	r3, r3, #3
 8004552:	2b03      	cmp	r3, #3
 8004554:	d118      	bne.n	8004588 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800455c:	2201      	movs	r2, #1
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	43db      	mvns	r3, r3
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	4013      	ands	r3, r2
 800456a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	08db      	lsrs	r3, r3, #3
 8004572:	f003 0201 	and.w	r2, r3, #1
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	2203      	movs	r2, #3
 8004594:	fa02 f303 	lsl.w	r3, r2, r3
 8004598:	43db      	mvns	r3, r3
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	4013      	ands	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	689a      	ldr	r2, [r3, #8]
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	005b      	lsls	r3, r3, #1
 80045a8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d003      	beq.n	80045c8 <HAL_GPIO_Init+0x128>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2b12      	cmp	r3, #18
 80045c6:	d123      	bne.n	8004610 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	08da      	lsrs	r2, r3, #3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3208      	adds	r2, #8
 80045d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	220f      	movs	r2, #15
 80045e0:	fa02 f303 	lsl.w	r3, r2, r3
 80045e4:	43db      	mvns	r3, r3
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	4013      	ands	r3, r2
 80045ea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	fa02 f303 	lsl.w	r3, r2, r3
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	4313      	orrs	r3, r2
 8004600:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	08da      	lsrs	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3208      	adds	r2, #8
 800460a:	6939      	ldr	r1, [r7, #16]
 800460c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	005b      	lsls	r3, r3, #1
 800461a:	2203      	movs	r2, #3
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	43db      	mvns	r3, r3
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	4013      	ands	r3, r2
 8004626:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f003 0203 	and.w	r2, r3, #3
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 80ac 	beq.w	80047aa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004652:	4b5e      	ldr	r3, [pc, #376]	; (80047cc <HAL_GPIO_Init+0x32c>)
 8004654:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004656:	4a5d      	ldr	r2, [pc, #372]	; (80047cc <HAL_GPIO_Init+0x32c>)
 8004658:	f043 0301 	orr.w	r3, r3, #1
 800465c:	6613      	str	r3, [r2, #96]	; 0x60
 800465e:	4b5b      	ldr	r3, [pc, #364]	; (80047cc <HAL_GPIO_Init+0x32c>)
 8004660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	60bb      	str	r3, [r7, #8]
 8004668:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800466a:	4a59      	ldr	r2, [pc, #356]	; (80047d0 <HAL_GPIO_Init+0x330>)
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	089b      	lsrs	r3, r3, #2
 8004670:	3302      	adds	r3, #2
 8004672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004676:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	f003 0303 	and.w	r3, r3, #3
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	220f      	movs	r2, #15
 8004682:	fa02 f303 	lsl.w	r3, r2, r3
 8004686:	43db      	mvns	r3, r3
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	4013      	ands	r3, r2
 800468c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004694:	d025      	beq.n	80046e2 <HAL_GPIO_Init+0x242>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a4e      	ldr	r2, [pc, #312]	; (80047d4 <HAL_GPIO_Init+0x334>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d01f      	beq.n	80046de <HAL_GPIO_Init+0x23e>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a4d      	ldr	r2, [pc, #308]	; (80047d8 <HAL_GPIO_Init+0x338>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d019      	beq.n	80046da <HAL_GPIO_Init+0x23a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a4c      	ldr	r2, [pc, #304]	; (80047dc <HAL_GPIO_Init+0x33c>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d013      	beq.n	80046d6 <HAL_GPIO_Init+0x236>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a4b      	ldr	r2, [pc, #300]	; (80047e0 <HAL_GPIO_Init+0x340>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d00d      	beq.n	80046d2 <HAL_GPIO_Init+0x232>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a4a      	ldr	r2, [pc, #296]	; (80047e4 <HAL_GPIO_Init+0x344>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d007      	beq.n	80046ce <HAL_GPIO_Init+0x22e>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a49      	ldr	r2, [pc, #292]	; (80047e8 <HAL_GPIO_Init+0x348>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d101      	bne.n	80046ca <HAL_GPIO_Init+0x22a>
 80046c6:	2306      	movs	r3, #6
 80046c8:	e00c      	b.n	80046e4 <HAL_GPIO_Init+0x244>
 80046ca:	2307      	movs	r3, #7
 80046cc:	e00a      	b.n	80046e4 <HAL_GPIO_Init+0x244>
 80046ce:	2305      	movs	r3, #5
 80046d0:	e008      	b.n	80046e4 <HAL_GPIO_Init+0x244>
 80046d2:	2304      	movs	r3, #4
 80046d4:	e006      	b.n	80046e4 <HAL_GPIO_Init+0x244>
 80046d6:	2303      	movs	r3, #3
 80046d8:	e004      	b.n	80046e4 <HAL_GPIO_Init+0x244>
 80046da:	2302      	movs	r3, #2
 80046dc:	e002      	b.n	80046e4 <HAL_GPIO_Init+0x244>
 80046de:	2301      	movs	r3, #1
 80046e0:	e000      	b.n	80046e4 <HAL_GPIO_Init+0x244>
 80046e2:	2300      	movs	r3, #0
 80046e4:	697a      	ldr	r2, [r7, #20]
 80046e6:	f002 0203 	and.w	r2, r2, #3
 80046ea:	0092      	lsls	r2, r2, #2
 80046ec:	4093      	lsls	r3, r2
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80046f4:	4936      	ldr	r1, [pc, #216]	; (80047d0 <HAL_GPIO_Init+0x330>)
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	089b      	lsrs	r3, r3, #2
 80046fa:	3302      	adds	r3, #2
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004702:	4b3a      	ldr	r3, [pc, #232]	; (80047ec <HAL_GPIO_Init+0x34c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	43db      	mvns	r3, r3
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	4013      	ands	r3, r2
 8004710:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	4313      	orrs	r3, r2
 8004724:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004726:	4a31      	ldr	r2, [pc, #196]	; (80047ec <HAL_GPIO_Init+0x34c>)
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800472c:	4b2f      	ldr	r3, [pc, #188]	; (80047ec <HAL_GPIO_Init+0x34c>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	43db      	mvns	r3, r3
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	4013      	ands	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d003      	beq.n	8004750 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004748:	693a      	ldr	r2, [r7, #16]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	4313      	orrs	r3, r2
 800474e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004750:	4a26      	ldr	r2, [pc, #152]	; (80047ec <HAL_GPIO_Init+0x34c>)
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004756:	4b25      	ldr	r3, [pc, #148]	; (80047ec <HAL_GPIO_Init+0x34c>)
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	43db      	mvns	r3, r3
 8004760:	693a      	ldr	r2, [r7, #16]
 8004762:	4013      	ands	r3, r2
 8004764:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800476e:	2b00      	cmp	r3, #0
 8004770:	d003      	beq.n	800477a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	4313      	orrs	r3, r2
 8004778:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800477a:	4a1c      	ldr	r2, [pc, #112]	; (80047ec <HAL_GPIO_Init+0x34c>)
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004780:	4b1a      	ldr	r3, [pc, #104]	; (80047ec <HAL_GPIO_Init+0x34c>)
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	43db      	mvns	r3, r3
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	4013      	ands	r3, r2
 800478e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80047a4:	4a11      	ldr	r2, [pc, #68]	; (80047ec <HAL_GPIO_Init+0x34c>)
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	3301      	adds	r3, #1
 80047ae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	fa22 f303 	lsr.w	r3, r2, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f47f ae78 	bne.w	80044b0 <HAL_GPIO_Init+0x10>
  }
}
 80047c0:	bf00      	nop
 80047c2:	371c      	adds	r7, #28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr
 80047cc:	40021000 	.word	0x40021000
 80047d0:	40010000 	.word	0x40010000
 80047d4:	48000400 	.word	0x48000400
 80047d8:	48000800 	.word	0x48000800
 80047dc:	48000c00 	.word	0x48000c00
 80047e0:	48001000 	.word	0x48001000
 80047e4:	48001400 	.word	0x48001400
 80047e8:	48001800 	.word	0x48001800
 80047ec:	40010400 	.word	0x40010400

080047f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	807b      	strh	r3, [r7, #2]
 80047fc:	4613      	mov	r3, r2
 80047fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004800:	787b      	ldrb	r3, [r7, #1]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004806:	887a      	ldrh	r2, [r7, #2]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800480c:	e002      	b.n	8004814 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800480e:	887a      	ldrh	r2, [r7, #2]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004814:	bf00      	nop
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004824:	4b04      	ldr	r3, [pc, #16]	; (8004838 <HAL_PWREx_GetVoltageRange+0x18>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800482c:	4618      	mov	r0, r3
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	40007000 	.word	0x40007000

0800483c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800484a:	d130      	bne.n	80048ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800484c:	4b23      	ldr	r3, [pc, #140]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004854:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004858:	d038      	beq.n	80048cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800485a:	4b20      	ldr	r3, [pc, #128]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004862:	4a1e      	ldr	r2, [pc, #120]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004864:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004868:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800486a:	4b1d      	ldr	r3, [pc, #116]	; (80048e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2232      	movs	r2, #50	; 0x32
 8004870:	fb02 f303 	mul.w	r3, r2, r3
 8004874:	4a1b      	ldr	r2, [pc, #108]	; (80048e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004876:	fba2 2303 	umull	r2, r3, r2, r3
 800487a:	0c9b      	lsrs	r3, r3, #18
 800487c:	3301      	adds	r3, #1
 800487e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004880:	e002      	b.n	8004888 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	3b01      	subs	r3, #1
 8004886:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004888:	4b14      	ldr	r3, [pc, #80]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004894:	d102      	bne.n	800489c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1f2      	bne.n	8004882 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800489c:	4b0f      	ldr	r3, [pc, #60]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a8:	d110      	bne.n	80048cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e00f      	b.n	80048ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80048ae:	4b0b      	ldr	r3, [pc, #44]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80048b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048ba:	d007      	beq.n	80048cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80048bc:	4b07      	ldr	r3, [pc, #28]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048c4:	4a05      	ldr	r2, [pc, #20]	; (80048dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	40007000 	.word	0x40007000
 80048e0:	20000000 	.word	0x20000000
 80048e4:	431bde83 	.word	0x431bde83

080048e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e3d4      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048fa:	4ba1      	ldr	r3, [pc, #644]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 030c 	and.w	r3, r3, #12
 8004902:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004904:	4b9e      	ldr	r3, [pc, #632]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	f003 0303 	and.w	r3, r3, #3
 800490c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0310 	and.w	r3, r3, #16
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 80e4 	beq.w	8004ae4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d007      	beq.n	8004932 <HAL_RCC_OscConfig+0x4a>
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	2b0c      	cmp	r3, #12
 8004926:	f040 808b 	bne.w	8004a40 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2b01      	cmp	r3, #1
 800492e:	f040 8087 	bne.w	8004a40 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004932:	4b93      	ldr	r3, [pc, #588]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d005      	beq.n	800494a <HAL_RCC_OscConfig+0x62>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e3ac      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1a      	ldr	r2, [r3, #32]
 800494e:	4b8c      	ldr	r3, [pc, #560]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d004      	beq.n	8004964 <HAL_RCC_OscConfig+0x7c>
 800495a:	4b89      	ldr	r3, [pc, #548]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004962:	e005      	b.n	8004970 <HAL_RCC_OscConfig+0x88>
 8004964:	4b86      	ldr	r3, [pc, #536]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004966:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800496a:	091b      	lsrs	r3, r3, #4
 800496c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004970:	4293      	cmp	r3, r2
 8004972:	d223      	bcs.n	80049bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	4618      	mov	r0, r3
 800497a:	f000 fd3f 	bl	80053fc <RCC_SetFlashLatencyFromMSIRange>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e38d      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004988:	4b7d      	ldr	r3, [pc, #500]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a7c      	ldr	r2, [pc, #496]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 800498e:	f043 0308 	orr.w	r3, r3, #8
 8004992:	6013      	str	r3, [r2, #0]
 8004994:	4b7a      	ldr	r3, [pc, #488]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	4977      	ldr	r1, [pc, #476]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049a6:	4b76      	ldr	r3, [pc, #472]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	4972      	ldr	r1, [pc, #456]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	604b      	str	r3, [r1, #4]
 80049ba:	e025      	b.n	8004a08 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049bc:	4b70      	ldr	r3, [pc, #448]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a6f      	ldr	r2, [pc, #444]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049c2:	f043 0308 	orr.w	r3, r3, #8
 80049c6:	6013      	str	r3, [r2, #0]
 80049c8:	4b6d      	ldr	r3, [pc, #436]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	496a      	ldr	r1, [pc, #424]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049da:	4b69      	ldr	r3, [pc, #420]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	021b      	lsls	r3, r3, #8
 80049e8:	4965      	ldr	r1, [pc, #404]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d109      	bne.n	8004a08 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fcff 	bl	80053fc <RCC_SetFlashLatencyFromMSIRange>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e34d      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a08:	f000 fc36 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 8004a0c:	4601      	mov	r1, r0
 8004a0e:	4b5c      	ldr	r3, [pc, #368]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	091b      	lsrs	r3, r3, #4
 8004a14:	f003 030f 	and.w	r3, r3, #15
 8004a18:	4a5a      	ldr	r2, [pc, #360]	; (8004b84 <HAL_RCC_OscConfig+0x29c>)
 8004a1a:	5cd3      	ldrb	r3, [r2, r3]
 8004a1c:	f003 031f 	and.w	r3, r3, #31
 8004a20:	fa21 f303 	lsr.w	r3, r1, r3
 8004a24:	4a58      	ldr	r2, [pc, #352]	; (8004b88 <HAL_RCC_OscConfig+0x2a0>)
 8004a26:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a28:	4b58      	ldr	r3, [pc, #352]	; (8004b8c <HAL_RCC_OscConfig+0x2a4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7fd fef3 	bl	8002818 <HAL_InitTick>
 8004a32:	4603      	mov	r3, r0
 8004a34:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a36:	7bfb      	ldrb	r3, [r7, #15]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d052      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
 8004a3e:	e331      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d032      	beq.n	8004aae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a48:	4b4d      	ldr	r3, [pc, #308]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a4c      	ldr	r2, [pc, #304]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a4e:	f043 0301 	orr.w	r3, r3, #1
 8004a52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a54:	f7fd ff2c 	bl	80028b0 <HAL_GetTick>
 8004a58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a5c:	f7fd ff28 	bl	80028b0 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e31a      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a6e:	4b44      	ldr	r3, [pc, #272]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d0f0      	beq.n	8004a5c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a7a:	4b41      	ldr	r3, [pc, #260]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a40      	ldr	r2, [pc, #256]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a80:	f043 0308 	orr.w	r3, r3, #8
 8004a84:	6013      	str	r3, [r2, #0]
 8004a86:	4b3e      	ldr	r3, [pc, #248]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	493b      	ldr	r1, [pc, #236]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a98:	4b39      	ldr	r3, [pc, #228]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	021b      	lsls	r3, r3, #8
 8004aa6:	4936      	ldr	r1, [pc, #216]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	604b      	str	r3, [r1, #4]
 8004aac:	e01a      	b.n	8004ae4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004aae:	4b34      	ldr	r3, [pc, #208]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a33      	ldr	r2, [pc, #204]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004ab4:	f023 0301 	bic.w	r3, r3, #1
 8004ab8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004aba:	f7fd fef9 	bl	80028b0 <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ac0:	e008      	b.n	8004ad4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ac2:	f7fd fef5 	bl	80028b0 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d901      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e2e7      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ad4:	4b2a      	ldr	r3, [pc, #168]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1f0      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x1da>
 8004ae0:	e000      	b.n	8004ae4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ae2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d074      	beq.n	8004bda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	d005      	beq.n	8004b02 <HAL_RCC_OscConfig+0x21a>
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	2b0c      	cmp	r3, #12
 8004afa:	d10e      	bne.n	8004b1a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	2b03      	cmp	r3, #3
 8004b00:	d10b      	bne.n	8004b1a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b02:	4b1f      	ldr	r3, [pc, #124]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d064      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x2f0>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d160      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e2c4      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b22:	d106      	bne.n	8004b32 <HAL_RCC_OscConfig+0x24a>
 8004b24:	4b16      	ldr	r3, [pc, #88]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a15      	ldr	r2, [pc, #84]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b2e:	6013      	str	r3, [r2, #0]
 8004b30:	e01d      	b.n	8004b6e <HAL_RCC_OscConfig+0x286>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b3a:	d10c      	bne.n	8004b56 <HAL_RCC_OscConfig+0x26e>
 8004b3c:	4b10      	ldr	r3, [pc, #64]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a0f      	ldr	r2, [pc, #60]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b46:	6013      	str	r3, [r2, #0]
 8004b48:	4b0d      	ldr	r3, [pc, #52]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a0c      	ldr	r2, [pc, #48]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b52:	6013      	str	r3, [r2, #0]
 8004b54:	e00b      	b.n	8004b6e <HAL_RCC_OscConfig+0x286>
 8004b56:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a09      	ldr	r2, [pc, #36]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b60:	6013      	str	r3, [r2, #0]
 8004b62:	4b07      	ldr	r3, [pc, #28]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a06      	ldr	r2, [pc, #24]	; (8004b80 <HAL_RCC_OscConfig+0x298>)
 8004b68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b6c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d01c      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b76:	f7fd fe9b 	bl	80028b0 <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b7c:	e011      	b.n	8004ba2 <HAL_RCC_OscConfig+0x2ba>
 8004b7e:	bf00      	nop
 8004b80:	40021000 	.word	0x40021000
 8004b84:	08007a64 	.word	0x08007a64
 8004b88:	20000000 	.word	0x20000000
 8004b8c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b90:	f7fd fe8e 	bl	80028b0 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	2b64      	cmp	r3, #100	; 0x64
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e280      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ba2:	4baf      	ldr	r3, [pc, #700]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0f0      	beq.n	8004b90 <HAL_RCC_OscConfig+0x2a8>
 8004bae:	e014      	b.n	8004bda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bb0:	f7fd fe7e 	bl	80028b0 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bb8:	f7fd fe7a 	bl	80028b0 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b64      	cmp	r3, #100	; 0x64
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e26c      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bca:	4ba5      	ldr	r3, [pc, #660]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1f0      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x2d0>
 8004bd6:	e000      	b.n	8004bda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d060      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	2b04      	cmp	r3, #4
 8004bea:	d005      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x310>
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	2b0c      	cmp	r3, #12
 8004bf0:	d119      	bne.n	8004c26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d116      	bne.n	8004c26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bf8:	4b99      	ldr	r3, [pc, #612]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d005      	beq.n	8004c10 <HAL_RCC_OscConfig+0x328>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e249      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c10:	4b93      	ldr	r3, [pc, #588]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	061b      	lsls	r3, r3, #24
 8004c1e:	4990      	ldr	r1, [pc, #576]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c24:	e040      	b.n	8004ca8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d023      	beq.n	8004c76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c2e:	4b8c      	ldr	r3, [pc, #560]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a8b      	ldr	r2, [pc, #556]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3a:	f7fd fe39 	bl	80028b0 <HAL_GetTick>
 8004c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c40:	e008      	b.n	8004c54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c42:	f7fd fe35 	bl	80028b0 <HAL_GetTick>
 8004c46:	4602      	mov	r2, r0
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e227      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c54:	4b82      	ldr	r3, [pc, #520]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d0f0      	beq.n	8004c42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c60:	4b7f      	ldr	r3, [pc, #508]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	061b      	lsls	r3, r3, #24
 8004c6e:	497c      	ldr	r1, [pc, #496]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	604b      	str	r3, [r1, #4]
 8004c74:	e018      	b.n	8004ca8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c76:	4b7a      	ldr	r3, [pc, #488]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a79      	ldr	r2, [pc, #484]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c82:	f7fd fe15 	bl	80028b0 <HAL_GetTick>
 8004c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c88:	e008      	b.n	8004c9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c8a:	f7fd fe11 	bl	80028b0 <HAL_GetTick>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d901      	bls.n	8004c9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e203      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c9c:	4b70      	ldr	r3, [pc, #448]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1f0      	bne.n	8004c8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0308 	and.w	r3, r3, #8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d03c      	beq.n	8004d2e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d01c      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cbc:	4b68      	ldr	r3, [pc, #416]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cc2:	4a67      	ldr	r2, [pc, #412]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004cc4:	f043 0301 	orr.w	r3, r3, #1
 8004cc8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ccc:	f7fd fdf0 	bl	80028b0 <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cd2:	e008      	b.n	8004ce6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cd4:	f7fd fdec 	bl	80028b0 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d901      	bls.n	8004ce6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e1de      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ce6:	4b5e      	ldr	r3, [pc, #376]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d0ef      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x3ec>
 8004cf4:	e01b      	b.n	8004d2e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cf6:	4b5a      	ldr	r3, [pc, #360]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cfc:	4a58      	ldr	r2, [pc, #352]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004cfe:	f023 0301 	bic.w	r3, r3, #1
 8004d02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d06:	f7fd fdd3 	bl	80028b0 <HAL_GetTick>
 8004d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d0c:	e008      	b.n	8004d20 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d0e:	f7fd fdcf 	bl	80028b0 <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e1c1      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d20:	4b4f      	ldr	r3, [pc, #316]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1ef      	bne.n	8004d0e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f000 80a6 	beq.w	8004e88 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d40:	4b47      	ldr	r3, [pc, #284]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d10d      	bne.n	8004d68 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d4c:	4b44      	ldr	r3, [pc, #272]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d50:	4a43      	ldr	r2, [pc, #268]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004d52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d56:	6593      	str	r3, [r2, #88]	; 0x58
 8004d58:	4b41      	ldr	r3, [pc, #260]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d60:	60bb      	str	r3, [r7, #8]
 8004d62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d64:	2301      	movs	r3, #1
 8004d66:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d68:	4b3e      	ldr	r3, [pc, #248]	; (8004e64 <HAL_RCC_OscConfig+0x57c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d118      	bne.n	8004da6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d74:	4b3b      	ldr	r3, [pc, #236]	; (8004e64 <HAL_RCC_OscConfig+0x57c>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a3a      	ldr	r2, [pc, #232]	; (8004e64 <HAL_RCC_OscConfig+0x57c>)
 8004d7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d80:	f7fd fd96 	bl	80028b0 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d88:	f7fd fd92 	bl	80028b0 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e184      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d9a:	4b32      	ldr	r3, [pc, #200]	; (8004e64 <HAL_RCC_OscConfig+0x57c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0f0      	beq.n	8004d88 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d108      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x4d8>
 8004dae:	4b2c      	ldr	r3, [pc, #176]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db4:	4a2a      	ldr	r2, [pc, #168]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004db6:	f043 0301 	orr.w	r3, r3, #1
 8004dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004dbe:	e024      	b.n	8004e0a <HAL_RCC_OscConfig+0x522>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b05      	cmp	r3, #5
 8004dc6:	d110      	bne.n	8004dea <HAL_RCC_OscConfig+0x502>
 8004dc8:	4b25      	ldr	r3, [pc, #148]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dce:	4a24      	ldr	r2, [pc, #144]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004dd0:	f043 0304 	orr.w	r3, r3, #4
 8004dd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004dd8:	4b21      	ldr	r3, [pc, #132]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dde:	4a20      	ldr	r2, [pc, #128]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004de0:	f043 0301 	orr.w	r3, r3, #1
 8004de4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004de8:	e00f      	b.n	8004e0a <HAL_RCC_OscConfig+0x522>
 8004dea:	4b1d      	ldr	r3, [pc, #116]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df0:	4a1b      	ldr	r2, [pc, #108]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004df2:	f023 0301 	bic.w	r3, r3, #1
 8004df6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004dfa:	4b19      	ldr	r3, [pc, #100]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e00:	4a17      	ldr	r2, [pc, #92]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004e02:	f023 0304 	bic.w	r3, r3, #4
 8004e06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d016      	beq.n	8004e40 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e12:	f7fd fd4d 	bl	80028b0 <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e18:	e00a      	b.n	8004e30 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e1a:	f7fd fd49 	bl	80028b0 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d901      	bls.n	8004e30 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e139      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e30:	4b0b      	ldr	r3, [pc, #44]	; (8004e60 <HAL_RCC_OscConfig+0x578>)
 8004e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d0ed      	beq.n	8004e1a <HAL_RCC_OscConfig+0x532>
 8004e3e:	e01a      	b.n	8004e76 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e40:	f7fd fd36 	bl	80028b0 <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e46:	e00f      	b.n	8004e68 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e48:	f7fd fd32 	bl	80028b0 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d906      	bls.n	8004e68 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e122      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
 8004e5e:	bf00      	nop
 8004e60:	40021000 	.word	0x40021000
 8004e64:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e68:	4b90      	ldr	r3, [pc, #576]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1e8      	bne.n	8004e48 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e76:	7ffb      	ldrb	r3, [r7, #31]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d105      	bne.n	8004e88 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e7c:	4b8b      	ldr	r3, [pc, #556]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e80:	4a8a      	ldr	r2, [pc, #552]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004e82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e86:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 8108 	beq.w	80050a2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	f040 80d0 	bne.w	800503c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e9c:	4b83      	ldr	r3, [pc, #524]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f003 0203 	and.w	r2, r3, #3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d130      	bne.n	8004f12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d127      	bne.n	8004f12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ecc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d11f      	bne.n	8004f12 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004edc:	2a07      	cmp	r2, #7
 8004ede:	bf14      	ite	ne
 8004ee0:	2201      	movne	r2, #1
 8004ee2:	2200      	moveq	r2, #0
 8004ee4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d113      	bne.n	8004f12 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef4:	085b      	lsrs	r3, r3, #1
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d109      	bne.n	8004f12 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f08:	085b      	lsrs	r3, r3, #1
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d06e      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	2b0c      	cmp	r3, #12
 8004f16:	d069      	beq.n	8004fec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f18:	4b64      	ldr	r3, [pc, #400]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d105      	bne.n	8004f30 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f24:	4b61      	ldr	r3, [pc, #388]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0b7      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f34:	4b5d      	ldr	r3, [pc, #372]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a5c      	ldr	r2, [pc, #368]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004f3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f3e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f40:	f7fd fcb6 	bl	80028b0 <HAL_GetTick>
 8004f44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f46:	e008      	b.n	8004f5a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f48:	f7fd fcb2 	bl	80028b0 <HAL_GetTick>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d901      	bls.n	8004f5a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e0a4      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f5a:	4b54      	ldr	r3, [pc, #336]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1f0      	bne.n	8004f48 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f66:	4b51      	ldr	r3, [pc, #324]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	4b51      	ldr	r3, [pc, #324]	; (80050b0 <HAL_RCC_OscConfig+0x7c8>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004f76:	3a01      	subs	r2, #1
 8004f78:	0112      	lsls	r2, r2, #4
 8004f7a:	4311      	orrs	r1, r2
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f80:	0212      	lsls	r2, r2, #8
 8004f82:	4311      	orrs	r1, r2
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f88:	0852      	lsrs	r2, r2, #1
 8004f8a:	3a01      	subs	r2, #1
 8004f8c:	0552      	lsls	r2, r2, #21
 8004f8e:	4311      	orrs	r1, r2
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004f94:	0852      	lsrs	r2, r2, #1
 8004f96:	3a01      	subs	r2, #1
 8004f98:	0652      	lsls	r2, r2, #25
 8004f9a:	4311      	orrs	r1, r2
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fa0:	0912      	lsrs	r2, r2, #4
 8004fa2:	0452      	lsls	r2, r2, #17
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	4941      	ldr	r1, [pc, #260]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004fac:	4b3f      	ldr	r3, [pc, #252]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a3e      	ldr	r2, [pc, #248]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004fb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fb6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fb8:	4b3c      	ldr	r3, [pc, #240]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	4a3b      	ldr	r2, [pc, #236]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004fbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fc2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fc4:	f7fd fc74 	bl	80028b0 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fcc:	f7fd fc70 	bl	80028b0 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e062      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fde:	4b33      	ldr	r3, [pc, #204]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0f0      	beq.n	8004fcc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fea:	e05a      	b.n	80050a2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e059      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ff0:	4b2e      	ldr	r3, [pc, #184]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d152      	bne.n	80050a2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ffc:	4b2b      	ldr	r3, [pc, #172]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a2a      	ldr	r2, [pc, #168]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005002:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005006:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005008:	4b28      	ldr	r3, [pc, #160]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	4a27      	ldr	r2, [pc, #156]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 800500e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005012:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005014:	f7fd fc4c 	bl	80028b0 <HAL_GetTick>
 8005018:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800501a:	e008      	b.n	800502e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800501c:	f7fd fc48 	bl	80028b0 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e03a      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800502e:	4b1f      	ldr	r3, [pc, #124]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d0f0      	beq.n	800501c <HAL_RCC_OscConfig+0x734>
 800503a:	e032      	b.n	80050a2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	2b0c      	cmp	r3, #12
 8005040:	d02d      	beq.n	800509e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005042:	4b1a      	ldr	r3, [pc, #104]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a19      	ldr	r2, [pc, #100]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005048:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800504c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800504e:	4b17      	ldr	r3, [pc, #92]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d105      	bne.n	8005066 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800505a:	4b14      	ldr	r3, [pc, #80]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	4a13      	ldr	r2, [pc, #76]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005060:	f023 0303 	bic.w	r3, r3, #3
 8005064:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005066:	4b11      	ldr	r3, [pc, #68]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	4a10      	ldr	r2, [pc, #64]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 800506c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005074:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005076:	f7fd fc1b 	bl	80028b0 <HAL_GetTick>
 800507a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800507c:	e008      	b.n	8005090 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800507e:	f7fd fc17 	bl	80028b0 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d901      	bls.n	8005090 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e009      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005090:	4b06      	ldr	r3, [pc, #24]	; (80050ac <HAL_RCC_OscConfig+0x7c4>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1f0      	bne.n	800507e <HAL_RCC_OscConfig+0x796>
 800509c:	e001      	b.n	80050a2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e000      	b.n	80050a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3720      	adds	r7, #32
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40021000 	.word	0x40021000
 80050b0:	f99d808c 	.word	0xf99d808c

080050b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e0c8      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050c8:	4b66      	ldr	r3, [pc, #408]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0307 	and.w	r3, r3, #7
 80050d0:	683a      	ldr	r2, [r7, #0]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d910      	bls.n	80050f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050d6:	4b63      	ldr	r3, [pc, #396]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f023 0207 	bic.w	r2, r3, #7
 80050de:	4961      	ldr	r1, [pc, #388]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050e6:	4b5f      	ldr	r3, [pc, #380]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0307 	and.w	r3, r3, #7
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d001      	beq.n	80050f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e0b0      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	d04c      	beq.n	800519e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d107      	bne.n	800511c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800510c:	4b56      	ldr	r3, [pc, #344]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d121      	bne.n	800515c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e09e      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b02      	cmp	r3, #2
 8005122:	d107      	bne.n	8005134 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005124:	4b50      	ldr	r3, [pc, #320]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d115      	bne.n	800515c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e092      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d107      	bne.n	800514c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800513c:	4b4a      	ldr	r3, [pc, #296]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0302 	and.w	r3, r3, #2
 8005144:	2b00      	cmp	r3, #0
 8005146:	d109      	bne.n	800515c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e086      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800514c:	4b46      	ldr	r3, [pc, #280]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e07e      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800515c:	4b42      	ldr	r3, [pc, #264]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	f023 0203 	bic.w	r2, r3, #3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	493f      	ldr	r1, [pc, #252]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 800516a:	4313      	orrs	r3, r2
 800516c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800516e:	f7fd fb9f 	bl	80028b0 <HAL_GetTick>
 8005172:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005174:	e00a      	b.n	800518c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005176:	f7fd fb9b 	bl	80028b0 <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	f241 3288 	movw	r2, #5000	; 0x1388
 8005184:	4293      	cmp	r3, r2
 8005186:	d901      	bls.n	800518c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e066      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800518c:	4b36      	ldr	r3, [pc, #216]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f003 020c 	and.w	r2, r3, #12
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	429a      	cmp	r2, r3
 800519c:	d1eb      	bne.n	8005176 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d008      	beq.n	80051bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051aa:	4b2f      	ldr	r3, [pc, #188]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	492c      	ldr	r1, [pc, #176]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051bc:	4b29      	ldr	r3, [pc, #164]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	683a      	ldr	r2, [r7, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d210      	bcs.n	80051ec <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ca:	4b26      	ldr	r3, [pc, #152]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f023 0207 	bic.w	r2, r3, #7
 80051d2:	4924      	ldr	r1, [pc, #144]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051da:	4b22      	ldr	r3, [pc, #136]	; (8005264 <HAL_RCC_ClockConfig+0x1b0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d001      	beq.n	80051ec <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e036      	b.n	800525a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0304 	and.w	r3, r3, #4
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d008      	beq.n	800520a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051f8:	4b1b      	ldr	r3, [pc, #108]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	4918      	ldr	r1, [pc, #96]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0308 	and.w	r3, r3, #8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d009      	beq.n	800522a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005216:	4b14      	ldr	r3, [pc, #80]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	4910      	ldr	r1, [pc, #64]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 8005226:	4313      	orrs	r3, r2
 8005228:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800522a:	f000 f825 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 800522e:	4601      	mov	r1, r0
 8005230:	4b0d      	ldr	r3, [pc, #52]	; (8005268 <HAL_RCC_ClockConfig+0x1b4>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	091b      	lsrs	r3, r3, #4
 8005236:	f003 030f 	and.w	r3, r3, #15
 800523a:	4a0c      	ldr	r2, [pc, #48]	; (800526c <HAL_RCC_ClockConfig+0x1b8>)
 800523c:	5cd3      	ldrb	r3, [r2, r3]
 800523e:	f003 031f 	and.w	r3, r3, #31
 8005242:	fa21 f303 	lsr.w	r3, r1, r3
 8005246:	4a0a      	ldr	r2, [pc, #40]	; (8005270 <HAL_RCC_ClockConfig+0x1bc>)
 8005248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800524a:	4b0a      	ldr	r3, [pc, #40]	; (8005274 <HAL_RCC_ClockConfig+0x1c0>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4618      	mov	r0, r3
 8005250:	f7fd fae2 	bl	8002818 <HAL_InitTick>
 8005254:	4603      	mov	r3, r0
 8005256:	72fb      	strb	r3, [r7, #11]

  return status;
 8005258:	7afb      	ldrb	r3, [r7, #11]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	40022000 	.word	0x40022000
 8005268:	40021000 	.word	0x40021000
 800526c:	08007a64 	.word	0x08007a64
 8005270:	20000000 	.word	0x20000000
 8005274:	20000004 	.word	0x20000004

08005278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005278:	b480      	push	{r7}
 800527a:	b089      	sub	sp, #36	; 0x24
 800527c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800527e:	2300      	movs	r3, #0
 8005280:	61fb      	str	r3, [r7, #28]
 8005282:	2300      	movs	r3, #0
 8005284:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005286:	4b3d      	ldr	r3, [pc, #244]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005290:	4b3a      	ldr	r3, [pc, #232]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	f003 0303 	and.w	r3, r3, #3
 8005298:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d005      	beq.n	80052ac <HAL_RCC_GetSysClockFreq+0x34>
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	2b0c      	cmp	r3, #12
 80052a4:	d121      	bne.n	80052ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d11e      	bne.n	80052ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052ac:	4b33      	ldr	r3, [pc, #204]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0308 	and.w	r3, r3, #8
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d107      	bne.n	80052c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80052b8:	4b30      	ldr	r3, [pc, #192]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 80052ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052be:	0a1b      	lsrs	r3, r3, #8
 80052c0:	f003 030f 	and.w	r3, r3, #15
 80052c4:	61fb      	str	r3, [r7, #28]
 80052c6:	e005      	b.n	80052d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80052c8:	4b2c      	ldr	r3, [pc, #176]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	091b      	lsrs	r3, r3, #4
 80052ce:	f003 030f 	and.w	r3, r3, #15
 80052d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80052d4:	4a2a      	ldr	r2, [pc, #168]	; (8005380 <HAL_RCC_GetSysClockFreq+0x108>)
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d10d      	bne.n	8005300 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052e8:	e00a      	b.n	8005300 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	2b04      	cmp	r3, #4
 80052ee:	d102      	bne.n	80052f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80052f0:	4b24      	ldr	r3, [pc, #144]	; (8005384 <HAL_RCC_GetSysClockFreq+0x10c>)
 80052f2:	61bb      	str	r3, [r7, #24]
 80052f4:	e004      	b.n	8005300 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d101      	bne.n	8005300 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80052fc:	4b22      	ldr	r3, [pc, #136]	; (8005388 <HAL_RCC_GetSysClockFreq+0x110>)
 80052fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	2b0c      	cmp	r3, #12
 8005304:	d133      	bne.n	800536e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005306:	4b1d      	ldr	r3, [pc, #116]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	2b02      	cmp	r3, #2
 8005314:	d002      	beq.n	800531c <HAL_RCC_GetSysClockFreq+0xa4>
 8005316:	2b03      	cmp	r3, #3
 8005318:	d003      	beq.n	8005322 <HAL_RCC_GetSysClockFreq+0xaa>
 800531a:	e005      	b.n	8005328 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800531c:	4b19      	ldr	r3, [pc, #100]	; (8005384 <HAL_RCC_GetSysClockFreq+0x10c>)
 800531e:	617b      	str	r3, [r7, #20]
      break;
 8005320:	e005      	b.n	800532e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005322:	4b19      	ldr	r3, [pc, #100]	; (8005388 <HAL_RCC_GetSysClockFreq+0x110>)
 8005324:	617b      	str	r3, [r7, #20]
      break;
 8005326:	e002      	b.n	800532e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	617b      	str	r3, [r7, #20]
      break;
 800532c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800532e:	4b13      	ldr	r3, [pc, #76]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	091b      	lsrs	r3, r3, #4
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	3301      	adds	r3, #1
 800533a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800533c:	4b0f      	ldr	r3, [pc, #60]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	0a1b      	lsrs	r3, r3, #8
 8005342:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	fb02 f203 	mul.w	r2, r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005352:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005354:	4b09      	ldr	r3, [pc, #36]	; (800537c <HAL_RCC_GetSysClockFreq+0x104>)
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	0e5b      	lsrs	r3, r3, #25
 800535a:	f003 0303 	and.w	r3, r3, #3
 800535e:	3301      	adds	r3, #1
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	fbb2 f3f3 	udiv	r3, r2, r3
 800536c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800536e:	69bb      	ldr	r3, [r7, #24]
}
 8005370:	4618      	mov	r0, r3
 8005372:	3724      	adds	r7, #36	; 0x24
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr
 800537c:	40021000 	.word	0x40021000
 8005380:	08007a7c 	.word	0x08007a7c
 8005384:	00f42400 	.word	0x00f42400
 8005388:	007a1200 	.word	0x007a1200

0800538c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005390:	4b03      	ldr	r3, [pc, #12]	; (80053a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005392:	681b      	ldr	r3, [r3, #0]
}
 8005394:	4618      	mov	r0, r3
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	20000000 	.word	0x20000000

080053a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053a8:	f7ff fff0 	bl	800538c <HAL_RCC_GetHCLKFreq>
 80053ac:	4601      	mov	r1, r0
 80053ae:	4b06      	ldr	r3, [pc, #24]	; (80053c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	0a1b      	lsrs	r3, r3, #8
 80053b4:	f003 0307 	and.w	r3, r3, #7
 80053b8:	4a04      	ldr	r2, [pc, #16]	; (80053cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80053ba:	5cd3      	ldrb	r3, [r2, r3]
 80053bc:	f003 031f 	and.w	r3, r3, #31
 80053c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40021000 	.word	0x40021000
 80053cc:	08007a74 	.word	0x08007a74

080053d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80053d4:	f7ff ffda 	bl	800538c <HAL_RCC_GetHCLKFreq>
 80053d8:	4601      	mov	r1, r0
 80053da:	4b06      	ldr	r3, [pc, #24]	; (80053f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	0adb      	lsrs	r3, r3, #11
 80053e0:	f003 0307 	and.w	r3, r3, #7
 80053e4:	4a04      	ldr	r2, [pc, #16]	; (80053f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80053e6:	5cd3      	ldrb	r3, [r2, r3]
 80053e8:	f003 031f 	and.w	r3, r3, #31
 80053ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	40021000 	.word	0x40021000
 80053f8:	08007a74 	.word	0x08007a74

080053fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005404:	2300      	movs	r3, #0
 8005406:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005408:	4b2a      	ldr	r3, [pc, #168]	; (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800540a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800540c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d003      	beq.n	800541c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005414:	f7ff fa04 	bl	8004820 <HAL_PWREx_GetVoltageRange>
 8005418:	6178      	str	r0, [r7, #20]
 800541a:	e014      	b.n	8005446 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800541c:	4b25      	ldr	r3, [pc, #148]	; (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800541e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005420:	4a24      	ldr	r2, [pc, #144]	; (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005422:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005426:	6593      	str	r3, [r2, #88]	; 0x58
 8005428:	4b22      	ldr	r3, [pc, #136]	; (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800542a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800542c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005430:	60fb      	str	r3, [r7, #12]
 8005432:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005434:	f7ff f9f4 	bl	8004820 <HAL_PWREx_GetVoltageRange>
 8005438:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800543a:	4b1e      	ldr	r3, [pc, #120]	; (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800543c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800543e:	4a1d      	ldr	r2, [pc, #116]	; (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005440:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005444:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800544c:	d10b      	bne.n	8005466 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2b80      	cmp	r3, #128	; 0x80
 8005452:	d919      	bls.n	8005488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2ba0      	cmp	r3, #160	; 0xa0
 8005458:	d902      	bls.n	8005460 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800545a:	2302      	movs	r3, #2
 800545c:	613b      	str	r3, [r7, #16]
 800545e:	e013      	b.n	8005488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005460:	2301      	movs	r3, #1
 8005462:	613b      	str	r3, [r7, #16]
 8005464:	e010      	b.n	8005488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b80      	cmp	r3, #128	; 0x80
 800546a:	d902      	bls.n	8005472 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800546c:	2303      	movs	r3, #3
 800546e:	613b      	str	r3, [r7, #16]
 8005470:	e00a      	b.n	8005488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2b80      	cmp	r3, #128	; 0x80
 8005476:	d102      	bne.n	800547e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005478:	2302      	movs	r3, #2
 800547a:	613b      	str	r3, [r7, #16]
 800547c:	e004      	b.n	8005488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b70      	cmp	r3, #112	; 0x70
 8005482:	d101      	bne.n	8005488 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005484:	2301      	movs	r3, #1
 8005486:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005488:	4b0b      	ldr	r3, [pc, #44]	; (80054b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f023 0207 	bic.w	r2, r3, #7
 8005490:	4909      	ldr	r1, [pc, #36]	; (80054b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005498:	4b07      	ldr	r3, [pc, #28]	; (80054b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0307 	and.w	r3, r3, #7
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d001      	beq.n	80054aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3718      	adds	r7, #24
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	40021000 	.word	0x40021000
 80054b8:	40022000 	.word	0x40022000

080054bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b086      	sub	sp, #24
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80054c4:	2300      	movs	r3, #0
 80054c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054c8:	2300      	movs	r3, #0
 80054ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d03f      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054e0:	d01c      	beq.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x60>
 80054e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054e6:	d802      	bhi.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00e      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80054ec:	e01f      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80054ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80054f2:	d003      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80054f4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80054f8:	d01c      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80054fa:	e018      	b.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80054fc:	4b85      	ldr	r3, [pc, #532]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	4a84      	ldr	r2, [pc, #528]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005502:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005506:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005508:	e015      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	3304      	adds	r3, #4
 800550e:	2100      	movs	r1, #0
 8005510:	4618      	mov	r0, r3
 8005512:	f000 fab9 	bl	8005a88 <RCCEx_PLLSAI1_Config>
 8005516:	4603      	mov	r3, r0
 8005518:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800551a:	e00c      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	3320      	adds	r3, #32
 8005520:	2100      	movs	r1, #0
 8005522:	4618      	mov	r0, r3
 8005524:	f000 fba0 	bl	8005c68 <RCCEx_PLLSAI2_Config>
 8005528:	4603      	mov	r3, r0
 800552a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800552c:	e003      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	74fb      	strb	r3, [r7, #19]
      break;
 8005532:	e000      	b.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8005534:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005536:	7cfb      	ldrb	r3, [r7, #19]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d10b      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800553c:	4b75      	ldr	r3, [pc, #468]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800553e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005542:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800554a:	4972      	ldr	r1, [pc, #456]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800554c:	4313      	orrs	r3, r2
 800554e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005552:	e001      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005554:	7cfb      	ldrb	r3, [r7, #19]
 8005556:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d03f      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005568:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800556c:	d01c      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800556e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005572:	d802      	bhi.n	800557a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00e      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005578:	e01f      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800557a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800557e:	d003      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005580:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005584:	d01c      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005586:	e018      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005588:	4b62      	ldr	r3, [pc, #392]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	4a61      	ldr	r2, [pc, #388]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800558e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005592:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005594:	e015      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	3304      	adds	r3, #4
 800559a:	2100      	movs	r1, #0
 800559c:	4618      	mov	r0, r3
 800559e:	f000 fa73 	bl	8005a88 <RCCEx_PLLSAI1_Config>
 80055a2:	4603      	mov	r3, r0
 80055a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80055a6:	e00c      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	3320      	adds	r3, #32
 80055ac:	2100      	movs	r1, #0
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 fb5a 	bl	8005c68 <RCCEx_PLLSAI2_Config>
 80055b4:	4603      	mov	r3, r0
 80055b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80055b8:	e003      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	74fb      	strb	r3, [r7, #19]
      break;
 80055be:	e000      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80055c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055c2:	7cfb      	ldrb	r3, [r7, #19]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d10b      	bne.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80055c8:	4b52      	ldr	r3, [pc, #328]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055d6:	494f      	ldr	r1, [pc, #316]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80055de:	e001      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e0:	7cfb      	ldrb	r3, [r7, #19]
 80055e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f000 80a0 	beq.w	8005732 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055f2:	2300      	movs	r3, #0
 80055f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80055f6:	4b47      	ldr	r3, [pc, #284]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8005602:	2301      	movs	r3, #1
 8005604:	e000      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005606:	2300      	movs	r3, #0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00d      	beq.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800560c:	4b41      	ldr	r3, [pc, #260]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800560e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005610:	4a40      	ldr	r2, [pc, #256]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005616:	6593      	str	r3, [r2, #88]	; 0x58
 8005618:	4b3e      	ldr	r3, [pc, #248]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800561a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800561c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005620:	60bb      	str	r3, [r7, #8]
 8005622:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005624:	2301      	movs	r3, #1
 8005626:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005628:	4b3b      	ldr	r3, [pc, #236]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a3a      	ldr	r2, [pc, #232]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800562e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005632:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005634:	f7fd f93c 	bl	80028b0 <HAL_GetTick>
 8005638:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800563a:	e009      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800563c:	f7fd f938 	bl	80028b0 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b02      	cmp	r3, #2
 8005648:	d902      	bls.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	74fb      	strb	r3, [r7, #19]
        break;
 800564e:	e005      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005650:	4b31      	ldr	r3, [pc, #196]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005658:	2b00      	cmp	r3, #0
 800565a:	d0ef      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800565c:	7cfb      	ldrb	r3, [r7, #19]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d15c      	bne.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005662:	4b2c      	ldr	r3, [pc, #176]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005668:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800566c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d01f      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	429a      	cmp	r2, r3
 800567e:	d019      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005680:	4b24      	ldr	r3, [pc, #144]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005686:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800568a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800568c:	4b21      	ldr	r3, [pc, #132]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800568e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005692:	4a20      	ldr	r2, [pc, #128]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005694:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005698:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800569c:	4b1d      	ldr	r3, [pc, #116]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800569e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a2:	4a1c      	ldr	r2, [pc, #112]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80056ac:	4a19      	ldr	r2, [pc, #100]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d016      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056be:	f7fd f8f7 	bl	80028b0 <HAL_GetTick>
 80056c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056c4:	e00b      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056c6:	f7fd f8f3 	bl	80028b0 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d902      	bls.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	74fb      	strb	r3, [r7, #19]
            break;
 80056dc:	e006      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056de:	4b0d      	ldr	r3, [pc, #52]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d0ec      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80056ec:	7cfb      	ldrb	r3, [r7, #19]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10c      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056f2:	4b08      	ldr	r3, [pc, #32]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005702:	4904      	ldr	r1, [pc, #16]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005704:	4313      	orrs	r3, r2
 8005706:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800570a:	e009      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800570c:	7cfb      	ldrb	r3, [r7, #19]
 800570e:	74bb      	strb	r3, [r7, #18]
 8005710:	e006      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8005712:	bf00      	nop
 8005714:	40021000 	.word	0x40021000
 8005718:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800571c:	7cfb      	ldrb	r3, [r7, #19]
 800571e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005720:	7c7b      	ldrb	r3, [r7, #17]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d105      	bne.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005726:	4b9e      	ldr	r3, [pc, #632]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800572a:	4a9d      	ldr	r2, [pc, #628]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800572c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005730:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800573e:	4b98      	ldr	r3, [pc, #608]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005744:	f023 0203 	bic.w	r2, r3, #3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574c:	4994      	ldr	r1, [pc, #592]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0302 	and.w	r3, r3, #2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005760:	4b8f      	ldr	r3, [pc, #572]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005766:	f023 020c 	bic.w	r2, r3, #12
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800576e:	498c      	ldr	r1, [pc, #560]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0304 	and.w	r3, r3, #4
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005782:	4b87      	ldr	r3, [pc, #540]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005788:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005790:	4983      	ldr	r1, [pc, #524]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005792:	4313      	orrs	r3, r2
 8005794:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0308 	and.w	r3, r3, #8
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00a      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80057a4:	4b7e      	ldr	r3, [pc, #504]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057aa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057b2:	497b      	ldr	r1, [pc, #492]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0310 	and.w	r3, r3, #16
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00a      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057c6:	4b76      	ldr	r3, [pc, #472]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057d4:	4972      	ldr	r1, [pc, #456]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0320 	and.w	r3, r3, #32
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00a      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057e8:	4b6d      	ldr	r3, [pc, #436]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057f6:	496a      	ldr	r1, [pc, #424]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057f8:	4313      	orrs	r3, r2
 80057fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00a      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800580a:	4b65      	ldr	r3, [pc, #404]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800580c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005810:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005818:	4961      	ldr	r1, [pc, #388]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800581a:	4313      	orrs	r3, r2
 800581c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00a      	beq.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800582c:	4b5c      	ldr	r3, [pc, #368]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800582e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005832:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800583a:	4959      	ldr	r1, [pc, #356]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800583c:	4313      	orrs	r3, r2
 800583e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00a      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800584e:	4b54      	ldr	r3, [pc, #336]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005854:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800585c:	4950      	ldr	r1, [pc, #320]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800585e:	4313      	orrs	r3, r2
 8005860:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800586c:	2b00      	cmp	r3, #0
 800586e:	d00a      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005870:	4b4b      	ldr	r3, [pc, #300]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005876:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800587e:	4948      	ldr	r1, [pc, #288]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005880:	4313      	orrs	r3, r2
 8005882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00a      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005892:	4b43      	ldr	r3, [pc, #268]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005898:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058a0:	493f      	ldr	r1, [pc, #252]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058a2:	4313      	orrs	r3, r2
 80058a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d028      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058b4:	4b3a      	ldr	r3, [pc, #232]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058c2:	4937      	ldr	r1, [pc, #220]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058d2:	d106      	bne.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058d4:	4b32      	ldr	r3, [pc, #200]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	4a31      	ldr	r2, [pc, #196]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058de:	60d3      	str	r3, [r2, #12]
 80058e0:	e011      	b.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80058ea:	d10c      	bne.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3304      	adds	r3, #4
 80058f0:	2101      	movs	r1, #1
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 f8c8 	bl	8005a88 <RCCEx_PLLSAI1_Config>
 80058f8:	4603      	mov	r3, r0
 80058fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80058fc:	7cfb      	ldrb	r3, [r7, #19]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d001      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8005902:	7cfb      	ldrb	r3, [r7, #19]
 8005904:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d028      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005912:	4b23      	ldr	r3, [pc, #140]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005918:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005920:	491f      	ldr	r1, [pc, #124]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005922:	4313      	orrs	r3, r2
 8005924:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800592c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005930:	d106      	bne.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005932:	4b1b      	ldr	r3, [pc, #108]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	4a1a      	ldr	r2, [pc, #104]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005938:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800593c:	60d3      	str	r3, [r2, #12]
 800593e:	e011      	b.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005944:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005948:	d10c      	bne.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	3304      	adds	r3, #4
 800594e:	2101      	movs	r1, #1
 8005950:	4618      	mov	r0, r3
 8005952:	f000 f899 	bl	8005a88 <RCCEx_PLLSAI1_Config>
 8005956:	4603      	mov	r3, r0
 8005958:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800595a:	7cfb      	ldrb	r3, [r7, #19]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d001      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8005960:	7cfb      	ldrb	r3, [r7, #19]
 8005962:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d02b      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005970:	4b0b      	ldr	r3, [pc, #44]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005976:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800597e:	4908      	ldr	r1, [pc, #32]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005980:	4313      	orrs	r3, r2
 8005982:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800598a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800598e:	d109      	bne.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005990:	4b03      	ldr	r3, [pc, #12]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	4a02      	ldr	r2, [pc, #8]	; (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005996:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800599a:	60d3      	str	r3, [r2, #12]
 800599c:	e014      	b.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800599e:	bf00      	nop
 80059a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80059ac:	d10c      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	3304      	adds	r3, #4
 80059b2:	2101      	movs	r1, #1
 80059b4:	4618      	mov	r0, r3
 80059b6:	f000 f867 	bl	8005a88 <RCCEx_PLLSAI1_Config>
 80059ba:	4603      	mov	r3, r0
 80059bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059be:	7cfb      	ldrb	r3, [r7, #19]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d02f      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059d4:	4b2b      	ldr	r3, [pc, #172]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059da:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059e2:	4928      	ldr	r1, [pc, #160]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059f2:	d10d      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	3304      	adds	r3, #4
 80059f8:	2102      	movs	r1, #2
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 f844 	bl	8005a88 <RCCEx_PLLSAI1_Config>
 8005a00:	4603      	mov	r3, r0
 8005a02:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a04:	7cfb      	ldrb	r3, [r7, #19]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d014      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005a0a:	7cfb      	ldrb	r3, [r7, #19]
 8005a0c:	74bb      	strb	r3, [r7, #18]
 8005a0e:	e011      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a18:	d10c      	bne.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3320      	adds	r3, #32
 8005a1e:	2102      	movs	r1, #2
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 f921 	bl	8005c68 <RCCEx_PLLSAI2_Config>
 8005a26:	4603      	mov	r3, r0
 8005a28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a2a:	7cfb      	ldrb	r3, [r7, #19]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005a30:	7cfb      	ldrb	r3, [r7, #19]
 8005a32:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00a      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005a40:	4b10      	ldr	r3, [pc, #64]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a46:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a4e:	490d      	ldr	r1, [pc, #52]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00b      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a62:	4b08      	ldr	r3, [pc, #32]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a68:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a72:	4904      	ldr	r1, [pc, #16]	; (8005a84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005a7a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	40021000 	.word	0x40021000

08005a88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a96:	4b73      	ldr	r3, [pc, #460]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f003 0303 	and.w	r3, r3, #3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d018      	beq.n	8005ad4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005aa2:	4b70      	ldr	r3, [pc, #448]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f003 0203 	and.w	r2, r3, #3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d10d      	bne.n	8005ace <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
       ||
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d009      	beq.n	8005ace <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005aba:	4b6a      	ldr	r3, [pc, #424]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	091b      	lsrs	r3, r3, #4
 8005ac0:	f003 0307 	and.w	r3, r3, #7
 8005ac4:	1c5a      	adds	r2, r3, #1
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
       ||
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d044      	beq.n	8005b58 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	73fb      	strb	r3, [r7, #15]
 8005ad2:	e041      	b.n	8005b58 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d00c      	beq.n	8005af6 <RCCEx_PLLSAI1_Config+0x6e>
 8005adc:	2b03      	cmp	r3, #3
 8005ade:	d013      	beq.n	8005b08 <RCCEx_PLLSAI1_Config+0x80>
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d120      	bne.n	8005b26 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ae4:	4b5f      	ldr	r3, [pc, #380]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0302 	and.w	r3, r3, #2
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d11d      	bne.n	8005b2c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005af4:	e01a      	b.n	8005b2c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005af6:	4b5b      	ldr	r3, [pc, #364]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d116      	bne.n	8005b30 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b06:	e013      	b.n	8005b30 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b08:	4b56      	ldr	r3, [pc, #344]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10f      	bne.n	8005b34 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b14:	4b53      	ldr	r3, [pc, #332]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d109      	bne.n	8005b34 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b24:	e006      	b.n	8005b34 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	73fb      	strb	r3, [r7, #15]
      break;
 8005b2a:	e004      	b.n	8005b36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005b2c:	bf00      	nop
 8005b2e:	e002      	b.n	8005b36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005b30:	bf00      	nop
 8005b32:	e000      	b.n	8005b36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005b34:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b36:	7bfb      	ldrb	r3, [r7, #15]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d10d      	bne.n	8005b58 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005b3c:	4b49      	ldr	r3, [pc, #292]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6819      	ldr	r1, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	011b      	lsls	r3, r3, #4
 8005b50:	430b      	orrs	r3, r1
 8005b52:	4944      	ldr	r1, [pc, #272]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d17d      	bne.n	8005c5a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005b5e:	4b41      	ldr	r3, [pc, #260]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a40      	ldr	r2, [pc, #256]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b64:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005b68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b6a:	f7fc fea1 	bl	80028b0 <HAL_GetTick>
 8005b6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b70:	e009      	b.n	8005b86 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b72:	f7fc fe9d 	bl	80028b0 <HAL_GetTick>
 8005b76:	4602      	mov	r2, r0
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	1ad3      	subs	r3, r2, r3
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d902      	bls.n	8005b86 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	73fb      	strb	r3, [r7, #15]
        break;
 8005b84:	e005      	b.n	8005b92 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b86:	4b37      	ldr	r3, [pc, #220]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1ef      	bne.n	8005b72 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005b92:	7bfb      	ldrb	r3, [r7, #15]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d160      	bne.n	8005c5a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d111      	bne.n	8005bc2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b9e:	4b31      	ldr	r3, [pc, #196]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005ba6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	6892      	ldr	r2, [r2, #8]
 8005bae:	0211      	lsls	r1, r2, #8
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	68d2      	ldr	r2, [r2, #12]
 8005bb4:	0912      	lsrs	r2, r2, #4
 8005bb6:	0452      	lsls	r2, r2, #17
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	492a      	ldr	r1, [pc, #168]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	610b      	str	r3, [r1, #16]
 8005bc0:	e027      	b.n	8005c12 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d112      	bne.n	8005bee <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bc8:	4b26      	ldr	r3, [pc, #152]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bca:	691b      	ldr	r3, [r3, #16]
 8005bcc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005bd0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6892      	ldr	r2, [r2, #8]
 8005bd8:	0211      	lsls	r1, r2, #8
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	6912      	ldr	r2, [r2, #16]
 8005bde:	0852      	lsrs	r2, r2, #1
 8005be0:	3a01      	subs	r2, #1
 8005be2:	0552      	lsls	r2, r2, #21
 8005be4:	430a      	orrs	r2, r1
 8005be6:	491f      	ldr	r1, [pc, #124]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	610b      	str	r3, [r1, #16]
 8005bec:	e011      	b.n	8005c12 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bee:	4b1d      	ldr	r3, [pc, #116]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005bf6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	6892      	ldr	r2, [r2, #8]
 8005bfe:	0211      	lsls	r1, r2, #8
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	6952      	ldr	r2, [r2, #20]
 8005c04:	0852      	lsrs	r2, r2, #1
 8005c06:	3a01      	subs	r2, #1
 8005c08:	0652      	lsls	r2, r2, #25
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	4915      	ldr	r1, [pc, #84]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005c12:	4b14      	ldr	r3, [pc, #80]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a13      	ldr	r2, [pc, #76]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c1c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c1e:	f7fc fe47 	bl	80028b0 <HAL_GetTick>
 8005c22:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c24:	e009      	b.n	8005c3a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c26:	f7fc fe43 	bl	80028b0 <HAL_GetTick>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	2b02      	cmp	r3, #2
 8005c32:	d902      	bls.n	8005c3a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	73fb      	strb	r3, [r7, #15]
          break;
 8005c38:	e005      	b.n	8005c46 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c3a:	4b0a      	ldr	r3, [pc, #40]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0ef      	beq.n	8005c26 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8005c46:	7bfb      	ldrb	r3, [r7, #15]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d106      	bne.n	8005c5a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005c4c:	4b05      	ldr	r3, [pc, #20]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c4e:	691a      	ldr	r2, [r3, #16]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	4903      	ldr	r1, [pc, #12]	; (8005c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c56:	4313      	orrs	r3, r2
 8005c58:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	40021000 	.word	0x40021000

08005c68 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c72:	2300      	movs	r3, #0
 8005c74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c76:	4b68      	ldr	r3, [pc, #416]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	f003 0303 	and.w	r3, r3, #3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d018      	beq.n	8005cb4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005c82:	4b65      	ldr	r3, [pc, #404]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f003 0203 	and.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d10d      	bne.n	8005cae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
       ||
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d009      	beq.n	8005cae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005c9a:	4b5f      	ldr	r3, [pc, #380]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	091b      	lsrs	r3, r3, #4
 8005ca0:	f003 0307 	and.w	r3, r3, #7
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
       ||
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d044      	beq.n	8005d38 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	73fb      	strb	r3, [r7, #15]
 8005cb2:	e041      	b.n	8005d38 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d00c      	beq.n	8005cd6 <RCCEx_PLLSAI2_Config+0x6e>
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d013      	beq.n	8005ce8 <RCCEx_PLLSAI2_Config+0x80>
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d120      	bne.n	8005d06 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005cc4:	4b54      	ldr	r3, [pc, #336]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0302 	and.w	r3, r3, #2
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d11d      	bne.n	8005d0c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cd4:	e01a      	b.n	8005d0c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005cd6:	4b50      	ldr	r3, [pc, #320]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d116      	bne.n	8005d10 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ce6:	e013      	b.n	8005d10 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ce8:	4b4b      	ldr	r3, [pc, #300]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10f      	bne.n	8005d14 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cf4:	4b48      	ldr	r3, [pc, #288]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d109      	bne.n	8005d14 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d04:	e006      	b.n	8005d14 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	73fb      	strb	r3, [r7, #15]
      break;
 8005d0a:	e004      	b.n	8005d16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005d0c:	bf00      	nop
 8005d0e:	e002      	b.n	8005d16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005d10:	bf00      	nop
 8005d12:	e000      	b.n	8005d16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005d14:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d16:	7bfb      	ldrb	r3, [r7, #15]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10d      	bne.n	8005d38 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d1c:	4b3e      	ldr	r3, [pc, #248]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6819      	ldr	r1, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	011b      	lsls	r3, r3, #4
 8005d30:	430b      	orrs	r3, r1
 8005d32:	4939      	ldr	r1, [pc, #228]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d38:	7bfb      	ldrb	r3, [r7, #15]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d167      	bne.n	8005e0e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005d3e:	4b36      	ldr	r3, [pc, #216]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a35      	ldr	r2, [pc, #212]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d4a:	f7fc fdb1 	bl	80028b0 <HAL_GetTick>
 8005d4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d50:	e009      	b.n	8005d66 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005d52:	f7fc fdad 	bl	80028b0 <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d902      	bls.n	8005d66 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	73fb      	strb	r3, [r7, #15]
        break;
 8005d64:	e005      	b.n	8005d72 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005d66:	4b2c      	ldr	r3, [pc, #176]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1ef      	bne.n	8005d52 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d14a      	bne.n	8005e0e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d111      	bne.n	8005da2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005d7e:	4b26      	ldr	r3, [pc, #152]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6892      	ldr	r2, [r2, #8]
 8005d8e:	0211      	lsls	r1, r2, #8
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	68d2      	ldr	r2, [r2, #12]
 8005d94:	0912      	lsrs	r2, r2, #4
 8005d96:	0452      	lsls	r2, r2, #17
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	491f      	ldr	r1, [pc, #124]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	614b      	str	r3, [r1, #20]
 8005da0:	e011      	b.n	8005dc6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005da2:	4b1d      	ldr	r3, [pc, #116]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005da4:	695b      	ldr	r3, [r3, #20]
 8005da6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005daa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6892      	ldr	r2, [r2, #8]
 8005db2:	0211      	lsls	r1, r2, #8
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	6912      	ldr	r2, [r2, #16]
 8005db8:	0852      	lsrs	r2, r2, #1
 8005dba:	3a01      	subs	r2, #1
 8005dbc:	0652      	lsls	r2, r2, #25
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	4915      	ldr	r1, [pc, #84]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005dc6:	4b14      	ldr	r3, [pc, #80]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a13      	ldr	r2, [pc, #76]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dd0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dd2:	f7fc fd6d 	bl	80028b0 <HAL_GetTick>
 8005dd6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005dd8:	e009      	b.n	8005dee <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005dda:	f7fc fd69 	bl	80028b0 <HAL_GetTick>
 8005dde:	4602      	mov	r2, r0
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d902      	bls.n	8005dee <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005de8:	2303      	movs	r3, #3
 8005dea:	73fb      	strb	r3, [r7, #15]
          break;
 8005dec:	e005      	b.n	8005dfa <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005dee:	4b0a      	ldr	r3, [pc, #40]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0ef      	beq.n	8005dda <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005dfa:	7bfb      	ldrb	r3, [r7, #15]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d106      	bne.n	8005e0e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005e00:	4b05      	ldr	r3, [pc, #20]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e02:	695a      	ldr	r2, [r3, #20]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	695b      	ldr	r3, [r3, #20]
 8005e08:	4903      	ldr	r1, [pc, #12]	; (8005e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	40021000 	.word	0x40021000

08005e1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e01d      	b.n	8005e6a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d106      	bne.n	8005e48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7fc fb7e 	bl	8002544 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2202      	movs	r2, #2
 8005e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	3304      	adds	r3, #4
 8005e58:	4619      	mov	r1, r3
 8005e5a:	4610      	mov	r0, r2
 8005e5c:	f000 fbd2 	bl	8006604 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
	...

08005e74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68da      	ldr	r2, [r3, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f042 0201 	orr.w	r2, r2, #1
 8005e8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	689a      	ldr	r2, [r3, #8]
 8005e92:	4b0c      	ldr	r3, [pc, #48]	; (8005ec4 <HAL_TIM_Base_Start_IT+0x50>)
 8005e94:	4013      	ands	r3, r2
 8005e96:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2b06      	cmp	r3, #6
 8005e9c:	d00b      	beq.n	8005eb6 <HAL_TIM_Base_Start_IT+0x42>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ea4:	d007      	beq.n	8005eb6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f042 0201 	orr.w	r2, r2, #1
 8005eb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3714      	adds	r7, #20
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	00010007 	.word	0x00010007

08005ec8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e01d      	b.n	8005f16 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d106      	bne.n	8005ef4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7fc fb0a 	bl	8002508 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	3304      	adds	r3, #4
 8005f04:	4619      	mov	r1, r3
 8005f06:	4610      	mov	r0, r2
 8005f08:	f000 fb7c 	bl	8006604 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
	...

08005f20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b084      	sub	sp, #16
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
 8005f28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	6839      	ldr	r1, [r7, #0]
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 ff70 	bl	8006e18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a1e      	ldr	r2, [pc, #120]	; (8005fb8 <HAL_TIM_PWM_Start+0x98>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x4a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a1d      	ldr	r2, [pc, #116]	; (8005fbc <HAL_TIM_PWM_Start+0x9c>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d00e      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x4a>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1b      	ldr	r2, [pc, #108]	; (8005fc0 <HAL_TIM_PWM_Start+0xa0>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d009      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x4a>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1a      	ldr	r2, [pc, #104]	; (8005fc4 <HAL_TIM_PWM_Start+0xa4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d004      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x4a>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a18      	ldr	r2, [pc, #96]	; (8005fc8 <HAL_TIM_PWM_Start+0xa8>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d101      	bne.n	8005f6e <HAL_TIM_PWM_Start+0x4e>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e000      	b.n	8005f70 <HAL_TIM_PWM_Start+0x50>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d007      	beq.n	8005f84 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f82:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689a      	ldr	r2, [r3, #8]
 8005f8a:	4b10      	ldr	r3, [pc, #64]	; (8005fcc <HAL_TIM_PWM_Start+0xac>)
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2b06      	cmp	r3, #6
 8005f94:	d00b      	beq.n	8005fae <HAL_TIM_PWM_Start+0x8e>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f9c:	d007      	beq.n	8005fae <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0201 	orr.w	r2, r2, #1
 8005fac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3710      	adds	r7, #16
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	40012c00 	.word	0x40012c00
 8005fbc:	40013400 	.word	0x40013400
 8005fc0:	40014000 	.word	0x40014000
 8005fc4:	40014400 	.word	0x40014400
 8005fc8:	40014800 	.word	0x40014800
 8005fcc:	00010007 	.word	0x00010007

08005fd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d122      	bne.n	800602c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d11b      	bne.n	800602c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f06f 0202 	mvn.w	r2, #2
 8005ffc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2201      	movs	r2, #1
 8006002:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	f003 0303 	and.w	r3, r3, #3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fad7 	bl	80065c6 <HAL_TIM_IC_CaptureCallback>
 8006018:	e005      	b.n	8006026 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fac9 	bl	80065b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 fada 	bl	80065da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b04      	cmp	r3, #4
 8006038:	d122      	bne.n	8006080 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	f003 0304 	and.w	r3, r3, #4
 8006044:	2b04      	cmp	r3, #4
 8006046:	d11b      	bne.n	8006080 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f06f 0204 	mvn.w	r2, #4
 8006050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2202      	movs	r2, #2
 8006056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 faad 	bl	80065c6 <HAL_TIM_IC_CaptureCallback>
 800606c:	e005      	b.n	800607a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 fa9f 	bl	80065b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 fab0 	bl	80065da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b08      	cmp	r3, #8
 800608c:	d122      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	f003 0308 	and.w	r3, r3, #8
 8006098:	2b08      	cmp	r3, #8
 800609a:	d11b      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f06f 0208 	mvn.w	r2, #8
 80060a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2204      	movs	r2, #4
 80060aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 fa83 	bl	80065c6 <HAL_TIM_IC_CaptureCallback>
 80060c0:	e005      	b.n	80060ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fa75 	bl	80065b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fa86 	bl	80065da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 0310 	and.w	r3, r3, #16
 80060de:	2b10      	cmp	r3, #16
 80060e0:	d122      	bne.n	8006128 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f003 0310 	and.w	r3, r3, #16
 80060ec:	2b10      	cmp	r3, #16
 80060ee:	d11b      	bne.n	8006128 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f06f 0210 	mvn.w	r2, #16
 80060f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2208      	movs	r2, #8
 80060fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fa59 	bl	80065c6 <HAL_TIM_IC_CaptureCallback>
 8006114:	e005      	b.n	8006122 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fa4b 	bl	80065b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 fa5c 	bl	80065da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b01      	cmp	r3, #1
 8006134:	d10e      	bne.n	8006154 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b01      	cmp	r3, #1
 8006142:	d107      	bne.n	8006154 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f06f 0201 	mvn.w	r2, #1
 800614c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fa fe3e 	bl	8000dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615e:	2b80      	cmp	r3, #128	; 0x80
 8006160:	d10e      	bne.n	8006180 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616c:	2b80      	cmp	r3, #128	; 0x80
 800616e:	d107      	bne.n	8006180 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 ff04 	bl	8006f88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800618a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800618e:	d10e      	bne.n	80061ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800619a:	2b80      	cmp	r3, #128	; 0x80
 800619c:	d107      	bne.n	80061ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 fef7 	bl	8006f9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b8:	2b40      	cmp	r3, #64	; 0x40
 80061ba:	d10e      	bne.n	80061da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c6:	2b40      	cmp	r3, #64	; 0x40
 80061c8:	d107      	bne.n	80061da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 fa0a 	bl	80065ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	f003 0320 	and.w	r3, r3, #32
 80061e4:	2b20      	cmp	r3, #32
 80061e6:	d10e      	bne.n	8006206 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f003 0320 	and.w	r3, r3, #32
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	d107      	bne.n	8006206 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f06f 0220 	mvn.w	r2, #32
 80061fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 feb7 	bl	8006f74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006206:	bf00      	nop
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
	...

08006210 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006222:	2b01      	cmp	r3, #1
 8006224:	d101      	bne.n	800622a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006226:	2302      	movs	r3, #2
 8006228:	e105      	b.n	8006436 <HAL_TIM_PWM_ConfigChannel+0x226>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2202      	movs	r2, #2
 8006236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b14      	cmp	r3, #20
 800623e:	f200 80f0 	bhi.w	8006422 <HAL_TIM_PWM_ConfigChannel+0x212>
 8006242:	a201      	add	r2, pc, #4	; (adr r2, 8006248 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006248:	0800629d 	.word	0x0800629d
 800624c:	08006423 	.word	0x08006423
 8006250:	08006423 	.word	0x08006423
 8006254:	08006423 	.word	0x08006423
 8006258:	080062dd 	.word	0x080062dd
 800625c:	08006423 	.word	0x08006423
 8006260:	08006423 	.word	0x08006423
 8006264:	08006423 	.word	0x08006423
 8006268:	0800631f 	.word	0x0800631f
 800626c:	08006423 	.word	0x08006423
 8006270:	08006423 	.word	0x08006423
 8006274:	08006423 	.word	0x08006423
 8006278:	0800635f 	.word	0x0800635f
 800627c:	08006423 	.word	0x08006423
 8006280:	08006423 	.word	0x08006423
 8006284:	08006423 	.word	0x08006423
 8006288:	080063a1 	.word	0x080063a1
 800628c:	08006423 	.word	0x08006423
 8006290:	08006423 	.word	0x08006423
 8006294:	08006423 	.word	0x08006423
 8006298:	080063e1 	.word	0x080063e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	68b9      	ldr	r1, [r7, #8]
 80062a2:	4618      	mov	r0, r3
 80062a4:	f000 fa48 	bl	8006738 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	699a      	ldr	r2, [r3, #24]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0208 	orr.w	r2, r2, #8
 80062b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	699a      	ldr	r2, [r3, #24]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f022 0204 	bic.w	r2, r2, #4
 80062c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6999      	ldr	r1, [r3, #24]
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	430a      	orrs	r2, r1
 80062d8:	619a      	str	r2, [r3, #24]
      break;
 80062da:	e0a3      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68b9      	ldr	r1, [r7, #8]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f000 fab8 	bl	8006858 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	699a      	ldr	r2, [r3, #24]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	699a      	ldr	r2, [r3, #24]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006306:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6999      	ldr	r1, [r3, #24]
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	021a      	lsls	r2, r3, #8
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	430a      	orrs	r2, r1
 800631a:	619a      	str	r2, [r3, #24]
      break;
 800631c:	e082      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68b9      	ldr	r1, [r7, #8]
 8006324:	4618      	mov	r0, r3
 8006326:	f000 fb21 	bl	800696c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	69da      	ldr	r2, [r3, #28]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f042 0208 	orr.w	r2, r2, #8
 8006338:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	69da      	ldr	r2, [r3, #28]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 0204 	bic.w	r2, r2, #4
 8006348:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	69d9      	ldr	r1, [r3, #28]
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	691a      	ldr	r2, [r3, #16]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	430a      	orrs	r2, r1
 800635a:	61da      	str	r2, [r3, #28]
      break;
 800635c:	e062      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68b9      	ldr	r1, [r7, #8]
 8006364:	4618      	mov	r0, r3
 8006366:	f000 fb89 	bl	8006a7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	69da      	ldr	r2, [r3, #28]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006378:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	69da      	ldr	r2, [r3, #28]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006388:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	69d9      	ldr	r1, [r3, #28]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	021a      	lsls	r2, r3, #8
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	430a      	orrs	r2, r1
 800639c:	61da      	str	r2, [r3, #28]
      break;
 800639e:	e041      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68b9      	ldr	r1, [r7, #8]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fbd2 	bl	8006b50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f042 0208 	orr.w	r2, r2, #8
 80063ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f022 0204 	bic.w	r2, r2, #4
 80063ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	691a      	ldr	r2, [r3, #16]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	430a      	orrs	r2, r1
 80063dc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80063de:	e021      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68b9      	ldr	r1, [r7, #8]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 fc16 	bl	8006c18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800640a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	021a      	lsls	r2, r3, #8
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	430a      	orrs	r2, r1
 800641e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006420:	e000      	b.n	8006424 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8006422:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
 800643e:	bf00      	nop

08006440 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006450:	2b01      	cmp	r3, #1
 8006452:	d101      	bne.n	8006458 <HAL_TIM_ConfigClockSource+0x18>
 8006454:	2302      	movs	r3, #2
 8006456:	e0a8      	b.n	80065aa <HAL_TIM_ConfigClockSource+0x16a>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006476:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800647a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006482:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2b40      	cmp	r3, #64	; 0x40
 8006492:	d067      	beq.n	8006564 <HAL_TIM_ConfigClockSource+0x124>
 8006494:	2b40      	cmp	r3, #64	; 0x40
 8006496:	d80b      	bhi.n	80064b0 <HAL_TIM_ConfigClockSource+0x70>
 8006498:	2b10      	cmp	r3, #16
 800649a:	d073      	beq.n	8006584 <HAL_TIM_ConfigClockSource+0x144>
 800649c:	2b10      	cmp	r3, #16
 800649e:	d802      	bhi.n	80064a6 <HAL_TIM_ConfigClockSource+0x66>
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d06f      	beq.n	8006584 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80064a4:	e078      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80064a6:	2b20      	cmp	r3, #32
 80064a8:	d06c      	beq.n	8006584 <HAL_TIM_ConfigClockSource+0x144>
 80064aa:	2b30      	cmp	r3, #48	; 0x30
 80064ac:	d06a      	beq.n	8006584 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80064ae:	e073      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80064b0:	2b70      	cmp	r3, #112	; 0x70
 80064b2:	d00d      	beq.n	80064d0 <HAL_TIM_ConfigClockSource+0x90>
 80064b4:	2b70      	cmp	r3, #112	; 0x70
 80064b6:	d804      	bhi.n	80064c2 <HAL_TIM_ConfigClockSource+0x82>
 80064b8:	2b50      	cmp	r3, #80	; 0x50
 80064ba:	d033      	beq.n	8006524 <HAL_TIM_ConfigClockSource+0xe4>
 80064bc:	2b60      	cmp	r3, #96	; 0x60
 80064be:	d041      	beq.n	8006544 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80064c0:	e06a      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80064c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064c6:	d066      	beq.n	8006596 <HAL_TIM_ConfigClockSource+0x156>
 80064c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064cc:	d017      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80064ce:	e063      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6818      	ldr	r0, [r3, #0]
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	6899      	ldr	r1, [r3, #8]
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	f000 fc7a 	bl	8006dd8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80064f2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	609a      	str	r2, [r3, #8]
      break;
 80064fc:	e04c      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6818      	ldr	r0, [r3, #0]
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	6899      	ldr	r1, [r3, #8]
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	f000 fc63 	bl	8006dd8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006520:	609a      	str	r2, [r3, #8]
      break;
 8006522:	e039      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6818      	ldr	r0, [r3, #0]
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	6859      	ldr	r1, [r3, #4]
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	461a      	mov	r2, r3
 8006532:	f000 fbd7 	bl	8006ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2150      	movs	r1, #80	; 0x50
 800653c:	4618      	mov	r0, r3
 800653e:	f000 fc30 	bl	8006da2 <TIM_ITRx_SetConfig>
      break;
 8006542:	e029      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6818      	ldr	r0, [r3, #0]
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	6859      	ldr	r1, [r3, #4]
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	461a      	mov	r2, r3
 8006552:	f000 fbf6 	bl	8006d42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2160      	movs	r1, #96	; 0x60
 800655c:	4618      	mov	r0, r3
 800655e:	f000 fc20 	bl	8006da2 <TIM_ITRx_SetConfig>
      break;
 8006562:	e019      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	6859      	ldr	r1, [r3, #4]
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	461a      	mov	r2, r3
 8006572:	f000 fbb7 	bl	8006ce4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2140      	movs	r1, #64	; 0x40
 800657c:	4618      	mov	r0, r3
 800657e:	f000 fc10 	bl	8006da2 <TIM_ITRx_SetConfig>
      break;
 8006582:	e009      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4619      	mov	r1, r3
 800658e:	4610      	mov	r0, r2
 8006590:	f000 fc07 	bl	8006da2 <TIM_ITRx_SetConfig>
      break;
 8006594:	e000      	b.n	8006598 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006596:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3710      	adds	r7, #16
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065b2:	b480      	push	{r7}
 80065b4:	b083      	sub	sp, #12
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr

080065c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b083      	sub	sp, #12
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065da:	b480      	push	{r7}
 80065dc:	b083      	sub	sp, #12
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065e2:	bf00      	nop
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065f6:	bf00      	nop
 80065f8:	370c      	adds	r7, #12
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a40      	ldr	r2, [pc, #256]	; (8006718 <TIM_Base_SetConfig+0x114>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d013      	beq.n	8006644 <TIM_Base_SetConfig+0x40>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006622:	d00f      	beq.n	8006644 <TIM_Base_SetConfig+0x40>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a3d      	ldr	r2, [pc, #244]	; (800671c <TIM_Base_SetConfig+0x118>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d00b      	beq.n	8006644 <TIM_Base_SetConfig+0x40>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a3c      	ldr	r2, [pc, #240]	; (8006720 <TIM_Base_SetConfig+0x11c>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d007      	beq.n	8006644 <TIM_Base_SetConfig+0x40>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a3b      	ldr	r2, [pc, #236]	; (8006724 <TIM_Base_SetConfig+0x120>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d003      	beq.n	8006644 <TIM_Base_SetConfig+0x40>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a3a      	ldr	r2, [pc, #232]	; (8006728 <TIM_Base_SetConfig+0x124>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d108      	bne.n	8006656 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800664a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a2f      	ldr	r2, [pc, #188]	; (8006718 <TIM_Base_SetConfig+0x114>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d01f      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006664:	d01b      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a2c      	ldr	r2, [pc, #176]	; (800671c <TIM_Base_SetConfig+0x118>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d017      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a2b      	ldr	r2, [pc, #172]	; (8006720 <TIM_Base_SetConfig+0x11c>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d013      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a2a      	ldr	r2, [pc, #168]	; (8006724 <TIM_Base_SetConfig+0x120>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d00f      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a29      	ldr	r2, [pc, #164]	; (8006728 <TIM_Base_SetConfig+0x124>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d00b      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a28      	ldr	r2, [pc, #160]	; (800672c <TIM_Base_SetConfig+0x128>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d007      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a27      	ldr	r2, [pc, #156]	; (8006730 <TIM_Base_SetConfig+0x12c>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d003      	beq.n	800669e <TIM_Base_SetConfig+0x9a>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a26      	ldr	r2, [pc, #152]	; (8006734 <TIM_Base_SetConfig+0x130>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d108      	bne.n	80066b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	695b      	ldr	r3, [r3, #20]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	689a      	ldr	r2, [r3, #8]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a10      	ldr	r2, [pc, #64]	; (8006718 <TIM_Base_SetConfig+0x114>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d00f      	beq.n	80066fc <TIM_Base_SetConfig+0xf8>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a12      	ldr	r2, [pc, #72]	; (8006728 <TIM_Base_SetConfig+0x124>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d00b      	beq.n	80066fc <TIM_Base_SetConfig+0xf8>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a11      	ldr	r2, [pc, #68]	; (800672c <TIM_Base_SetConfig+0x128>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d007      	beq.n	80066fc <TIM_Base_SetConfig+0xf8>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a10      	ldr	r2, [pc, #64]	; (8006730 <TIM_Base_SetConfig+0x12c>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d003      	beq.n	80066fc <TIM_Base_SetConfig+0xf8>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a0f      	ldr	r2, [pc, #60]	; (8006734 <TIM_Base_SetConfig+0x130>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d103      	bne.n	8006704 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	691a      	ldr	r2, [r3, #16]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	615a      	str	r2, [r3, #20]
}
 800670a:	bf00      	nop
 800670c:	3714      	adds	r7, #20
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	40012c00 	.word	0x40012c00
 800671c:	40000400 	.word	0x40000400
 8006720:	40000800 	.word	0x40000800
 8006724:	40000c00 	.word	0x40000c00
 8006728:	40013400 	.word	0x40013400
 800672c:	40014000 	.word	0x40014000
 8006730:	40014400 	.word	0x40014400
 8006734:	40014800 	.word	0x40014800

08006738 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	f023 0201 	bic.w	r2, r3, #1
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800676a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0303 	bic.w	r3, r3, #3
 8006772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	4313      	orrs	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	f023 0302 	bic.w	r3, r3, #2
 8006784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	4313      	orrs	r3, r2
 800678e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a2c      	ldr	r2, [pc, #176]	; (8006844 <TIM_OC1_SetConfig+0x10c>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d00f      	beq.n	80067b8 <TIM_OC1_SetConfig+0x80>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a2b      	ldr	r2, [pc, #172]	; (8006848 <TIM_OC1_SetConfig+0x110>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d00b      	beq.n	80067b8 <TIM_OC1_SetConfig+0x80>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a2a      	ldr	r2, [pc, #168]	; (800684c <TIM_OC1_SetConfig+0x114>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d007      	beq.n	80067b8 <TIM_OC1_SetConfig+0x80>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a29      	ldr	r2, [pc, #164]	; (8006850 <TIM_OC1_SetConfig+0x118>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d003      	beq.n	80067b8 <TIM_OC1_SetConfig+0x80>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a28      	ldr	r2, [pc, #160]	; (8006854 <TIM_OC1_SetConfig+0x11c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d10c      	bne.n	80067d2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	f023 0308 	bic.w	r3, r3, #8
 80067be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	697a      	ldr	r2, [r7, #20]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f023 0304 	bic.w	r3, r3, #4
 80067d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a1b      	ldr	r2, [pc, #108]	; (8006844 <TIM_OC1_SetConfig+0x10c>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d00f      	beq.n	80067fa <TIM_OC1_SetConfig+0xc2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a1a      	ldr	r2, [pc, #104]	; (8006848 <TIM_OC1_SetConfig+0x110>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d00b      	beq.n	80067fa <TIM_OC1_SetConfig+0xc2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a19      	ldr	r2, [pc, #100]	; (800684c <TIM_OC1_SetConfig+0x114>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d007      	beq.n	80067fa <TIM_OC1_SetConfig+0xc2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a18      	ldr	r2, [pc, #96]	; (8006850 <TIM_OC1_SetConfig+0x118>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d003      	beq.n	80067fa <TIM_OC1_SetConfig+0xc2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a17      	ldr	r2, [pc, #92]	; (8006854 <TIM_OC1_SetConfig+0x11c>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d111      	bne.n	800681e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006800:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006808:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	699b      	ldr	r3, [r3, #24]
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	4313      	orrs	r3, r2
 800681c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	693a      	ldr	r2, [r7, #16]
 8006822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	621a      	str	r2, [r3, #32]
}
 8006838:	bf00      	nop
 800683a:	371c      	adds	r7, #28
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr
 8006844:	40012c00 	.word	0x40012c00
 8006848:	40013400 	.word	0x40013400
 800684c:	40014000 	.word	0x40014000
 8006850:	40014400 	.word	0x40014400
 8006854:	40014800 	.word	0x40014800

08006858 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006858:	b480      	push	{r7}
 800685a:	b087      	sub	sp, #28
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	f023 0210 	bic.w	r2, r3, #16
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800688a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	021b      	lsls	r3, r3, #8
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	4313      	orrs	r3, r2
 800689e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f023 0320 	bic.w	r3, r3, #32
 80068a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	011b      	lsls	r3, r3, #4
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	4313      	orrs	r3, r2
 80068b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a28      	ldr	r2, [pc, #160]	; (8006958 <TIM_OC2_SetConfig+0x100>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d003      	beq.n	80068c4 <TIM_OC2_SetConfig+0x6c>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a27      	ldr	r2, [pc, #156]	; (800695c <TIM_OC2_SetConfig+0x104>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d10d      	bne.n	80068e0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	011b      	lsls	r3, r3, #4
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a1d      	ldr	r2, [pc, #116]	; (8006958 <TIM_OC2_SetConfig+0x100>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00f      	beq.n	8006908 <TIM_OC2_SetConfig+0xb0>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a1c      	ldr	r2, [pc, #112]	; (800695c <TIM_OC2_SetConfig+0x104>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d00b      	beq.n	8006908 <TIM_OC2_SetConfig+0xb0>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a1b      	ldr	r2, [pc, #108]	; (8006960 <TIM_OC2_SetConfig+0x108>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d007      	beq.n	8006908 <TIM_OC2_SetConfig+0xb0>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a1a      	ldr	r2, [pc, #104]	; (8006964 <TIM_OC2_SetConfig+0x10c>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d003      	beq.n	8006908 <TIM_OC2_SetConfig+0xb0>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a19      	ldr	r2, [pc, #100]	; (8006968 <TIM_OC2_SetConfig+0x110>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d113      	bne.n	8006930 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800690e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006916:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	695b      	ldr	r3, [r3, #20]
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	4313      	orrs	r3, r2
 8006922:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	4313      	orrs	r3, r2
 800692e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	693a      	ldr	r2, [r7, #16]
 8006934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	621a      	str	r2, [r3, #32]
}
 800694a:	bf00      	nop
 800694c:	371c      	adds	r7, #28
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	40012c00 	.word	0x40012c00
 800695c:	40013400 	.word	0x40013400
 8006960:	40014000 	.word	0x40014000
 8006964:	40014400 	.word	0x40014400
 8006968:	40014800 	.word	0x40014800

0800696c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a1b      	ldr	r3, [r3, #32]
 8006986:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800699a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800699e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f023 0303 	bic.w	r3, r3, #3
 80069a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	021b      	lsls	r3, r3, #8
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a27      	ldr	r2, [pc, #156]	; (8006a68 <TIM_OC3_SetConfig+0xfc>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d003      	beq.n	80069d6 <TIM_OC3_SetConfig+0x6a>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a26      	ldr	r2, [pc, #152]	; (8006a6c <TIM_OC3_SetConfig+0x100>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d10d      	bne.n	80069f2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	021b      	lsls	r3, r3, #8
 80069e4:	697a      	ldr	r2, [r7, #20]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a1c      	ldr	r2, [pc, #112]	; (8006a68 <TIM_OC3_SetConfig+0xfc>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d00f      	beq.n	8006a1a <TIM_OC3_SetConfig+0xae>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a1b      	ldr	r2, [pc, #108]	; (8006a6c <TIM_OC3_SetConfig+0x100>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d00b      	beq.n	8006a1a <TIM_OC3_SetConfig+0xae>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a1a      	ldr	r2, [pc, #104]	; (8006a70 <TIM_OC3_SetConfig+0x104>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d007      	beq.n	8006a1a <TIM_OC3_SetConfig+0xae>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a19      	ldr	r2, [pc, #100]	; (8006a74 <TIM_OC3_SetConfig+0x108>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d003      	beq.n	8006a1a <TIM_OC3_SetConfig+0xae>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a18      	ldr	r2, [pc, #96]	; (8006a78 <TIM_OC3_SetConfig+0x10c>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d113      	bne.n	8006a42 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	695b      	ldr	r3, [r3, #20]
 8006a2e:	011b      	lsls	r3, r3, #4
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	4313      	orrs	r3, r2
 8006a34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	011b      	lsls	r3, r3, #4
 8006a3c:	693a      	ldr	r2, [r7, #16]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	697a      	ldr	r2, [r7, #20]
 8006a5a:	621a      	str	r2, [r3, #32]
}
 8006a5c:	bf00      	nop
 8006a5e:	371c      	adds	r7, #28
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr
 8006a68:	40012c00 	.word	0x40012c00
 8006a6c:	40013400 	.word	0x40013400
 8006a70:	40014000 	.word	0x40014000
 8006a74:	40014400 	.word	0x40014400
 8006a78:	40014800 	.word	0x40014800

08006a7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006aaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ab6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	021b      	lsls	r3, r3, #8
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006aca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	031b      	lsls	r3, r3, #12
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a18      	ldr	r2, [pc, #96]	; (8006b3c <TIM_OC4_SetConfig+0xc0>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d00f      	beq.n	8006b00 <TIM_OC4_SetConfig+0x84>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a17      	ldr	r2, [pc, #92]	; (8006b40 <TIM_OC4_SetConfig+0xc4>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00b      	beq.n	8006b00 <TIM_OC4_SetConfig+0x84>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a16      	ldr	r2, [pc, #88]	; (8006b44 <TIM_OC4_SetConfig+0xc8>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d007      	beq.n	8006b00 <TIM_OC4_SetConfig+0x84>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a15      	ldr	r2, [pc, #84]	; (8006b48 <TIM_OC4_SetConfig+0xcc>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <TIM_OC4_SetConfig+0x84>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a14      	ldr	r2, [pc, #80]	; (8006b4c <TIM_OC4_SetConfig+0xd0>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d109      	bne.n	8006b14 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	695b      	ldr	r3, [r3, #20]
 8006b0c:	019b      	lsls	r3, r3, #6
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	697a      	ldr	r2, [r7, #20]
 8006b18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	68fa      	ldr	r2, [r7, #12]
 8006b1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	621a      	str	r2, [r3, #32]
}
 8006b2e:	bf00      	nop
 8006b30:	371c      	adds	r7, #28
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	40012c00 	.word	0x40012c00
 8006b40:	40013400 	.word	0x40013400
 8006b44:	40014000 	.word	0x40014000
 8006b48:	40014400 	.word	0x40014400
 8006b4c:	40014800 	.word	0x40014800

08006b50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b087      	sub	sp, #28
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006b94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	041b      	lsls	r3, r3, #16
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a17      	ldr	r2, [pc, #92]	; (8006c04 <TIM_OC5_SetConfig+0xb4>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d00f      	beq.n	8006bca <TIM_OC5_SetConfig+0x7a>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a16      	ldr	r2, [pc, #88]	; (8006c08 <TIM_OC5_SetConfig+0xb8>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d00b      	beq.n	8006bca <TIM_OC5_SetConfig+0x7a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a15      	ldr	r2, [pc, #84]	; (8006c0c <TIM_OC5_SetConfig+0xbc>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d007      	beq.n	8006bca <TIM_OC5_SetConfig+0x7a>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a14      	ldr	r2, [pc, #80]	; (8006c10 <TIM_OC5_SetConfig+0xc0>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d003      	beq.n	8006bca <TIM_OC5_SetConfig+0x7a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a13      	ldr	r2, [pc, #76]	; (8006c14 <TIM_OC5_SetConfig+0xc4>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d109      	bne.n	8006bde <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	021b      	lsls	r3, r3, #8
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	621a      	str	r2, [r3, #32]
}
 8006bf8:	bf00      	nop
 8006bfa:	371c      	adds	r7, #28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	40012c00 	.word	0x40012c00
 8006c08:	40013400 	.word	0x40013400
 8006c0c:	40014000 	.word	0x40014000
 8006c10:	40014400 	.word	0x40014400
 8006c14:	40014800 	.word	0x40014800

08006c18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	021b      	lsls	r3, r3, #8
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006c5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	051b      	lsls	r3, r3, #20
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a18      	ldr	r2, [pc, #96]	; (8006cd0 <TIM_OC6_SetConfig+0xb8>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d00f      	beq.n	8006c94 <TIM_OC6_SetConfig+0x7c>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a17      	ldr	r2, [pc, #92]	; (8006cd4 <TIM_OC6_SetConfig+0xbc>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d00b      	beq.n	8006c94 <TIM_OC6_SetConfig+0x7c>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a16      	ldr	r2, [pc, #88]	; (8006cd8 <TIM_OC6_SetConfig+0xc0>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d007      	beq.n	8006c94 <TIM_OC6_SetConfig+0x7c>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a15      	ldr	r2, [pc, #84]	; (8006cdc <TIM_OC6_SetConfig+0xc4>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d003      	beq.n	8006c94 <TIM_OC6_SetConfig+0x7c>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a14      	ldr	r2, [pc, #80]	; (8006ce0 <TIM_OC6_SetConfig+0xc8>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d109      	bne.n	8006ca8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	029b      	lsls	r3, r3, #10
 8006ca2:	697a      	ldr	r2, [r7, #20]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	693a      	ldr	r2, [r7, #16]
 8006cc0:	621a      	str	r2, [r3, #32]
}
 8006cc2:	bf00      	nop
 8006cc4:	371c      	adds	r7, #28
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	40012c00 	.word	0x40012c00
 8006cd4:	40013400 	.word	0x40013400
 8006cd8:	40014000 	.word	0x40014000
 8006cdc:	40014400 	.word	0x40014400
 8006ce0:	40014800 	.word	0x40014800

08006ce4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	f023 0201 	bic.w	r2, r3, #1
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	699b      	ldr	r3, [r3, #24]
 8006d06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	011b      	lsls	r3, r3, #4
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	f023 030a 	bic.w	r3, r3, #10
 8006d20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	621a      	str	r2, [r3, #32]
}
 8006d36:	bf00      	nop
 8006d38:	371c      	adds	r7, #28
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b087      	sub	sp, #28
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	60f8      	str	r0, [r7, #12]
 8006d4a:	60b9      	str	r1, [r7, #8]
 8006d4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	f023 0210 	bic.w	r2, r3, #16
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6a1b      	ldr	r3, [r3, #32]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	031b      	lsls	r3, r3, #12
 8006d72:	697a      	ldr	r2, [r7, #20]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	011b      	lsls	r3, r3, #4
 8006d84:	693a      	ldr	r2, [r7, #16]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	693a      	ldr	r2, [r7, #16]
 8006d94:	621a      	str	r2, [r3, #32]
}
 8006d96:	bf00      	nop
 8006d98:	371c      	adds	r7, #28
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr

08006da2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006da2:	b480      	push	{r7}
 8006da4:	b085      	sub	sp, #20
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
 8006daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006db8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dba:	683a      	ldr	r2, [r7, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	f043 0307 	orr.w	r3, r3, #7
 8006dc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	609a      	str	r2, [r3, #8]
}
 8006dcc:	bf00      	nop
 8006dce:	3714      	adds	r7, #20
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b087      	sub	sp, #28
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	607a      	str	r2, [r7, #4]
 8006de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006df2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	021a      	lsls	r2, r3, #8
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	609a      	str	r2, [r3, #8]
}
 8006e0c:	bf00      	nop
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6a1a      	ldr	r2, [r3, #32]
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	43db      	mvns	r3, r3
 8006e3a:	401a      	ands	r2, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6a1a      	ldr	r2, [r3, #32]
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	f003 031f 	and.w	r3, r3, #31
 8006e4a:	6879      	ldr	r1, [r7, #4]
 8006e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e50:	431a      	orrs	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	621a      	str	r2, [r3, #32]
}
 8006e56:	bf00      	nop
 8006e58:	371c      	adds	r7, #28
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr
	...

08006e64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d101      	bne.n	8006e7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e78:	2302      	movs	r3, #2
 8006e7a:	e068      	b.n	8006f4e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a2e      	ldr	r2, [pc, #184]	; (8006f5c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d004      	beq.n	8006eb0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a2d      	ldr	r2, [pc, #180]	; (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d108      	bne.n	8006ec2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006eb6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	68fa      	ldr	r2, [r7, #12]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ec8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a1e      	ldr	r2, [pc, #120]	; (8006f5c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d01d      	beq.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eee:	d018      	beq.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a1b      	ldr	r2, [pc, #108]	; (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d013      	beq.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a1a      	ldr	r2, [pc, #104]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d00e      	beq.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a18      	ldr	r2, [pc, #96]	; (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d009      	beq.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a13      	ldr	r2, [pc, #76]	; (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d004      	beq.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a14      	ldr	r2, [pc, #80]	; (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d10c      	bne.n	8006f3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3714      	adds	r7, #20
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	40012c00 	.word	0x40012c00
 8006f60:	40013400 	.word	0x40013400
 8006f64:	40000400 	.word	0x40000400
 8006f68:	40000800 	.word	0x40000800
 8006f6c:	40000c00 	.word	0x40000c00
 8006f70:	40014000 	.word	0x40014000

08006f74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b082      	sub	sp, #8
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d101      	bne.n	8006fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e040      	b.n	8007044 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7fb fb12 	bl	80025fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2224      	movs	r2, #36	; 0x24
 8006fdc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f022 0201 	bic.w	r2, r2, #1
 8006fec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 f82c 	bl	800704c <UART_SetConfig>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d101      	bne.n	8006ffe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e022      	b.n	8007044 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007002:	2b00      	cmp	r3, #0
 8007004:	d002      	beq.n	800700c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 fb92 	bl	8007730 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685a      	ldr	r2, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800701a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	689a      	ldr	r2, [r3, #8]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800702a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f042 0201 	orr.w	r2, r2, #1
 800703a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fc19 	bl	8007874 <UART_CheckIdleState>
 8007042:	4603      	mov	r3, r0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3708      	adds	r7, #8
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800704c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007050:	b08a      	sub	sp, #40	; 0x28
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007056:	2300      	movs	r3, #0
 8007058:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800705a:	2300      	movs	r3, #0
 800705c:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800705e:	2300      	movs	r3, #0
 8007060:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	689a      	ldr	r2, [r3, #8]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	431a      	orrs	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	695b      	ldr	r3, [r3, #20]
 8007070:	431a      	orrs	r2, r3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	4313      	orrs	r3, r2
 8007078:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	4bb8      	ldr	r3, [pc, #736]	; (8007364 <UART_SetConfig+0x318>)
 8007082:	4013      	ands	r3, r2
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	6812      	ldr	r2, [r2, #0]
 8007088:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800708a:	430b      	orrs	r3, r1
 800708c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68da      	ldr	r2, [r3, #12]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	430a      	orrs	r2, r1
 80070a2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4aae      	ldr	r2, [pc, #696]	; (8007368 <UART_SetConfig+0x31c>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d004      	beq.n	80070be <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a1b      	ldr	r3, [r3, #32]
 80070b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ba:	4313      	orrs	r3, r2
 80070bc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ce:	430a      	orrs	r2, r1
 80070d0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4aa5      	ldr	r2, [pc, #660]	; (800736c <UART_SetConfig+0x320>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d126      	bne.n	800712a <UART_SetConfig+0xde>
 80070dc:	4ba4      	ldr	r3, [pc, #656]	; (8007370 <UART_SetConfig+0x324>)
 80070de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070e2:	f003 0303 	and.w	r3, r3, #3
 80070e6:	2b03      	cmp	r3, #3
 80070e8:	d81a      	bhi.n	8007120 <UART_SetConfig+0xd4>
 80070ea:	a201      	add	r2, pc, #4	; (adr r2, 80070f0 <UART_SetConfig+0xa4>)
 80070ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f0:	08007101 	.word	0x08007101
 80070f4:	08007111 	.word	0x08007111
 80070f8:	08007109 	.word	0x08007109
 80070fc:	08007119 	.word	0x08007119
 8007100:	2301      	movs	r3, #1
 8007102:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007106:	e105      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007108:	2302      	movs	r3, #2
 800710a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800710e:	e101      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007110:	2304      	movs	r3, #4
 8007112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007116:	e0fd      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007118:	2308      	movs	r3, #8
 800711a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800711e:	e0f9      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007120:	2310      	movs	r3, #16
 8007122:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007126:	bf00      	nop
 8007128:	e0f4      	b.n	8007314 <UART_SetConfig+0x2c8>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a91      	ldr	r2, [pc, #580]	; (8007374 <UART_SetConfig+0x328>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d138      	bne.n	80071a6 <UART_SetConfig+0x15a>
 8007134:	4b8e      	ldr	r3, [pc, #568]	; (8007370 <UART_SetConfig+0x324>)
 8007136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800713a:	f003 030c 	and.w	r3, r3, #12
 800713e:	2b0c      	cmp	r3, #12
 8007140:	d82c      	bhi.n	800719c <UART_SetConfig+0x150>
 8007142:	a201      	add	r2, pc, #4	; (adr r2, 8007148 <UART_SetConfig+0xfc>)
 8007144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007148:	0800717d 	.word	0x0800717d
 800714c:	0800719d 	.word	0x0800719d
 8007150:	0800719d 	.word	0x0800719d
 8007154:	0800719d 	.word	0x0800719d
 8007158:	0800718d 	.word	0x0800718d
 800715c:	0800719d 	.word	0x0800719d
 8007160:	0800719d 	.word	0x0800719d
 8007164:	0800719d 	.word	0x0800719d
 8007168:	08007185 	.word	0x08007185
 800716c:	0800719d 	.word	0x0800719d
 8007170:	0800719d 	.word	0x0800719d
 8007174:	0800719d 	.word	0x0800719d
 8007178:	08007195 	.word	0x08007195
 800717c:	2300      	movs	r3, #0
 800717e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007182:	e0c7      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007184:	2302      	movs	r3, #2
 8007186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800718a:	e0c3      	b.n	8007314 <UART_SetConfig+0x2c8>
 800718c:	2304      	movs	r3, #4
 800718e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007192:	e0bf      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007194:	2308      	movs	r3, #8
 8007196:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800719a:	e0bb      	b.n	8007314 <UART_SetConfig+0x2c8>
 800719c:	2310      	movs	r3, #16
 800719e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071a2:	bf00      	nop
 80071a4:	e0b6      	b.n	8007314 <UART_SetConfig+0x2c8>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a73      	ldr	r2, [pc, #460]	; (8007378 <UART_SetConfig+0x32c>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d125      	bne.n	80071fc <UART_SetConfig+0x1b0>
 80071b0:	4b6f      	ldr	r3, [pc, #444]	; (8007370 <UART_SetConfig+0x324>)
 80071b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071b6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80071ba:	2b10      	cmp	r3, #16
 80071bc:	d011      	beq.n	80071e2 <UART_SetConfig+0x196>
 80071be:	2b10      	cmp	r3, #16
 80071c0:	d802      	bhi.n	80071c8 <UART_SetConfig+0x17c>
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d005      	beq.n	80071d2 <UART_SetConfig+0x186>
 80071c6:	e014      	b.n	80071f2 <UART_SetConfig+0x1a6>
 80071c8:	2b20      	cmp	r3, #32
 80071ca:	d006      	beq.n	80071da <UART_SetConfig+0x18e>
 80071cc:	2b30      	cmp	r3, #48	; 0x30
 80071ce:	d00c      	beq.n	80071ea <UART_SetConfig+0x19e>
 80071d0:	e00f      	b.n	80071f2 <UART_SetConfig+0x1a6>
 80071d2:	2300      	movs	r3, #0
 80071d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071d8:	e09c      	b.n	8007314 <UART_SetConfig+0x2c8>
 80071da:	2302      	movs	r3, #2
 80071dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071e0:	e098      	b.n	8007314 <UART_SetConfig+0x2c8>
 80071e2:	2304      	movs	r3, #4
 80071e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071e8:	e094      	b.n	8007314 <UART_SetConfig+0x2c8>
 80071ea:	2308      	movs	r3, #8
 80071ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071f0:	e090      	b.n	8007314 <UART_SetConfig+0x2c8>
 80071f2:	2310      	movs	r3, #16
 80071f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071f8:	bf00      	nop
 80071fa:	e08b      	b.n	8007314 <UART_SetConfig+0x2c8>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a5e      	ldr	r2, [pc, #376]	; (800737c <UART_SetConfig+0x330>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d125      	bne.n	8007252 <UART_SetConfig+0x206>
 8007206:	4b5a      	ldr	r3, [pc, #360]	; (8007370 <UART_SetConfig+0x324>)
 8007208:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800720c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007210:	2b40      	cmp	r3, #64	; 0x40
 8007212:	d011      	beq.n	8007238 <UART_SetConfig+0x1ec>
 8007214:	2b40      	cmp	r3, #64	; 0x40
 8007216:	d802      	bhi.n	800721e <UART_SetConfig+0x1d2>
 8007218:	2b00      	cmp	r3, #0
 800721a:	d005      	beq.n	8007228 <UART_SetConfig+0x1dc>
 800721c:	e014      	b.n	8007248 <UART_SetConfig+0x1fc>
 800721e:	2b80      	cmp	r3, #128	; 0x80
 8007220:	d006      	beq.n	8007230 <UART_SetConfig+0x1e4>
 8007222:	2bc0      	cmp	r3, #192	; 0xc0
 8007224:	d00c      	beq.n	8007240 <UART_SetConfig+0x1f4>
 8007226:	e00f      	b.n	8007248 <UART_SetConfig+0x1fc>
 8007228:	2300      	movs	r3, #0
 800722a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800722e:	e071      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007230:	2302      	movs	r3, #2
 8007232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007236:	e06d      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007238:	2304      	movs	r3, #4
 800723a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800723e:	e069      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007240:	2308      	movs	r3, #8
 8007242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007246:	e065      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007248:	2310      	movs	r3, #16
 800724a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800724e:	bf00      	nop
 8007250:	e060      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a4a      	ldr	r2, [pc, #296]	; (8007380 <UART_SetConfig+0x334>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d129      	bne.n	80072b0 <UART_SetConfig+0x264>
 800725c:	4b44      	ldr	r3, [pc, #272]	; (8007370 <UART_SetConfig+0x324>)
 800725e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007262:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007266:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800726a:	d014      	beq.n	8007296 <UART_SetConfig+0x24a>
 800726c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007270:	d802      	bhi.n	8007278 <UART_SetConfig+0x22c>
 8007272:	2b00      	cmp	r3, #0
 8007274:	d007      	beq.n	8007286 <UART_SetConfig+0x23a>
 8007276:	e016      	b.n	80072a6 <UART_SetConfig+0x25a>
 8007278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800727c:	d007      	beq.n	800728e <UART_SetConfig+0x242>
 800727e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007282:	d00c      	beq.n	800729e <UART_SetConfig+0x252>
 8007284:	e00f      	b.n	80072a6 <UART_SetConfig+0x25a>
 8007286:	2300      	movs	r3, #0
 8007288:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800728c:	e042      	b.n	8007314 <UART_SetConfig+0x2c8>
 800728e:	2302      	movs	r3, #2
 8007290:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007294:	e03e      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007296:	2304      	movs	r3, #4
 8007298:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800729c:	e03a      	b.n	8007314 <UART_SetConfig+0x2c8>
 800729e:	2308      	movs	r3, #8
 80072a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072a4:	e036      	b.n	8007314 <UART_SetConfig+0x2c8>
 80072a6:	2310      	movs	r3, #16
 80072a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072ac:	bf00      	nop
 80072ae:	e031      	b.n	8007314 <UART_SetConfig+0x2c8>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a2c      	ldr	r2, [pc, #176]	; (8007368 <UART_SetConfig+0x31c>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d129      	bne.n	800730e <UART_SetConfig+0x2c2>
 80072ba:	4b2d      	ldr	r3, [pc, #180]	; (8007370 <UART_SetConfig+0x324>)
 80072bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80072c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072c8:	d014      	beq.n	80072f4 <UART_SetConfig+0x2a8>
 80072ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072ce:	d802      	bhi.n	80072d6 <UART_SetConfig+0x28a>
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d007      	beq.n	80072e4 <UART_SetConfig+0x298>
 80072d4:	e016      	b.n	8007304 <UART_SetConfig+0x2b8>
 80072d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072da:	d007      	beq.n	80072ec <UART_SetConfig+0x2a0>
 80072dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80072e0:	d00c      	beq.n	80072fc <UART_SetConfig+0x2b0>
 80072e2:	e00f      	b.n	8007304 <UART_SetConfig+0x2b8>
 80072e4:	2300      	movs	r3, #0
 80072e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072ea:	e013      	b.n	8007314 <UART_SetConfig+0x2c8>
 80072ec:	2302      	movs	r3, #2
 80072ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072f2:	e00f      	b.n	8007314 <UART_SetConfig+0x2c8>
 80072f4:	2304      	movs	r3, #4
 80072f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072fa:	e00b      	b.n	8007314 <UART_SetConfig+0x2c8>
 80072fc:	2308      	movs	r3, #8
 80072fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007302:	e007      	b.n	8007314 <UART_SetConfig+0x2c8>
 8007304:	2310      	movs	r3, #16
 8007306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800730a:	bf00      	nop
 800730c:	e002      	b.n	8007314 <UART_SetConfig+0x2c8>
 800730e:	2310      	movs	r3, #16
 8007310:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a13      	ldr	r2, [pc, #76]	; (8007368 <UART_SetConfig+0x31c>)
 800731a:	4293      	cmp	r3, r2
 800731c:	f040 80fe 	bne.w	800751c <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007320:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007324:	2b08      	cmp	r3, #8
 8007326:	d837      	bhi.n	8007398 <UART_SetConfig+0x34c>
 8007328:	a201      	add	r2, pc, #4	; (adr r2, 8007330 <UART_SetConfig+0x2e4>)
 800732a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732e:	bf00      	nop
 8007330:	08007355 	.word	0x08007355
 8007334:	08007399 	.word	0x08007399
 8007338:	0800735d 	.word	0x0800735d
 800733c:	08007399 	.word	0x08007399
 8007340:	08007389 	.word	0x08007389
 8007344:	08007399 	.word	0x08007399
 8007348:	08007399 	.word	0x08007399
 800734c:	08007399 	.word	0x08007399
 8007350:	08007391 	.word	0x08007391
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8007354:	f7fe f826 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8007358:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800735a:	e020      	b.n	800739e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800735c:	4b09      	ldr	r3, [pc, #36]	; (8007384 <UART_SetConfig+0x338>)
 800735e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007360:	e01d      	b.n	800739e <UART_SetConfig+0x352>
 8007362:	bf00      	nop
 8007364:	efff69f3 	.word	0xefff69f3
 8007368:	40008000 	.word	0x40008000
 800736c:	40013800 	.word	0x40013800
 8007370:	40021000 	.word	0x40021000
 8007374:	40004400 	.word	0x40004400
 8007378:	40004800 	.word	0x40004800
 800737c:	40004c00 	.word	0x40004c00
 8007380:	40005000 	.word	0x40005000
 8007384:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8007388:	f7fd ff76 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 800738c:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800738e:	e006      	b.n	800739e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8007390:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007394:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007396:	e002      	b.n	800739e <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	76fb      	strb	r3, [r7, #27]
        break;
 800739c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	f000 81b9 	beq.w	8007718 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	685a      	ldr	r2, [r3, #4]
 80073aa:	4613      	mov	r3, r2
 80073ac:	005b      	lsls	r3, r3, #1
 80073ae:	4413      	add	r3, r2
 80073b0:	697a      	ldr	r2, [r7, #20]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d305      	bcc.n	80073c2 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80073bc:	697a      	ldr	r2, [r7, #20]
 80073be:	429a      	cmp	r2, r3
 80073c0:	d902      	bls.n	80073c8 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	76fb      	strb	r3, [r7, #27]
 80073c6:	e1a7      	b.n	8007718 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 80073c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80073cc:	2b08      	cmp	r3, #8
 80073ce:	f200 8092 	bhi.w	80074f6 <UART_SetConfig+0x4aa>
 80073d2:	a201      	add	r2, pc, #4	; (adr r2, 80073d8 <UART_SetConfig+0x38c>)
 80073d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d8:	080073fd 	.word	0x080073fd
 80073dc:	080074f7 	.word	0x080074f7
 80073e0:	0800744b 	.word	0x0800744b
 80073e4:	080074f7 	.word	0x080074f7
 80073e8:	0800747f 	.word	0x0800747f
 80073ec:	080074f7 	.word	0x080074f7
 80073f0:	080074f7 	.word	0x080074f7
 80073f4:	080074f7 	.word	0x080074f7
 80073f8:	080074cd 	.word	0x080074cd
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80073fc:	f7fd ffd2 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8007400:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	4619      	mov	r1, r3
 8007406:	f04f 0200 	mov.w	r2, #0
 800740a:	f04f 0300 	mov.w	r3, #0
 800740e:	f04f 0400 	mov.w	r4, #0
 8007412:	0214      	lsls	r4, r2, #8
 8007414:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007418:	020b      	lsls	r3, r1, #8
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	6852      	ldr	r2, [r2, #4]
 800741e:	0852      	lsrs	r2, r2, #1
 8007420:	4611      	mov	r1, r2
 8007422:	f04f 0200 	mov.w	r2, #0
 8007426:	eb13 0b01 	adds.w	fp, r3, r1
 800742a:	eb44 0c02 	adc.w	ip, r4, r2
 800742e:	4658      	mov	r0, fp
 8007430:	4661      	mov	r1, ip
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	f04f 0400 	mov.w	r4, #0
 800743a:	461a      	mov	r2, r3
 800743c:	4623      	mov	r3, r4
 800743e:	f7f9 fab9 	bl	80009b4 <__aeabi_uldivmod>
 8007442:	4603      	mov	r3, r0
 8007444:	460c      	mov	r4, r1
 8007446:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007448:	e058      	b.n	80074fc <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	085b      	lsrs	r3, r3, #1
 8007450:	f04f 0400 	mov.w	r4, #0
 8007454:	49ae      	ldr	r1, [pc, #696]	; (8007710 <UART_SetConfig+0x6c4>)
 8007456:	f04f 0200 	mov.w	r2, #0
 800745a:	eb13 0b01 	adds.w	fp, r3, r1
 800745e:	eb44 0c02 	adc.w	ip, r4, r2
 8007462:	4658      	mov	r0, fp
 8007464:	4661      	mov	r1, ip
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	f04f 0400 	mov.w	r4, #0
 800746e:	461a      	mov	r2, r3
 8007470:	4623      	mov	r3, r4
 8007472:	f7f9 fa9f 	bl	80009b4 <__aeabi_uldivmod>
 8007476:	4603      	mov	r3, r0
 8007478:	460c      	mov	r4, r1
 800747a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800747c:	e03e      	b.n	80074fc <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800747e:	f7fd fefb 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 8007482:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	4619      	mov	r1, r3
 8007488:	f04f 0200 	mov.w	r2, #0
 800748c:	f04f 0300 	mov.w	r3, #0
 8007490:	f04f 0400 	mov.w	r4, #0
 8007494:	0214      	lsls	r4, r2, #8
 8007496:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800749a:	020b      	lsls	r3, r1, #8
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	6852      	ldr	r2, [r2, #4]
 80074a0:	0852      	lsrs	r2, r2, #1
 80074a2:	4611      	mov	r1, r2
 80074a4:	f04f 0200 	mov.w	r2, #0
 80074a8:	eb13 0b01 	adds.w	fp, r3, r1
 80074ac:	eb44 0c02 	adc.w	ip, r4, r2
 80074b0:	4658      	mov	r0, fp
 80074b2:	4661      	mov	r1, ip
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f04f 0400 	mov.w	r4, #0
 80074bc:	461a      	mov	r2, r3
 80074be:	4623      	mov	r3, r4
 80074c0:	f7f9 fa78 	bl	80009b4 <__aeabi_uldivmod>
 80074c4:	4603      	mov	r3, r0
 80074c6:	460c      	mov	r4, r1
 80074c8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80074ca:	e017      	b.n	80074fc <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	085b      	lsrs	r3, r3, #1
 80074d2:	f04f 0400 	mov.w	r4, #0
 80074d6:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80074da:	f144 0100 	adc.w	r1, r4, #0
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	f04f 0400 	mov.w	r4, #0
 80074e6:	461a      	mov	r2, r3
 80074e8:	4623      	mov	r3, r4
 80074ea:	f7f9 fa63 	bl	80009b4 <__aeabi_uldivmod>
 80074ee:	4603      	mov	r3, r0
 80074f0:	460c      	mov	r4, r1
 80074f2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80074f4:	e002      	b.n	80074fc <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	76fb      	strb	r3, [r7, #27]
            break;
 80074fa:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007502:	d308      	bcc.n	8007516 <UART_SetConfig+0x4ca>
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800750a:	d204      	bcs.n	8007516 <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	69fa      	ldr	r2, [r7, #28]
 8007512:	60da      	str	r2, [r3, #12]
 8007514:	e100      	b.n	8007718 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	76fb      	strb	r3, [r7, #27]
 800751a:	e0fd      	b.n	8007718 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	69db      	ldr	r3, [r3, #28]
 8007520:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007524:	f040 8084 	bne.w	8007630 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 8007528:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800752c:	2b08      	cmp	r3, #8
 800752e:	d85f      	bhi.n	80075f0 <UART_SetConfig+0x5a4>
 8007530:	a201      	add	r2, pc, #4	; (adr r2, 8007538 <UART_SetConfig+0x4ec>)
 8007532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007536:	bf00      	nop
 8007538:	0800755d 	.word	0x0800755d
 800753c:	0800757d 	.word	0x0800757d
 8007540:	0800759d 	.word	0x0800759d
 8007544:	080075f1 	.word	0x080075f1
 8007548:	080075b9 	.word	0x080075b9
 800754c:	080075f1 	.word	0x080075f1
 8007550:	080075f1 	.word	0x080075f1
 8007554:	080075f1 	.word	0x080075f1
 8007558:	080075d9 	.word	0x080075d9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800755c:	f7fd ff22 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8007560:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	005a      	lsls	r2, r3, #1
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	085b      	lsrs	r3, r3, #1
 800756c:	441a      	add	r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	fbb2 f3f3 	udiv	r3, r2, r3
 8007576:	b29b      	uxth	r3, r3
 8007578:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800757a:	e03c      	b.n	80075f6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800757c:	f7fd ff28 	bl	80053d0 <HAL_RCC_GetPCLK2Freq>
 8007580:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	005a      	lsls	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	085b      	lsrs	r3, r3, #1
 800758c:	441a      	add	r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	fbb2 f3f3 	udiv	r3, r2, r3
 8007596:	b29b      	uxth	r3, r3
 8007598:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800759a:	e02c      	b.n	80075f6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	085b      	lsrs	r3, r3, #1
 80075a2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80075a6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80075aa:	687a      	ldr	r2, [r7, #4]
 80075ac:	6852      	ldr	r2, [r2, #4]
 80075ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80075b6:	e01e      	b.n	80075f6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075b8:	f7fd fe5e 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 80075bc:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	005a      	lsls	r2, r3, #1
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	085b      	lsrs	r3, r3, #1
 80075c8:	441a      	add	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80075d6:	e00e      	b.n	80075f6 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	085b      	lsrs	r3, r3, #1
 80075de:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80075ee:	e002      	b.n	80075f6 <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	76fb      	strb	r3, [r7, #27]
        break;
 80075f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075f6:	69fb      	ldr	r3, [r7, #28]
 80075f8:	2b0f      	cmp	r3, #15
 80075fa:	d916      	bls.n	800762a <UART_SetConfig+0x5de>
 80075fc:	69fb      	ldr	r3, [r7, #28]
 80075fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007602:	d212      	bcs.n	800762a <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	b29b      	uxth	r3, r3
 8007608:	f023 030f 	bic.w	r3, r3, #15
 800760c:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	085b      	lsrs	r3, r3, #1
 8007612:	b29b      	uxth	r3, r3
 8007614:	f003 0307 	and.w	r3, r3, #7
 8007618:	b29a      	uxth	r2, r3
 800761a:	89fb      	ldrh	r3, [r7, #14]
 800761c:	4313      	orrs	r3, r2
 800761e:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	89fa      	ldrh	r2, [r7, #14]
 8007626:	60da      	str	r2, [r3, #12]
 8007628:	e076      	b.n	8007718 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	76fb      	strb	r3, [r7, #27]
 800762e:	e073      	b.n	8007718 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8007630:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007634:	2b08      	cmp	r3, #8
 8007636:	d85c      	bhi.n	80076f2 <UART_SetConfig+0x6a6>
 8007638:	a201      	add	r2, pc, #4	; (adr r2, 8007640 <UART_SetConfig+0x5f4>)
 800763a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800763e:	bf00      	nop
 8007640:	08007665 	.word	0x08007665
 8007644:	08007683 	.word	0x08007683
 8007648:	080076a1 	.word	0x080076a1
 800764c:	080076f3 	.word	0x080076f3
 8007650:	080076bd 	.word	0x080076bd
 8007654:	080076f3 	.word	0x080076f3
 8007658:	080076f3 	.word	0x080076f3
 800765c:	080076f3 	.word	0x080076f3
 8007660:	080076db 	.word	0x080076db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007664:	f7fd fe9e 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8007668:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	085a      	lsrs	r2, r3, #1
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	441a      	add	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	fbb2 f3f3 	udiv	r3, r2, r3
 800767c:	b29b      	uxth	r3, r3
 800767e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007680:	e03a      	b.n	80076f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007682:	f7fd fea5 	bl	80053d0 <HAL_RCC_GetPCLK2Freq>
 8007686:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	085a      	lsrs	r2, r3, #1
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	441a      	add	r2, r3
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	fbb2 f3f3 	udiv	r3, r2, r3
 800769a:	b29b      	uxth	r3, r3
 800769c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800769e:	e02b      	b.n	80076f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	085b      	lsrs	r3, r3, #1
 80076a6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80076aa:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	6852      	ldr	r2, [r2, #4]
 80076b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076ba:	e01d      	b.n	80076f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076bc:	f7fd fddc 	bl	8005278 <HAL_RCC_GetSysClockFreq>
 80076c0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	085a      	lsrs	r2, r3, #1
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	441a      	add	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076d8:	e00e      	b.n	80076f8 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	085b      	lsrs	r3, r3, #1
 80076e0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80076f0:	e002      	b.n	80076f8 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	76fb      	strb	r3, [r7, #27]
        break;
 80076f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	2b0f      	cmp	r3, #15
 80076fc:	d90a      	bls.n	8007714 <UART_SetConfig+0x6c8>
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007704:	d206      	bcs.n	8007714 <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	69fa      	ldr	r2, [r7, #28]
 800770c:	60da      	str	r2, [r3, #12]
 800770e:	e003      	b.n	8007718 <UART_SetConfig+0x6cc>
 8007710:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2200      	movs	r2, #0
 800771c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007724:	7efb      	ldrb	r3, [r7, #27]
}
 8007726:	4618      	mov	r0, r3
 8007728:	3728      	adds	r7, #40	; 0x28
 800772a:	46bd      	mov	sp, r7
 800772c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08007730 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773c:	f003 0301 	and.w	r3, r3, #1
 8007740:	2b00      	cmp	r3, #0
 8007742:	d00a      	beq.n	800775a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	430a      	orrs	r2, r1
 8007758:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	f003 0302 	and.w	r3, r3, #2
 8007762:	2b00      	cmp	r3, #0
 8007764:	d00a      	beq.n	800777c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	430a      	orrs	r2, r1
 800777a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007780:	f003 0304 	and.w	r3, r3, #4
 8007784:	2b00      	cmp	r3, #0
 8007786:	d00a      	beq.n	800779e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	430a      	orrs	r2, r1
 800779c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a2:	f003 0308 	and.w	r3, r3, #8
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d00a      	beq.n	80077c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	430a      	orrs	r2, r1
 80077be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077c4:	f003 0310 	and.w	r3, r3, #16
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00a      	beq.n	80077e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	430a      	orrs	r2, r1
 80077e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e6:	f003 0320 	and.w	r3, r3, #32
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00a      	beq.n	8007804 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800780c:	2b00      	cmp	r3, #0
 800780e:	d01a      	beq.n	8007846 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	430a      	orrs	r2, r1
 8007824:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800782e:	d10a      	bne.n	8007846 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	430a      	orrs	r2, r1
 8007844:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00a      	beq.n	8007868 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	430a      	orrs	r2, r1
 8007866:	605a      	str	r2, [r3, #4]
  }
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af02      	add	r7, sp, #8
 800787a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007882:	f7fb f815 	bl	80028b0 <HAL_GetTick>
 8007886:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0308 	and.w	r3, r3, #8
 8007892:	2b08      	cmp	r3, #8
 8007894:	d10e      	bne.n	80078b4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007896:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800789a:	9300      	str	r3, [sp, #0]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2200      	movs	r2, #0
 80078a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 f82a 	bl	80078fe <UART_WaitOnFlagUntilTimeout>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d001      	beq.n	80078b4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078b0:	2303      	movs	r3, #3
 80078b2:	e020      	b.n	80078f6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 0304 	and.w	r3, r3, #4
 80078be:	2b04      	cmp	r3, #4
 80078c0:	d10e      	bne.n	80078e0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80078c6:	9300      	str	r3, [sp, #0]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 f814 	bl	80078fe <UART_WaitOnFlagUntilTimeout>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d001      	beq.n	80078e0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078dc:	2303      	movs	r3, #3
 80078de:	e00a      	b.n	80078f6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2220      	movs	r2, #32
 80078e4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2220      	movs	r2, #32
 80078ea:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b084      	sub	sp, #16
 8007902:	af00      	add	r7, sp, #0
 8007904:	60f8      	str	r0, [r7, #12]
 8007906:	60b9      	str	r1, [r7, #8]
 8007908:	603b      	str	r3, [r7, #0]
 800790a:	4613      	mov	r3, r2
 800790c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800790e:	e05d      	b.n	80079cc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007910:	69bb      	ldr	r3, [r7, #24]
 8007912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007916:	d059      	beq.n	80079cc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007918:	f7fa ffca 	bl	80028b0 <HAL_GetTick>
 800791c:	4602      	mov	r2, r0
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	69ba      	ldr	r2, [r7, #24]
 8007924:	429a      	cmp	r2, r3
 8007926:	d302      	bcc.n	800792e <UART_WaitOnFlagUntilTimeout+0x30>
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d11b      	bne.n	8007966 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800793c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	689a      	ldr	r2, [r3, #8]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f022 0201 	bic.w	r2, r2, #1
 800794c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2220      	movs	r2, #32
 8007952:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2220      	movs	r2, #32
 8007958:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007962:	2303      	movs	r3, #3
 8007964:	e042      	b.n	80079ec <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 0304 	and.w	r3, r3, #4
 8007970:	2b00      	cmp	r3, #0
 8007972:	d02b      	beq.n	80079cc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	69db      	ldr	r3, [r3, #28]
 800797a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800797e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007982:	d123      	bne.n	80079cc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800798c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800799c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	689a      	ldr	r2, [r3, #8]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f022 0201 	bic.w	r2, r2, #1
 80079ac:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2220      	movs	r2, #32
 80079b2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2220      	movs	r2, #32
 80079b8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2220      	movs	r2, #32
 80079be:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80079c8:	2303      	movs	r3, #3
 80079ca:	e00f      	b.n	80079ec <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	69da      	ldr	r2, [r3, #28]
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	4013      	ands	r3, r2
 80079d6:	68ba      	ldr	r2, [r7, #8]
 80079d8:	429a      	cmp	r2, r3
 80079da:	bf0c      	ite	eq
 80079dc:	2301      	moveq	r3, #1
 80079de:	2300      	movne	r3, #0
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	461a      	mov	r2, r3
 80079e4:	79fb      	ldrb	r3, [r7, #7]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d092      	beq.n	8007910 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3710      	adds	r7, #16
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <__libc_init_array>:
 80079f4:	b570      	push	{r4, r5, r6, lr}
 80079f6:	4e0d      	ldr	r6, [pc, #52]	; (8007a2c <__libc_init_array+0x38>)
 80079f8:	4c0d      	ldr	r4, [pc, #52]	; (8007a30 <__libc_init_array+0x3c>)
 80079fa:	1ba4      	subs	r4, r4, r6
 80079fc:	10a4      	asrs	r4, r4, #2
 80079fe:	2500      	movs	r5, #0
 8007a00:	42a5      	cmp	r5, r4
 8007a02:	d109      	bne.n	8007a18 <__libc_init_array+0x24>
 8007a04:	4e0b      	ldr	r6, [pc, #44]	; (8007a34 <__libc_init_array+0x40>)
 8007a06:	4c0c      	ldr	r4, [pc, #48]	; (8007a38 <__libc_init_array+0x44>)
 8007a08:	f000 f820 	bl	8007a4c <_init>
 8007a0c:	1ba4      	subs	r4, r4, r6
 8007a0e:	10a4      	asrs	r4, r4, #2
 8007a10:	2500      	movs	r5, #0
 8007a12:	42a5      	cmp	r5, r4
 8007a14:	d105      	bne.n	8007a22 <__libc_init_array+0x2e>
 8007a16:	bd70      	pop	{r4, r5, r6, pc}
 8007a18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a1c:	4798      	blx	r3
 8007a1e:	3501      	adds	r5, #1
 8007a20:	e7ee      	b.n	8007a00 <__libc_init_array+0xc>
 8007a22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a26:	4798      	blx	r3
 8007a28:	3501      	adds	r5, #1
 8007a2a:	e7f2      	b.n	8007a12 <__libc_init_array+0x1e>
 8007a2c:	08007ab4 	.word	0x08007ab4
 8007a30:	08007ab4 	.word	0x08007ab4
 8007a34:	08007ab4 	.word	0x08007ab4
 8007a38:	08007ab8 	.word	0x08007ab8

08007a3c <memset>:
 8007a3c:	4402      	add	r2, r0
 8007a3e:	4603      	mov	r3, r0
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d100      	bne.n	8007a46 <memset+0xa>
 8007a44:	4770      	bx	lr
 8007a46:	f803 1b01 	strb.w	r1, [r3], #1
 8007a4a:	e7f9      	b.n	8007a40 <memset+0x4>

08007a4c <_init>:
 8007a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4e:	bf00      	nop
 8007a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a52:	bc08      	pop	{r3}
 8007a54:	469e      	mov	lr, r3
 8007a56:	4770      	bx	lr

08007a58 <_fini>:
 8007a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a5a:	bf00      	nop
 8007a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a5e:	bc08      	pop	{r3}
 8007a60:	469e      	mov	lr, r3
 8007a62:	4770      	bx	lr
