INFO:sim:172 - Generating IP...
Resolving generics for 'vga_rom'...
Applying external generics to 'vga_rom'...
Delivering associated files for 'vga_rom'...
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'vga_rom'...
Generating implementation netlist for 'vga_rom'...
INFO:sim - Pre-processing HDL files for 'vga_rom'...
Running synthesis for 'vga_rom'
Running ngcbuild...
Writing VEO instantiation template for 'vga_rom'...
Writing Verilog instantiation wrapper for 'vga_rom'...
Writing Verilog behavioral simulation model for 'vga_rom'...
WARNING:sim - No files were found for the view xilinx_documentation
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'vga_rom'...
Generating metadata file...
Generating ISE project file for 'vga_rom'...
Generating ISE project...
XCO file found: vga_rom.xco
XMDF file found: vga_rom_xmdf.tcl
Adding E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.asy -view all -origin_type
imported
Adding E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.ngc -view all -origin_type
created
Checking file "E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.ngc" for project
device match ...
File "E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.ngc" device information matches
project device.
Adding E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.sym -view all -origin_type
imported
Adding E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom.veo -view all -origin_type
imported
Adding E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom_synth.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/homework/VGA/ipcore_dir/tmp/_cg/vga_rom_synth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vga_rom"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'vga_rom'.
