/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [6:0] _06_;
  wire [20:0] _07_;
  wire [17:0] _08_;
  wire [11:0] _09_;
  wire [11:0] _10_;
  wire [15:0] _11_;
  reg [3:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [3:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [31:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [11:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [33:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [13:0] celloutsig_0_48z;
  wire [6:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [14:0] celloutsig_0_64z;
  wire [4:0] celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = !(celloutsig_0_7z[2] ? celloutsig_0_18z : _00_);
  assign celloutsig_0_60z = !(celloutsig_0_26z[1] ? celloutsig_0_3z[6] : celloutsig_0_48z[0]);
  assign celloutsig_1_6z = !(celloutsig_1_5z[1] ? celloutsig_1_3z : celloutsig_1_2z[4]);
  assign celloutsig_0_6z = ~(in_data[53] | celloutsig_0_3z[6]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | celloutsig_0_0z);
  assign celloutsig_1_18z = ~((1'h0 | celloutsig_1_9z[1]) & (celloutsig_1_0z | celloutsig_1_5z[3]));
  assign celloutsig_0_20z = ~((celloutsig_0_2z[10] | celloutsig_0_15z) & (celloutsig_0_6z | celloutsig_0_12z));
  assign celloutsig_0_69z = celloutsig_0_20z | ~(celloutsig_0_66z[0]);
  assign celloutsig_0_9z = celloutsig_0_6z | ~(celloutsig_0_8z);
  assign celloutsig_0_17z = celloutsig_0_14z[3] | ~(celloutsig_0_15z);
  assign celloutsig_0_27z = celloutsig_0_3z[9] | ~(celloutsig_0_5z[6]);
  assign celloutsig_1_8z = in_data[108] ^ celloutsig_1_6z;
  assign celloutsig_0_18z = celloutsig_0_13z ^ celloutsig_0_15z;
  assign celloutsig_0_22z = celloutsig_0_16z[0] ^ celloutsig_0_13z;
  assign celloutsig_0_48z = { celloutsig_0_3z[11:3], celloutsig_0_32z, celloutsig_0_11z } + { celloutsig_0_2z[10:2], celloutsig_0_4z[4:1], 1'h1 };
  assign celloutsig_0_49z = { _06_[6:1], celloutsig_0_10z } + { celloutsig_0_27z, celloutsig_0_42z, celloutsig_0_4z[4:1], 1'h1 };
  assign celloutsig_0_54z = { celloutsig_0_46z[9:3], celloutsig_0_47z } + { celloutsig_0_2z[17:16], celloutsig_0_25z };
  assign celloutsig_1_2z[9:2] = in_data[115:108] + in_data[191:184];
  reg [17:0] _31_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 18'h00000;
    else _31_ <= { _07_[18:14], _05_, _07_[12:3], celloutsig_0_9z, celloutsig_0_27z };
  assign { _08_[17:13], _02_, _08_[11:4], _03_, _08_[2:0] } = _31_;
  reg [11:0] _32_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _32_ <= 12'h000;
    else _32_ <= { _08_[8:5], celloutsig_0_29z, _09_[6], _00_, _09_[4], celloutsig_0_7z };
  assign { _10_[11], _04_, _10_[9:3], _01_, _10_[1:0] } = _32_;
  reg [15:0] _33_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 16'h0000;
    else _33_ <= { celloutsig_0_3z[4:0], celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_17z };
  assign { _11_[15], _06_[6:1], _11_[8:0] } = _33_;
  reg [20:0] _34_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _34_ <= 21'h000000;
    else _34_ <= in_data[56:36];
  assign { _07_[20:14], _05_, _07_[12:0] } = _34_;
  reg [2:0] _35_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _35_ <= 3'h0;
    else _35_ <= celloutsig_0_19z[3:1];
  assign { _09_[6], _00_, _09_[4] } = _35_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 4'h0;
    else _12_ <= { celloutsig_0_14z[3], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_44z = { celloutsig_0_4z[3:1], 1'h1, celloutsig_0_0z } / { 1'h1, celloutsig_0_39z[6:3] };
  assign celloutsig_0_66z = celloutsig_0_54z[7:3] / { 1'h1, celloutsig_0_38z[3:0] };
  assign celloutsig_0_29z = { _07_[18], celloutsig_0_7z } === celloutsig_0_26z;
  assign celloutsig_0_13z = { celloutsig_0_3z[6:0], celloutsig_0_11z } === { _05_, _07_[12:6] };
  assign celloutsig_0_15z = { celloutsig_0_2z[6:5], celloutsig_0_5z } === _07_[12:3];
  assign celloutsig_0_47z = { _07_[8], celloutsig_0_9z, celloutsig_0_14z } > { celloutsig_0_38z[3:0], celloutsig_0_12z, celloutsig_0_27z };
  assign celloutsig_0_84z = { celloutsig_0_64z[10:8], celloutsig_0_13z } > celloutsig_0_50z[4:1];
  assign celloutsig_1_3z = { celloutsig_1_2z[6:5], celloutsig_1_0z, 1'h0 } > in_data[139:136];
  assign celloutsig_0_12z = { celloutsig_0_4z[4:1], celloutsig_0_11z, celloutsig_0_4z[4:1], 1'h1, celloutsig_0_9z } > { celloutsig_0_2z[29:25], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_90z = in_data[70:58] && { celloutsig_0_64z[13:3], celloutsig_0_69z, celloutsig_0_83z };
  assign celloutsig_0_10z = celloutsig_0_5z[4:2] && { celloutsig_0_4z[2:1], celloutsig_0_8z };
  assign celloutsig_1_7z = celloutsig_1_3z & ~(celloutsig_1_2z[9]);
  assign celloutsig_1_9z = { celloutsig_1_5z[4:3], celloutsig_1_7z } % { 1'h1, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_5z = _07_[9:2] * { celloutsig_0_2z[11:10], celloutsig_0_4z[4:1], 1'h1, celloutsig_0_0z };
  assign celloutsig_0_50z = celloutsig_0_13z ? { celloutsig_0_38z[2], _09_[6], _00_, _09_[4], celloutsig_0_47z } : celloutsig_0_48z[6:2];
  assign celloutsig_0_14z = _07_[9] ? celloutsig_0_7z : { celloutsig_0_4z[2:1], 1'h1, celloutsig_0_11z };
  assign celloutsig_0_36z = { celloutsig_0_24z[3], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_11z } !== { _10_[7:3], _01_ };
  assign celloutsig_0_59z = { celloutsig_0_4z[4:1], celloutsig_0_8z } !== celloutsig_0_35z[5:1];
  assign celloutsig_0_91z = celloutsig_0_84z & celloutsig_0_59z;
  assign celloutsig_1_15z = in_data[106] & celloutsig_1_8z;
  assign celloutsig_0_2z = { in_data[6:1], celloutsig_0_0z, celloutsig_0_0z, _07_[20:14], _05_, _07_[12:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[87:58], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_2z[20:17] >> { celloutsig_0_3z[13:11], celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_14z } >> { _05_, _07_[12], celloutsig_0_24z };
  assign celloutsig_0_32z = { celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_15z } <<< { celloutsig_0_25z[2:0], celloutsig_0_27z };
  assign celloutsig_0_16z = in_data[64:61] <<< { celloutsig_0_2z[14:12], celloutsig_0_15z };
  assign celloutsig_0_39z = { celloutsig_0_5z[7:1], celloutsig_0_24z } >>> { celloutsig_0_2z[27:24], celloutsig_0_22z, celloutsig_0_6z, _09_[6], _00_, _09_[4], celloutsig_0_18z, celloutsig_0_29z };
  assign celloutsig_0_64z = { _09_[6], celloutsig_0_3z } >>> { celloutsig_0_3z[7:1], celloutsig_0_60z, celloutsig_0_50z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_35z = { in_data[89:85], celloutsig_0_6z } - { celloutsig_0_25z[1:0], _12_ };
  assign celloutsig_0_43z = { _06_[2:1], _11_[8:1], celloutsig_0_27z, celloutsig_0_22z } - { _04_, _10_[9:5], celloutsig_0_0z, celloutsig_0_4z[4:1], 1'h1 };
  assign celloutsig_0_46z = { celloutsig_0_19z[2:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_44z, celloutsig_0_38z } - { _07_[16], _07_[20:14], _05_, _07_[12:0], celloutsig_0_43z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_10z } - _07_[3:0];
  assign celloutsig_0_26z = { celloutsig_0_7z, celloutsig_0_17z } - { celloutsig_0_4z[4:1], celloutsig_0_12z };
  assign celloutsig_0_38z = { celloutsig_0_26z[0], celloutsig_0_16z } ~^ { celloutsig_0_27z, celloutsig_0_14z };
  assign celloutsig_0_3z = { in_data[30:19], celloutsig_0_0z, celloutsig_0_0z } ~^ { _07_[15:14], _05_, _07_[12:2] };
  assign celloutsig_0_8z = ~((_07_[12] & celloutsig_0_0z) | _07_[7]);
  assign celloutsig_1_0z = ~((in_data[151] & in_data[149]) | in_data[187]);
  assign celloutsig_1_19z = ~((celloutsig_1_5z[4] & celloutsig_1_0z) | celloutsig_1_15z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 8'h00;
    else if (!clkin_data[160]) celloutsig_1_5z = celloutsig_1_2z[9:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 4'h0;
    else if (!clkin_data[128]) celloutsig_0_24z = _12_;
  assign celloutsig_0_0z = ~((in_data[38] & in_data[26]) | (in_data[85] & in_data[87]));
  assign celloutsig_0_83z = ~((_11_[5] & celloutsig_0_49z[2]) | (celloutsig_0_66z[1] & celloutsig_0_19z[1]));
  assign celloutsig_0_4z[4:1] = celloutsig_0_3z[7:4] ~^ celloutsig_0_2z[30:27];
  assign celloutsig_0_34z = ~celloutsig_0_0z;
  assign _06_[0] = celloutsig_0_10z;
  assign _07_[13] = _05_;
  assign { _08_[12], _08_[3] } = { _02_, _03_ };
  assign { _09_[11:7], _09_[5], _09_[3:0] } = { _08_[8:5], celloutsig_0_29z, _00_, celloutsig_0_7z };
  assign { _10_[10], _10_[2] } = { _04_, _01_ };
  assign _11_[14:9] = _06_[6:1];
  assign celloutsig_0_4z[0] = 1'h1;
  assign celloutsig_1_2z[1:0] = { in_data[107], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
