============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 17 2025  01:40:23 am
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg_array[8].RegSquare2_inst_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg_array[8].RegSquare2_inst_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1380            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1480          100     
                                              
             Setup:-     142                  
       Uncertainty:-      50                  
     Required Time:=    1288                  
      Launch Clock:-     100                  
         Data Path:-    1186                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK                                            -       -     R     (arrival)      62    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q                                             -       CK->Q F     DFFRHQX1        3  7.0   185   292     392    (-,-) 
  g10390/Y                                                                       -       A->Y  R     INVX2           1  4.4    80   128     521    (-,-) 
  g10333__5526/Y                                                                 -       B->Y  R     CLKAND2X12     35 70.9   144   189     710    (-,-) 
  g10321/Y                                                                       -       A->Y  F     CLKINVX12      12 27.0    98   108     818    (-,-) 
  g10226__5526/Y                                                                 -       B->Y  R     NOR2X1          1  3.7   195   167     985    (-,-) 
  g10142__2883/Y                                                                 -       A->Y  F     NAND2X2         1  3.6   144   194    1179    (-,-) 
  g10122__8428/Y                                                                 -       A->Y  R     NAND2X2         1  3.2    69   107    1286    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg_array[8].RegSquare2_inst_sig_q_reg/D <<<     -     R     DFFRHQX1        1    -     -     0    1286    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------

