// Seed: 1191216703
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1;
  assign id_1 = 1'd0;
  tri id_4;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  wor id_5 = 1'b0;
  assign id_4 = id_3 == 1'h0;
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri   id_1
    , id_8,
    output uwire id_2,
    output tri1  id_3,
    input  tri1  id_4,
    output wor   id_5,
    output wire  id_6
);
  assign id_3 = {1, 1, 1'b0};
  uwire id_9 = id_0;
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
