// Seed: 1512114847
module module_0 #(
    parameter id_8 = 32'd2,
    parameter id_9 = 32'd22
) (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input tri1 id_5
);
  wire id_7;
  defparam id_8.id_9 = 1;
endmodule
module module_1 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    output uwire id_3,
    input  uwire id_4
);
  reg id_6;
  always @(posedge 1 or posedge 1) begin
    id_6 <= id_6 >= 1;
  end
  supply0 id_7;
  wire id_8;
  module_0(
      id_2, id_7, id_4, id_0, id_7, id_4
  );
  assign id_1 = id_7;
  uwire id_9 = id_4;
endmodule
