nr_controllers	,	V_130
spin_lock_init	,	F_88
shift	,	V_41
mvebu_mbus_get_pcie_mem_aperture	,	F_66
pci_bus	,	V_32
PCI_CLASS_BRIDGE_PCI	,	V_63
mvebu_pcie_handle_membase_change	,	F_25
msleep	,	F_82
PCIE_WIN5_REMAP_OFF	,	V_18
mvebu_sw_pci_bridge_read	,	F_28
bar	,	V_84
dev	,	V_116
PCI_CLASS_REVISION	,	V_76
of_parse_phandle	,	F_61
pci_scan_child_bus	,	F_42
gpio_is_valid	,	F_79
PCI_INTERRUPT_LINE	,	V_96
mvebu_sw_pci_bridge	,	V_61
pna	,	V_150
OF_GPIO_ACTIVE_LOW	,	V_172
PCI_COMMAND_IO	,	V_27
"reset-gpios"	,	L_12
io_attr	,	V_54
devfn	,	V_34
rangesz	,	V_149
mvebu_pcie_ops	,	V_118
size	,	V_14
of_node	,	V_159
bridge	,	V_44
GFP_KERNEL	,	V_161
device	,	V_66
of_n_addr_cells	,	F_55
PCIE_WIN04_REMAP_OFF	,	F_15
of_clk_get_by_name	,	F_83
__be32	,	T_5
scan	,	V_132
mvebu_pcie_handle_iobase_change	,	F_21
mbus_dram_target_info	,	V_12
ports	,	V_103
secondary_status	,	V_91
device_node	,	V_139
_val	,	V_40
of_property_read_u32	,	F_74
pci_common_init	,	F_48
vendor	,	V_64
rlen	,	V_147
PCIE_CMD_OFF	,	V_26
where	,	V_35
mvebu_pcie_add_bus	,	F_43
DT_TYPE_MEM32	,	V_156
"msi-parent"	,	L_2
tgt	,	V_142
stat	,	V_9
devm_ioremap_resource	,	F_52
PCIE_STAT_LINK_DOWN	,	V_7
i	,	V_15
pci_create_root_bus	,	F_41
regs	,	V_141
ENOENT	,	V_157
fls	,	F_16
add_bus	,	V_137
mvebu_pcie_rd_conf	,	F_36
of_pci_get_devfn	,	F_77
cs	,	V_21
of_gpio_flags	,	V_166
"marvell,pcie-lane"	,	L_8
mvebu_sw_pci_bridge_write	,	F_29
mvebu_pcie_link_up	,	F_5
nports	,	V_102
PCI_BASE_ADDRESS_1	,	V_83
phys_addr_t	,	T_2
PCI_BASE_ADDRESS_0	,	V_82
pcie	,	V_50
platform_device	,	V_138
ERR_PTR	,	F_51
PCIE_BAR_LO_OFF	,	F_11
mvebu_pcie	,	V_98
bus	,	V_33
__iomem	,	T_4
dn	,	V_177
align	,	V_123
primary_bus	,	V_89
DT_CPUADDR_TO_TARGET	,	F_58
devm_gpio_request_one	,	F_80
"reset-delay-us"	,	L_14
iolimitupper	,	V_46
reg	,	V_4
mvebu_sw_pci_bridge_init	,	F_27
PCI_COMMAND	,	V_74
io_offset	,	V_111
kasprintf	,	F_76
PCIE_MASK_OFF	,	V_30
of_device_is_available	,	F_73
memwin_base	,	V_57
iobaseupper	,	V_47
ret	,	V_106
iowin_size	,	V_49
res	,	V_122
"failed to parse bus-range property: %d\n"	,	L_5
membase	,	V_56
PCI_ROM_ADDRESS1	,	V_95
"invalid I/O aperture size\n"	,	L_4
PCIBIOS_DEVICE_NOT_FOUND	,	V_107
spin_unlock_irqrestore	,	F_35
reset_gpio	,	V_169
PCIE_CONF_DATA_OFF	,	V_38
pci_dev	,	V_120
ops	,	V_135
port	,	V_2
PCIE_WIN04_BASE_OFF	,	F_14
name	,	V_168
"pcie%d.%d-reset"	,	L_13
mvebu_readl	,	F_3
DT_FLAGS_TO_TYPE	,	F_57
child	,	V_160
iounmap	,	F_87
mvebu_pcie_scan_bus	,	F_40
bist	,	V_80
PCIE_STAT_OFF	,	V_6
cache_line_size	,	V_70
interface	,	V_77
sys	,	V_100
dev_err	,	F_68
rtype	,	V_154
align_resource	,	V_136
end	,	V_164
PCIE_WIN5_BASE_OFF	,	V_17
class	,	V_62
mask	,	V_25
memlimit	,	V_55
map_irq	,	V_133
conf_lock	,	V_108
PCI_COMMAND_MEMORY	,	V_28
start	,	V_52
clk_disable_unprepare	,	F_86
PCI_PRIMARY_BUS	,	V_85
mv_mbus_dram_info	,	F_9
mvebu_pcie_msi_enable	,	F_60
setup	,	V_131
mvebu_mbus_del_window	,	F_22
mvebu_pcie_setup	,	F_37
base	,	V_5
mvebu_mbus_add_window_by_id	,	F_26
"PCIe%d.%d: cannot get tgt/attr for mem window\n"	,	L_10
mvebu_pcie_set_local_dev_nr	,	F_7
realio	,	V_110
ENOMEM	,	V_162
mem_attr	,	V_60
secondary_bus	,	V_88
PCIBIOS_BAD_REGISTER_NUMBER	,	V_42
MARVELL_EMULATED_PCI_PCI_BRIDGE_ID	,	V_67
IORESOURCE_IO	,	V_124
mvebu_pcie_hw_rd_conf	,	F_18
PCI_IO_RANGE_TYPE_32	,	V_71
hw	,	V_129
number	,	V_36
round_up	,	F_45
IO_SPACE_LIMIT	,	V_165
dram	,	V_13
pci_add_resource	,	F_39
GPIOF_DIR_OUT	,	V_174
val	,	V_3
clk	,	V_176
io	,	V_51
of_irq_parse_and_map_pci	,	V_134
mem_target	,	V_59
PCI_VENDOR_ID_MARVELL	,	V_65
secondary_latency_timer	,	V_86
header_type	,	V_68
cmd	,	V_24
PCI_COMMAND_MASTER	,	V_29
mvebu_pcie_port	,	V_1
reset_udelay	,	V_170
mvebu_pcie_set_local_bus_nr	,	F_6
PCIE_CONF_ADDR	,	F_19
private_data	,	V_101
of_address_to_resource	,	F_50
flags	,	V_105
resource_size_t	,	T_3
range	,	V_146
of_get_property	,	F_54
PCI_PREF_MEMORY_BASE	,	V_93
PCI_IO_BASE	,	V_90
for_each_child_of_node	,	F_72
mvebu_pcie_enable	,	F_47
mvebu_mbus_get_pcie_io_aperture	,	F_69
PCIE_WIN5_CTRL_OFF	,	V_16
clk_prepare_enable	,	F_85
cpuaddr	,	V_153
mvebu_writel	,	F_1
PCIE_STAT_DEV	,	V_11
PCIE_WIN04_CTRL_OFF	,	F_13
gpio_set_value	,	F_81
of_read_number	,	F_56
"PCIe%d.%d: cannot get tgt/attr for io window\n"	,	L_11
err	,	V_97
PCI_IO_BASE_UPPER16	,	V_94
max	,	F_46
io_target	,	V_53
PCIE_BAR_HI_OFF	,	F_12
"invalid memory aperture size\n"	,	L_3
reset_name	,	V_173
EPROBE_DEFER	,	V_175
pci_sys_data	,	V_99
PCI_VENDOR_ID	,	V_73
subordinate_bus	,	V_87
PCIE_MASK_ENABLE_INTS	,	V_31
EINVAL	,	V_151
PCI_SLOT	,	F_33
PCIBIOS_MIN_IO	,	V_163
iowin_base	,	V_48
mvebu_pcie_map_registers	,	F_49
iobase	,	V_43
msi	,	V_119
mvebu_pcie_align_resource	,	F_44
reset_active_low	,	V_171
mbus_attr	,	V_22
mvebu_pcie_hw_wr_conf	,	F_20
"marvell,pcie-port"	,	L_6
of_pci_find_msi_chip_by_node	,	F_62
"ignoring PCIe DT node, missing pcie-port property\n"	,	L_7
num_cs	,	V_19
pdev	,	V_115
u32	,	T_1
hw_pci	,	V_128
"ranges"	,	L_1
sysdata	,	V_104
mvebu_mbus_add_window_remap_by_id	,	F_23
PCIE_CONF_ADDR_OFF	,	V_37
resource	,	V_121
DT_CPUADDR_TO_ATTR	,	F_59
"pcie%d.%d"	,	L_9
mvebu_pcie_setup_wins	,	F_8
mvebu_pcie_find_port	,	F_31
iolimit	,	V_45
revision	,	V_78
SZ_1M	,	V_127
na	,	V_144
spin_lock_irqsave	,	F_34
SZ_64K	,	V_125
"PCIe%d.%d: cannot get clock\n"	,	L_15
mvebu_get_tgt_attr	,	F_53
platform_set_drvdata	,	F_65
busn	,	V_114
devm_kzalloc	,	F_64
"PCIe%d.%d: cannot map registers\n"	,	L_16
np	,	V_140
PCI_MEMORY_BASE	,	V_92
nr	,	V_8
nranges	,	V_148
ns	,	V_145
slot	,	V_152
sys_to_pcie	,	F_30
mem	,	V_112
mbus_dram_target_id	,	V_23
pci_add_resource_offset	,	F_38
msi_node	,	V_158
mbus_dram_window	,	V_20
IORESOURCE_MEM	,	V_126
attr	,	V_143
value	,	V_72
of_get_named_gpio_flags	,	F_78
lane	,	V_167
busnr	,	V_117
of_pci_parse_bus_range	,	F_71
readl	,	F_4
writel	,	F_2
memwin_size	,	V_58
DT_TYPE_IO	,	V_155
PCI_CACHE_LINE_SIZE	,	V_79
mvebu_pcie_wr_conf	,	F_32
resources	,	V_109
dev_warn	,	F_75
pci_ioremap_io	,	F_24
latency_timer	,	V_81
mvebu_pcie_probe	,	F_63
command	,	V_75
PCIE_BAR_CTRL_OFF	,	F_10
mvebu_pcie_setup_hw	,	F_17
PCIBIOS_SUCCESSFUL	,	V_39
mem_offset	,	V_113
resource_size	,	F_67
u64	,	T_6
min_t	,	F_70
PCI_HEADER_TYPE_BRIDGE	,	V_69
PCIE_STAT_BUS	,	V_10
IS_ERR	,	F_84
