Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  1 12:26:16 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (600)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (600)
--------------------------------------------------
 There are 600 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.219      -81.384                     28                  962        0.041        0.000                      0                  962        3.000        0.000                       0                   283  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
U_clk_wiz_0/inst/clk     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  ov7670_clk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_clk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  sccb_clk_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0      {0.000 20.000}     40.000          25.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_wiz_0/inst/clk                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
  ov7670_clk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_clk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  sccb_clk_clk_wiz_0          31.861        0.000                      0                  325        0.041        0.000                      0                  325       19.500        0.000                       0                   135  
  vga_clk_clk_wiz_0           28.294        0.000                      0                  478        0.196        0.000                      0                  478       19.500        0.000                       0                    50  
sys_clk_pin                   -3.219      -81.384                     28                  159        0.079        0.000                      0                  159        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_wiz_0/inst/clk
  To Clock:  U_clk_wiz_0/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_wiz_0/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk1_clk_wiz_0
  To Clock:  ov7670_clk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk2_clk_wiz_0
  To Clock:  ov7670_clk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sccb_clk_clk_wiz_0
  To Clock:  sccb_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 2.826ns (38.050%)  route 4.601ns (61.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.469     9.030    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.443    41.443    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[25]/C
                         clock pessimism              0.078    41.521    
                         clock uncertainty           -0.106    41.415    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524    40.891    U_SCCB_Config/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 2.826ns (38.050%)  route 4.601ns (61.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.469     9.030    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.443    41.443    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[26]/C
                         clock pessimism              0.078    41.521    
                         clock uncertainty           -0.106    41.415    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524    40.891    U_SCCB_Config/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 2.826ns (38.050%)  route 4.601ns (61.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.469     9.030    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.443    41.443    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[27]/C
                         clock pessimism              0.078    41.521    
                         clock uncertainty           -0.106    41.415    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524    40.891    U_SCCB_Config/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 2.826ns (38.050%)  route 4.601ns (61.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.469     9.030    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.443    41.443    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y99         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[28]/C
                         clock pessimism              0.078    41.521    
                         clock uncertainty           -0.106    41.415    
    SLICE_X54Y99         FDRE (Setup_fdre_C_R)       -0.524    40.891    U_SCCB_Config/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             32.234ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.826ns (39.500%)  route 4.328ns (60.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 41.614 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.196     8.757    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.614    41.614    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[29]/C
                         clock pessimism              0.007    41.621    
                         clock uncertainty           -0.106    41.515    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.524    40.991    U_SCCB_Config/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 32.234    

Slack (MET) :             32.234ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.826ns (39.500%)  route 4.328ns (60.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 41.614 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.196     8.757    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.614    41.614    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[30]/C
                         clock pessimism              0.007    41.621    
                         clock uncertainty           -0.106    41.515    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.524    40.991    U_SCCB_Config/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 32.234    

Slack (MET) :             32.234ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.826ns (39.500%)  route 4.328ns (60.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 41.614 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.196     8.757    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.614    41.614    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[31]/C
                         clock pessimism              0.007    41.621    
                         clock uncertainty           -0.106    41.515    
    SLICE_X54Y100        FDRE (Setup_fdre_C_R)       -0.524    40.991    U_SCCB_Config/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         40.991    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 32.234    

Slack (MET) :             32.281ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.826ns (40.333%)  route 4.181ns (59.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.048     8.609    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y96         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.442    41.442    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y96         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[13]/C
                         clock pessimism              0.078    41.520    
                         clock uncertainty           -0.106    41.414    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.524    40.890    U_SCCB_Config/config_1/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 32.281    

Slack (MET) :             32.288ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.826ns (40.371%)  route 4.174ns (59.629%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.042     8.602    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y98         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.443    41.443    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y98         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[21]/C
                         clock pessimism              0.078    41.521    
                         clock uncertainty           -0.106    41.415    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524    40.891    U_SCCB_Config/config_1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 32.288    

Slack (MET) :             32.288ns  (required time - arrival time)
  Source:                 U_SCCB_Config/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_clk_clk_wiz_0 rise@40.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.826ns (40.371%)  route 4.174ns (59.629%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.602     1.602    U_SCCB_Config/rom1/sccb_clk
    RAMB18_X2Y38         RAMB18E1                                     r  U_SCCB_Config/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.056 r  U_SCCB_Config/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.460     5.517    U_SCCB_Config/rom1/DOADO[11]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.641 f  U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=4, routed)           0.923     6.564    U_SCCB_Config/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I1_O)        0.124     6.688 r  U_SCCB_Config/rom1/FSM_state[1]_i_4/O
                         net (fo=2, routed)           0.748     7.437    U_SCCB_Config/rom1/FSM_state_reg[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.561 r  U_SCCB_Config/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.042     8.602    U_SCCB_Config/config_1/timer_reg[1]_0
    SLICE_X54Y98         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         1.443    41.443    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y98         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[22]/C
                         clock pessimism              0.078    41.521    
                         clock uncertainty           -0.106    41.415    
    SLICE_X54Y98         FDRE (Setup_fdre_C_R)       -0.524    40.891    U_SCCB_Config/config_1/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 32.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U_SCCB_Config/config_1/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.447ns (85.013%)  route 0.079ns (14.987%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.565     0.565    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y97         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  U_SCCB_Config/config_1/timer_reg[18]/Q
                         net (fo=4, routed)           0.078     0.807    U_SCCB_Config/config_1/timer[18]
    SLICE_X54Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.957 r  U_SCCB_Config/config_1/timer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.957    U_SCCB_Config/config_1/timer1_carry__3_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.997 r  U_SCCB_Config/config_1/timer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.997    U_SCCB_Config/config_1/timer1_carry__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.037 r  U_SCCB_Config/config_1/timer1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.037    U_SCCB_Config/config_1/timer1_carry__5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.090 r  U_SCCB_Config/config_1/timer1_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.090    U_SCCB_Config/config_1/data0[29]
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920     0.920    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[29]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.049    U_SCCB_Config/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_SCCB_Config/config_1/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.460ns (85.375%)  route 0.079ns (14.625%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.565     0.565    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y97         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  U_SCCB_Config/config_1/timer_reg[18]/Q
                         net (fo=4, routed)           0.078     0.807    U_SCCB_Config/config_1/timer[18]
    SLICE_X54Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.957 r  U_SCCB_Config/config_1/timer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.957    U_SCCB_Config/config_1/timer1_carry__3_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.997 r  U_SCCB_Config/config_1/timer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.997    U_SCCB_Config/config_1/timer1_carry__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.037 r  U_SCCB_Config/config_1/timer1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.037    U_SCCB_Config/config_1/timer1_carry__5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.103 r  U_SCCB_Config/config_1/timer1_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.103    U_SCCB_Config/config_1/data0[31]
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920     0.920    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[31]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.049    U_SCCB_Config/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_SCCB_Config/config_1/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/config_1/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.483ns (85.974%)  route 0.079ns (14.026%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.565     0.565    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y97         FDRE                                         r  U_SCCB_Config/config_1/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  U_SCCB_Config/config_1/timer_reg[18]/Q
                         net (fo=4, routed)           0.078     0.807    U_SCCB_Config/config_1/timer[18]
    SLICE_X54Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.957 r  U_SCCB_Config/config_1/timer1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.957    U_SCCB_Config/config_1/timer1_carry__3_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.997 r  U_SCCB_Config/config_1/timer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.997    U_SCCB_Config/config_1/timer1_carry__4_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.037 r  U_SCCB_Config/config_1/timer1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.037    U_SCCB_Config/config_1/timer1_carry__5_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.126 r  U_SCCB_Config/config_1/timer1_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.126    U_SCCB_Config/config_1/data0[30]
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.920     0.920    U_SCCB_Config/config_1/sccb_clk
    SLICE_X54Y100        FDRE                                         r  U_SCCB_Config/config_1/timer_reg[30]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.049    U_SCCB_Config/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_SCCB_Config/SCCB1/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.592     0.592    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X61Y95         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  U_SCCB_Config/SCCB1/latched_data_reg[3]/Q
                         net (fo=1, routed)           0.054     0.787    U_SCCB_Config/SCCB1/latched_data[3]
    SLICE_X60Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.832 r  U_SCCB_Config/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.832    U_SCCB_Config/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  U_SCCB_Config/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.861     0.861    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X60Y95         FDRE                                         r  U_SCCB_Config/SCCB1/tx_byte_reg[3]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.121     0.726    U_SCCB_Config/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_SCCB_Config/config_1/SCCB_interface_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/SCCB1/latched_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.592     0.592    U_SCCB_Config/config_1/sccb_clk
    SLICE_X58Y96         FDRE                                         r  U_SCCB_Config/config_1/SCCB_interface_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  U_SCCB_Config/config_1/SCCB_interface_addr_reg[6]/Q
                         net (fo=1, routed)           0.053     0.786    U_SCCB_Config/SCCB1/latched_address_reg[7]_0[6]
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.861     0.861    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_address_reg[6]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.047     0.652    U_SCCB_Config/SCCB1/latched_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_SCCB_Config/SCCB1/latched_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/SCCB1/tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.592     0.592    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X61Y95         FDRE                                         r  U_SCCB_Config/SCCB1/latched_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  U_SCCB_Config/SCCB1/latched_address_reg[2]/Q
                         net (fo=1, routed)           0.087     0.820    U_SCCB_Config/SCCB1/latched_address[2]
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.865 r  U_SCCB_Config/SCCB1/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     0.865    U_SCCB_Config/SCCB1/tx_byte[2]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  U_SCCB_Config/SCCB1/tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.861     0.861    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X60Y95         FDRE                                         r  U_SCCB_Config/SCCB1/tx_byte_reg[2]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.120     0.725    U_SCCB_Config/SCCB1/tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_SCCB_Config/SCCB1/latched_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/SCCB1/tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.592     0.592    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X61Y95         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  U_SCCB_Config/SCCB1/latched_data_reg[4]/Q
                         net (fo=1, routed)           0.089     0.822    U_SCCB_Config/SCCB1/latched_data[4]
    SLICE_X60Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.867 r  U_SCCB_Config/SCCB1/tx_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.867    U_SCCB_Config/SCCB1/tx_byte[4]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  U_SCCB_Config/SCCB1/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.861     0.861    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X60Y95         FDRE                                         r  U_SCCB_Config/SCCB1/tx_byte_reg[4]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.121     0.726    U_SCCB_Config/SCCB1/tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_SCCB_Config/config_1/SCCB_interface_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/SCCB1/latched_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.592     0.592    U_SCCB_Config/config_1/sccb_clk
    SLICE_X58Y96         FDRE                                         r  U_SCCB_Config/config_1/SCCB_interface_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  U_SCCB_Config/config_1/SCCB_interface_data_reg[6]/Q
                         net (fo=1, routed)           0.059     0.779    U_SCCB_Config/SCCB1/Q[6]
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.861     0.861    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[6]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.022     0.627    U_SCCB_Config/SCCB1/latched_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_SCCB_Config/config_1/SCCB_interface_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/SCCB1/latched_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.592     0.592    U_SCCB_Config/config_1/sccb_clk
    SLICE_X58Y96         FDRE                                         r  U_SCCB_Config/config_1/SCCB_interface_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  U_SCCB_Config/config_1/SCCB_interface_data_reg[7]/Q
                         net (fo=1, routed)           0.062     0.781    U_SCCB_Config/SCCB1/Q[7]
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.861     0.861    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[7]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.018     0.623    U_SCCB_Config/SCCB1/latched_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_SCCB_Config/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_clk_clk_wiz_0 rise@0.000ns - sccb_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.592     0.592    U_SCCB_Config/config_1/sccb_clk
    SLICE_X58Y96         FDRE                                         r  U_SCCB_Config/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  U_SCCB_Config/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.064     0.784    U_SCCB_Config/SCCB1/Q[5]
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/sccb_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout4_buf/O
                         net (fo=133, routed)         0.861     0.861    U_SCCB_Config/SCCB1/sccb_clk
    SLICE_X59Y96         FDRE                                         r  U_SCCB_Config/SCCB1/latched_data_reg[5]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.019     0.624    U_SCCB_Config/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y38     U_SCCB_Config/rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    U_clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y97     U_SCCB_Config/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y97     U_SCCB_Config/SCCB1/byte_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y97     U_SCCB_Config/SCCB1/FSM_return_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y97     U_SCCB_Config/SCCB1/FSM_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.294ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.763ns  (logic 2.733ns (25.391%)  route 8.030ns (74.609%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.698 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=3, routed)           0.632     8.330    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_6
    SLICE_X49Y36         LUT2 (Prop_lut2_I0_O)        0.300     8.630 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__1/O
                         net (fo=12, routed)          3.698    12.328    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.496    
                         clock uncertainty           -0.106    41.390    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.768    40.622    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.622    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                 28.294    

Slack (MET) :             28.636ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_4/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 2.733ns (26.215%)  route 7.692ns (73.785%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.698 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=3, routed)           0.632     8.330    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_6
    SLICE_X49Y36         LUT2 (Prop_lut2_I0_O)        0.300     8.630 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__1/O
                         net (fo=12, routed)          3.360    11.990    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_4/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    41.492    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.008    41.500    
                         clock uncertainty           -0.106    41.394    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.768    40.626    U_FrameBufferLeft/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.626    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                 28.636    

Slack (MET) :             28.879ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 2.622ns (25.259%)  route 7.758ns (74.741%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.581 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[1]
                         net (fo=3, routed)           0.614     8.195    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_6
    SLICE_X51Y38         LUT2 (Prop_lut2_I0_O)        0.306     8.501 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10__1/O
                         net (fo=12, routed)          3.443    11.945    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.496    
                         clock uncertainty           -0.106    41.390    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.824    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                 28.879    

Slack (MET) :             28.915ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.344ns  (logic 2.179ns (21.066%)  route 8.165ns (78.934%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.137 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O[3]
                         net (fo=3, routed)           0.853     7.990    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_4
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.307     8.297 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_12__1/O
                         net (fo=12, routed)          3.612    11.908    U_FrameBufferLeft/ADDRBWRADDR[8]
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.488    41.488    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y7          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.008    41.496    
                         clock uncertainty           -0.106    41.390    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.824    U_FrameBufferLeft/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                 28.915    

Slack (MET) :             28.975ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.087ns  (logic 2.733ns (27.093%)  route 7.354ns (72.907%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.698 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=3, routed)           0.632     8.330    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_6
    SLICE_X49Y36         LUT2 (Prop_lut2_I0_O)        0.300     8.630 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__1/O
                         net (fo=12, routed)          3.022    11.652    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.493    41.493    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.008    41.501    
                         clock uncertainty           -0.106    41.395    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.768    40.627    U_FrameBufferLeft/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.627    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                 28.975    

Slack (MET) :             29.068ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 2.652ns (26.649%)  route 7.299ns (73.351%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.480 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.594 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=3, routed)           1.154     8.748    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_7
    SLICE_X50Y35         LUT2 (Prop_lut2_I0_O)        0.323     9.071 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__1/O
                         net (fo=12, routed)          2.445    11.516    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.480    41.480    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000    41.480    
                         clock uncertainty           -0.106    41.374    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.790    40.584    U_FrameBufferLeft/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.584    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                 29.068    

Slack (MET) :             29.073ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 2.652ns (26.655%)  route 7.298ns (73.345%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.594 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=3, routed)           1.154     8.748    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_7
    SLICE_X50Y35         LUT2 (Prop_lut2_I0_O)        0.323     9.071 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__1/O
                         net (fo=12, routed)          2.443    11.514    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.483    41.483    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.106    41.377    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.790    40.587    U_FrameBufferLeft/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.587    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 29.073    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 2.622ns (26.110%)  route 7.420ns (73.890%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.581 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[1]
                         net (fo=3, routed)           0.614     8.195    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_6
    SLICE_X51Y38         LUT2 (Prop_lut2_I0_O)        0.306     8.501 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10__1/O
                         net (fo=12, routed)          3.105    11.607    U_FrameBufferLeft/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    41.492    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.008    41.500    
                         clock uncertainty           -0.106    41.394    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.828    U_FrameBufferLeft/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                 29.221    

Slack (MET) :             29.257ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 2.179ns (21.777%)  route 7.827ns (78.223%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     7.137 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/O[3]
                         net (fo=3, routed)           0.853     7.990    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_4
    SLICE_X51Y36         LUT2 (Prop_lut2_I0_O)        0.307     8.297 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_12__1/O
                         net (fo=12, routed)          3.274    11.570    U_FrameBufferLeft/ADDRBWRADDR[8]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492    41.492    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.008    41.500    
                         clock uncertainty           -0.106    41.394    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.828    U_FrameBufferLeft/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         40.828    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 29.257    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 2.734ns (27.700%)  route 7.136ns (72.300%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.419     1.983 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.747     3.730    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.320     4.050 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=18, routed)          0.930     4.980    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X48Y37         LUT3 (Prop_lut3_I2_O)        0.328     5.308 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     5.308    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.556 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           1.024     6.580    U_qvga_addr_decoder/O[2]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.302     6.882 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     6.882    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.258 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.375 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.698 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=3, routed)           0.795     8.493    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29_n_6
    SLICE_X51Y31         LUT2 (Prop_lut2_I1_O)        0.301     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.641    11.435    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y1          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.496    41.496    U_FrameBufferRight/vga_clk
    RAMB36_X2Y1          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.080    41.576    
                         clock uncertainty           -0.106    41.470    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    40.696    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.696    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                 29.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X46Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.148     0.710 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.071     0.781    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.098     0.879 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.879    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X46Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X46Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X46Y38         FDCE (Hold_fdce_C_D)         0.121     0.683    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.888%)  route 0.129ns (38.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=9, routed)           0.129     0.854    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X51Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.899 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.899    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X51Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X51Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.257     0.575    
    SLICE_X51Y35         FDCE (Hold_fdce_C_D)         0.091     0.666    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.230ns (66.482%)  route 0.116ns (33.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.116     0.806    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X47Y38         LUT5 (Prop_lut5_I3_O)        0.102     0.908 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.908    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X47Y38         FDCE (Hold_fdce_C_D)         0.107     0.669    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.116     0.806    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.098     0.904 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.904    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X47Y38         FDCE (Hold_fdce_C_D)         0.092     0.654    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X46Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=19, routed)          0.175     0.901    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[7]
    SLICE_X46Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.946 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.946    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X46Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X46Y38         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X46Y38         FDCE (Hold_fdce_C_D)         0.120     0.682    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=10, routed)          0.200     0.925    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X50Y36         LUT5 (Prop_lut5_I3_O)        0.043     0.968 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.968    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.131     0.693    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.675%)  route 0.210ns (50.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=9, routed)           0.210     0.935    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.043     0.978 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.978    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X50Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.131     0.693    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=10, routed)          0.200     0.925    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.970 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.970    U_vga_controller/U_Pixel_Counter/h_counter_0[2]
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.120     0.682    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.761%)  route 0.217ns (54.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X49Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=27, routed)          0.217     0.920    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X49Y35         LUT5 (Prop_lut5_I4_O)        0.042     0.962 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.962    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X49Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X49Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X49Y35         FDCE (Hold_fdce_C_D)         0.107     0.669    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.915%)  route 0.210ns (50.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.164     0.726 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=9, routed)           0.210     0.935    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X50Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.980 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.980    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X50Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832     0.832    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.120     0.682    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      U_FrameBufferDisparity/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y35     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y36     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           28  Failing Endpoints,  Worst Slack       -3.219ns,  Total Violation      -81.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.219ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 5.076ns (54.397%)  route 4.255ns (45.603%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.562 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.885 r  U_Disparity/_inferred__3/i__carry__2/O[1]
                         net (fo=2, routed)           0.539    14.424    U_Disparity/_inferred__3/i__carry__2_n_6
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.904    11.204    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                 -3.219    

Slack (VIOLATED) :        -3.158ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 4.959ns (53.495%)  route 4.311ns (46.505%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.768 r  U_Disparity/_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.594    14.362    U_Disparity/_inferred__3/i__carry__1_n_6
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.904    11.204    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 -3.158    

Slack (VIOLATED) :        -3.144ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 4.951ns (53.492%)  route 4.305ns (46.508%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.760 r  U_Disparity/_inferred__3/i__carry__1/O[3]
                         net (fo=2, routed)           0.588    14.348    U_Disparity/_inferred__3/i__carry__1_n_4
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.905    11.203    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.203    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                 -3.144    

Slack (VIOLATED) :        -3.130ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 4.992ns (53.983%)  route 4.255ns (46.017%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.562 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.801 r  U_Disparity/_inferred__3/i__carry__2/O[2]
                         net (fo=2, routed)           0.539    14.340    U_Disparity/_inferred__3/i__carry__2_n_5
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.899    11.209    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                 -3.130    

Slack (VIOLATED) :        -3.076ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 5.068ns (54.072%)  route 4.305ns (45.928%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.562 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.877 r  U_Disparity/_inferred__3/i__carry__2/O[3]
                         net (fo=2, routed)           0.588    14.465    U_Disparity/_inferred__3/i__carry__2_n_4
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.719    11.389    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                 -3.076    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 4.875ns (53.042%)  route 4.316ns (46.958%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.684 r  U_Disparity/_inferred__3/i__carry__1/O[2]
                         net (fo=2, routed)           0.599    14.283    U_Disparity/_inferred__3/i__carry__1_n_5
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.899    11.209    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.072ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 5.068ns (55.187%)  route 4.115ns (44.813%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.562 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.877 r  U_Disparity/_inferred__3/i__carry__2/O[3]
                         net (fo=2, routed)           0.399    14.276    U_Disparity/_inferred__3/i__carry__2_n_4
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.905    11.203    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.203    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                 -3.072    

Slack (VIOLATED) :        -3.047ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 5.076ns (54.314%)  route 4.270ns (45.686%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.562 r  U_Disparity/_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    U_Disparity/_inferred__3/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.885 r  U_Disparity/_inferred__3/i__carry__2/O[1]
                         net (fo=2, routed)           0.553    14.438    U_Disparity/_inferred__3/i__carry__2_n_6
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.718    11.390    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                 -3.047    

Slack (VIOLATED) :        -3.039ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 4.829ns (52.771%)  route 4.322ns (47.229%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.925    12.869    U_Disparity/data_reg3
    SLICE_X54Y46         LUT3 (Prop_lut3_I2_O)        0.119    12.988 r  U_Disparity/i__carry_i_1/O
                         net (fo=1, routed)           0.000    12.988    U_Disparity/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.326 r  U_Disparity/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.326    U_Disparity/_inferred__3/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.649 r  U_Disparity/_inferred__3/i__carry__0/O[1]
                         net (fo=2, routed)           0.594    14.243    U_Disparity/_inferred__3/i__carry__0_n_6
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.904    11.204    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                 -3.039    

Slack (VIOLATED) :        -2.994ns  (required time - arrival time)
  Source:                 U_Disparity/current_data1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/data_reg0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 4.855ns (53.251%)  route 4.262ns (46.749%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.092    U_Disparity/clk
    SLICE_X52Y43         FDCE                                         r  U_Disparity/current_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  U_Disparity/current_data1_reg[2]/Q
                         net (fo=13, routed)          0.838     6.449    U_Disparity/current_data1[2]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  U_Disparity/i___0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.573    U_Disparity/i___0_carry_i_6__0_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.123 r  U_Disparity/data_reg5_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.123    U_Disparity/data_reg5_inferred__0/i___0_carry_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.457 r  U_Disparity/data_reg5_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.592     8.049    U_Disparity/data_reg5[8]
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.352 r  U_Disparity/data_reg3__0_carry_i_34/O
                         net (fo=1, routed)           0.000     8.352    U_Disparity/data_reg3__0_carry_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.732 r  U_Disparity/data_reg3__0_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.732    U_Disparity/data_reg3__0_carry_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.951 r  U_Disparity/data_reg3__0_carry__0_i_21/O[0]
                         net (fo=1, routed)           0.409     9.359    U_Disparity/C__3[10]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.295     9.654 r  U_Disparity/data_reg3__0_carry__0_i_15/O
                         net (fo=1, routed)           0.000     9.654    U_Disparity/data_reg3__0_carry__0_i_15_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.294 r  U_Disparity/data_reg3__0_carry__0_i_11/O[3]
                         net (fo=4, routed)           0.964    11.258    U_Disparity/data_reg4[12]
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.306    11.564 r  U_Disparity/data_reg3__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.564    U_Disparity/data_reg3__0_carry__0_i_6_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.944 r  U_Disparity/data_reg3__0_carry__0/CO[3]
                         net (fo=14, routed)          0.914    12.858    U_Disparity/data_reg3
    SLICE_X54Y47         LUT3 (Prop_lut3_I2_O)        0.116    12.974 r  U_Disparity/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.974    U_Disparity/i__carry__0_i_4__2_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    13.445 r  U_Disparity/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.445    U_Disparity/_inferred__3/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.664 r  U_Disparity/_inferred__3/i__carry__1/O[0]
                         net (fo=2, routed)           0.546    14.210    U_Disparity/_inferred__3/i__carry__1_n_7
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.543    14.884    U_Disparity/clk
    DSP48_X1Y19          DSP48E1                                      r  U_Disparity/data_reg0/CLK
                         clock pessimism              0.260    15.144    
                         clock uncertainty           -0.035    15.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.893    11.215    U_Disparity/data_reg0
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                 -2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.575%)  route 0.433ns (75.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y41         FDCE                                         r  U_Disparity/rAddr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Disparity/rAddr_reg_reg[5]/Q
                         net (fo=6, routed)           0.433     2.022    U_FrameBufferDisparity/Q[5]
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.004    U_FrameBufferDisparity/clk
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.943    U_FrameBufferDisparity/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.128ns (22.673%)  route 0.437ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y41         FDCE                                         r  U_Disparity/rAddr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  U_Disparity/rAddr_reg_reg[7]/Q
                         net (fo=6, routed)           0.437     2.013    U_FrameBufferDisparity/Q[7]
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.004    U_FrameBufferDisparity/clk
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.890    U_FrameBufferDisparity/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.141ns (21.830%)  route 0.505ns (78.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y41         FDCE                                         r  U_Disparity/rAddr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Disparity/rAddr_reg_reg[6]/Q
                         net (fo=6, routed)           0.505     2.094    U_FrameBufferDisparity/Q[6]
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.004    U_FrameBufferDisparity/clk
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.943    U_FrameBufferDisparity/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.128ns (21.250%)  route 0.474ns (78.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y42         FDCE                                         r  U_Disparity/rAddr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  U_Disparity/rAddr_reg_reg[12]/Q
                         net (fo=6, routed)           0.474     2.050    U_FrameBufferDisparity/Q[12]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.005    U_FrameBufferDisparity/clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     1.890    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.005%)  route 0.530ns (78.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y42         FDCE                                         r  U_Disparity/rAddr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Disparity/rAddr_reg_reg[10]/Q
                         net (fo=6, routed)           0.530     2.119    U_FrameBufferDisparity/Q[10]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.005    U_FrameBufferDisparity/clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.944    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_Disparity/current_data1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Disparity/prv_data1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.831%)  route 0.154ns (52.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.449    U_Disparity/clk
    SLICE_X51Y45         FDCE                                         r  U_Disparity/current_data1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_Disparity/current_data1_reg[7]/Q
                         net (fo=9, routed)           0.154     1.744    U_Disparity/current_data1[7]
    SLICE_X49Y46         FDCE                                         r  U_Disparity/prv_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     1.963    U_Disparity/clk
    SLICE_X49Y46         FDCE                                         r  U_Disparity/prv_data1_reg[7]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.076     1.561    U_Disparity/prv_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.335%)  route 0.552ns (79.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y41         FDCE                                         r  U_Disparity/rAddr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Disparity/rAddr_reg_reg[5]/Q
                         net (fo=6, routed)           0.552     2.142    U_FrameBufferDisparity/Q[5]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.005    U_FrameBufferDisparity/clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.944    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.146%)  route 0.559ns (79.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y42         FDCE                                         r  U_Disparity/rAddr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Disparity/rAddr_reg_reg[13]/Q
                         net (fo=6, routed)           0.559     2.148    U_FrameBufferDisparity/Q[13]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.877     2.005    U_FrameBufferDisparity/clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.944    U_FrameBufferDisparity/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.128ns (19.623%)  route 0.524ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y41         FDCE                                         r  U_Disparity/rAddr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  U_Disparity/rAddr_reg_reg[8]/Q
                         net (fo=6, routed)           0.524     2.100    U_FrameBufferDisparity/Q[8]
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.004    U_FrameBufferDisparity/clk
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.890    U_FrameBufferDisparity/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Disparity/rAddr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.947%)  route 0.566ns (80.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.448    U_Disparity/clk
    SLICE_X49Y41         FDCE                                         r  U_Disparity/rAddr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Disparity/rAddr_reg_reg[1]/Q
                         net (fo=6, routed)           0.566     2.155    U_FrameBufferDisparity/Q[1]
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.876     2.004    U_FrameBufferDisparity/clk
    RAMB36_X1Y10         RAMB36E1                                     r  U_FrameBufferDisparity/mem_reg_0_1/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.943    U_FrameBufferDisparity/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8    U_FrameBufferDisparity/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   U_FrameBufferDisparity/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10   U_FrameBufferDisparity/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9    U_FrameBufferDisparity/mem_reg_0_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y19    U_Disparity/data_reg0/CLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y43   U_Disparity/current_data1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y46   U_Disparity/current_data1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y43   U_Disparity/current_data1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y42   U_Disparity/current_data2_reg[0]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y42   U_Disparity/prv_data2_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y42   U_Disparity/prv_data2_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y42   U_Disparity/prv_data2_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y41   U_Disparity/prv_data2_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41   U_Disparity/prv_data2_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41   U_Disparity/prv_data2_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41   U_Disparity/prv_data2_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y41   U_Disparity/prv_data2_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y43   U_Disparity/current_data1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y43   U_Disparity/current_data1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y40   U_Disparity/current_data2_reg[0]_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y39   U_Disparity/current_data2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y39   U_Disparity/current_data2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y39   U_Disparity/current_data2_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y39   U_Disparity/current_data2_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y40   U_Disparity/current_data2_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y40   U_Disparity/current_data2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y40   U_Disparity/current_data2_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y40   U_Disparity/current_data2_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y40   U_Disparity/current_data2_reg[9]/C



