# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/LCU.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd" \
"../../../../fibonacci_fpga.srcs/sources_1/new/register.vhd" \
"../../../../fibonacci_fpga.srcs/sim_1/new/test_fib.vhd" \

# Do not sort compile order
nosort
