<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › amba › serial.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>serial.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/include/asm-arm/hardware/serial_amba.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Internal header file for AMBA serial ports</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) ARM Limited</span>
<span class="cm"> *  Copyright (C) 2000 Deep Blue Solutions Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#ifndef ASM_ARM_HARDWARE_SERIAL_AMBA_H</span>
<span class="cp">#define ASM_ARM_HARDWARE_SERIAL_AMBA_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/* -------------------------------------------------------------------------------</span>
<span class="cm"> *  From AMBA UART (PL010) Block Specification</span>
<span class="cm"> * -------------------------------------------------------------------------------</span>
<span class="cm"> *  UART Register Offsets.</span>
<span class="cm"> */</span>
<span class="cp">#define UART01x_DR		0x00	</span><span class="cm">/* Data read or written from the interface. */</span><span class="cp"></span>
<span class="cp">#define UART01x_RSR		0x04	</span><span class="cm">/* Receive status register (Read). */</span><span class="cp"></span>
<span class="cp">#define UART01x_ECR		0x04	</span><span class="cm">/* Error clear register (Write). */</span><span class="cp"></span>
<span class="cp">#define UART010_LCRH		0x08	</span><span class="cm">/* Line control register, high byte. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_DMAWM	0x08    </span><span class="cm">/* DMA watermark configure register. */</span><span class="cp"></span>
<span class="cp">#define UART010_LCRM		0x0C	</span><span class="cm">/* Line control register, middle byte. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_TIMEOUT	0x0C    </span><span class="cm">/* Timeout period register. */</span><span class="cp"></span>
<span class="cp">#define UART010_LCRL		0x10	</span><span class="cm">/* Line control register, low byte. */</span><span class="cp"></span>
<span class="cp">#define UART010_CR		0x14	</span><span class="cm">/* Control register. */</span><span class="cp"></span>
<span class="cp">#define UART01x_FR		0x18	</span><span class="cm">/* Flag register (Read only). */</span><span class="cp"></span>
<span class="cp">#define UART010_IIR		0x1C	</span><span class="cm">/* Interrupt indentification register (Read). */</span><span class="cp"></span>
<span class="cp">#define UART010_ICR		0x1C	</span><span class="cm">/* Interrupt clear register (Write). */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_LCRH_RX	0x1C    </span><span class="cm">/* Rx line control register. */</span><span class="cp"></span>
<span class="cp">#define UART01x_ILPR		0x20	</span><span class="cm">/* IrDA low power counter register. */</span><span class="cp"></span>
<span class="cp">#define UART011_IBRD		0x24	</span><span class="cm">/* Integer baud rate divisor register. */</span><span class="cp"></span>
<span class="cp">#define UART011_FBRD		0x28	</span><span class="cm">/* Fractional baud rate divisor register. */</span><span class="cp"></span>
<span class="cp">#define UART011_LCRH		0x2c	</span><span class="cm">/* Line control register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_LCRH_TX	0x2c    </span><span class="cm">/* Tx Line control register. */</span><span class="cp"></span>
<span class="cp">#define UART011_CR		0x30	</span><span class="cm">/* Control register. */</span><span class="cp"></span>
<span class="cp">#define UART011_IFLS		0x34	</span><span class="cm">/* Interrupt fifo level select. */</span><span class="cp"></span>
<span class="cp">#define UART011_IMSC		0x38	</span><span class="cm">/* Interrupt mask. */</span><span class="cp"></span>
<span class="cp">#define UART011_RIS		0x3c	</span><span class="cm">/* Raw interrupt status. */</span><span class="cp"></span>
<span class="cp">#define UART011_MIS		0x40	</span><span class="cm">/* Masked interrupt status. */</span><span class="cp"></span>
<span class="cp">#define UART011_ICR		0x44	</span><span class="cm">/* Interrupt clear register. */</span><span class="cp"></span>
<span class="cp">#define UART011_DMACR		0x48	</span><span class="cm">/* DMA control register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_XFCR		0x50	</span><span class="cm">/* XON/XOFF control register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_XON1		0x54	</span><span class="cm">/* XON1 register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_XON2		0x58	</span><span class="cm">/* XON2 register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_XOFF1	0x5C	</span><span class="cm">/* XON1 register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_XOFF2	0x60	</span><span class="cm">/* XON2 register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_ITCR		0x80	</span><span class="cm">/* Integration test control register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_ITIP		0x84	</span><span class="cm">/* Integration test input register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_ABCR		0x100	</span><span class="cm">/* Autobaud control register. */</span><span class="cp"></span>
<span class="cp">#define ST_UART011_ABIMSC	0x15C	</span><span class="cm">/* Autobaud interrupt mask/clear register. */</span><span class="cp"></span>

<span class="cp">#define UART011_DR_OE		(1 &lt;&lt; 11)</span>
<span class="cp">#define UART011_DR_BE		(1 &lt;&lt; 10)</span>
<span class="cp">#define UART011_DR_PE		(1 &lt;&lt; 9)</span>
<span class="cp">#define UART011_DR_FE		(1 &lt;&lt; 8)</span>

<span class="cp">#define UART01x_RSR_OE 		0x08</span>
<span class="cp">#define UART01x_RSR_BE 		0x04</span>
<span class="cp">#define UART01x_RSR_PE 		0x02</span>
<span class="cp">#define UART01x_RSR_FE 		0x01</span>

<span class="cp">#define UART011_FR_RI		0x100</span>
<span class="cp">#define UART011_FR_TXFE		0x080</span>
<span class="cp">#define UART011_FR_RXFF		0x040</span>
<span class="cp">#define UART01x_FR_TXFF		0x020</span>
<span class="cp">#define UART01x_FR_RXFE		0x010</span>
<span class="cp">#define UART01x_FR_BUSY		0x008</span>
<span class="cp">#define UART01x_FR_DCD 		0x004</span>
<span class="cp">#define UART01x_FR_DSR 		0x002</span>
<span class="cp">#define UART01x_FR_CTS 		0x001</span>
<span class="cp">#define UART01x_FR_TMSK		(UART01x_FR_TXFF + UART01x_FR_BUSY)</span>

<span class="cp">#define UART011_CR_CTSEN	0x8000	</span><span class="cm">/* CTS hardware flow control */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_RTSEN	0x4000	</span><span class="cm">/* RTS hardware flow control */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_OUT2		0x2000	</span><span class="cm">/* OUT2 */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_OUT1		0x1000	</span><span class="cm">/* OUT1 */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_RTS		0x0800	</span><span class="cm">/* RTS */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_DTR		0x0400	</span><span class="cm">/* DTR */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_RXE		0x0200	</span><span class="cm">/* receive enable */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_TXE		0x0100	</span><span class="cm">/* transmit enable */</span><span class="cp"></span>
<span class="cp">#define UART011_CR_LBE		0x0080	</span><span class="cm">/* loopback enable */</span><span class="cp"></span>
<span class="cp">#define UART010_CR_RTIE		0x0040</span>
<span class="cp">#define UART010_CR_TIE 		0x0020</span>
<span class="cp">#define UART010_CR_RIE 		0x0010</span>
<span class="cp">#define UART010_CR_MSIE		0x0008</span>
<span class="cp">#define ST_UART011_CR_OVSFACT	0x0008	</span><span class="cm">/* Oversampling factor */</span><span class="cp"></span>
<span class="cp">#define UART01x_CR_IIRLP	0x0004	</span><span class="cm">/* SIR low power mode */</span><span class="cp"></span>
<span class="cp">#define UART01x_CR_SIREN	0x0002	</span><span class="cm">/* SIR enable */</span><span class="cp"></span>
<span class="cp">#define UART01x_CR_UARTEN	0x0001	</span><span class="cm">/* UART enable */</span><span class="cp"></span>
 
<span class="cp">#define UART011_LCRH_SPS	0x80</span>
<span class="cp">#define UART01x_LCRH_WLEN_8	0x60</span>
<span class="cp">#define UART01x_LCRH_WLEN_7	0x40</span>
<span class="cp">#define UART01x_LCRH_WLEN_6	0x20</span>
<span class="cp">#define UART01x_LCRH_WLEN_5	0x00</span>
<span class="cp">#define UART01x_LCRH_FEN	0x10</span>
<span class="cp">#define UART01x_LCRH_STP2	0x08</span>
<span class="cp">#define UART01x_LCRH_EPS	0x04</span>
<span class="cp">#define UART01x_LCRH_PEN	0x02</span>
<span class="cp">#define UART01x_LCRH_BRK	0x01</span>

<span class="cp">#define ST_UART011_DMAWM_RX_1	(0 &lt;&lt; 3)</span>
<span class="cp">#define ST_UART011_DMAWM_RX_2	(1 &lt;&lt; 3)</span>
<span class="cp">#define ST_UART011_DMAWM_RX_4	(2 &lt;&lt; 3)</span>
<span class="cp">#define ST_UART011_DMAWM_RX_8	(3 &lt;&lt; 3)</span>
<span class="cp">#define ST_UART011_DMAWM_RX_16	(4 &lt;&lt; 3)</span>
<span class="cp">#define ST_UART011_DMAWM_RX_32	(5 &lt;&lt; 3)</span>
<span class="cp">#define ST_UART011_DMAWM_RX_48	(6 &lt;&lt; 3)</span>
<span class="cp">#define ST_UART011_DMAWM_TX_1	0</span>
<span class="cp">#define ST_UART011_DMAWM_TX_2	1</span>
<span class="cp">#define ST_UART011_DMAWM_TX_4	2</span>
<span class="cp">#define ST_UART011_DMAWM_TX_8	3</span>
<span class="cp">#define ST_UART011_DMAWM_TX_16	4</span>
<span class="cp">#define ST_UART011_DMAWM_TX_32	5</span>
<span class="cp">#define ST_UART011_DMAWM_TX_48	6</span>

<span class="cp">#define UART010_IIR_RTIS	0x08</span>
<span class="cp">#define UART010_IIR_TIS		0x04</span>
<span class="cp">#define UART010_IIR_RIS		0x02</span>
<span class="cp">#define UART010_IIR_MIS		0x01</span>

<span class="cp">#define UART011_IFLS_RX1_8	(0 &lt;&lt; 3)</span>
<span class="cp">#define UART011_IFLS_RX2_8	(1 &lt;&lt; 3)</span>
<span class="cp">#define UART011_IFLS_RX4_8	(2 &lt;&lt; 3)</span>
<span class="cp">#define UART011_IFLS_RX6_8	(3 &lt;&lt; 3)</span>
<span class="cp">#define UART011_IFLS_RX7_8	(4 &lt;&lt; 3)</span>
<span class="cp">#define UART011_IFLS_TX1_8	(0 &lt;&lt; 0)</span>
<span class="cp">#define UART011_IFLS_TX2_8	(1 &lt;&lt; 0)</span>
<span class="cp">#define UART011_IFLS_TX4_8	(2 &lt;&lt; 0)</span>
<span class="cp">#define UART011_IFLS_TX6_8	(3 &lt;&lt; 0)</span>
<span class="cp">#define UART011_IFLS_TX7_8	(4 &lt;&lt; 0)</span>
<span class="cm">/* special values for ST vendor with deeper fifo */</span>
<span class="cp">#define UART011_IFLS_RX_HALF	(5 &lt;&lt; 3)</span>
<span class="cp">#define UART011_IFLS_TX_HALF	(5 &lt;&lt; 0)</span>

<span class="cp">#define UART011_OEIM		(1 &lt;&lt; 10)	</span><span class="cm">/* overrun error interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_BEIM		(1 &lt;&lt; 9)	</span><span class="cm">/* break error interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_PEIM		(1 &lt;&lt; 8)	</span><span class="cm">/* parity error interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_FEIM		(1 &lt;&lt; 7)	</span><span class="cm">/* framing error interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_RTIM		(1 &lt;&lt; 6)	</span><span class="cm">/* receive timeout interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_TXIM		(1 &lt;&lt; 5)	</span><span class="cm">/* transmit interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_RXIM		(1 &lt;&lt; 4)	</span><span class="cm">/* receive interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_DSRMIM		(1 &lt;&lt; 3)	</span><span class="cm">/* DSR interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_DCDMIM		(1 &lt;&lt; 2)	</span><span class="cm">/* DCD interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_CTSMIM		(1 &lt;&lt; 1)	</span><span class="cm">/* CTS interrupt mask */</span><span class="cp"></span>
<span class="cp">#define UART011_RIMIM		(1 &lt;&lt; 0)	</span><span class="cm">/* RI interrupt mask */</span><span class="cp"></span>

<span class="cp">#define UART011_OEIS		(1 &lt;&lt; 10)	</span><span class="cm">/* overrun error interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_BEIS		(1 &lt;&lt; 9)	</span><span class="cm">/* break error interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_PEIS		(1 &lt;&lt; 8)	</span><span class="cm">/* parity error interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_FEIS		(1 &lt;&lt; 7)	</span><span class="cm">/* framing error interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_RTIS		(1 &lt;&lt; 6)	</span><span class="cm">/* receive timeout interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_TXIS		(1 &lt;&lt; 5)	</span><span class="cm">/* transmit interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_RXIS		(1 &lt;&lt; 4)	</span><span class="cm">/* receive interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_DSRMIS		(1 &lt;&lt; 3)	</span><span class="cm">/* DSR interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_DCDMIS		(1 &lt;&lt; 2)	</span><span class="cm">/* DCD interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_CTSMIS		(1 &lt;&lt; 1)	</span><span class="cm">/* CTS interrupt status */</span><span class="cp"></span>
<span class="cp">#define UART011_RIMIS		(1 &lt;&lt; 0)	</span><span class="cm">/* RI interrupt status */</span><span class="cp"></span>

<span class="cp">#define UART011_OEIC		(1 &lt;&lt; 10)	</span><span class="cm">/* overrun error interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_BEIC		(1 &lt;&lt; 9)	</span><span class="cm">/* break error interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_PEIC		(1 &lt;&lt; 8)	</span><span class="cm">/* parity error interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_FEIC		(1 &lt;&lt; 7)	</span><span class="cm">/* framing error interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_RTIC		(1 &lt;&lt; 6)	</span><span class="cm">/* receive timeout interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_TXIC		(1 &lt;&lt; 5)	</span><span class="cm">/* transmit interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_RXIC		(1 &lt;&lt; 4)	</span><span class="cm">/* receive interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_DSRMIC		(1 &lt;&lt; 3)	</span><span class="cm">/* DSR interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_DCDMIC		(1 &lt;&lt; 2)	</span><span class="cm">/* DCD interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_CTSMIC		(1 &lt;&lt; 1)	</span><span class="cm">/* CTS interrupt clear */</span><span class="cp"></span>
<span class="cp">#define UART011_RIMIC		(1 &lt;&lt; 0)	</span><span class="cm">/* RI interrupt clear */</span><span class="cp"></span>

<span class="cp">#define UART011_DMAONERR	(1 &lt;&lt; 2)	</span><span class="cm">/* disable dma on error */</span><span class="cp"></span>
<span class="cp">#define UART011_TXDMAE		(1 &lt;&lt; 1)	</span><span class="cm">/* enable transmit dma */</span><span class="cp"></span>
<span class="cp">#define UART011_RXDMAE		(1 &lt;&lt; 0)	</span><span class="cm">/* enable receive dma */</span><span class="cp"></span>

<span class="cp">#define UART01x_RSR_ANY		(UART01x_RSR_OE|UART01x_RSR_BE|UART01x_RSR_PE|UART01x_RSR_FE)</span>
<span class="cp">#define UART01x_FR_MODEM_ANY	(UART01x_FR_DCD|UART01x_FR_DSR|UART01x_FR_CTS)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">struct</span> <span class="n">amba_device</span><span class="p">;</span> <span class="cm">/* in uncompress this is included but amba/bus.h is not */</span>
<span class="k">struct</span> <span class="n">amba_pl010_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_mctrl</span><span class="p">)(</span><span class="k">struct</span> <span class="n">amba_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mctrl</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dma_chan</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">amba_pl011_data</span> <span class="p">{</span>
	<span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">dma_filter</span><span class="p">)(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">filter_param</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">dma_rx_param</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">dma_tx_param</span><span class="p">;</span>
        <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">exit</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">reset</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
