///Register `IORETRA` reader
pub type R = crate::R<IORETRArs>;
///Register `IORETRA` writer
pub type W = crate::W<IORETRArs>;
///Field `RET0` reader - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET0_R = crate::BitReader;
///Field `RET0` writer - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET0_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET1` reader - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET1_R = crate::BitReader;
///Field `RET1` writer - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET2` reader - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET2_R = crate::BitReader;
///Field `RET2` writer - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET3` reader - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET3_R = crate::BitReader;
///Field `RET3` writer - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
pub type RET3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET5` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET5_R = crate::BitReader;
///Field `RET5` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET6` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET6_R = crate::BitReader;
///Field `RET6` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET7` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET7_R = crate::BitReader;
///Field `RET7` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET8` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET8_R = crate::BitReader;
///Field `RET8` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET8_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET9` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET9_R = crate::BitReader;
///Field `RET9` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET9_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET10` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET10_R = crate::BitReader;
///Field `RET10` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET10_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET11` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET11_R = crate::BitReader;
///Field `RET11` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET11_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET12` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET12_R = crate::BitReader;
///Field `RET12` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET12_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET13` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET13_R = crate::BitReader;
///Field `RET13` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET13_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET14` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET14_R = crate::BitReader;
///Field `RET14` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET14_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RET15` reader - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET15_R = crate::BitReader;
///Field `RET15` writer - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
pub type RET15_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret0(&self) -> RET0_R {
        RET0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret1(&self) -> RET1_R {
        RET1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret2(&self) -> RET2_R {
        RET2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret3(&self) -> RET3_R {
        RET3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 5 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret5(&self) -> RET5_R {
        RET5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret6(&self) -> RET6_R {
        RET6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret7(&self) -> RET7_R {
        RET7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret8(&self) -> RET8_R {
        RET8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret9(&self) -> RET9_R {
        RET9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret10(&self) -> RET10_R {
        RET10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret11(&self) -> RET11_R {
        RET11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret12(&self) -> RET12_R {
        RET12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret13(&self) -> RET13_R {
        RET13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret14(&self) -> RET14_R {
        RET14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret15(&self) -> RET15_R {
        RET15_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IORETRA")
            .field("ret0", &self.ret0())
            .field("ret1", &self.ret1())
            .field("ret2", &self.ret2())
            .field("ret3", &self.ret3())
            .field("ret5", &self.ret5())
            .field("ret6", &self.ret6())
            .field("ret7", &self.ret7())
            .field("ret8", &self.ret8())
            .field("ret9", &self.ret9())
            .field("ret10", &self.ret10())
            .field("ret11", &self.ret11())
            .field("ret12", &self.ret12())
            .field("ret13", &self.ret13())
            .field("ret14", &self.ret14())
            .field("ret15", &self.ret15())
            .finish()
    }
}
impl W {
    ///Bit 0 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret0(&mut self) -> RET0_W<IORETRArs> {
        RET0_W::new(self, 0)
    }
    ///Bit 1 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret1(&mut self) -> RET1_W<IORETRArs> {
        RET1_W::new(self, 1)
    }
    ///Bit 2 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret2(&mut self) -> RET2_W<IORETRArs> {
        RET2_W::new(self, 2)
    }
    ///Bit 3 - Port A Standby GPIO retention active Access can be protected by GPIOA SECy, privilege protection is controlled by PWR SPRIV or PWR NSPRIV.
    #[inline(always)]
    pub fn ret3(&mut self) -> RET3_W<IORETRArs> {
        RET3_W::new(self, 3)
    }
    ///Bit 5 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret5(&mut self) -> RET5_W<IORETRArs> {
        RET5_W::new(self, 5)
    }
    ///Bit 6 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret6(&mut self) -> RET6_W<IORETRArs> {
        RET6_W::new(self, 6)
    }
    ///Bit 7 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret7(&mut self) -> RET7_W<IORETRArs> {
        RET7_W::new(self, 7)
    }
    ///Bit 8 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret8(&mut self) -> RET8_W<IORETRArs> {
        RET8_W::new(self, 8)
    }
    ///Bit 9 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret9(&mut self) -> RET9_W<IORETRArs> {
        RET9_W::new(self, 9)
    }
    ///Bit 10 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret10(&mut self) -> RET10_W<IORETRArs> {
        RET10_W::new(self, 10)
    }
    ///Bit 11 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret11(&mut self) -> RET11_W<IORETRArs> {
        RET11_W::new(self, 11)
    }
    ///Bit 12 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret12(&mut self) -> RET12_W<IORETRArs> {
        RET12_W::new(self, 12)
    }
    ///Bit 13 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret13(&mut self) -> RET13_W<IORETRArs> {
        RET13_W::new(self, 13)
    }
    ///Bit 14 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret14(&mut self) -> RET14_W<IORETRArs> {
        RET14_W::new(self, 14)
    }
    ///Bit 15 - Port A Standby GPIO retention active Access can be secured by GPIOA SECy. When secure, a non-secure read/write access is RAZ/WI. It does not generate an illegal access interrupt. This bit can be protected against unprivileged access when secure with PWR SPRIV or when non-secure with PWR NSPRIV.
    #[inline(always)]
    pub fn ret15(&mut self) -> RET15_W<IORETRArs> {
        RET15_W::new(self, 15)
    }
}
/**PWR port A Standby IO retention status register

You can [`read`](crate::Reg::read) this register and get [`ioretra::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ioretra::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32WBA55.html#PWR:IORETRA)*/
pub struct IORETRArs;
impl crate::RegisterSpec for IORETRArs {
    type Ux = u32;
}
///`read()` method returns [`ioretra::R`](R) reader structure
impl crate::Readable for IORETRArs {}
///`write(|w| ..)` method takes [`ioretra::W`](W) writer structure
impl crate::Writable for IORETRArs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IORETRA to value 0
impl crate::Resettable for IORETRArs {}
