{"configpath": "./config.json", "core": "riscv32s", "size": 32, "memsize": 411700, "freq": 25000000.0, "memwidth": [16, 16, 8, 8], "memheight": [20, 20, 8, 8], "memoffset": [0, 1216, 0, 0], "memhideaddr": [false, false, false, false], "filepath": "./riscv/test.s", "instructions": ["00000000001000000000000010010011", "00000001111100000000000110010011", "00000000001100010101111001100011", "00000010000100001000000010110011", "00000010000100001001001000110011", "00000000000100010000000100010011", "00000000000100010010000000100011", "00000010010000010010000000100011", "11111110000000000000010011100011", "00000000001000000000000010010011", "11111111111000000000001010010011", "00000000000000000000000100010011", "00000001111100000000000110010011", "00000010001100010101001001100011", "00000010010100001000000010110011", "00000010010100001001001000110011", "11111111111100001110001010010011", "00000000000100101000001010010011", "00000000000100010000000100010011", "00000100000100010010000000100011", "00000110010000010010000000100011", "11111110000000000000000011100011"], "instlen": 22, "wlogpath": "./riscv/test.log", "logmem": [], "memshow": 1, "readlogload": [0, 1026, 206800, 207826, -1], "memradix": [10, 10, 10, 10], "show_core_status": true, "defile": "// program for tsetbench\nx1 = x0 + 2\nx3 = x0 + 31\nstartwhilemark0_0:\nx2 >= x3 goto endwhilemark0_0\n    x1 = x1 *l x1\n    x4 = x1 *h x1\n    x2 = x2 + 1\n    mem[x2 + 0] = x1\n    mem[x2 + 32] = x4\nx0 == x0 goto startwhilemark0_0\nendwhilemark0_0:\nx1 = x0 + 2\nx5 = x0 + -2\nx2 = x0 + 0\nx3 = x0 + 31\nstartwhilemark0_1:\nx2 >= x3 goto endwhilemark0_1\n    x1 = x1 *l x5\n    x4 = x1 *h x5\n    x5 = x1 ^ -1 // x5 = - x1\n    x5 = x5 + 1  // x5 = - x1\n    x2 = x2 + 1\n    mem[x2 + 64] = x1\n    mem[x2 + 96] = x4\nx0 == x0 goto startwhilemark0_1\nendwhilemark0_1:\n\n\n\n"}