Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 23:54:47 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 main/gmem/data_mem/output_register.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/graph/mem_req_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 3.584ns (46.545%)  route 4.116ns (53.455%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, estimated)     1.807     5.315    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  main/gmem/data_mem/output_register.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  main/gmem/data_mem/output_register.doutb_reg_reg[1]/Q
                         net (fo=11, estimated)       0.743     6.514    main/gmem/data_mem/Q[1]
    SLICE_X4Y98          LUT1 (Prop_lut1_I0_O)        0.124     6.638 r  main/gmem/data_mem/mem_req_out[0]_i_31/O
                         net (fo=1, routed)           0.000     6.638    main/gmem/data_mem/mem_req_out[0]_i_31_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.170 r  main/gmem/data_mem/mem_req_out_reg[0]_i_30/CO[3]
                         net (fo=1, estimated)        0.000     7.170    main/gmem/data_mem/mem_req_out_reg[0]_i_30_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.483 r  main/gmem/data_mem/mem_req_out_reg[0]_i_29/O[3]
                         net (fo=2, estimated)        0.737     8.220    main/graph/mem_valid_out3[7]
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.306     8.526 r  main/graph/mem_req_out[0]_i_19/O
                         net (fo=1, routed)           0.000     8.526    main/graph/mem_req_out[0]_i_19_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.058 r  main/graph/mem_req_out_reg[0]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     9.058    main/graph/mem_req_out_reg[0]_i_8_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.172 r  main/graph/mem_req_out_reg[0]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     9.172    main/graph/mem_req_out_reg[0]_i_3_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.286 r  main/graph/mem_req_out_reg[0]_i_2/CO[3]
                         net (fo=34, estimated)       1.014    10.300    main/graph/mem_valid_out232_in
    SLICE_X7Y97          LUT5 (Prop_lut5_I2_O)        0.124    10.424 r  main/graph/mem_req_out[4]_i_3/O
                         net (fo=1, estimated)        0.473    10.897    main/graph/mem_req_out[4]_i_3_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662    11.559 r  main/graph/mem_req_out_reg[4]_i_2/O[3]
                         net (fo=1, estimated)        0.769    12.328    main/gmem/data_mem/mem_req_out_reg[4][3]
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.307    12.635 r  main/gmem/data_mem/mem_req_out[4]_i_1/O
                         net (fo=1, estimated)        0.380    13.015    main/graph/mem_req_out_reg[4]_0
    SLICE_X6Y95          FDRE                                         r  main/graph/mem_req_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1993, estimated)     1.503    14.838    main/graph/clk_100mhz_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  main/graph/mem_req_out_reg[4]/C
                         clock pessimism              0.182    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)       -0.028    14.956    main/graph/mem_req_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  1.941    




