
scratchINEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003718  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08003900  08003900  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08003900  08003900  00013900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003904  08003904  00013904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08003908  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000128  20000014  0800391c  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  2000013c  0800391c  0002013c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   000082d6  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000198e  00000000  00000000  00028313  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ae8  00000000  00000000  00029ca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  0002a790  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000042a4  00000000  00000000  0002b140  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002eeb  00000000  00000000  0002f3e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  000322cf  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002cb0  00000000  00000000  00032350  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00035000  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000014 	.word	0x20000014
 8000204:	00000000 	.word	0x00000000
 8000208:	080038e8 	.word	0x080038e8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000018 	.word	0x20000018
 8000224:	080038e8 	.word	0x080038e8

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f092 0f00 	teq	r2, #0
 8000512:	bf14      	ite	ne
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e720      	b.n	800036c <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aedc 	beq.w	800031a <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6c1      	b.n	800031a <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	; 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b18:	f1a2 0201 	sub.w	r2, r2, #1
 8000b1c:	d1ed      	bne.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000c7c:	4a15      	ldr	r2, [pc, #84]	; (8000cd4 <SystemInit+0x5c>)
 8000c7e:	4b15      	ldr	r3, [pc, #84]	; (8000cd4 <SystemInit+0x5c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000c88:	4912      	ldr	r1, [pc, #72]	; (8000cd4 <SystemInit+0x5c>)
 8000c8a:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <SystemInit+0x5c>)
 8000c8c:	685a      	ldr	r2, [r3, #4]
 8000c8e:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <SystemInit+0x60>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000c94:	4a0f      	ldr	r2, [pc, #60]	; (8000cd4 <SystemInit+0x5c>)
 8000c96:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <SystemInit+0x5c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ca2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ca4:	4a0b      	ldr	r2, [pc, #44]	; (8000cd4 <SystemInit+0x5c>)
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <SystemInit+0x5c>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cae:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000cb0:	4a08      	ldr	r2, [pc, #32]	; (8000cd4 <SystemInit+0x5c>)
 8000cb2:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <SystemInit+0x5c>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000cba:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <SystemInit+0x5c>)
 8000cbe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000cc2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000cc4:	f000 f80c 	bl	8000ce0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <SystemInit+0x64>)
 8000cca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cce:	609a      	str	r2, [r3, #8]
#endif 
}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	f8ff0000 	.word	0xf8ff0000
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000ce4:	f000 f802 	bl	8000cec <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}

08000cec <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	607b      	str	r3, [r7, #4]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000cfa:	4a3a      	ldr	r2, [pc, #232]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000cfc:	4b39      	ldr	r3, [pc, #228]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d04:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000d06:	4b37      	ldr	r3, [pc, #220]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d0e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3301      	adds	r3, #1
 8000d14:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d103      	bne.n	8000d24 <SetSysClockTo72+0x38>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000d22:	d1f0      	bne.n	8000d06 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000d24:	4b2f      	ldr	r3, [pc, #188]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d002      	beq.n	8000d36 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000d30:	2301      	movs	r3, #1
 8000d32:	603b      	str	r3, [r7, #0]
 8000d34:	e001      	b.n	8000d3a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000d36:	2300      	movs	r3, #0
 8000d38:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d14b      	bne.n	8000dd8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000d40:	4a29      	ldr	r2, [pc, #164]	; (8000de8 <SetSysClockTo72+0xfc>)
 8000d42:	4b29      	ldr	r3, [pc, #164]	; (8000de8 <SetSysClockTo72+0xfc>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f043 0310 	orr.w	r3, r3, #16
 8000d4a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000d4c:	4a26      	ldr	r2, [pc, #152]	; (8000de8 <SetSysClockTo72+0xfc>)
 8000d4e:	4b26      	ldr	r3, [pc, #152]	; (8000de8 <SetSysClockTo72+0xfc>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f023 0303 	bic.w	r3, r3, #3
 8000d56:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000d58:	4a23      	ldr	r2, [pc, #140]	; (8000de8 <SetSysClockTo72+0xfc>)
 8000d5a:	4b23      	ldr	r3, [pc, #140]	; (8000de8 <SetSysClockTo72+0xfc>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f043 0302 	orr.w	r3, r3, #2
 8000d62:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000d64:	4a1f      	ldr	r2, [pc, #124]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d66:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000d6c:	4a1d      	ldr	r2, [pc, #116]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d6e:	4b1d      	ldr	r3, [pc, #116]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000d74:	4a1b      	ldr	r2, [pc, #108]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d76:	4b1b      	ldr	r3, [pc, #108]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d7e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000d80:	4a18      	ldr	r2, [pc, #96]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d82:	4b18      	ldr	r3, [pc, #96]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000d8a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000d8c:	4a15      	ldr	r2, [pc, #84]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000d96:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000d98:	4a12      	ldr	r2, [pc, #72]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000da2:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000da4:	bf00      	nop
 8000da6:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d0f9      	beq.n	8000da6 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000db2:	4a0c      	ldr	r2, [pc, #48]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000db4:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f023 0303 	bic.w	r3, r3, #3
 8000dbc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000dbe:	4a09      	ldr	r2, [pc, #36]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000dca:	bf00      	nop
 8000dcc:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <SetSysClockTo72+0xf8>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f003 030c 	and.w	r3, r3, #12
 8000dd4:	2b08      	cmp	r3, #8
 8000dd6:	d1f9      	bne.n	8000dcc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bc80      	pop	{r7}
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40021000 	.word	0x40021000
 8000de8:	40022000 	.word	0x40022000

08000dec <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr

08000df8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000dfc:	e7fe      	b.n	8000dfc <HardFault_Handler+0x4>
 8000dfe:	bf00      	nop

08000e00 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000e04:	e7fe      	b.n	8000e04 <MemManage_Handler+0x4>
 8000e06:	bf00      	nop

08000e08 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000e0c:	e7fe      	b.n	8000e0c <BusFault_Handler+0x4>
 8000e0e:	bf00      	nop

08000e10 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000e14:	e7fe      	b.n	8000e14 <UsageFault_Handler+0x4>
 8000e16:	bf00      	nop

08000e18 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr

08000e24 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr

08000e3c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e80 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000e4c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000e4e:	e003      	b.n	8000e58 <LoopCopyDataInit>

08000e50 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000e50:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000e52:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000e54:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000e56:	3104      	adds	r1, #4

08000e58 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000e58:	480b      	ldr	r0, [pc, #44]	; (8000e88 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000e5a:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000e5c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000e5e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000e60:	d3f6      	bcc.n	8000e50 <CopyDataInit>
	ldr	r2, =_sbss
 8000e62:	4a0b      	ldr	r2, [pc, #44]	; (8000e90 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000e64:	e002      	b.n	8000e6c <LoopFillZerobss>

08000e66 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000e66:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000e68:	f842 3b04 	str.w	r3, [r2], #4

08000e6c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000e6c:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000e6e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000e70:	d3f9      	bcc.n	8000e66 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e72:	f7ff ff01 	bl	8000c78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e76:	f002 fd11 	bl	800389c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e7a:	f000 f863 	bl	8000f44 <main>
	bx	lr
 8000e7e:	4770      	bx	lr

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e80:	20010000 	.word	0x20010000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8000e84:	08003908 	.word	0x08003908
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000e88:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000e8c:	20000014 	.word	0x20000014
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8000e90:	20000014 	.word	0x20000014
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8000e94:	2000013c 	.word	0x2000013c

08000e98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC1_2_IRQHandler>
	...

08000e9c <setUpPWM>:
 *      Author: Callen Fisher
 */
#include "pwm.h"

void setUpPWM()
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA,ENABLE);//tim3 ch1 //PA6
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f002 f8bf 	bl	8003028 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE);
 8000eaa:	2101      	movs	r1, #1
 8000eac:	2002      	movs	r0, #2
 8000eae:	f002 f8d9 	bl	8003064 <RCC_APB1PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6;
 8000eb2:	2340      	movs	r3, #64	; 0x40
 8000eb4:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000eba:	2318      	movs	r3, #24
 8000ebc:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000ebe:	f107 031c 	add.w	r3, r7, #28
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	481d      	ldr	r0, [pc, #116]	; (8000f3c <setUpPWM+0xa0>)
 8000ec6:	f002 fb2b 	bl	8003520 <GPIO_Init>

	//set up timer

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStruct;

	TIM_TimeBaseStruct.TIM_ClockDivision=TIM_CKD_DIV1;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStruct.TIM_CounterMode=TIM_CounterMode_Up;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	827b      	strh	r3, [r7, #18]
	TIM_TimeBaseStruct.TIM_Period=40000;//makes it 100Hz
 8000ed2:	f649 4340 	movw	r3, #40000	; 0x9c40
 8000ed6:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStruct.TIM_Prescaler=0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	823b      	strh	r3, [r7, #16]
	TIM_TimeBaseStruct.TIM_RepetitionCounter=0x0000;
 8000edc:	2300      	movs	r3, #0
 8000ede:	763b      	strb	r3, [r7, #24]

	TIM_TimeBaseInit(TIM3,&TIM_TimeBaseStruct);
 8000ee0:	f107 0310 	add.w	r3, r7, #16
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4816      	ldr	r0, [pc, #88]	; (8000f40 <setUpPWM+0xa4>)
 8000ee8:	f001 fd06 	bl	80028f8 <TIM_TimeBaseInit>

	TIM_OCInitTypeDef OC;

	OC.TIM_OCMode=TIM_OCMode_PWM1;
 8000eec:	2360      	movs	r3, #96	; 0x60
 8000eee:	803b      	strh	r3, [r7, #0]
	OC.TIM_OutputState=TIM_OutputState_Enable;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	807b      	strh	r3, [r7, #2]
	OC.TIM_Pulse=20000;
 8000ef4:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000ef8:	80fb      	strh	r3, [r7, #6]
	OC.TIM_OCPolarity=TIM_OCPolarity_Low;
 8000efa:	2302      	movs	r3, #2
 8000efc:	813b      	strh	r3, [r7, #8]



	TIM_OC1Init(TIM3,&OC);
 8000efe:	463b      	mov	r3, r7
 8000f00:	4619      	mov	r1, r3
 8000f02:	480f      	ldr	r0, [pc, #60]	; (8000f40 <setUpPWM+0xa4>)
 8000f04:	f001 fd74 	bl	80029f0 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM3,TIM_OCPreload_Enable);
 8000f08:	2108      	movs	r1, #8
 8000f0a:	480d      	ldr	r0, [pc, #52]	; (8000f40 <setUpPWM+0xa4>)
 8000f0c:	f001 fe86 	bl	8002c1c <TIM_OC1PreloadConfig>

	TIM_ARRPreloadConfig(TIM3,DISABLE);
 8000f10:	2100      	movs	r1, #0
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <setUpPWM+0xa4>)
 8000f14:	f001 fe62 	bl	8002bdc <TIM_ARRPreloadConfig>
	TIM_CtrlPWMOutputs(TIM3, ENABLE);
 8000f18:	2101      	movs	r1, #1
 8000f1a:	4809      	ldr	r0, [pc, #36]	; (8000f40 <setUpPWM+0xa4>)
 8000f1c:	f001 fe14 	bl	8002b48 <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM3,ENABLE);
 8000f20:	2101      	movs	r1, #1
 8000f22:	4807      	ldr	r0, [pc, #28]	; (8000f40 <setUpPWM+0xa4>)
 8000f24:	f001 fdf0 	bl	8002b08 <TIM_Cmd>
	TIM_SetCompare1(TIM3,10000);//inversed//set compare sets the duty (val between 0 and 40 000 where 40000 is 0% and 0 is 100%
 8000f28:	f242 7110 	movw	r1, #10000	; 0x2710
 8000f2c:	4804      	ldr	r0, [pc, #16]	; (8000f40 <setUpPWM+0xa4>)
 8000f2e:	f001 fe91 	bl	8002c54 <TIM_SetCompare1>





}
 8000f32:	bf00      	nop
 8000f34:	3720      	adds	r7, #32
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40010800 	.word	0x40010800
 8000f40:	40000400 	.word	0x40000400

08000f44 <main>:

uint32_t temp = 0;
uint16_t recVal;
void setUpPWM(void);

int main(void) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b094      	sub	sp, #80	; 0x50
 8000f48:	af00      	add	r7, sp, #0
	//serialTerminal_Init();
	setUpLoopTimer();
 8000f4a:	f000 fb9d 	bl	8001688 <setUpLoopTimer>
	setUpGPIO();
 8000f4e:	f000 fb73 	bl	8001638 <setUpGPIO>
	setUpEcompass();
 8000f52:	f000 fc85 	bl	8001860 <setUpEcompass>
	setUpGyro();
 8000f56:	f000 f831 	bl	8000fbc <setUpGyro>
	setUpXbee();
 8000f5a:	f000 fc09 	bl	8001770 <setUpXbee>
	setUpPWM();
 8000f5e:	f7ff ff9d 	bl	8000e9c <setUpPWM>

	uint8_t acc8[12];
	uint8_t mag8[12];
	uint8_t gyro8[12];
	uint8_t temp8;
	USART_Cmd(USART2, ENABLE);
 8000f62:	2101      	movs	r1, #1
 8000f64:	4813      	ldr	r0, [pc, #76]	; (8000fb4 <main+0x70>)
 8000f66:	f001 fc83 	bl	8002870 <USART_Cmd>
	uint8_t status = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	while (1) {
		controlMethod(&acc[0],&mag[0],&gyro[0],&temp);//get the data
 8000f70:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000f74:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000f78:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000f7c:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8000f80:	f000 fbde 	bl	8001740 <controlMethod>

		//Toggle PA11 to test loop frequency

		if (status == 0) {
 8000f84:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d108      	bne.n	8000f9e <main+0x5a>
			GPIO_SetBits(GPIOA, GPIO_Pin_11);
 8000f8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f90:	4809      	ldr	r0, [pc, #36]	; (8000fb8 <main+0x74>)
 8000f92:	f002 fb81 	bl	8003698 <GPIO_SetBits>
			status = 1;
 8000f96:	2301      	movs	r3, #1
 8000f98:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000f9c:	e007      	b.n	8000fae <main+0x6a>
		} else {
			GPIO_ResetBits(GPIOA, GPIO_Pin_11);
 8000f9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa2:	4805      	ldr	r0, [pc, #20]	; (8000fb8 <main+0x74>)
 8000fa4:	f002 fb86 	bl	80036b4 <GPIO_ResetBits>
			status = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		}
		wait();
 8000fae:	f000 fbb7 	bl	8001720 <wait>
		 USART_Cmd(USART2,ENABLE);
		 S_DMA();//re init the DMA and then it will send

		 wait();
		 }*/
	}
 8000fb2:	e7dd      	b.n	8000f70 <main+0x2c>
 8000fb4:	40004400 	.word	0x40004400
 8000fb8:	40010800 	.word	0x40010800

08000fbc <setUpGyro>:
#include "gyro.h"
//////////////////////////////////////////////////////////////////////////
////////////////GYRO FUNCTIONS////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////
void setUpGyro()
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
	initSPIgyro();
 8000fc0:	f000 f804 	bl	8000fcc <initSPIgyro>
	spiGyroRegisterSetup();
 8000fc4:	f000 f856 	bl	8001074 <spiGyroRegisterSetup>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <initSPIgyro>:

void initSPIgyro(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB,ENABLE);
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	2008      	movs	r0, #8
 8000fd6:	f002 f827 	bl	8003028 <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,ENABLE);
 8000fda:	2101      	movs	r1, #1
 8000fdc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000fe0:	f002 f840 	bl	8003064 <RCC_APB1PeriphClockCmd>


	GPIO_InitTypeDef GPIO_InitStruct;

	/* Pack the struct */
	GPIO_InitStruct.GPIO_Pin =GPIO_Pin_13 | GPIO_Pin_14| GPIO_Pin_15;
 8000fe4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000fe8:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Mode =GPIO_Mode_AF_PP;
 8000fea:	2318      	movs	r3, #24
 8000fec:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed =GPIO_Speed_50MHz;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff2:	f107 0314 	add.w	r3, r7, #20
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	481c      	ldr	r0, [pc, #112]	; (800106c <initSPIgyro+0xa0>)
 8000ffa:	f002 fa91 	bl	8003520 <GPIO_Init>

	//Init CS-Pin
	GPIO_InitStruct.GPIO_Pin =GPIO_Pin_12;
 8000ffe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001002:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Mode =GPIO_Mode_Out_PP;
 8001004:	2310      	movs	r3, #16
 8001006:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed =GPIO_Speed_50MHz;
 8001008:	2303      	movs	r3, #3
 800100a:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	4619      	mov	r1, r3
 8001012:	4816      	ldr	r0, [pc, #88]	; (800106c <initSPIgyro+0xa0>)
 8001014:	f002 fa84 	bl	8003520 <GPIO_Init>

	GPIO_SetBits(GPIOB, GPIO_Pin_12);  //Set CS high
 8001018:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800101c:	4813      	ldr	r0, [pc, #76]	; (800106c <initSPIgyro+0xa0>)
 800101e:	f002 fb3b 	bl	8003698 <GPIO_SetBits>

	SPI_InitTypeDef  SPI_InitStructure;

	SPI_I2S_DeInit(SPI2);
 8001022:	4813      	ldr	r0, [pc, #76]	; (8001070 <initSPIgyro+0xa4>)
 8001024:	f001 fe5e 	bl	8002ce4 <SPI_I2S_DeInit>
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001028:	2300      	movs	r3, #0
 800102a:	803b      	strh	r3, [r7, #0]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800102c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001030:	807b      	strh	r3, [r7, #2]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b ;
 8001032:	2300      	movs	r3, #0
 8001034:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8001036:	2300      	movs	r3, #0
 8001038:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 800103a:	2300      	movs	r3, #0
 800103c:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 800103e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001042:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_8;
 8001044:	2310      	movs	r3, #16
 8001046:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8001048:	2300      	movs	r3, #0
 800104a:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 800104c:	2307      	movs	r3, #7
 800104e:	823b      	strh	r3, [r7, #16]

	SPI_Init(SPI2, &SPI_InitStructure);
 8001050:	463b      	mov	r3, r7
 8001052:	4619      	mov	r1, r3
 8001054:	4806      	ldr	r0, [pc, #24]	; (8001070 <initSPIgyro+0xa4>)
 8001056:	f001 fe7f 	bl	8002d58 <SPI_Init>

	SPI_Cmd(SPI2, ENABLE);
 800105a:	2101      	movs	r1, #1
 800105c:	4804      	ldr	r0, [pc, #16]	; (8001070 <initSPIgyro+0xa4>)
 800105e:	f001 febf 	bl	8002de0 <SPI_Cmd>
}
 8001062:	bf00      	nop
 8001064:	3718      	adds	r7, #24
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40010c00 	.word	0x40010c00
 8001070:	40003800 	.word	0x40003800

08001074 <spiGyroRegisterSetup>:
void spiGyroRegisterSetup(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
	//10 11=380
	//11 00=760
	//11 01=760
	//11 10=760
	//11 11=760
	(void)writeSPIgyro(0b00100000,0b01001111);//reg 0x20-ctrl_Reg1 (first 2 bits are "write" and "no increment"
 8001078:	214f      	movs	r1, #79	; 0x4f
 800107a:	2020      	movs	r0, #32
 800107c:	f000 f80a 	bl	8001094 <writeSPIgyro>
	//BDU BLE FS1 FS0 - 0 0 SIM
	//BDU 0=continuous update 1=not updated until both read
	//BLE 0=data LSB at lower address
	//FS 00=250dps 01=500dps 10=2000dps 11=2000dps
	//SIM-SPI serial interface 0=4wire 1=3wire
	(void)writeSPIgyro(0b00100011,0b10000000);//reg 0x23-ctrl_Reg4
 8001080:	2180      	movs	r1, #128	; 0x80
 8001082:	2023      	movs	r0, #35	; 0x23
 8001084:	f000 f806 	bl	8001094 <writeSPIgyro>
	//BOOT 0=normal
	//FIFO 0=disable
	//Hpen high pass filter 0=disable
	//INT default 0 to disable
	//out out selection configuration default 0
	(void)writeSPIgyro(0b00100100,0b00000000);//reg 0x24-ctrl_Reg5
 8001088:	2100      	movs	r1, #0
 800108a:	2024      	movs	r0, #36	; 0x24
 800108c:	f000 f802 	bl	8001094 <writeSPIgyro>
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <writeSPIgyro>:
uint16_t writeSPIgyro(uint8_t regAdr, uint8_t data)//also reads the register
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	460a      	mov	r2, r1
 800109e:	71fb      	strb	r3, [r7, #7]
 80010a0:	4613      	mov	r3, r2
 80010a2:	71bb      	strb	r3, [r7, #6]
	uint8_t dummyVar;
	int32_t val;

	/* Pull CS line low */
	GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 80010a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a8:	4822      	ldr	r0, [pc, #136]	; (8001134 <writeSPIgyro+0xa0>)
 80010aa:	f002 fb03 	bl	80036b4 <GPIO_ResetBits>

	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET)
 80010ae:	bf00      	nop
 80010b0:	2102      	movs	r1, #2
 80010b2:	4821      	ldr	r0, [pc, #132]	; (8001138 <writeSPIgyro+0xa4>)
 80010b4:	f001 fece 	bl	8002e54 <SPI_I2S_GetFlagStatus>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0f8      	beq.n	80010b0 <writeSPIgyro+0x1c>
	{
		/* Wait for all transmissions to complete */
	}
	SPI_I2S_SendData(SPI2, regAdr);    //Sensor Address that we are WRITING to
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	4619      	mov	r1, r3
 80010c4:	481c      	ldr	r0, [pc, #112]	; (8001138 <writeSPIgyro+0xa4>)
 80010c6:	f001 feab 	bl	8002e20 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET)
 80010ca:	bf00      	nop
 80010cc:	2101      	movs	r1, #1
 80010ce:	481a      	ldr	r0, [pc, #104]	; (8001138 <writeSPIgyro+0xa4>)
 80010d0:	f001 fec0 	bl	8002e54 <SPI_I2S_GetFlagStatus>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0f8      	beq.n	80010cc <writeSPIgyro+0x38>
	{
		/* Wait for data */
	}
	dummyVar = SPI_I2S_ReceiveData(SPI2);
 80010da:	4817      	ldr	r0, [pc, #92]	; (8001138 <writeSPIgyro+0xa4>)
 80010dc:	f001 feae 	bl	8002e3c <SPI_I2S_ReceiveData>
 80010e0:	4603      	mov	r3, r0
 80010e2:	73fb      	strb	r3, [r7, #15]

	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET)
 80010e4:	bf00      	nop
 80010e6:	2102      	movs	r1, #2
 80010e8:	4813      	ldr	r0, [pc, #76]	; (8001138 <writeSPIgyro+0xa4>)
 80010ea:	f001 feb3 	bl	8002e54 <SPI_I2S_GetFlagStatus>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0f8      	beq.n	80010e6 <writeSPIgyro+0x52>
	{
		/* Wait for all transmissions to complete */
	}
	SPI_I2S_SendData(SPI2, data);    //Sensor Config
 80010f4:	79bb      	ldrb	r3, [r7, #6]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4619      	mov	r1, r3
 80010fa:	480f      	ldr	r0, [pc, #60]	; (8001138 <writeSPIgyro+0xa4>)
 80010fc:	f001 fe90 	bl	8002e20 <SPI_I2S_SendData>

	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET)
 8001100:	bf00      	nop
 8001102:	2101      	movs	r1, #1
 8001104:	480c      	ldr	r0, [pc, #48]	; (8001138 <writeSPIgyro+0xa4>)
 8001106:	f001 fea5 	bl	8002e54 <SPI_I2S_GetFlagStatus>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d0f8      	beq.n	8001102 <writeSPIgyro+0x6e>
	{
		/* Wait for data */
	}
	val = (u8)SPI_I2S_ReceiveData(SPI2);
 8001110:	4809      	ldr	r0, [pc, #36]	; (8001138 <writeSPIgyro+0xa4>)
 8001112:	f001 fe93 	bl	8002e3c <SPI_I2S_ReceiveData>
 8001116:	4603      	mov	r3, r0
 8001118:	b2db      	uxtb	r3, r3
 800111a:	60bb      	str	r3, [r7, #8]

	/* Pull CS line high */
	GPIO_SetBits(GPIOB, GPIO_Pin_12);
 800111c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <writeSPIgyro+0xa0>)
 8001122:	f002 fab9 	bl	8003698 <GPIO_SetBits>
	return (u16)val;
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	b29b      	uxth	r3, r3

}
 800112a:	4618      	mov	r0, r3
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40010c00 	.word	0x40010c00
 8001138:	40003800 	.word	0x40003800

0800113c <getGyro>:
void getGyro(float* out )
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b08f      	sub	sp, #60	; 0x3c
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	//expressed as 2s compliment
	u8 crtlB;
	u16 buffer[6];
	crtlB=(u8)writeSPIgyro(0b10100011,0x00);
 8001144:	2100      	movs	r1, #0
 8001146:	20a3      	movs	r0, #163	; 0xa3
 8001148:	f7ff ffa4 	bl	8001094 <writeSPIgyro>
 800114c:	4603      	mov	r3, r0
 800114e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	u16 gyroXL=writeSPIgyro(0b10101000,0x00);
 8001152:	2100      	movs	r1, #0
 8001154:	20a8      	movs	r0, #168	; 0xa8
 8001156:	f7ff ff9d 	bl	8001094 <writeSPIgyro>
 800115a:	4603      	mov	r3, r0
 800115c:	863b      	strh	r3, [r7, #48]	; 0x30
	u16 gyroXH=writeSPIgyro(0b10101001,0x00);
 800115e:	2100      	movs	r1, #0
 8001160:	20a9      	movs	r0, #169	; 0xa9
 8001162:	f7ff ff97 	bl	8001094 <writeSPIgyro>
 8001166:	4603      	mov	r3, r0
 8001168:	85fb      	strh	r3, [r7, #46]	; 0x2e
	u16 gyroYL=writeSPIgyro(0b10101010,0x00);
 800116a:	2100      	movs	r1, #0
 800116c:	20aa      	movs	r0, #170	; 0xaa
 800116e:	f7ff ff91 	bl	8001094 <writeSPIgyro>
 8001172:	4603      	mov	r3, r0
 8001174:	85bb      	strh	r3, [r7, #44]	; 0x2c
	u16 gyroYH=writeSPIgyro(0b10101011,0x00);
 8001176:	2100      	movs	r1, #0
 8001178:	20ab      	movs	r0, #171	; 0xab
 800117a:	f7ff ff8b 	bl	8001094 <writeSPIgyro>
 800117e:	4603      	mov	r3, r0
 8001180:	857b      	strh	r3, [r7, #42]	; 0x2a
	u16 gyroZL=writeSPIgyro(0b10101100,0x00);
 8001182:	2100      	movs	r1, #0
 8001184:	20ac      	movs	r0, #172	; 0xac
 8001186:	f7ff ff85 	bl	8001094 <writeSPIgyro>
 800118a:	4603      	mov	r3, r0
 800118c:	853b      	strh	r3, [r7, #40]	; 0x28
	u16 gyroZH=writeSPIgyro(0b10101101,0x00);
 800118e:	2100      	movs	r1, #0
 8001190:	20ad      	movs	r0, #173	; 0xad
 8001192:	f7ff ff7f 	bl	8001094 <writeSPIgyro>
 8001196:	4603      	mov	r3, r0
 8001198:	84fb      	strh	r3, [r7, #38]	; 0x26

	buffer[1]=gyroXL;
 800119a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800119c:	81fb      	strh	r3, [r7, #14]
	buffer[0]=gyroXH;
 800119e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80011a0:	81bb      	strh	r3, [r7, #12]
	buffer[3]=gyroYL;
 80011a2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80011a4:	827b      	strh	r3, [r7, #18]
	buffer[2]=gyroYH;
 80011a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80011a8:	823b      	strh	r3, [r7, #16]
	buffer[5]=gyroZL;
 80011aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80011ac:	82fb      	strh	r3, [r7, #22]
	buffer[4]=gyroZH;
 80011ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80011b0:	82bb      	strh	r3, [r7, #20]
	u16 t=0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	84bb      	strh	r3, [r7, #36]	; 0x24
	int i=0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	637b      	str	r3, [r7, #52]	; 0x34
	u8 temp=(u8)(crtlB & 0x30);
 80011ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80011be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80011c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	switch(temp)
 80011c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80011ca:	2b10      	cmp	r3, #16
 80011cc:	d051      	beq.n	8001272 <getGyro+0x136>
 80011ce:	2b10      	cmp	r3, #16
 80011d0:	dc02      	bgt.n	80011d8 <getGyro+0x9c>
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d007      	beq.n	80011e6 <getGyro+0xaa>
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*70/1000.0));
	  }
	  break;
	}
}
 80011d6:	e112      	b.n	80013fe <getGyro+0x2c2>
	buffer[5]=gyroZL;
	buffer[4]=gyroZH;
	u16 t=0;
	int i=0;
	u8 temp=(u8)(crtlB & 0x30);
	switch(temp)
 80011d8:	2b20      	cmp	r3, #32
 80011da:	f000 8090 	beq.w	80012fe <getGyro+0x1c2>
 80011de:	2b30      	cmp	r3, #48	; 0x30
 80011e0:	f000 80cd 	beq.w	800137e <getGyro+0x242>
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*70/1000.0));
	  }
	  break;
	}
}
 80011e4:	e10b      	b.n	80013fe <getGyro+0x2c2>
	int i=0;
	u8 temp=(u8)(crtlB & 0x30);
	switch(temp)
	{
	case (u8)0x00://250dps
	  for(i=0; i<3; i++)
 80011e6:	2300      	movs	r3, #0
 80011e8:	637b      	str	r3, [r7, #52]	; 0x34
 80011ea:	e03e      	b.n	800126a <getGyro+0x12e>
	  {
		  t=(((u16)buffer[2*i] << 8) | buffer[2*i+1]);
 80011ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80011f6:	4413      	add	r3, r2
 80011f8:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	b21a      	sxth	r2, r3
 8001200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	3301      	adds	r3, #1
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800120c:	440b      	add	r3, r1
 800120e:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001212:	b21b      	sxth	r3, r3
 8001214:	4313      	orrs	r3, r2
 8001216:	b21b      	sxth	r3, r3
 8001218:	84bb      	strh	r3, [r7, #36]	; 0x24
		  s16 temp2=twosCompToDec16(t);
 800121a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800121c:	4618      	mov	r0, r3
 800121e:	f000 f911 	bl	8001444 <twosCompToDec16>
 8001222:	4603      	mov	r3, r0
 8001224:	843b      	strh	r3, [r7, #32]
		  out[i]=(float)((temp2*8.75/1000.0));
 8001226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	18d4      	adds	r4, r2, r3
 800122e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f94a 	bl	80004cc <__aeabi_i2d>
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	4b72      	ldr	r3, [pc, #456]	; (8001408 <getGyro+0x2cc>)
 800123e:	f7ff f9ab 	bl	8000598 <__aeabi_dmul>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b6f      	ldr	r3, [pc, #444]	; (800140c <getGyro+0x2d0>)
 8001250:	f7ff facc 	bl	80007ec <__aeabi_ddiv>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fbae 	bl	80009bc <__aeabi_d2f>
 8001260:	4603      	mov	r3, r0
 8001262:	6023      	str	r3, [r4, #0]
	int i=0;
	u8 temp=(u8)(crtlB & 0x30);
	switch(temp)
	{
	case (u8)0x00://250dps
	  for(i=0; i<3; i++)
 8001264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001266:	3301      	adds	r3, #1
 8001268:	637b      	str	r3, [r7, #52]	; 0x34
 800126a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800126c:	2b02      	cmp	r3, #2
 800126e:	ddbd      	ble.n	80011ec <getGyro+0xb0>
	  {
		  t=(((u16)buffer[2*i] << 8) | buffer[2*i+1]);
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*8.75/1000.0));
	  }
	  break;
 8001270:	e0c5      	b.n	80013fe <getGyro+0x2c2>
	case (u8)0x10://500dps
	  for(i=0; i<3; i++)
 8001272:	2300      	movs	r3, #0
 8001274:	637b      	str	r3, [r7, #52]	; 0x34
 8001276:	e03e      	b.n	80012f6 <getGyro+0x1ba>
	  {
		  t=(((u16)buffer[2*i] << 8) |buffer[2*i+1]);
 8001278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001282:	4413      	add	r3, r2
 8001284:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	3301      	adds	r3, #1
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001298:	440b      	add	r3, r1
 800129a:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	84bb      	strh	r3, [r7, #36]	; 0x24
		  s16 temp2=twosCompToDec16(t);
 80012a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80012a8:	4618      	mov	r0, r3
 80012aa:	f000 f8cb 	bl	8001444 <twosCompToDec16>
 80012ae:	4603      	mov	r3, r0
 80012b0:	83fb      	strh	r3, [r7, #30]
		  out[i]=(float)((temp2*17.5/1000.0));
 80012b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	18d4      	adds	r4, r2, r3
 80012ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f904 	bl	80004cc <__aeabi_i2d>
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	4b51      	ldr	r3, [pc, #324]	; (8001410 <getGyro+0x2d4>)
 80012ca:	f7ff f965 	bl	8000598 <__aeabi_dmul>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4610      	mov	r0, r2
 80012d4:	4619      	mov	r1, r3
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	4b4c      	ldr	r3, [pc, #304]	; (800140c <getGyro+0x2d0>)
 80012dc:	f7ff fa86 	bl	80007ec <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fb68 	bl	80009bc <__aeabi_d2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	6023      	str	r3, [r4, #0]
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*8.75/1000.0));
	  }
	  break;
	case (u8)0x10://500dps
	  for(i=0; i<3; i++)
 80012f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f2:	3301      	adds	r3, #1
 80012f4:	637b      	str	r3, [r7, #52]	; 0x34
 80012f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	ddbd      	ble.n	8001278 <getGyro+0x13c>
	  {
		  t=(((u16)buffer[2*i] << 8) |buffer[2*i+1]);
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*17.5/1000.0));
	  }
	  break;
 80012fc:	e07f      	b.n	80013fe <getGyro+0x2c2>
	case (u8)0x20://2000dps
	  for(i=0; i<3; i++)
 80012fe:	2300      	movs	r3, #0
 8001300:	637b      	str	r3, [r7, #52]	; 0x34
 8001302:	e038      	b.n	8001376 <getGyro+0x23a>
	  {
		  t=(((u16)buffer[2*i] << 8) |buffer[2*i+1]);
 8001304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800130e:	4413      	add	r3, r2
 8001310:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21a      	sxth	r2, r3
 8001318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	3301      	adds	r3, #1
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001324:	440b      	add	r3, r1
 8001326:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b21b      	sxth	r3, r3
 8001330:	84bb      	strh	r3, [r7, #36]	; 0x24
		  s16 temp2=twosCompToDec16(t);
 8001332:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001334:	4618      	mov	r0, r3
 8001336:	f000 f885 	bl	8001444 <twosCompToDec16>
 800133a:	4603      	mov	r3, r0
 800133c:	83bb      	strh	r3, [r7, #28]
		  out[i]=(float)((temp2*70/1000.0));
 800133e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	18d4      	adds	r4, r2, r3
 8001346:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800134a:	2246      	movs	r2, #70	; 0x46
 800134c:	fb02 f303 	mul.w	r3, r2, r3
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f8bb 	bl	80004cc <__aeabi_i2d>
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b2c      	ldr	r3, [pc, #176]	; (800140c <getGyro+0x2d0>)
 800135c:	f7ff fa46 	bl	80007ec <__aeabi_ddiv>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4610      	mov	r0, r2
 8001366:	4619      	mov	r1, r3
 8001368:	f7ff fb28 	bl	80009bc <__aeabi_d2f>
 800136c:	4603      	mov	r3, r0
 800136e:	6023      	str	r3, [r4, #0]
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*17.5/1000.0));
	  }
	  break;
	case (u8)0x20://2000dps
	  for(i=0; i<3; i++)
 8001370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001372:	3301      	adds	r3, #1
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
 8001376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001378:	2b02      	cmp	r3, #2
 800137a:	ddc3      	ble.n	8001304 <getGyro+0x1c8>
	  {
		  t=(((u16)buffer[2*i] << 8) |buffer[2*i+1]);
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*70/1000.0));
	  }
	  break;
 800137c:	e03f      	b.n	80013fe <getGyro+0x2c2>
	case (u8)0x30://20000dps
	  for(i=0; i<3; i++)
 800137e:	2300      	movs	r3, #0
 8001380:	637b      	str	r3, [r7, #52]	; 0x34
 8001382:	e038      	b.n	80013f6 <getGyro+0x2ba>
	  {
		  t=(((u16)buffer[2*i] << 8) | buffer[2*i+1]);
 8001384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800138e:	4413      	add	r3, r2
 8001390:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 8001394:	021b      	lsls	r3, r3, #8
 8001396:	b21a      	sxth	r2, r3
 8001398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	3301      	adds	r3, #1
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80013a4:	440b      	add	r3, r1
 80013a6:	f833 3c2c 	ldrh.w	r3, [r3, #-44]
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	84bb      	strh	r3, [r7, #36]	; 0x24
		  s16 temp2=twosCompToDec16(t);
 80013b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 f845 	bl	8001444 <twosCompToDec16>
 80013ba:	4603      	mov	r3, r0
 80013bc:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)((temp2*70/1000.0));
 80013be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	18d4      	adds	r4, r2, r3
 80013c6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80013ca:	2246      	movs	r2, #70	; 0x46
 80013cc:	fb02 f303 	mul.w	r3, r2, r3
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f87b 	bl	80004cc <__aeabi_i2d>
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b0c      	ldr	r3, [pc, #48]	; (800140c <getGyro+0x2d0>)
 80013dc:	f7ff fa06 	bl	80007ec <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	f7ff fae8 	bl	80009bc <__aeabi_d2f>
 80013ec:	4603      	mov	r3, r0
 80013ee:	6023      	str	r3, [r4, #0]
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*70/1000.0));
	  }
	  break;
	case (u8)0x30://20000dps
	  for(i=0; i<3; i++)
 80013f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013f2:	3301      	adds	r3, #1
 80013f4:	637b      	str	r3, [r7, #52]	; 0x34
 80013f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	ddc3      	ble.n	8001384 <getGyro+0x248>
	  {
		  t=(((u16)buffer[2*i] << 8) | buffer[2*i+1]);
		  s16 temp2=twosCompToDec16(t);
		  out[i]=(float)((temp2*70/1000.0));
	  }
	  break;
 80013fc:	bf00      	nop
	}
}
 80013fe:	bf00      	nop
 8001400:	373c      	adds	r7, #60	; 0x3c
 8001402:	46bd      	mov	sp, r7
 8001404:	bd90      	pop	{r4, r7, pc}
 8001406:	bf00      	nop
 8001408:	40218000 	.word	0x40218000
 800140c:	408f4000 	.word	0x408f4000
 8001410:	40318000 	.word	0x40318000

08001414 <getTemp>:

void getTemp(s8*temp)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
	u8 t=0;
 800141c:	2300      	movs	r3, #0
 800141e:	73fb      	strb	r3, [r7, #15]
	t=(u8)writeSPIgyro(0b10100110,0x00);
 8001420:	2100      	movs	r1, #0
 8001422:	20a6      	movs	r0, #166	; 0xa6
 8001424:	f7ff fe36 	bl	8001094 <writeSPIgyro>
 8001428:	4603      	mov	r3, r0
 800142a:	73fb      	strb	r3, [r7, #15]
	*temp=twosCompToDec8(t);
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	4618      	mov	r0, r3
 8001430:	f000 f8ae 	bl	8001590 <twosCompToDec8>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	701a      	strb	r2, [r3, #0]
}
 800143c:	bf00      	nop
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <twosCompToDec16>:
s16 twosCompToDec16(u16 val)//for 16 bit
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	80fb      	strh	r3, [r7, #6]
	u16 v=val;
 800144e:	88fb      	ldrh	r3, [r7, #6]
 8001450:	81bb      	strh	r3, [r7, #12]
	s16 temp=0;
 8001452:	2300      	movs	r3, #0
 8001454:	81fb      	strh	r3, [r7, #14]
	if((v & 0b1000000000000000)==0b1000000000000000)
 8001456:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800145a:	2b00      	cmp	r3, #0
 800145c:	da02      	bge.n	8001464 <twosCompToDec16+0x20>
	{
		temp=-32768;
 800145e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001462:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000001)==0b0000000000000001)
 8001464:	89bb      	ldrh	r3, [r7, #12]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <twosCompToDec16+0x32>
	{
		temp=temp+1;
 800146e:	89fb      	ldrh	r3, [r7, #14]
 8001470:	3301      	adds	r3, #1
 8001472:	b29b      	uxth	r3, r3
 8001474:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000010)==0b0000000000000010)
 8001476:	89bb      	ldrh	r3, [r7, #12]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d003      	beq.n	8001488 <twosCompToDec16+0x44>
	{
		temp=temp+2;
 8001480:	89fb      	ldrh	r3, [r7, #14]
 8001482:	3302      	adds	r3, #2
 8001484:	b29b      	uxth	r3, r3
 8001486:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000100)==0b0000000000000100)
 8001488:	89bb      	ldrh	r3, [r7, #12]
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	2b00      	cmp	r3, #0
 8001490:	d003      	beq.n	800149a <twosCompToDec16+0x56>
	{
		temp=temp+4;
 8001492:	89fb      	ldrh	r3, [r7, #14]
 8001494:	3304      	adds	r3, #4
 8001496:	b29b      	uxth	r3, r3
 8001498:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000001000)==0b0000000000001000)
 800149a:	89bb      	ldrh	r3, [r7, #12]
 800149c:	f003 0308 	and.w	r3, r3, #8
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d003      	beq.n	80014ac <twosCompToDec16+0x68>
	{
		temp=temp+8;
 80014a4:	89fb      	ldrh	r3, [r7, #14]
 80014a6:	3308      	adds	r3, #8
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000010000)==0b0000000000010000)
 80014ac:	89bb      	ldrh	r3, [r7, #12]
 80014ae:	f003 0310 	and.w	r3, r3, #16
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d003      	beq.n	80014be <twosCompToDec16+0x7a>
	{
		temp=temp+16;
 80014b6:	89fb      	ldrh	r3, [r7, #14]
 80014b8:	3310      	adds	r3, #16
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000100000)==0b0000000000100000)
 80014be:	89bb      	ldrh	r3, [r7, #12]
 80014c0:	f003 0320 	and.w	r3, r3, #32
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <twosCompToDec16+0x8c>
	{
		temp=temp+32;
 80014c8:	89fb      	ldrh	r3, [r7, #14]
 80014ca:	3320      	adds	r3, #32
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000001000000)==0b0000000001000000)
 80014d0:	89bb      	ldrh	r3, [r7, #12]
 80014d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <twosCompToDec16+0x9e>
	{
		temp=temp+64;
 80014da:	89fb      	ldrh	r3, [r7, #14]
 80014dc:	3340      	adds	r3, #64	; 0x40
 80014de:	b29b      	uxth	r3, r3
 80014e0:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000010000000)==0b0000000010000000)
 80014e2:	89bb      	ldrh	r3, [r7, #12]
 80014e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <twosCompToDec16+0xb0>
	{
		temp=temp+128;
 80014ec:	89fb      	ldrh	r3, [r7, #14]
 80014ee:	3380      	adds	r3, #128	; 0x80
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000100000000)==0b0000000100000000)
 80014f4:	89bb      	ldrh	r3, [r7, #12]
 80014f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d004      	beq.n	8001508 <twosCompToDec16+0xc4>
	{
		temp=temp+256;
 80014fe:	89fb      	ldrh	r3, [r7, #14]
 8001500:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001504:	b29b      	uxth	r3, r3
 8001506:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000001000000000)==0b0000001000000000)
 8001508:	89bb      	ldrh	r3, [r7, #12]
 800150a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800150e:	2b00      	cmp	r3, #0
 8001510:	d004      	beq.n	800151c <twosCompToDec16+0xd8>
	{
		temp=temp+512;
 8001512:	89fb      	ldrh	r3, [r7, #14]
 8001514:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001518:	b29b      	uxth	r3, r3
 800151a:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000010000000000)==0b0000010000000000)
 800151c:	89bb      	ldrh	r3, [r7, #12]
 800151e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001522:	2b00      	cmp	r3, #0
 8001524:	d004      	beq.n	8001530 <twosCompToDec16+0xec>
	{
		temp=temp+1024;
 8001526:	89fb      	ldrh	r3, [r7, #14]
 8001528:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800152c:	b29b      	uxth	r3, r3
 800152e:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000100000000000)==0b0000100000000000)
 8001530:	89bb      	ldrh	r3, [r7, #12]
 8001532:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001536:	2b00      	cmp	r3, #0
 8001538:	d004      	beq.n	8001544 <twosCompToDec16+0x100>
	{
		temp=temp+2048;
 800153a:	89fb      	ldrh	r3, [r7, #14]
 800153c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001540:	b29b      	uxth	r3, r3
 8001542:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0001000000000000)==0b0001000000000000)
 8001544:	89bb      	ldrh	r3, [r7, #12]
 8001546:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d004      	beq.n	8001558 <twosCompToDec16+0x114>
	{
		temp=temp+4096;
 800154e:	89fb      	ldrh	r3, [r7, #14]
 8001550:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001554:	b29b      	uxth	r3, r3
 8001556:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0010000000000000)==0b0010000000000000)
 8001558:	89bb      	ldrh	r3, [r7, #12]
 800155a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d004      	beq.n	800156c <twosCompToDec16+0x128>
	{
		temp=temp+8192;
 8001562:	89fb      	ldrh	r3, [r7, #14]
 8001564:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001568:	b29b      	uxth	r3, r3
 800156a:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0100000000000000)==0b0100000000000000)
 800156c:	89bb      	ldrh	r3, [r7, #12]
 800156e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d004      	beq.n	8001580 <twosCompToDec16+0x13c>
	{
		temp=temp+16384;
 8001576:	89fb      	ldrh	r3, [r7, #14]
 8001578:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800157c:	b29b      	uxth	r3, r3
 800157e:	81fb      	strh	r3, [r7, #14]
	}

	return (s16)temp;
 8001580:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3714      	adds	r7, #20
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop

08001590 <twosCompToDec8>:
s8 twosCompToDec8(u8 val)//for 8 bit
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
	s8 temp=0;
 800159a:	2300      	movs	r3, #0
 800159c:	73fb      	strb	r3, [r7, #15]
	if((val&0b10000000)==0b10000000)
 800159e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	da01      	bge.n	80015aa <twosCompToDec8+0x1a>
	{
		temp=-128;
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	73fb      	strb	r3, [r7, #15]
	}
	if((val&0b00000001)==0b00000001)
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <twosCompToDec8+0x2c>
	{
		temp=temp+1;
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	3301      	adds	r3, #1
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	73fb      	strb	r3, [r7, #15]
	}
	if((val&0b00000010)==0b00000010)
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <twosCompToDec8+0x3e>
	{
		temp=temp+2;
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	3302      	adds	r3, #2
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	73fb      	strb	r3, [r7, #15]
	}
	if((val&0b00000100)==0b00000100)
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <twosCompToDec8+0x50>
	{
		temp=temp+4;
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
 80015da:	3304      	adds	r3, #4
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	73fb      	strb	r3, [r7, #15]
	}
	if((val&0b00001000)==0b00001000)
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	f003 0308 	and.w	r3, r3, #8
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <twosCompToDec8+0x62>
	{
		temp=temp+8;
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	3308      	adds	r3, #8
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	73fb      	strb	r3, [r7, #15]
	}
	if((val&0b00010000)==0b00010000)
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	f003 0310 	and.w	r3, r3, #16
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d003      	beq.n	8001604 <twosCompToDec8+0x74>
	{
		temp=temp+16;
 80015fc:	7bfb      	ldrb	r3, [r7, #15]
 80015fe:	3310      	adds	r3, #16
 8001600:	b2db      	uxtb	r3, r3
 8001602:	73fb      	strb	r3, [r7, #15]
	}
	if((val&0b00100000)==0b00100000)
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	f003 0320 	and.w	r3, r3, #32
 800160a:	2b00      	cmp	r3, #0
 800160c:	d003      	beq.n	8001616 <twosCompToDec8+0x86>
	{
		temp=temp+32;
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	3320      	adds	r3, #32
 8001612:	b2db      	uxtb	r3, r3
 8001614:	73fb      	strb	r3, [r7, #15]
	}
	if((val&0b01000000)==0b01000000)
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800161c:	2b00      	cmp	r3, #0
 800161e:	d003      	beq.n	8001628 <twosCompToDec8+0x98>
	{
		temp=temp+64;
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	3340      	adds	r3, #64	; 0x40
 8001624:	b2db      	uxtb	r3, r3
 8001626:	73fb      	strb	r3, [r7, #15]
	}
	return temp;
 8001628:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop

08001638 <setUpGPIO>:
//GPIO_Pin_6	GPIOA	SPI1_MISO / TIM8_BKIN / ADC12_IN6 / TIM3_CH1 with alternative function TIM1_BKIN
//GPIO_Pin_7	GPIOA	SPI1_MOSI / TIM8_CH1N / ADC12_IN7 / TIM3_CH2 with alternative function TIM1_CH1N
//GPIO_Pin_1	GPIOA	USART2_RTS / ADC123_IN1 / TIM5_CH2 / TIM2_CH2

void setUpGPIO(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA|RCC_APB2Periph_GPIOB,ENABLE);
 800163e:	2101      	movs	r1, #1
 8001640:	200c      	movs	r0, #12
 8001642:	f001 fcf1 	bl	8003028 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_11 | GPIO_Pin_12|GPIO_Pin_0|GPIO_Pin_10|GPIO_Pin_9;
 8001646:	f641 6301 	movw	r3, #7681	; 0x1e01
 800164a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800164c:	2303      	movs	r3, #3
 800164e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001650:	2310      	movs	r3, #16
 8001652:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001654:	1d3b      	adds	r3, r7, #4
 8001656:	4619      	mov	r1, r3
 8001658:	4809      	ldr	r0, [pc, #36]	; (8001680 <setUpGPIO+0x48>)
 800165a:	f001 ff61 	bl	8003520 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_8|GPIO_Pin_9;
 800165e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001662:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001664:	2303      	movs	r3, #3
 8001666:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001668:	2310      	movs	r3, #16
 800166a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	4619      	mov	r1, r3
 8001670:	4804      	ldr	r0, [pc, #16]	; (8001684 <setUpGPIO+0x4c>)
 8001672:	f001 ff55 	bl	8003520 <GPIO_Init>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40010800 	.word	0x40010800
 8001684:	40010c00 	.word	0x40010c00

08001688 <setUpLoopTimer>:

int proceed = 0;
///////////////////////////////////////////////////////////////////////////
////////////////main loop timer ///////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
void setUpLoopTimer(void) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800168e:	2101      	movs	r1, #1
 8001690:	2001      	movs	r0, #1
 8001692:	f001 fce7 	bl	8003064 <RCC_APB1PeriphClockCmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM2 global Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn; //set up the interrupt handler for TIM2
 8001696:	231c      	movs	r3, #28
 8001698:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800169a:	2300      	movs	r3, #0
 800169c:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800169e:	2301      	movs	r3, #1
 80016a0:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80016a2:	2301      	movs	r3, #1
 80016a4:	73fb      	strb	r3, [r7, #15]

	NVIC_Init(&NVIC_InitStructure);
 80016a6:	f107 030c 	add.w	r3, r7, #12
 80016aa:	4618      	mov	r0, r3
 80016ac:	f002 f894 	bl	80037d8 <NVIC_Init>

	TIM_TimeBaseInitTypeDef TIM_TimeBaseStruct;

	TIM_TimeBaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80016b4:	2300      	movs	r3, #0
 80016b6:	807b      	strh	r3, [r7, #2]
	TIM_TimeBaseStruct.TIM_Period = (3600 / 4 - 1); //makes it 100Hz - confirmed on scope.
 80016b8:	f240 3383 	movw	r3, #899	; 0x383
 80016bc:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseStruct.TIM_Prescaler = 400 - 1;
 80016be:	f240 138f 	movw	r3, #399	; 0x18f
 80016c2:	803b      	strh	r3, [r7, #0]
	TIM_TimeBaseStruct.TIM_RepetitionCounter = 0x0000;
 80016c4:	2300      	movs	r3, #0
 80016c6:	723b      	strb	r3, [r7, #8]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStruct);
 80016c8:	463b      	mov	r3, r7
 80016ca:	4619      	mov	r1, r3
 80016cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016d0:	f001 f912 	bl	80028f8 <TIM_TimeBaseInit>

	TIM_Cmd(TIM2, ENABLE);
 80016d4:	2101      	movs	r1, #1
 80016d6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016da:	f001 fa15 	bl	8002b08 <TIM_Cmd>

	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80016de:	2201      	movs	r2, #1
 80016e0:	2101      	movs	r1, #1
 80016e2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016e6:	f001 fa55 	bl	8002b94 <TIM_ITConfig>
}
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop

080016f4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 80016f8:	2101      	movs	r1, #1
 80016fa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016fe:	f001 fab7 	bl	8002c70 <TIM_GetITStatus>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d007      	beq.n	8001718 <TIM2_IRQHandler+0x24>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001708:	2101      	movs	r1, #1
 800170a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800170e:	f001 fad9 	bl	8002cc4 <TIM_ClearITPendingBit>
		proceed = 1;
 8001712:	4b02      	ldr	r3, [pc, #8]	; (800171c <TIM2_IRQHandler+0x28>)
 8001714:	2201      	movs	r2, #1
 8001716:	601a      	str	r2, [r3, #0]

	}
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000030 	.word	0x20000030

08001720 <wait>:
void wait(void) {
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
	while (proceed == 0) //interrupt will set proceed to 1;
 8001724:	bf00      	nop
 8001726:	4b05      	ldr	r3, [pc, #20]	; (800173c <wait+0x1c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0fb      	beq.n	8001726 <wait+0x6>
	{

	}
	proceed = 0;
 800172e:	4b03      	ldr	r3, [pc, #12]	; (800173c <wait+0x1c>)
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr
 800173c:	20000030 	.word	0x20000030

08001740 <controlMethod>:
 */

#include "control.h"

void controlMethod(float*acc,float*mag,float*gyro,s8*temp)//perform all control in this method
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
 800174c:	603b      	str	r3, [r7, #0]
	//read all the data
	getAcc(acc);
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	f000 fb1a 	bl	8001d88 <getAcc>
	getMag(mag);
 8001754:	68b8      	ldr	r0, [r7, #8]
 8001756:	f000 fc51 	bl	8001ffc <getMag>
	getGyro(gyro);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff fcee 	bl	800113c <getGyro>
	getTemp(temp);
 8001760:	6838      	ldr	r0, [r7, #0]
 8001762:	f7ff fe57 	bl	8001414 <getTemp>

	//perform the control here

}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop

08001770 <setUpXbee>:

///////////////////////////////////////////////////////////////////////////
/////////////XBEE//////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
void setUpXbee(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 8001776:	2101      	movs	r1, #1
 8001778:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800177c:	f001 fc72 	bl	8003064 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO,ENABLE);
 8001780:	2101      	movs	r1, #1
 8001782:	2001      	movs	r0, #1
 8001784:	f001 fc50 	bl	8003028 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA,ENABLE);
 8001788:	2101      	movs	r1, #1
 800178a:	2004      	movs	r0, #4
 800178c:	f001 fc4c 	bl	8003028 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1,ENABLE);
 8001790:	2101      	movs	r1, #1
 8001792:	2001      	movs	r0, #1
 8001794:	f001 fc2a 	bl	8002fec <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Pack the struct */
	GPIO_InitStruct.GPIO_Pin =GPIO_Pin_2|GPIO_Pin_3;
 8001798:	230c      	movs	r3, #12
 800179a:	82bb      	strh	r3, [r7, #20]
	GPIO_InitStruct.GPIO_Mode =GPIO_Mode_AF_PP;
 800179c:	2318      	movs	r3, #24
 800179e:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStruct.GPIO_Speed =GPIO_Speed_50MHz;
 80017a0:	2303      	movs	r3, #3
 80017a2:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	4619      	mov	r1, r3
 80017aa:	480f      	ldr	r0, [pc, #60]	; (80017e8 <setUpXbee+0x78>)
 80017ac:	f001 feb8 	bl	8003520 <GPIO_Init>

	USART_InitTypeDef USART_InitStructure;

	USART_InitStructure.USART_BaudRate=115200;
 80017b0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80017b4:	607b      	str	r3, [r7, #4]
	USART_InitStructure.USART_WordLength=USART_WordLength_8b;
 80017b6:	2300      	movs	r3, #0
 80017b8:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_StopBits=USART_StopBits_1;
 80017ba:	2300      	movs	r3, #0
 80017bc:	817b      	strh	r3, [r7, #10]
	USART_InitStructure.USART_Parity=USART_Parity_No;
 80017be:	2300      	movs	r3, #0
 80017c0:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode=USART_Mode_Tx|USART_Mode_Rx;
 80017c2:	230c      	movs	r3, #12
 80017c4:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_HardwareFlowControl=USART_HardwareFlowControl_None;
 80017c6:	2300      	movs	r3, #0
 80017c8:	823b      	strh	r3, [r7, #16]

	USART_Init(USART2, &USART_InitStructure);
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	4619      	mov	r1, r3
 80017ce:	4807      	ldr	r0, [pc, #28]	; (80017ec <setUpXbee+0x7c>)
 80017d0:	f000 ff94 	bl	80026fc <USART_Init>
	//USART_ITConfig(USART2,USART_IT_RXNE);

	S_DMA();
 80017d4:	f000 f80c 	bl	80017f0 <S_DMA>
	USART_Cmd(USART2,ENABLE);
 80017d8:	2101      	movs	r1, #1
 80017da:	4804      	ldr	r0, [pc, #16]	; (80017ec <setUpXbee+0x7c>)
 80017dc:	f001 f848 	bl	8002870 <USART_Cmd>

}
 80017e0:	bf00      	nop
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40010800 	.word	0x40010800
 80017ec:	40004400 	.word	0x40004400

080017f0 <S_DMA>:
void S_DMA()
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	; 0x30
 80017f4:	af00      	add	r7, sp, #0
		DMA_InitTypeDef DMA_InitStructure;
		//DMA_DeInit(DMA1_Channel7);
		DMA_StructInit(&DMA_InitStructure);
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	4618      	mov	r0, r3
 80017fa:	f001 ffa7 	bl	800374c <DMA_StructInit>
		//DMA_InitStructure.DMA_Channel = DMA_Channel_4;
		DMA_InitStructure.DMA_PeripheralBaseAddr =  (uint32_t) (USART2_BASE+0x04); //USART Data Register
 80017fe:	4b14      	ldr	r3, [pc, #80]	; (8001850 <S_DMA+0x60>)
 8001800:	607b      	str	r3, [r7, #4]
		DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t) TxBuff;
 8001802:	4b14      	ldr	r3, [pc, #80]	; (8001854 <S_DMA+0x64>)
 8001804:	60bb      	str	r3, [r7, #8]
		DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;//DMA_DIR_PeripheralSRC;//;//
 8001806:	2310      	movs	r3, #16
 8001808:	60fb      	str	r3, [r7, #12]
		DMA_InitStructure.DMA_BufferSize = TX_BUFFER_SIZE;
 800180a:	2332      	movs	r3, #50	; 0x32
 800180c:	613b      	str	r3, [r7, #16]
		DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
		DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001812:	2380      	movs	r3, #128	; 0x80
 8001814:	61bb      	str	r3, [r7, #24]
		DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001816:	2300      	movs	r3, #0
 8001818:	61fb      	str	r3, [r7, #28]
		DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
		DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 800181e:	2300      	movs	r3, #0
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
		DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8001822:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001826:	62bb      	str	r3, [r7, #40]	; 0x28
		DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8001828:	2300      	movs	r3, #0
 800182a:	62fb      	str	r3, [r7, #44]	; 0x2c

		DMA_Init(DMA1_Channel7, &DMA_InitStructure);
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	4619      	mov	r1, r3
 8001830:	4809      	ldr	r0, [pc, #36]	; (8001858 <S_DMA+0x68>)
 8001832:	f001 ff4d 	bl	80036d0 <DMA_Init>

		USART_DMACmd(USART2, USART_DMAReq_Tx, ENABLE);
 8001836:	2201      	movs	r2, #1
 8001838:	2180      	movs	r1, #128	; 0x80
 800183a:	4808      	ldr	r0, [pc, #32]	; (800185c <S_DMA+0x6c>)
 800183c:	f001 f838 	bl	80028b0 <USART_DMACmd>
		DMA_Cmd(DMA1_Channel7,ENABLE);
 8001840:	2101      	movs	r1, #1
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <S_DMA+0x68>)
 8001844:	f001 ffac 	bl	80037a0 <DMA_Cmd>
}
 8001848:	bf00      	nop
 800184a:	3730      	adds	r7, #48	; 0x30
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40004404 	.word	0x40004404
 8001854:	20000108 	.word	0x20000108
 8001858:	40020080 	.word	0x40020080
 800185c:	40004400 	.word	0x40004400

08001860 <setUpEcompass>:

///////////////////////////////////////////////////////////////////////////
///////////////ACC AND MAGN FUNCTIONS//////////////////////////////////////
///////////////////////////////////////////////////////////////////////////
void setUpEcompass()
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
	initI2CEcompass();
 8001864:	f000 f804 	bl	8001870 <initI2CEcompass>
	initRegistersEcompass();
 8001868:	f000 f840 	bl	80018ec <initRegistersEcompass>
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}

08001870 <initI2CEcompass>:
void initI2CEcompass(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
	I2C_InitTypeDef  I2C_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable I2C and GPIO clocks */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
 8001876:	2101      	movs	r1, #1
 8001878:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800187c:	f001 fbf2 	bl	8003064 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB|RCC_APB2Periph_AFIO, ENABLE);
 8001880:	2101      	movs	r1, #1
 8001882:	2009      	movs	r0, #9
 8001884:	f001 fbd0 	bl	8003028 <RCC_APB2PeriphClockCmd>

	/* Configure I2C pins: SCL and SDA */
	GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10 | GPIO_Pin_11;
 8001888:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800188c:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800188e:	2303      	movs	r3, #3
 8001890:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 8001892:	231c      	movs	r3, #28
 8001894:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	4619      	mov	r1, r3
 800189a:	4811      	ldr	r0, [pc, #68]	; (80018e0 <initI2CEcompass+0x70>)
 800189c:	f001 fe40 	bl	8003520 <GPIO_Init>

	/* I2C configuration */
	I2C_DeInit(I2C2);
 80018a0:	4810      	ldr	r0, [pc, #64]	; (80018e4 <initI2CEcompass+0x74>)
 80018a2:	f001 fc39 	bl	8003118 <I2C_DeInit>
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 80018a6:	2300      	movs	r3, #0
 80018a8:	81bb      	strh	r3, [r7, #12]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 80018aa:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 80018ae:	81fb      	strh	r3, [r7, #14]
	I2C_InitStructure.I2C_OwnAddress1 = 0x00;
 80018b0:	2300      	movs	r3, #0
 80018b2:	823b      	strh	r3, [r7, #16]
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 80018b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018b8:	827b      	strh	r3, [r7, #18]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80018ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018be:	82bb      	strh	r3, [r7, #20]
	I2C_InitStructure.I2C_ClockSpeed = 100000;
 80018c0:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <initI2CEcompass+0x78>)
 80018c2:	60bb      	str	r3, [r7, #8]

	/* Apply I2C configuration after enabling it */
	I2C_Init(I2C2, &I2C_InitStructure);
 80018c4:	f107 0308 	add.w	r3, r7, #8
 80018c8:	4619      	mov	r1, r3
 80018ca:	4806      	ldr	r0, [pc, #24]	; (80018e4 <initI2CEcompass+0x74>)
 80018cc:	f001 fc48 	bl	8003160 <I2C_Init>

	/* I2C Peripheral Enable */
	I2C_Cmd(I2C2, ENABLE);
 80018d0:	2101      	movs	r1, #1
 80018d2:	4804      	ldr	r0, [pc, #16]	; (80018e4 <initI2CEcompass+0x74>)
 80018d4:	f001 fd06 	bl	80032e4 <I2C_Cmd>
}
 80018d8:	bf00      	nop
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40010c00 	.word	0x40010c00
 80018e4:	40005800 	.word	0x40005800
 80018e8:	000186a0 	.word	0x000186a0

080018ec <initRegistersEcompass>:
void initRegistersEcompass(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	//ctrl_reg1_A
	//PM2 PM1 PM0 DR1 DR0 Zen Yen Xen
	//PM2-PM0 000(power down) 001(normal mode) other = low power mde
	//Dr1-Dro data rate- 00=50hz 01=100hz 10=400hz 11=1000hz
	//Zen, Yen, Xen 1=enable 0=disable
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 80018f0:	bf00      	nop
 80018f2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80018f6:	4899      	ldr	r0, [pc, #612]	; (8001b5c <initRegistersEcompass+0x270>)
 80018f8:	f001 fde0 	bl	80034bc <I2C_GetFlagStatus>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1f7      	bne.n	80018f2 <initRegistersEcompass+0x6>
	I2C_GenerateSTART(I2C2,ENABLE);
 8001902:	2101      	movs	r1, #1
 8001904:	4895      	ldr	r0, [pc, #596]	; (8001b5c <initRegistersEcompass+0x270>)
 8001906:	f001 fd0d 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 800190a:	bf00      	nop
 800190c:	4994      	ldr	r1, [pc, #592]	; (8001b60 <initRegistersEcompass+0x274>)
 800190e:	4893      	ldr	r0, [pc, #588]	; (8001b5c <initRegistersEcompass+0x270>)
 8001910:	f001 fda4 	bl	800345c <I2C_CheckEvent>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f8      	beq.n	800190c <initRegistersEcompass+0x20>
	I2C_Send7bitAddress(I2C2,0x32,I2C_Direction_Transmitter);//slave address    33
 800191a:	2200      	movs	r2, #0
 800191c:	2132      	movs	r1, #50	; 0x32
 800191e:	488f      	ldr	r0, [pc, #572]	; (8001b5c <initRegistersEcompass+0x270>)
 8001920:	f001 fd7e 	bl	8003420 <I2C_Send7bitAddress>
	//I2C_SendData(I2C2,(u8)0x32);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8001924:	bf00      	nop
 8001926:	498f      	ldr	r1, [pc, #572]	; (8001b64 <initRegistersEcompass+0x278>)
 8001928:	488c      	ldr	r0, [pc, #560]	; (8001b5c <initRegistersEcompass+0x270>)
 800192a:	f001 fd97 	bl	800345c <I2C_CheckEvent>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d0f8      	beq.n	8001926 <initRegistersEcompass+0x3a>
	I2C_SendData(I2C2,(u8)0x20);//write address
 8001934:	2120      	movs	r1, #32
 8001936:	4889      	ldr	r0, [pc, #548]	; (8001b5c <initRegistersEcompass+0x270>)
 8001938:	f001 fd54 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 800193c:	bf00      	nop
 800193e:	498a      	ldr	r1, [pc, #552]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001940:	4886      	ldr	r0, [pc, #536]	; (8001b5c <initRegistersEcompass+0x270>)
 8001942:	f001 fd8b 	bl	800345c <I2C_CheckEvent>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d0f8      	beq.n	800193e <initRegistersEcompass+0x52>
	I2C_SendData(I2C2,0b00110111);//data-0x27
 800194c:	2137      	movs	r1, #55	; 0x37
 800194e:	4883      	ldr	r0, [pc, #524]	; (8001b5c <initRegistersEcompass+0x270>)
 8001950:	f001 fd48 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001954:	bf00      	nop
 8001956:	4984      	ldr	r1, [pc, #528]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001958:	4880      	ldr	r0, [pc, #512]	; (8001b5c <initRegistersEcompass+0x270>)
 800195a:	f001 fd7f 	bl	800345c <I2C_CheckEvent>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0f8      	beq.n	8001956 <initRegistersEcompass+0x6a>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8001964:	2101      	movs	r1, #1
 8001966:	487d      	ldr	r0, [pc, #500]	; (8001b5c <initRegistersEcompass+0x270>)
 8001968:	f001 fcfc 	bl	8003364 <I2C_GenerateSTOP>
	//BDU block data update 1= output registers not updated between MSB and LSB reading
	//BLE (BIG LITTLE endian) 0=data LSB at lower address 1= data MSB at lower address
	//FS1,FS0 00=+-2g 01=+-4g 11=+-8g
	//STsign self test sign 0=self test plus, 1= self test minus (default=0)
	//ST= self test enable 0=disable, 1= enable
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 800196c:	bf00      	nop
 800196e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001972:	487a      	ldr	r0, [pc, #488]	; (8001b5c <initRegistersEcompass+0x270>)
 8001974:	f001 fda2 	bl	80034bc <I2C_GetFlagStatus>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f7      	bne.n	800196e <initRegistersEcompass+0x82>
	I2C_GenerateSTART(I2C2,ENABLE);
 800197e:	2101      	movs	r1, #1
 8001980:	4876      	ldr	r0, [pc, #472]	; (8001b5c <initRegistersEcompass+0x270>)
 8001982:	f001 fccf 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001986:	bf00      	nop
 8001988:	4975      	ldr	r1, [pc, #468]	; (8001b60 <initRegistersEcompass+0x274>)
 800198a:	4874      	ldr	r0, [pc, #464]	; (8001b5c <initRegistersEcompass+0x270>)
 800198c:	f001 fd66 	bl	800345c <I2C_CheckEvent>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0f8      	beq.n	8001988 <initRegistersEcompass+0x9c>
	I2C_Send7bitAddress(I2C2,(u8)0x33,I2C_Direction_Transmitter);//slave address
 8001996:	2200      	movs	r2, #0
 8001998:	2133      	movs	r1, #51	; 0x33
 800199a:	4870      	ldr	r0, [pc, #448]	; (8001b5c <initRegistersEcompass+0x270>)
 800199c:	f001 fd40 	bl	8003420 <I2C_Send7bitAddress>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 80019a0:	bf00      	nop
 80019a2:	4970      	ldr	r1, [pc, #448]	; (8001b64 <initRegistersEcompass+0x278>)
 80019a4:	486d      	ldr	r0, [pc, #436]	; (8001b5c <initRegistersEcompass+0x270>)
 80019a6:	f001 fd59 	bl	800345c <I2C_CheckEvent>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f8      	beq.n	80019a2 <initRegistersEcompass+0xb6>
	I2C_SendData(I2C2,(u8)0x23);//write address
 80019b0:	2123      	movs	r1, #35	; 0x23
 80019b2:	486a      	ldr	r0, [pc, #424]	; (8001b5c <initRegistersEcompass+0x270>)
 80019b4:	f001 fd16 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 80019b8:	bf00      	nop
 80019ba:	496b      	ldr	r1, [pc, #428]	; (8001b68 <initRegistersEcompass+0x27c>)
 80019bc:	4867      	ldr	r0, [pc, #412]	; (8001b5c <initRegistersEcompass+0x270>)
 80019be:	f001 fd4d 	bl	800345c <I2C_CheckEvent>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0f8      	beq.n	80019ba <initRegistersEcompass+0xce>
	I2C_SendData(I2C2,(u8)0b10000000);
 80019c8:	2180      	movs	r1, #128	; 0x80
 80019ca:	4864      	ldr	r0, [pc, #400]	; (8001b5c <initRegistersEcompass+0x270>)
 80019cc:	f001 fd0a 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 80019d0:	bf00      	nop
 80019d2:	4965      	ldr	r1, [pc, #404]	; (8001b68 <initRegistersEcompass+0x27c>)
 80019d4:	4861      	ldr	r0, [pc, #388]	; (8001b5c <initRegistersEcompass+0x270>)
 80019d6:	f001 fd41 	bl	800345c <I2C_CheckEvent>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d0f8      	beq.n	80019d2 <initRegistersEcompass+0xe6>
	I2C_GenerateSTOP(I2C2,ENABLE);
 80019e0:	2101      	movs	r1, #1
 80019e2:	485e      	ldr	r0, [pc, #376]	; (8001b5c <initRegistersEcompass+0x270>)
 80019e4:	f001 fcbe 	bl	8003364 <I2C_GenerateSTOP>
	//MS1 to MSo measurement config bits
	//00=normal measurement (default)
	//01=positive bias config
	//10=negative bias config
	//11=not used
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 80019e8:	bf00      	nop
 80019ea:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80019ee:	485b      	ldr	r0, [pc, #364]	; (8001b5c <initRegistersEcompass+0x270>)
 80019f0:	f001 fd64 	bl	80034bc <I2C_GetFlagStatus>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f7      	bne.n	80019ea <initRegistersEcompass+0xfe>
	I2C_GenerateSTART(I2C2,ENABLE);
 80019fa:	2101      	movs	r1, #1
 80019fc:	4857      	ldr	r0, [pc, #348]	; (8001b5c <initRegistersEcompass+0x270>)
 80019fe:	f001 fc91 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001a02:	bf00      	nop
 8001a04:	4956      	ldr	r1, [pc, #344]	; (8001b60 <initRegistersEcompass+0x274>)
 8001a06:	4855      	ldr	r0, [pc, #340]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a08:	f001 fd28 	bl	800345c <I2C_CheckEvent>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0f8      	beq.n	8001a04 <initRegistersEcompass+0x118>
	//I2C_Send7bitAddress(I2C2,(u8)0x3C,I2C_Direction_Transmitter);//slave address
	I2C_SendData(I2C2,(u8)0x3C);
 8001a12:	213c      	movs	r1, #60	; 0x3c
 8001a14:	4851      	ldr	r0, [pc, #324]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a16:	f001 fce5 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8001a1a:	bf00      	nop
 8001a1c:	4951      	ldr	r1, [pc, #324]	; (8001b64 <initRegistersEcompass+0x278>)
 8001a1e:	484f      	ldr	r0, [pc, #316]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a20:	f001 fd1c 	bl	800345c <I2C_CheckEvent>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d0f8      	beq.n	8001a1c <initRegistersEcompass+0x130>
	I2C_SendData(I2C2,(u8)0x00);//write address
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	484b      	ldr	r0, [pc, #300]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a2e:	f001 fcd9 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001a32:	bf00      	nop
 8001a34:	494c      	ldr	r1, [pc, #304]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001a36:	4849      	ldr	r0, [pc, #292]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a38:	f001 fd10 	bl	800345c <I2C_CheckEvent>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f8      	beq.n	8001a34 <initRegistersEcompass+0x148>
	I2C_SendData(I2C2,(u8)0b00011000);//data
 8001a42:	2118      	movs	r1, #24
 8001a44:	4845      	ldr	r0, [pc, #276]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a46:	f001 fccd 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001a4a:	bf00      	nop
 8001a4c:	4946      	ldr	r1, [pc, #280]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001a4e:	4843      	ldr	r0, [pc, #268]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a50:	f001 fd04 	bl	800345c <I2C_CheckEvent>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f8      	beq.n	8001a4c <initRegistersEcompass+0x160>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	483f      	ldr	r0, [pc, #252]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a5e:	f001 fc81 	bl	8003364 <I2C_GenerateSTOP>
	//011 =+-2.5
	//100 =+-4
	//101 =+-4.7
	//110 =+-5.6
	//111 =+-8.1
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8001a62:	bf00      	nop
 8001a64:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001a68:	483c      	ldr	r0, [pc, #240]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a6a:	f001 fd27 	bl	80034bc <I2C_GetFlagStatus>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f7      	bne.n	8001a64 <initRegistersEcompass+0x178>
	I2C_GenerateSTART(I2C2,ENABLE);
 8001a74:	2101      	movs	r1, #1
 8001a76:	4839      	ldr	r0, [pc, #228]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a78:	f001 fc54 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001a7c:	bf00      	nop
 8001a7e:	4938      	ldr	r1, [pc, #224]	; (8001b60 <initRegistersEcompass+0x274>)
 8001a80:	4836      	ldr	r0, [pc, #216]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a82:	f001 fceb 	bl	800345c <I2C_CheckEvent>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0f8      	beq.n	8001a7e <initRegistersEcompass+0x192>
	I2C_Send7bitAddress(I2C2,(u8)0x3C,I2C_Direction_Transmitter);//slave address
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	213c      	movs	r1, #60	; 0x3c
 8001a90:	4832      	ldr	r0, [pc, #200]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a92:	f001 fcc5 	bl	8003420 <I2C_Send7bitAddress>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8001a96:	bf00      	nop
 8001a98:	4932      	ldr	r1, [pc, #200]	; (8001b64 <initRegistersEcompass+0x278>)
 8001a9a:	4830      	ldr	r0, [pc, #192]	; (8001b5c <initRegistersEcompass+0x270>)
 8001a9c:	f001 fcde 	bl	800345c <I2C_CheckEvent>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d0f8      	beq.n	8001a98 <initRegistersEcompass+0x1ac>
	I2C_SendData(I2C2,(u8)0x01);//write address
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	482c      	ldr	r0, [pc, #176]	; (8001b5c <initRegistersEcompass+0x270>)
 8001aaa:	f001 fc9b 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001aae:	bf00      	nop
 8001ab0:	492d      	ldr	r1, [pc, #180]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001ab2:	482a      	ldr	r0, [pc, #168]	; (8001b5c <initRegistersEcompass+0x270>)
 8001ab4:	f001 fcd2 	bl	800345c <I2C_CheckEvent>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d0f8      	beq.n	8001ab0 <initRegistersEcompass+0x1c4>
	I2C_SendData(I2C2,(u8)0b11100000);//data
 8001abe:	21e0      	movs	r1, #224	; 0xe0
 8001ac0:	4826      	ldr	r0, [pc, #152]	; (8001b5c <initRegistersEcompass+0x270>)
 8001ac2:	f001 fc8f 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001ac6:	bf00      	nop
 8001ac8:	4927      	ldr	r1, [pc, #156]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001aca:	4824      	ldr	r0, [pc, #144]	; (8001b5c <initRegistersEcompass+0x270>)
 8001acc:	f001 fcc6 	bl	800345c <I2C_CheckEvent>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f8      	beq.n	8001ac8 <initRegistersEcompass+0x1dc>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	4820      	ldr	r0, [pc, #128]	; (8001b5c <initRegistersEcompass+0x270>)
 8001ada:	f001 fc43 	bl	8003364 <I2C_GenerateSTOP>
	//register 0x02->0b00000000-> single conversion mode
	//0 0 0 0 0 0 MD1 MD0
	//00= continuous mode
	//01= single conversion mode
	//11=sleep mode
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8001ade:	bf00      	nop
 8001ae0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001ae4:	481d      	ldr	r0, [pc, #116]	; (8001b5c <initRegistersEcompass+0x270>)
 8001ae6:	f001 fce9 	bl	80034bc <I2C_GetFlagStatus>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1f7      	bne.n	8001ae0 <initRegistersEcompass+0x1f4>
	I2C_GenerateSTART(I2C2,ENABLE);
 8001af0:	2101      	movs	r1, #1
 8001af2:	481a      	ldr	r0, [pc, #104]	; (8001b5c <initRegistersEcompass+0x270>)
 8001af4:	f001 fc16 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001af8:	bf00      	nop
 8001afa:	4919      	ldr	r1, [pc, #100]	; (8001b60 <initRegistersEcompass+0x274>)
 8001afc:	4817      	ldr	r0, [pc, #92]	; (8001b5c <initRegistersEcompass+0x270>)
 8001afe:	f001 fcad 	bl	800345c <I2C_CheckEvent>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0f8      	beq.n	8001afa <initRegistersEcompass+0x20e>
	//I2C_Send7bitAddress(I2C2,(u8)0x3C,I2C_Direction_Transmitter);//slave address
	I2C_SendData(I2C2,(u8)0x3C);
 8001b08:	213c      	movs	r1, #60	; 0x3c
 8001b0a:	4814      	ldr	r0, [pc, #80]	; (8001b5c <initRegistersEcompass+0x270>)
 8001b0c:	f001 fc6a 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8001b10:	bf00      	nop
 8001b12:	4914      	ldr	r1, [pc, #80]	; (8001b64 <initRegistersEcompass+0x278>)
 8001b14:	4811      	ldr	r0, [pc, #68]	; (8001b5c <initRegistersEcompass+0x270>)
 8001b16:	f001 fca1 	bl	800345c <I2C_CheckEvent>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0f8      	beq.n	8001b12 <initRegistersEcompass+0x226>
	I2C_SendData(I2C2,(u8)0x02);//write address
 8001b20:	2102      	movs	r1, #2
 8001b22:	480e      	ldr	r0, [pc, #56]	; (8001b5c <initRegistersEcompass+0x270>)
 8001b24:	f001 fc5e 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001b28:	bf00      	nop
 8001b2a:	490f      	ldr	r1, [pc, #60]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001b2c:	480b      	ldr	r0, [pc, #44]	; (8001b5c <initRegistersEcompass+0x270>)
 8001b2e:	f001 fc95 	bl	800345c <I2C_CheckEvent>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d0f8      	beq.n	8001b2a <initRegistersEcompass+0x23e>
	I2C_SendData(I2C2,0x00);//data
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4808      	ldr	r0, [pc, #32]	; (8001b5c <initRegistersEcompass+0x270>)
 8001b3c:	f001 fc52 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001b40:	bf00      	nop
 8001b42:	4909      	ldr	r1, [pc, #36]	; (8001b68 <initRegistersEcompass+0x27c>)
 8001b44:	4805      	ldr	r0, [pc, #20]	; (8001b5c <initRegistersEcompass+0x270>)
 8001b46:	f001 fc89 	bl	800345c <I2C_CheckEvent>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0f8      	beq.n	8001b42 <initRegistersEcompass+0x256>
	I2C_GenerateSTOP(I2C2,ENABLE);
 8001b50:	2101      	movs	r1, #1
 8001b52:	4802      	ldr	r0, [pc, #8]	; (8001b5c <initRegistersEcompass+0x270>)
 8001b54:	f001 fc06 	bl	8003364 <I2C_GenerateSTOP>
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40005800 	.word	0x40005800
 8001b60:	00030001 	.word	0x00030001
 8001b64:	00070082 	.word	0x00070082
 8001b68:	00070084 	.word	0x00070084

08001b6c <eCompassRead>:
void eCompassRead(u8 address,uint32_t numByteToRead,u8* pBuffer)//for the acc
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
 8001b78:	73fb      	strb	r3, [r7, #15]
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8001b7a:	bf00      	nop
 8001b7c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001b80:	4838      	ldr	r0, [pc, #224]	; (8001c64 <eCompassRead+0xf8>)
 8001b82:	f001 fc9b 	bl	80034bc <I2C_GetFlagStatus>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1f7      	bne.n	8001b7c <eCompassRead+0x10>
	I2C_GenerateSTART(I2C2,ENABLE);
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	4835      	ldr	r0, [pc, #212]	; (8001c64 <eCompassRead+0xf8>)
 8001b90:	f001 fbc8 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001b94:	bf00      	nop
 8001b96:	4934      	ldr	r1, [pc, #208]	; (8001c68 <eCompassRead+0xfc>)
 8001b98:	4832      	ldr	r0, [pc, #200]	; (8001c64 <eCompassRead+0xf8>)
 8001b9a:	f001 fc5f 	bl	800345c <I2C_CheckEvent>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f8      	beq.n	8001b96 <eCompassRead+0x2a>
	I2C_Send7bitAddress(I2C2,(u8)0x32,I2C_Direction_Transmitter);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2132      	movs	r1, #50	; 0x32
 8001ba8:	482e      	ldr	r0, [pc, #184]	; (8001c64 <eCompassRead+0xf8>)
 8001baa:	f001 fc39 	bl	8003420 <I2C_Send7bitAddress>
	//I2C_SendData(I2C2,0x32);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8001bae:	bf00      	nop
 8001bb0:	492e      	ldr	r1, [pc, #184]	; (8001c6c <eCompassRead+0x100>)
 8001bb2:	482c      	ldr	r0, [pc, #176]	; (8001c64 <eCompassRead+0xf8>)
 8001bb4:	f001 fc52 	bl	800345c <I2C_CheckEvent>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f8      	beq.n	8001bb0 <eCompassRead+0x44>
	I2C_Cmd(I2C2,ENABLE);
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	4828      	ldr	r0, [pc, #160]	; (8001c64 <eCompassRead+0xf8>)
 8001bc2:	f001 fb8f 	bl	80032e4 <I2C_Cmd>
	I2C_SendData(I2C2,(u8)address);
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4826      	ldr	r0, [pc, #152]	; (8001c64 <eCompassRead+0xf8>)
 8001bcc:	f001 fc0a 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001bd0:	bf00      	nop
 8001bd2:	4927      	ldr	r1, [pc, #156]	; (8001c70 <eCompassRead+0x104>)
 8001bd4:	4823      	ldr	r0, [pc, #140]	; (8001c64 <eCompassRead+0xf8>)
 8001bd6:	f001 fc41 	bl	800345c <I2C_CheckEvent>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0f8      	beq.n	8001bd2 <eCompassRead+0x66>
	I2C_GenerateSTART(I2C2,ENABLE);
 8001be0:	2101      	movs	r1, #1
 8001be2:	4820      	ldr	r0, [pc, #128]	; (8001c64 <eCompassRead+0xf8>)
 8001be4:	f001 fb9e 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001be8:	bf00      	nop
 8001bea:	491f      	ldr	r1, [pc, #124]	; (8001c68 <eCompassRead+0xfc>)
 8001bec:	481d      	ldr	r0, [pc, #116]	; (8001c64 <eCompassRead+0xf8>)
 8001bee:	f001 fc35 	bl	800345c <I2C_CheckEvent>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d0f8      	beq.n	8001bea <eCompassRead+0x7e>
	I2C_Send7bitAddress(I2C2,(u8)0x33,I2C_Direction_Receiver);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	2133      	movs	r1, #51	; 0x33
 8001bfc:	4819      	ldr	r0, [pc, #100]	; (8001c64 <eCompassRead+0xf8>)
 8001bfe:	f001 fc0f 	bl	8003420 <I2C_Send7bitAddress>
	//I2C_SendData(I2C2,0x33);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
 8001c02:	bf00      	nop
 8001c04:	491b      	ldr	r1, [pc, #108]	; (8001c74 <eCompassRead+0x108>)
 8001c06:	4817      	ldr	r0, [pc, #92]	; (8001c64 <eCompassRead+0xf8>)
 8001c08:	f001 fc28 	bl	800345c <I2C_CheckEvent>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0f8      	beq.n	8001c04 <eCompassRead+0x98>
	while(numByteToRead)
 8001c12:	e01b      	b.n	8001c4c <eCompassRead+0xe0>
	{
		if(numByteToRead==1)
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d107      	bne.n	8001c2a <eCompassRead+0xbe>
     	{
			I2C_AcknowledgeConfig(I2C2,DISABLE);
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4811      	ldr	r0, [pc, #68]	; (8001c64 <eCompassRead+0xf8>)
 8001c1e:	f001 fbc1 	bl	80033a4 <I2C_AcknowledgeConfig>
			I2C_GenerateSTOP(I2C2,ENABLE);
 8001c22:	2101      	movs	r1, #1
 8001c24:	480f      	ldr	r0, [pc, #60]	; (8001c64 <eCompassRead+0xf8>)
 8001c26:	f001 fb9d 	bl	8003364 <I2C_GenerateSTOP>
		}
		if(I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_RECEIVED))
 8001c2a:	4913      	ldr	r1, [pc, #76]	; (8001c78 <eCompassRead+0x10c>)
 8001c2c:	480d      	ldr	r0, [pc, #52]	; (8001c64 <eCompassRead+0xf8>)
 8001c2e:	f001 fc15 	bl	800345c <I2C_CheckEvent>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d009      	beq.n	8001c4c <eCompassRead+0xe0>

		{
			*pBuffer=I2C_ReceiveData(I2C2);
 8001c38:	480a      	ldr	r0, [pc, #40]	; (8001c64 <eCompassRead+0xf8>)
 8001c3a:	f001 fbe3 	bl	8003404 <I2C_ReceiveData>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	461a      	mov	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	701a      	strb	r2, [r3, #0]
			numByteToRead--;
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	60bb      	str	r3, [r7, #8]
	I2C_GenerateSTART(I2C2,ENABLE);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
	I2C_Send7bitAddress(I2C2,(u8)0x33,I2C_Direction_Receiver);
	//I2C_SendData(I2C2,0x33);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
	while(numByteToRead)
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1e0      	bne.n	8001c14 <eCompassRead+0xa8>
			*pBuffer=I2C_ReceiveData(I2C2);
			numByteToRead--;
		}

	}
	I2C_AcknowledgeConfig(I2C2,ENABLE);
 8001c52:	2101      	movs	r1, #1
 8001c54:	4803      	ldr	r0, [pc, #12]	; (8001c64 <eCompassRead+0xf8>)
 8001c56:	f001 fba5 	bl	80033a4 <I2C_AcknowledgeConfig>
}
 8001c5a:	bf00      	nop
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40005800 	.word	0x40005800
 8001c68:	00030001 	.word	0x00030001
 8001c6c:	00070082 	.word	0x00070082
 8001c70:	00070084 	.word	0x00070084
 8001c74:	00030002 	.word	0x00030002
 8001c78:	00030040 	.word	0x00030040

08001c7c <eCompassRead2>:
void eCompassRead2(u8 address,uint32_t numByteToRead,u8* pBuffer)//magnatometer
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
 8001c88:	73fb      	strb	r3, [r7, #15]
	while((I2C_GetFlagStatus(I2C2,I2C_FLAG_BUSY)));
 8001c8a:	bf00      	nop
 8001c8c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001c90:	4837      	ldr	r0, [pc, #220]	; (8001d70 <eCompassRead2+0xf4>)
 8001c92:	f001 fc13 	bl	80034bc <I2C_GetFlagStatus>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d1f7      	bne.n	8001c8c <eCompassRead2+0x10>
	I2C_GenerateSTART(I2C2,ENABLE);
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	4834      	ldr	r0, [pc, #208]	; (8001d70 <eCompassRead2+0xf4>)
 8001ca0:	f001 fb40 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001ca4:	bf00      	nop
 8001ca6:	4933      	ldr	r1, [pc, #204]	; (8001d74 <eCompassRead2+0xf8>)
 8001ca8:	4831      	ldr	r0, [pc, #196]	; (8001d70 <eCompassRead2+0xf4>)
 8001caa:	f001 fbd7 	bl	800345c <I2C_CheckEvent>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0f8      	beq.n	8001ca6 <eCompassRead2+0x2a>
	//I2C_Send7bitAddress(I2C2,(u8)0x3C,I2C_Direction_Transmitter);
	I2C_SendData(I2C2,0x3C);
 8001cb4:	213c      	movs	r1, #60	; 0x3c
 8001cb6:	482e      	ldr	r0, [pc, #184]	; (8001d70 <eCompassRead2+0xf4>)
 8001cb8:	f001 fb94 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 8001cbc:	bf00      	nop
 8001cbe:	492e      	ldr	r1, [pc, #184]	; (8001d78 <eCompassRead2+0xfc>)
 8001cc0:	482b      	ldr	r0, [pc, #172]	; (8001d70 <eCompassRead2+0xf4>)
 8001cc2:	f001 fbcb 	bl	800345c <I2C_CheckEvent>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0f8      	beq.n	8001cbe <eCompassRead2+0x42>
	I2C_Cmd(I2C2,ENABLE);
 8001ccc:	2101      	movs	r1, #1
 8001cce:	4828      	ldr	r0, [pc, #160]	; (8001d70 <eCompassRead2+0xf4>)
 8001cd0:	f001 fb08 	bl	80032e4 <I2C_Cmd>
	I2C_SendData(I2C2,(u8)address);
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4825      	ldr	r0, [pc, #148]	; (8001d70 <eCompassRead2+0xf4>)
 8001cda:	f001 fb83 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 8001cde:	bf00      	nop
 8001ce0:	4926      	ldr	r1, [pc, #152]	; (8001d7c <eCompassRead2+0x100>)
 8001ce2:	4823      	ldr	r0, [pc, #140]	; (8001d70 <eCompassRead2+0xf4>)
 8001ce4:	f001 fbba 	bl	800345c <I2C_CheckEvent>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0f8      	beq.n	8001ce0 <eCompassRead2+0x64>
	I2C_GenerateSTART(I2C2,ENABLE);
 8001cee:	2101      	movs	r1, #1
 8001cf0:	481f      	ldr	r0, [pc, #124]	; (8001d70 <eCompassRead2+0xf4>)
 8001cf2:	f001 fb17 	bl	8003324 <I2C_GenerateSTART>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
 8001cf6:	bf00      	nop
 8001cf8:	491e      	ldr	r1, [pc, #120]	; (8001d74 <eCompassRead2+0xf8>)
 8001cfa:	481d      	ldr	r0, [pc, #116]	; (8001d70 <eCompassRead2+0xf4>)
 8001cfc:	f001 fbae 	bl	800345c <I2C_CheckEvent>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f8      	beq.n	8001cf8 <eCompassRead2+0x7c>
	//I2C_Send7bitAddress(I2C2,(u8)0x3D,I2C_Direction_Receiver);
	I2C_SendData(I2C2,0x3D);
 8001d06:	213d      	movs	r1, #61	; 0x3d
 8001d08:	4819      	ldr	r0, [pc, #100]	; (8001d70 <eCompassRead2+0xf4>)
 8001d0a:	f001 fb6b 	bl	80033e4 <I2C_SendData>
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
 8001d0e:	bf00      	nop
 8001d10:	491b      	ldr	r1, [pc, #108]	; (8001d80 <eCompassRead2+0x104>)
 8001d12:	4817      	ldr	r0, [pc, #92]	; (8001d70 <eCompassRead2+0xf4>)
 8001d14:	f001 fba2 	bl	800345c <I2C_CheckEvent>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d0f8      	beq.n	8001d10 <eCompassRead2+0x94>
	while(numByteToRead)
 8001d1e:	e01b      	b.n	8001d58 <eCompassRead2+0xdc>
	{
		if(numByteToRead==1)
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <eCompassRead2+0xba>
		{
			I2C_AcknowledgeConfig(I2C2,DISABLE);
 8001d26:	2100      	movs	r1, #0
 8001d28:	4811      	ldr	r0, [pc, #68]	; (8001d70 <eCompassRead2+0xf4>)
 8001d2a:	f001 fb3b 	bl	80033a4 <I2C_AcknowledgeConfig>
			I2C_GenerateSTOP(I2C2,ENABLE);
 8001d2e:	2101      	movs	r1, #1
 8001d30:	480f      	ldr	r0, [pc, #60]	; (8001d70 <eCompassRead2+0xf4>)
 8001d32:	f001 fb17 	bl	8003364 <I2C_GenerateSTOP>
		}
		if(I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_RECEIVED))
 8001d36:	4913      	ldr	r1, [pc, #76]	; (8001d84 <eCompassRead2+0x108>)
 8001d38:	480d      	ldr	r0, [pc, #52]	; (8001d70 <eCompassRead2+0xf4>)
 8001d3a:	f001 fb8f 	bl	800345c <I2C_CheckEvent>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d009      	beq.n	8001d58 <eCompassRead2+0xdc>
		{
			*pBuffer=I2C_ReceiveData(I2C2);
 8001d44:	480a      	ldr	r0, [pc, #40]	; (8001d70 <eCompassRead2+0xf4>)
 8001d46:	f001 fb5d 	bl	8003404 <I2C_ReceiveData>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	701a      	strb	r2, [r3, #0]
			numByteToRead--;
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	60bb      	str	r3, [r7, #8]
	I2C_GenerateSTART(I2C2,ENABLE);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_MODE_SELECT));
	//I2C_Send7bitAddress(I2C2,(u8)0x3D,I2C_Direction_Receiver);
	I2C_SendData(I2C2,0x3D);
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
	while(numByteToRead)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1e0      	bne.n	8001d20 <eCompassRead2+0xa4>
		{
			*pBuffer=I2C_ReceiveData(I2C2);
			numByteToRead--;
		}
	}
	I2C_AcknowledgeConfig(I2C2,ENABLE);
 8001d5e:	2101      	movs	r1, #1
 8001d60:	4803      	ldr	r0, [pc, #12]	; (8001d70 <eCompassRead2+0xf4>)
 8001d62:	f001 fb1f 	bl	80033a4 <I2C_AcknowledgeConfig>
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40005800 	.word	0x40005800
 8001d74:	00030001 	.word	0x00030001
 8001d78:	00070082 	.word	0x00070082
 8001d7c:	00070084 	.word	0x00070084
 8001d80:	00030002 	.word	0x00030002
 8001d84:	00030040 	.word	0x00030040

08001d88 <getAcc>:
	I2C_SendData(I2C2,(u8)data);//data
	while(!I2C_CheckEvent(I2C2,I2C_EVENT_MASTER_BYTE_TRANSMITTED));
	I2C_GenerateSTOP(I2C2,ENABLE);
}
void getAcc(float* out)
{
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b089      	sub	sp, #36	; 0x24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	u8 buffer[6];
	u8 crtl4;

	eCompassRead(0x23,1,&crtl4);
 8001d90:	f107 030b 	add.w	r3, r7, #11
 8001d94:	461a      	mov	r2, r3
 8001d96:	2101      	movs	r1, #1
 8001d98:	2023      	movs	r0, #35	; 0x23
 8001d9a:	f7ff fee7 	bl	8001b6c <eCompassRead>
	eCompassRead(0x28,1,&buffer[0]);
 8001d9e:	f107 030c 	add.w	r3, r7, #12
 8001da2:	461a      	mov	r2, r3
 8001da4:	2101      	movs	r1, #1
 8001da6:	2028      	movs	r0, #40	; 0x28
 8001da8:	f7ff fee0 	bl	8001b6c <eCompassRead>
	eCompassRead(0x29,1,&buffer[1]);
 8001dac:	f107 030c 	add.w	r3, r7, #12
 8001db0:	3301      	adds	r3, #1
 8001db2:	461a      	mov	r2, r3
 8001db4:	2101      	movs	r1, #1
 8001db6:	2029      	movs	r0, #41	; 0x29
 8001db8:	f7ff fed8 	bl	8001b6c <eCompassRead>
	eCompassRead(0x2A,1,&buffer[2]);
 8001dbc:	f107 030c 	add.w	r3, r7, #12
 8001dc0:	3302      	adds	r3, #2
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	202a      	movs	r0, #42	; 0x2a
 8001dc8:	f7ff fed0 	bl	8001b6c <eCompassRead>
	eCompassRead(0x2B,1,&buffer[3]);
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	3303      	adds	r3, #3
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	202b      	movs	r0, #43	; 0x2b
 8001dd8:	f7ff fec8 	bl	8001b6c <eCompassRead>
	eCompassRead(0x2C,1,&buffer[4]);
 8001ddc:	f107 030c 	add.w	r3, r7, #12
 8001de0:	3304      	adds	r3, #4
 8001de2:	461a      	mov	r2, r3
 8001de4:	2101      	movs	r1, #1
 8001de6:	202c      	movs	r0, #44	; 0x2c
 8001de8:	f7ff fec0 	bl	8001b6c <eCompassRead>
	eCompassRead(0x2D,1,&buffer[5]);
 8001dec:	f107 030c 	add.w	r3, r7, #12
 8001df0:	3305      	adds	r3, #5
 8001df2:	461a      	mov	r2, r3
 8001df4:	2101      	movs	r1, #1
 8001df6:	202d      	movs	r0, #45	; 0x2d
 8001df8:	f7ff feb8 	bl	8001b6c <eCompassRead>

	int i=0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61fb      	str	r3, [r7, #28]
	u16 t=0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	837b      	strh	r3, [r7, #26]

	if(!(crtl4 & 0x40))//endian check
 8001e04:	7afb      	ldrb	r3, [r7, #11]
 8001e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f040 80e7 	bne.w	8001fde <getAcc+0x256>
	{
		switch(crtl4 & 0x30)//adjust the sensitivity
 8001e10:	7afb      	ldrb	r3, [r7, #11]
 8001e12:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001e16:	2b10      	cmp	r3, #16
 8001e18:	d047      	beq.n	8001eaa <getAcc+0x122>
 8001e1a:	2b30      	cmp	r3, #48	; 0x30
 8001e1c:	f000 8090 	beq.w	8001f40 <getAcc+0x1b8>
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d000      	beq.n	8001e26 <getAcc+0x9e>
				out[i]=(float)((te/(16*3.9))*9.81/1000.0);
			}
			break;
		}
	}
}
 8001e24:	e0db      	b.n	8001fde <getAcc+0x256>
	if(!(crtl4 & 0x40))//endian check
	{
		switch(crtl4 & 0x30)//adjust the sensitivity
		{
		case 0x00:
			for(i=0;i<3;i++)
 8001e26:	2300      	movs	r3, #0
 8001e28:	61fb      	str	r3, [r7, #28]
 8001e2a:	e03a      	b.n	8001ea2 <getAcc+0x11a>
			{
				s16 te=0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	833b      	strh	r3, [r7, #24]
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	3301      	adds	r3, #1
 8001e36:	f107 0220 	add.w	r2, r7, #32
 8001e3a:	4413      	add	r3, r2
 8001e3c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001e40:	021b      	lsls	r3, r3, #8
 8001e42:	b21a      	sxth	r2, r3
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	005b      	lsls	r3, r3, #1
 8001e48:	f107 0120 	add.w	r1, r7, #32
 8001e4c:	440b      	add	r3, r1
 8001e4e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001e52:	b21b      	sxth	r3, r3
 8001e54:	4313      	orrs	r3, r2
 8001e56:	b21b      	sxth	r3, r3
 8001e58:	837b      	strh	r3, [r7, #26]
				te=twosCompToDec(t);
 8001e5a:	8b7b      	ldrh	r3, [r7, #26]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 fba7 	bl	80025b0 <twosCompToDec>
 8001e62:	4603      	mov	r3, r0
 8001e64:	833b      	strh	r3, [r7, #24]
				//out[i]=(float)(((te/16)*9.81/1000.0));
				out[i]=(float)(((te)/16/1000.0));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	18d4      	adds	r4, r2, r3
 8001e6e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	da00      	bge.n	8001e78 <getAcc+0xf0>
 8001e76:	330f      	adds	r3, #15
 8001e78:	111b      	asrs	r3, r3, #4
 8001e7a:	b21b      	sxth	r3, r3
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fb25 	bl	80004cc <__aeabi_i2d>
 8001e82:	f04f 0200 	mov.w	r2, #0
 8001e86:	4b5c      	ldr	r3, [pc, #368]	; (8001ff8 <getAcc+0x270>)
 8001e88:	f7fe fcb0 	bl	80007ec <__aeabi_ddiv>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	4610      	mov	r0, r2
 8001e92:	4619      	mov	r1, r3
 8001e94:	f7fe fd92 	bl	80009bc <__aeabi_d2f>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	6023      	str	r3, [r4, #0]
	if(!(crtl4 & 0x40))//endian check
	{
		switch(crtl4 & 0x30)//adjust the sensitivity
		{
		case 0x00:
			for(i=0;i<3;i++)
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	61fb      	str	r3, [r7, #28]
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	ddc1      	ble.n	8001e2c <getAcc+0xa4>
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
				te=twosCompToDec(t);
				//out[i]=(float)(((te/16)*9.81/1000.0));
				out[i]=(float)(((te)/16/1000.0));
			}
			break;
 8001ea8:	e099      	b.n	8001fde <getAcc+0x256>
		case 0x10:
			for(i=0;i<3;i++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	e043      	b.n	8001f38 <getAcc+0x1b0>
			{
				s16 te=0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	82fb      	strh	r3, [r7, #22]
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	3301      	adds	r3, #1
 8001eba:	f107 0220 	add.w	r2, r7, #32
 8001ebe:	4413      	add	r3, r2
 8001ec0:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001ec4:	021b      	lsls	r3, r3, #8
 8001ec6:	b21a      	sxth	r2, r3
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	f107 0120 	add.w	r1, r7, #32
 8001ed0:	440b      	add	r3, r1
 8001ed2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001ed6:	b21b      	sxth	r3, r3
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	b21b      	sxth	r3, r3
 8001edc:	837b      	strh	r3, [r7, #26]
				te=twosCompToDec(t);
 8001ede:	8b7b      	ldrh	r3, [r7, #26]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f000 fb65 	bl	80025b0 <twosCompToDec>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	82fb      	strh	r3, [r7, #22]
				out[i]=(float)((te/(16*2))*9.81/1000.0);
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	18d4      	adds	r4, r2, r3
 8001ef2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	da00      	bge.n	8001efc <getAcc+0x174>
 8001efa:	331f      	adds	r3, #31
 8001efc:	115b      	asrs	r3, r3, #5
 8001efe:	b21b      	sxth	r3, r3
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fae3 	bl	80004cc <__aeabi_i2d>
 8001f06:	a338      	add	r3, pc, #224	; (adr r3, 8001fe8 <getAcc+0x260>)
 8001f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0c:	f7fe fb44 	bl	8000598 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	4b36      	ldr	r3, [pc, #216]	; (8001ff8 <getAcc+0x270>)
 8001f1e:	f7fe fc65 	bl	80007ec <__aeabi_ddiv>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	4610      	mov	r0, r2
 8001f28:	4619      	mov	r1, r3
 8001f2a:	f7fe fd47 	bl	80009bc <__aeabi_d2f>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	6023      	str	r3, [r4, #0]
				//out[i]=(float)(((te/16)*9.81/1000.0));
				out[i]=(float)(((te)/16/1000.0));
			}
			break;
		case 0x10:
			for(i=0;i<3;i++)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3301      	adds	r3, #1
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	ddb8      	ble.n	8001eb0 <getAcc+0x128>
				s16 te=0;
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
				te=twosCompToDec(t);
				out[i]=(float)((te/(16*2))*9.81/1000.0);
			}
			break;
 8001f3e:	e04e      	b.n	8001fde <getAcc+0x256>
		case 0x30:
			for(i=0;i<3;i++)
 8001f40:	2300      	movs	r3, #0
 8001f42:	61fb      	str	r3, [r7, #28]
 8001f44:	e047      	b.n	8001fd6 <getAcc+0x24e>
			{
				s16 te=0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	82bb      	strh	r3, [r7, #20]
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	3301      	adds	r3, #1
 8001f50:	f107 0220 	add.w	r2, r7, #32
 8001f54:	4413      	add	r3, r2
 8001f56:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001f5a:	021b      	lsls	r3, r3, #8
 8001f5c:	b21a      	sxth	r2, r3
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	f107 0120 	add.w	r1, r7, #32
 8001f66:	440b      	add	r3, r1
 8001f68:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001f6c:	b21b      	sxth	r3, r3
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	837b      	strh	r3, [r7, #26]
				te=twosCompToDec(t);
 8001f74:	8b7b      	ldrh	r3, [r7, #26]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 fb1a 	bl	80025b0 <twosCompToDec>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	82bb      	strh	r3, [r7, #20]
				out[i]=(float)((te/(16*3.9))*9.81/1000.0);
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	18d4      	adds	r4, r2, r3
 8001f88:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fa9d 	bl	80004cc <__aeabi_i2d>
 8001f92:	a317      	add	r3, pc, #92	; (adr r3, 8001ff0 <getAcc+0x268>)
 8001f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f98:	f7fe fc28 	bl	80007ec <__aeabi_ddiv>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4610      	mov	r0, r2
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	a310      	add	r3, pc, #64	; (adr r3, 8001fe8 <getAcc+0x260>)
 8001fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001faa:	f7fe faf5 	bl	8000598 <__aeabi_dmul>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <getAcc+0x270>)
 8001fbc:	f7fe fc16 	bl	80007ec <__aeabi_ddiv>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4610      	mov	r0, r2
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f7fe fcf8 	bl	80009bc <__aeabi_d2f>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	6023      	str	r3, [r4, #0]
				te=twosCompToDec(t);
				out[i]=(float)((te/(16*2))*9.81/1000.0);
			}
			break;
		case 0x30:
			for(i=0;i<3;i++)
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	61fb      	str	r3, [r7, #28]
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	ddb4      	ble.n	8001f46 <getAcc+0x1be>
				s16 te=0;
				t=(u16)(((u16)buffer[2*i+1]<<8)|(u16)buffer[2*i]);
				te=twosCompToDec(t);
				out[i]=(float)((te/(16*3.9))*9.81/1000.0);
			}
			break;
 8001fdc:	bf00      	nop
		}
	}
}
 8001fde:	bf00      	nop
 8001fe0:	3724      	adds	r7, #36	; 0x24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd90      	pop	{r4, r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	51eb851f 	.word	0x51eb851f
 8001fec:	40239eb8 	.word	0x40239eb8
 8001ff0:	33333333 	.word	0x33333333
 8001ff4:	404f3333 	.word	0x404f3333
 8001ff8:	408f4000 	.word	0x408f4000

08001ffc <getMag>:
void getMag(float* out)
{
 8001ffc:	b590      	push	{r4, r7, lr}
 8001ffe:	b089      	sub	sp, #36	; 0x24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
	u8 buffer[6];
	u8 crtlB;
	int i=0;
 8002004:	2300      	movs	r3, #0
 8002006:	61fb      	str	r3, [r7, #28]
	eCompassRead2(0x01,1,&crtlB);
 8002008:	f107 030f 	add.w	r3, r7, #15
 800200c:	461a      	mov	r2, r3
 800200e:	2101      	movs	r1, #1
 8002010:	2001      	movs	r0, #1
 8002012:	f7ff fe33 	bl	8001c7c <eCompassRead2>
	eCompassRead2(0x03,1,&buffer[1]);
 8002016:	f107 0310 	add.w	r3, r7, #16
 800201a:	3301      	adds	r3, #1
 800201c:	461a      	mov	r2, r3
 800201e:	2101      	movs	r1, #1
 8002020:	2003      	movs	r0, #3
 8002022:	f7ff fe2b 	bl	8001c7c <eCompassRead2>
	eCompassRead2(0x04,1,&buffer[0]);
 8002026:	f107 0310 	add.w	r3, r7, #16
 800202a:	461a      	mov	r2, r3
 800202c:	2101      	movs	r1, #1
 800202e:	2004      	movs	r0, #4
 8002030:	f7ff fe24 	bl	8001c7c <eCompassRead2>
	eCompassRead2(0x05,1,&buffer[3]);
 8002034:	f107 0310 	add.w	r3, r7, #16
 8002038:	3303      	adds	r3, #3
 800203a:	461a      	mov	r2, r3
 800203c:	2101      	movs	r1, #1
 800203e:	2005      	movs	r0, #5
 8002040:	f7ff fe1c 	bl	8001c7c <eCompassRead2>
	eCompassRead2(0x06,1,&buffer[2]);
 8002044:	f107 0310 	add.w	r3, r7, #16
 8002048:	3302      	adds	r3, #2
 800204a:	461a      	mov	r2, r3
 800204c:	2101      	movs	r1, #1
 800204e:	2006      	movs	r0, #6
 8002050:	f7ff fe14 	bl	8001c7c <eCompassRead2>
	eCompassRead2(0x07,1,&buffer[5]);
 8002054:	f107 0310 	add.w	r3, r7, #16
 8002058:	3305      	adds	r3, #5
 800205a:	461a      	mov	r2, r3
 800205c:	2101      	movs	r1, #1
 800205e:	2007      	movs	r0, #7
 8002060:	f7ff fe0c 	bl	8001c7c <eCompassRead2>
	eCompassRead2(0x08,1,&buffer[4]);
 8002064:	f107 0310 	add.w	r3, r7, #16
 8002068:	3304      	adds	r3, #4
 800206a:	461a      	mov	r2, r3
 800206c:	2101      	movs	r1, #1
 800206e:	2008      	movs	r0, #8
 8002070:	f7ff fe04 	bl	8001c7c <eCompassRead2>
	s16 te=0;
 8002074:	2300      	movs	r3, #0
 8002076:	837b      	strh	r3, [r7, #26]
	u16 t=0;
 8002078:	2300      	movs	r3, #0
 800207a:	833b      	strh	r3, [r7, #24]
	/** switch the sensitivity set in the CRTLB*/
    switch(crtlB & 0xE0)
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8002082:	2ba0      	cmp	r3, #160	; 0xa0
 8002084:	f000 8118 	beq.w	80022b8 <getMag+0x2bc>
 8002088:	2ba0      	cmp	r3, #160	; 0xa0
 800208a:	dc07      	bgt.n	800209c <getMag+0xa0>
 800208c:	2b60      	cmp	r3, #96	; 0x60
 800208e:	d065      	beq.n	800215c <getMag+0x160>
 8002090:	2b80      	cmp	r3, #128	; 0x80
 8002092:	f000 80ba 	beq.w	800220a <getMag+0x20e>
 8002096:	2b40      	cmp	r3, #64	; 0x40
 8002098:	d00a      	beq.n	80020b0 <getMag+0xb4>
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/205);
	  break;
    }
}
 800209a:	e278      	b.n	800258e <getMag+0x592>
	eCompassRead2(0x07,1,&buffer[5]);
	eCompassRead2(0x08,1,&buffer[4]);
	s16 te=0;
	u16 t=0;
	/** switch the sensitivity set in the CRTLB*/
    switch(crtlB & 0xE0)
 800209c:	2bc0      	cmp	r3, #192	; 0xc0
 800209e:	f000 81c9 	beq.w	8002434 <getMag+0x438>
 80020a2:	2be0      	cmp	r3, #224	; 0xe0
 80020a4:	f000 821d 	beq.w	80024e2 <getMag+0x4e6>
 80020a8:	2bb0      	cmp	r3, #176	; 0xb0
 80020aa:	f000 815b 	beq.w	8002364 <getMag+0x368>
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/205);
	  break;
    }
}
 80020ae:	e26e      	b.n	800258e <getMag+0x592>
	u16 t=0;
	/** switch the sensitivity set in the CRTLB*/
    switch(crtlB & 0xE0)
    {
    case 0x40:
	  for(i=0; i<2; i++)
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
 80020b4:	e02f      	b.n	8002116 <getMag+0x11a>
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	f107 0220 	add.w	r2, r7, #32
 80020be:	4413      	add	r3, r2
 80020c0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80020c4:	021b      	lsls	r3, r3, #8
 80020c6:	b21a      	sxth	r2, r3
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	3301      	adds	r3, #1
 80020ce:	f107 0120 	add.w	r1, r7, #32
 80020d2:	440b      	add	r3, r1
 80020d4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80020d8:	b21b      	sxth	r3, r3
 80020da:	4313      	orrs	r3, r2
 80020dc:	b21b      	sxth	r3, r3
 80020de:	833b      	strh	r3, [r7, #24]
		  te=twosCompToDec(t);
 80020e0:	8b3b      	ldrh	r3, [r7, #24]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 fa64 	bl	80025b0 <twosCompToDec>
 80020e8:	4603      	mov	r3, r0
 80020ea:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)((te)/1055);
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	18d4      	adds	r4, r2, r3
 80020f4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80020f8:	4a9c      	ldr	r2, [pc, #624]	; (800236c <getMag+0x370>)
 80020fa:	fb82 1203 	smull	r1, r2, r2, r3
 80020fe:	1252      	asrs	r2, r2, #9
 8002100:	17db      	asrs	r3, r3, #31
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	b21b      	sxth	r3, r3
 8002106:	4618      	mov	r0, r3
 8002108:	f7fe fd62 	bl	8000bd0 <__aeabi_i2f>
 800210c:	4603      	mov	r3, r0
 800210e:	6023      	str	r3, [r4, #0]
	u16 t=0;
	/** switch the sensitivity set in the CRTLB*/
    switch(crtlB & 0xE0)
    {
    case 0x40:
	  for(i=0; i<2; i++)
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	3301      	adds	r3, #1
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	2b01      	cmp	r3, #1
 800211a:	ddcc      	ble.n	80020b6 <getMag+0xba>
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
		  te=twosCompToDec(t);
		  out[i]=(float)((te)/1055);
	  }
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
 800211c:	7d3b      	ldrb	r3, [r7, #20]
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	b21a      	sxth	r2, r3
 8002122:	7d7b      	ldrb	r3, [r7, #21]
 8002124:	b21b      	sxth	r3, r3
 8002126:	4313      	orrs	r3, r2
 8002128:	b21b      	sxth	r3, r3
 800212a:	833b      	strh	r3, [r7, #24]
	  te=twosCompToDec(t);
 800212c:	8b3b      	ldrh	r3, [r7, #24]
 800212e:	4618      	mov	r0, r3
 8002130:	f000 fa3e 	bl	80025b0 <twosCompToDec>
 8002134:	4603      	mov	r3, r0
 8002136:	837b      	strh	r3, [r7, #26]
	  out[2]=(float)(te/950);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f103 0408 	add.w	r4, r3, #8
 800213e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002142:	4a8b      	ldr	r2, [pc, #556]	; (8002370 <getMag+0x374>)
 8002144:	fb82 1203 	smull	r1, r2, r2, r3
 8002148:	1212      	asrs	r2, r2, #8
 800214a:	17db      	asrs	r3, r3, #31
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	b21b      	sxth	r3, r3
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe fd3d 	bl	8000bd0 <__aeabi_i2f>
 8002156:	4603      	mov	r3, r0
 8002158:	6023      	str	r3, [r4, #0]
	  break;
 800215a:	e218      	b.n	800258e <getMag+0x592>
    case 0x60:
	  for(i=0; i<2; i++)
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
 8002160:	e030      	b.n	80021c4 <getMag+0x1c8>
	  {
		  t=((u16)buffer[2*i] << 8) |(u16) buffer[2*i+1];
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	f107 0220 	add.w	r2, r7, #32
 800216a:	4413      	add	r3, r2
 800216c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002170:	021b      	lsls	r3, r3, #8
 8002172:	b21a      	sxth	r2, r3
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	3301      	adds	r3, #1
 800217a:	f107 0120 	add.w	r1, r7, #32
 800217e:	440b      	add	r3, r1
 8002180:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002184:	b21b      	sxth	r3, r3
 8002186:	4313      	orrs	r3, r2
 8002188:	b21b      	sxth	r3, r3
 800218a:	833b      	strh	r3, [r7, #24]
		  te=twosCompToDec(t);
 800218c:	8b3b      	ldrh	r3, [r7, #24]
 800218e:	4618      	mov	r0, r3
 8002190:	f000 fa0e 	bl	80025b0 <twosCompToDec>
 8002194:	4603      	mov	r3, r0
 8002196:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)(te/795);
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	18d4      	adds	r4, r2, r3
 80021a0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80021a4:	4a73      	ldr	r2, [pc, #460]	; (8002374 <getMag+0x378>)
 80021a6:	fb82 1203 	smull	r1, r2, r2, r3
 80021aa:	441a      	add	r2, r3
 80021ac:	1252      	asrs	r2, r2, #9
 80021ae:	17db      	asrs	r3, r3, #31
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	b21b      	sxth	r3, r3
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe fd0b 	bl	8000bd0 <__aeabi_i2f>
 80021ba:	4603      	mov	r3, r0
 80021bc:	6023      	str	r3, [r4, #0]
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/950);
	  break;
    case 0x60:
	  for(i=0; i<2; i++)
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3301      	adds	r3, #1
 80021c2:	61fb      	str	r3, [r7, #28]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	ddcb      	ble.n	8002162 <getMag+0x166>
	  {
		  t=((u16)buffer[2*i] << 8) |(u16) buffer[2*i+1];
		  te=twosCompToDec(t);
		  out[i]=(float)(te/795);
	  }
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
 80021ca:	7d3b      	ldrb	r3, [r7, #20]
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	b21a      	sxth	r2, r3
 80021d0:	7d7b      	ldrb	r3, [r7, #21]
 80021d2:	b21b      	sxth	r3, r3
 80021d4:	4313      	orrs	r3, r2
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	833b      	strh	r3, [r7, #24]
	  te=twosCompToDec(t);
 80021da:	8b3b      	ldrh	r3, [r7, #24]
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 f9e7 	bl	80025b0 <twosCompToDec>
 80021e2:	4603      	mov	r3, r0
 80021e4:	837b      	strh	r3, [r7, #26]
	  out[2]=(float)(te/710);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f103 0408 	add.w	r4, r3, #8
 80021ec:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80021f0:	4a61      	ldr	r2, [pc, #388]	; (8002378 <getMag+0x37c>)
 80021f2:	fb82 1203 	smull	r1, r2, r2, r3
 80021f6:	1212      	asrs	r2, r2, #8
 80021f8:	17db      	asrs	r3, r3, #31
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	b21b      	sxth	r3, r3
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fce6 	bl	8000bd0 <__aeabi_i2f>
 8002204:	4603      	mov	r3, r0
 8002206:	6023      	str	r3, [r4, #0]
	  break;
 8002208:	e1c1      	b.n	800258e <getMag+0x592>
    case 0x80:
	  for(i=0; i<2; i++)
 800220a:	2300      	movs	r3, #0
 800220c:	61fb      	str	r3, [r7, #28]
 800220e:	e02f      	b.n	8002270 <getMag+0x274>
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	f107 0220 	add.w	r2, r7, #32
 8002218:	4413      	add	r3, r2
 800221a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800221e:	021b      	lsls	r3, r3, #8
 8002220:	b21a      	sxth	r2, r3
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	3301      	adds	r3, #1
 8002228:	f107 0120 	add.w	r1, r7, #32
 800222c:	440b      	add	r3, r1
 800222e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002232:	b21b      	sxth	r3, r3
 8002234:	4313      	orrs	r3, r2
 8002236:	b21b      	sxth	r3, r3
 8002238:	833b      	strh	r3, [r7, #24]
		  te=twosCompToDec(t);
 800223a:	8b3b      	ldrh	r3, [r7, #24]
 800223c:	4618      	mov	r0, r3
 800223e:	f000 f9b7 	bl	80025b0 <twosCompToDec>
 8002242:	4603      	mov	r3, r0
 8002244:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)(te/635);
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	18d4      	adds	r4, r2, r3
 800224e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002252:	4a4a      	ldr	r2, [pc, #296]	; (800237c <getMag+0x380>)
 8002254:	fb82 1203 	smull	r1, r2, r2, r3
 8002258:	1212      	asrs	r2, r2, #8
 800225a:	17db      	asrs	r3, r3, #31
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	b21b      	sxth	r3, r3
 8002260:	4618      	mov	r0, r3
 8002262:	f7fe fcb5 	bl	8000bd0 <__aeabi_i2f>
 8002266:	4603      	mov	r3, r0
 8002268:	6023      	str	r3, [r4, #0]
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/710);
	  break;
    case 0x80:
	  for(i=0; i<2; i++)
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	3301      	adds	r3, #1
 800226e:	61fb      	str	r3, [r7, #28]
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	2b01      	cmp	r3, #1
 8002274:	ddcc      	ble.n	8002210 <getMag+0x214>
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
		  te=twosCompToDec(t);
		  out[i]=(float)(te/635);
	  }
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
 8002276:	7d3b      	ldrb	r3, [r7, #20]
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	b21a      	sxth	r2, r3
 800227c:	7d7b      	ldrb	r3, [r7, #21]
 800227e:	b21b      	sxth	r3, r3
 8002280:	4313      	orrs	r3, r2
 8002282:	b21b      	sxth	r3, r3
 8002284:	833b      	strh	r3, [r7, #24]
	  te=twosCompToDec(t);
 8002286:	8b3b      	ldrh	r3, [r7, #24]
 8002288:	4618      	mov	r0, r3
 800228a:	f000 f991 	bl	80025b0 <twosCompToDec>
 800228e:	4603      	mov	r3, r0
 8002290:	837b      	strh	r3, [r7, #26]
	  out[2]=(float)(te/570);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f103 0408 	add.w	r4, r3, #8
 8002298:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800229c:	4a38      	ldr	r2, [pc, #224]	; (8002380 <getMag+0x384>)
 800229e:	fb82 1203 	smull	r1, r2, r2, r3
 80022a2:	441a      	add	r2, r3
 80022a4:	1252      	asrs	r2, r2, #9
 80022a6:	17db      	asrs	r3, r3, #31
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	b21b      	sxth	r3, r3
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fe fc8f 	bl	8000bd0 <__aeabi_i2f>
 80022b2:	4603      	mov	r3, r0
 80022b4:	6023      	str	r3, [r4, #0]
	  break;
 80022b6:	e16a      	b.n	800258e <getMag+0x592>
    case 0xA0:
	  for(i=0; i<2; i++)
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
 80022bc:	e02f      	b.n	800231e <getMag+0x322>
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	f107 0220 	add.w	r2, r7, #32
 80022c6:	4413      	add	r3, r2
 80022c8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80022cc:	021b      	lsls	r3, r3, #8
 80022ce:	b21a      	sxth	r2, r3
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	3301      	adds	r3, #1
 80022d6:	f107 0120 	add.w	r1, r7, #32
 80022da:	440b      	add	r3, r1
 80022dc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80022e0:	b21b      	sxth	r3, r3
 80022e2:	4313      	orrs	r3, r2
 80022e4:	b21b      	sxth	r3, r3
 80022e6:	833b      	strh	r3, [r7, #24]
		  te=twosCompToDec(t);
 80022e8:	8b3b      	ldrh	r3, [r7, #24]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f960 	bl	80025b0 <twosCompToDec>
 80022f0:	4603      	mov	r3, r0
 80022f2:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)(te/430);
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	18d4      	adds	r4, r2, r3
 80022fc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002300:	4a20      	ldr	r2, [pc, #128]	; (8002384 <getMag+0x388>)
 8002302:	fb82 1203 	smull	r1, r2, r2, r3
 8002306:	11d2      	asrs	r2, r2, #7
 8002308:	17db      	asrs	r3, r3, #31
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	b21b      	sxth	r3, r3
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe fc5e 	bl	8000bd0 <__aeabi_i2f>
 8002314:	4603      	mov	r3, r0
 8002316:	6023      	str	r3, [r4, #0]
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/570);
	  break;
    case 0xA0:
	  for(i=0; i<2; i++)
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	3301      	adds	r3, #1
 800231c:	61fb      	str	r3, [r7, #28]
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	2b01      	cmp	r3, #1
 8002322:	ddcc      	ble.n	80022be <getMag+0x2c2>
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
		  te=twosCompToDec(t);
		  out[i]=(float)(te/430);
	  }
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
 8002324:	7d3b      	ldrb	r3, [r7, #20]
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	b21a      	sxth	r2, r3
 800232a:	7d7b      	ldrb	r3, [r7, #21]
 800232c:	b21b      	sxth	r3, r3
 800232e:	4313      	orrs	r3, r2
 8002330:	b21b      	sxth	r3, r3
 8002332:	833b      	strh	r3, [r7, #24]
	  te=twosCompToDec(t);
 8002334:	8b3b      	ldrh	r3, [r7, #24]
 8002336:	4618      	mov	r0, r3
 8002338:	f000 f93a 	bl	80025b0 <twosCompToDec>
 800233c:	4603      	mov	r3, r0
 800233e:	837b      	strh	r3, [r7, #26]
	  out[2]=(float)(te/385);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f103 0408 	add.w	r4, r3, #8
 8002346:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800234a:	4a0f      	ldr	r2, [pc, #60]	; (8002388 <getMag+0x38c>)
 800234c:	fb82 1203 	smull	r1, r2, r2, r3
 8002350:	11d2      	asrs	r2, r2, #7
 8002352:	17db      	asrs	r3, r3, #31
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	b21b      	sxth	r3, r3
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe fc39 	bl	8000bd0 <__aeabi_i2f>
 800235e:	4603      	mov	r3, r0
 8002360:	6023      	str	r3, [r4, #0]
	  break;
 8002362:	e114      	b.n	800258e <getMag+0x592>
    case 0xB0:
	  for(i=0; i<2; i++)
 8002364:	2300      	movs	r3, #0
 8002366:	61fb      	str	r3, [r7, #28]
 8002368:	e040      	b.n	80023ec <getMag+0x3f0>
 800236a:	bf00      	nop
 800236c:	7c3d2619 	.word	0x7c3d2619
 8002370:	44fc3a35 	.word	0x44fc3a35
 8002374:	a4ded52d 	.word	0xa4ded52d
 8002378:	5c4de1b7 	.word	0x5c4de1b7
 800237c:	6734d007 	.word	0x6734d007
 8002380:	e5f36cb1 	.word	0xe5f36cb1
 8002384:	4c346405 	.word	0x4c346405
 8002388:	551c979b 	.word	0x551c979b
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	f107 0220 	add.w	r2, r7, #32
 8002394:	4413      	add	r3, r2
 8002396:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800239a:	021b      	lsls	r3, r3, #8
 800239c:	b21a      	sxth	r2, r3
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	3301      	adds	r3, #1
 80023a4:	f107 0120 	add.w	r1, r7, #32
 80023a8:	440b      	add	r3, r1
 80023aa:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80023ae:	b21b      	sxth	r3, r3
 80023b0:	4313      	orrs	r3, r2
 80023b2:	b21b      	sxth	r3, r3
 80023b4:	833b      	strh	r3, [r7, #24]
		  te=twosCompToDec(t);
 80023b6:	8b3b      	ldrh	r3, [r7, #24]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 f8f9 	bl	80025b0 <twosCompToDec>
 80023be:	4603      	mov	r3, r0
 80023c0:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)(te/375);
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	18d4      	adds	r4, r2, r3
 80023ca:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80023ce:	4a72      	ldr	r2, [pc, #456]	; (8002598 <getMag+0x59c>)
 80023d0:	fb82 1203 	smull	r1, r2, r2, r3
 80023d4:	10d2      	asrs	r2, r2, #3
 80023d6:	17db      	asrs	r3, r3, #31
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	b21b      	sxth	r3, r3
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fbf7 	bl	8000bd0 <__aeabi_i2f>
 80023e2:	4603      	mov	r3, r0
 80023e4:	6023      	str	r3, [r4, #0]
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/385);
	  break;
    case 0xB0:
	  for(i=0; i<2; i++)
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	3301      	adds	r3, #1
 80023ea:	61fb      	str	r3, [r7, #28]
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	ddcc      	ble.n	800238c <getMag+0x390>
	  {
		  t=((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1];
		  te=twosCompToDec(t);
		  out[i]=(float)(te/375);
	  }
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
 80023f2:	7d3b      	ldrb	r3, [r7, #20]
 80023f4:	021b      	lsls	r3, r3, #8
 80023f6:	b21a      	sxth	r2, r3
 80023f8:	7d7b      	ldrb	r3, [r7, #21]
 80023fa:	b21b      	sxth	r3, r3
 80023fc:	4313      	orrs	r3, r2
 80023fe:	b21b      	sxth	r3, r3
 8002400:	833b      	strh	r3, [r7, #24]
	  te=twosCompToDec(t);
 8002402:	8b3b      	ldrh	r3, [r7, #24]
 8002404:	4618      	mov	r0, r3
 8002406:	f000 f8d3 	bl	80025b0 <twosCompToDec>
 800240a:	4603      	mov	r3, r0
 800240c:	837b      	strh	r3, [r7, #26]
	  out[2]=(float)(te/335);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f103 0408 	add.w	r4, r3, #8
 8002414:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002418:	4a60      	ldr	r2, [pc, #384]	; (800259c <getMag+0x5a0>)
 800241a:	fb82 1203 	smull	r1, r2, r2, r3
 800241e:	441a      	add	r2, r3
 8002420:	1212      	asrs	r2, r2, #8
 8002422:	17db      	asrs	r3, r3, #31
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	b21b      	sxth	r3, r3
 8002428:	4618      	mov	r0, r3
 800242a:	f7fe fbd1 	bl	8000bd0 <__aeabi_i2f>
 800242e:	4603      	mov	r3, r0
 8002430:	6023      	str	r3, [r4, #0]
	  break;
 8002432:	e0ac      	b.n	800258e <getMag+0x592>
    case 0xC0:
	  for(i=0; i<2; i++)
 8002434:	2300      	movs	r3, #0
 8002436:	61fb      	str	r3, [r7, #28]
 8002438:	e02f      	b.n	800249a <getMag+0x49e>
	  {
		  t=((u16)buffer[2*i] << 8) |(u16) buffer[2*i+1];
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	f107 0220 	add.w	r2, r7, #32
 8002442:	4413      	add	r3, r2
 8002444:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002448:	021b      	lsls	r3, r3, #8
 800244a:	b21a      	sxth	r2, r3
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	3301      	adds	r3, #1
 8002452:	f107 0120 	add.w	r1, r7, #32
 8002456:	440b      	add	r3, r1
 8002458:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800245c:	b21b      	sxth	r3, r3
 800245e:	4313      	orrs	r3, r2
 8002460:	b21b      	sxth	r3, r3
 8002462:	833b      	strh	r3, [r7, #24]
		  te=twosCompToDec(t);
 8002464:	8b3b      	ldrh	r3, [r7, #24]
 8002466:	4618      	mov	r0, r3
 8002468:	f000 f8a2 	bl	80025b0 <twosCompToDec>
 800246c:	4603      	mov	r3, r0
 800246e:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)(te/320);
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	18d4      	adds	r4, r2, r3
 8002478:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800247c:	4a48      	ldr	r2, [pc, #288]	; (80025a0 <getMag+0x5a4>)
 800247e:	fb82 1203 	smull	r1, r2, r2, r3
 8002482:	11d2      	asrs	r2, r2, #7
 8002484:	17db      	asrs	r3, r3, #31
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	b21b      	sxth	r3, r3
 800248a:	4618      	mov	r0, r3
 800248c:	f7fe fba0 	bl	8000bd0 <__aeabi_i2f>
 8002490:	4603      	mov	r3, r0
 8002492:	6023      	str	r3, [r4, #0]
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/335);
	  break;
    case 0xC0:
	  for(i=0; i<2; i++)
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	3301      	adds	r3, #1
 8002498:	61fb      	str	r3, [r7, #28]
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	2b01      	cmp	r3, #1
 800249e:	ddcc      	ble.n	800243a <getMag+0x43e>
	  {
		  t=((u16)buffer[2*i] << 8) |(u16) buffer[2*i+1];
		  te=twosCompToDec(t);
		  out[i]=(float)(te/320);
	  }
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
 80024a0:	7d3b      	ldrb	r3, [r7, #20]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	b21a      	sxth	r2, r3
 80024a6:	7d7b      	ldrb	r3, [r7, #21]
 80024a8:	b21b      	sxth	r3, r3
 80024aa:	4313      	orrs	r3, r2
 80024ac:	b21b      	sxth	r3, r3
 80024ae:	833b      	strh	r3, [r7, #24]
	  te=twosCompToDec(t);
 80024b0:	8b3b      	ldrh	r3, [r7, #24]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f000 f87c 	bl	80025b0 <twosCompToDec>
 80024b8:	4603      	mov	r3, r0
 80024ba:	837b      	strh	r3, [r7, #26]
	  out[2]=(float)(te/285);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f103 0408 	add.w	r4, r3, #8
 80024c2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80024c6:	4a37      	ldr	r2, [pc, #220]	; (80025a4 <getMag+0x5a8>)
 80024c8:	fb82 1203 	smull	r1, r2, r2, r3
 80024cc:	441a      	add	r2, r3
 80024ce:	1212      	asrs	r2, r2, #8
 80024d0:	17db      	asrs	r3, r3, #31
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	b21b      	sxth	r3, r3
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7fe fb7a 	bl	8000bd0 <__aeabi_i2f>
 80024dc:	4603      	mov	r3, r0
 80024de:	6023      	str	r3, [r4, #0]
	  break;
 80024e0:	e055      	b.n	800258e <getMag+0x592>
    case 0xE0:
	  for(i=0; i<2; i++)
 80024e2:	2300      	movs	r3, #0
 80024e4:	61fb      	str	r3, [r7, #28]
 80024e6:	e02f      	b.n	8002548 <getMag+0x54c>
	  {
		  t=(((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1]);
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	f107 0220 	add.w	r2, r7, #32
 80024f0:	4413      	add	r3, r2
 80024f2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80024f6:	021b      	lsls	r3, r3, #8
 80024f8:	b21a      	sxth	r2, r3
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	3301      	adds	r3, #1
 8002500:	f107 0120 	add.w	r1, r7, #32
 8002504:	440b      	add	r3, r1
 8002506:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800250a:	b21b      	sxth	r3, r3
 800250c:	4313      	orrs	r3, r2
 800250e:	b21b      	sxth	r3, r3
 8002510:	833b      	strh	r3, [r7, #24]
		  te=twosCompToDec(t);
 8002512:	8b3b      	ldrh	r3, [r7, #24]
 8002514:	4618      	mov	r0, r3
 8002516:	f000 f84b 	bl	80025b0 <twosCompToDec>
 800251a:	4603      	mov	r3, r0
 800251c:	837b      	strh	r3, [r7, #26]
		  out[i]=(float)(te/230);
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	18d4      	adds	r4, r2, r3
 8002526:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800252a:	4a1f      	ldr	r2, [pc, #124]	; (80025a8 <getMag+0x5ac>)
 800252c:	fb82 1203 	smull	r1, r2, r2, r3
 8002530:	1192      	asrs	r2, r2, #6
 8002532:	17db      	asrs	r3, r3, #31
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	b21b      	sxth	r3, r3
 8002538:	4618      	mov	r0, r3
 800253a:	f7fe fb49 	bl	8000bd0 <__aeabi_i2f>
 800253e:	4603      	mov	r3, r0
 8002540:	6023      	str	r3, [r4, #0]
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
	  te=twosCompToDec(t);
	  out[2]=(float)(te/285);
	  break;
    case 0xE0:
	  for(i=0; i<2; i++)
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3301      	adds	r3, #1
 8002546:	61fb      	str	r3, [r7, #28]
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	2b01      	cmp	r3, #1
 800254c:	ddcc      	ble.n	80024e8 <getMag+0x4ec>
	  {
		  t=(((u16)buffer[2*i] << 8) | (u16)buffer[2*i+1]);
		  te=twosCompToDec(t);
		  out[i]=(float)(te/230);
	  }
	  t=((u16)buffer[4] << 8) | (u16)buffer[5];
 800254e:	7d3b      	ldrb	r3, [r7, #20]
 8002550:	021b      	lsls	r3, r3, #8
 8002552:	b21a      	sxth	r2, r3
 8002554:	7d7b      	ldrb	r3, [r7, #21]
 8002556:	b21b      	sxth	r3, r3
 8002558:	4313      	orrs	r3, r2
 800255a:	b21b      	sxth	r3, r3
 800255c:	833b      	strh	r3, [r7, #24]
	  te=twosCompToDec(t);
 800255e:	8b3b      	ldrh	r3, [r7, #24]
 8002560:	4618      	mov	r0, r3
 8002562:	f000 f825 	bl	80025b0 <twosCompToDec>
 8002566:	4603      	mov	r3, r0
 8002568:	837b      	strh	r3, [r7, #26]
	  out[2]=(float)(te/205);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	f103 0408 	add.w	r4, r3, #8
 8002570:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002574:	4a0d      	ldr	r2, [pc, #52]	; (80025ac <getMag+0x5b0>)
 8002576:	fb82 1203 	smull	r1, r2, r2, r3
 800257a:	1192      	asrs	r2, r2, #6
 800257c:	17db      	asrs	r3, r3, #31
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	b21b      	sxth	r3, r3
 8002582:	4618      	mov	r0, r3
 8002584:	f7fe fb24 	bl	8000bd0 <__aeabi_i2f>
 8002588:	4603      	mov	r3, r0
 800258a:	6023      	str	r3, [r4, #0]
	  break;
 800258c:	bf00      	nop
    }
}
 800258e:	bf00      	nop
 8002590:	3724      	adds	r7, #36	; 0x24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd90      	pop	{r4, r7, pc}
 8002596:	bf00      	nop
 8002598:	057619f1 	.word	0x057619f1
 800259c:	c3a13de7 	.word	0xc3a13de7
 80025a0:	66666667 	.word	0x66666667
 80025a4:	e5f36cb1 	.word	0xe5f36cb1
 80025a8:	473c1ab7 	.word	0x473c1ab7
 80025ac:	4fec04ff 	.word	0x4fec04ff

080025b0 <twosCompToDec>:
s16 twosCompToDec(u16 val)//for 16 bit
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	80fb      	strh	r3, [r7, #6]
	u16 v=val;
 80025ba:	88fb      	ldrh	r3, [r7, #6]
 80025bc:	81bb      	strh	r3, [r7, #12]
	s16 temp=0;
 80025be:	2300      	movs	r3, #0
 80025c0:	81fb      	strh	r3, [r7, #14]
	if((v & 0b1000000000000000)==0b1000000000000000)
 80025c2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	da02      	bge.n	80025d0 <twosCompToDec+0x20>
	{
		temp=-32768;
 80025ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025ce:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000001)==0b0000000000000001)
 80025d0:	89bb      	ldrh	r3, [r7, #12]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <twosCompToDec+0x32>
	{
		temp=temp+1;
 80025da:	89fb      	ldrh	r3, [r7, #14]
 80025dc:	3301      	adds	r3, #1
 80025de:	b29b      	uxth	r3, r3
 80025e0:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000010)==0b0000000000000010)
 80025e2:	89bb      	ldrh	r3, [r7, #12]
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <twosCompToDec+0x44>
	{
		temp=temp+2;
 80025ec:	89fb      	ldrh	r3, [r7, #14]
 80025ee:	3302      	adds	r3, #2
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000000100)==0b0000000000000100)
 80025f4:	89bb      	ldrh	r3, [r7, #12]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d003      	beq.n	8002606 <twosCompToDec+0x56>
	{
		temp=temp+4;
 80025fe:	89fb      	ldrh	r3, [r7, #14]
 8002600:	3304      	adds	r3, #4
 8002602:	b29b      	uxth	r3, r3
 8002604:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000001000)==0b0000000000001000)
 8002606:	89bb      	ldrh	r3, [r7, #12]
 8002608:	f003 0308 	and.w	r3, r3, #8
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <twosCompToDec+0x68>
	{
		temp=temp+8;
 8002610:	89fb      	ldrh	r3, [r7, #14]
 8002612:	3308      	adds	r3, #8
 8002614:	b29b      	uxth	r3, r3
 8002616:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000010000)==0b0000000000010000)
 8002618:	89bb      	ldrh	r3, [r7, #12]
 800261a:	f003 0310 	and.w	r3, r3, #16
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <twosCompToDec+0x7a>
	{
		temp=temp+16;
 8002622:	89fb      	ldrh	r3, [r7, #14]
 8002624:	3310      	adds	r3, #16
 8002626:	b29b      	uxth	r3, r3
 8002628:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000000100000)==0b0000000000100000)
 800262a:	89bb      	ldrh	r3, [r7, #12]
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	2b00      	cmp	r3, #0
 8002632:	d003      	beq.n	800263c <twosCompToDec+0x8c>
	{
		temp=temp+32;
 8002634:	89fb      	ldrh	r3, [r7, #14]
 8002636:	3320      	adds	r3, #32
 8002638:	b29b      	uxth	r3, r3
 800263a:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000001000000)==0b0000000001000000)
 800263c:	89bb      	ldrh	r3, [r7, #12]
 800263e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002642:	2b00      	cmp	r3, #0
 8002644:	d003      	beq.n	800264e <twosCompToDec+0x9e>
	{
		temp=temp+64;
 8002646:	89fb      	ldrh	r3, [r7, #14]
 8002648:	3340      	adds	r3, #64	; 0x40
 800264a:	b29b      	uxth	r3, r3
 800264c:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000010000000)==0b0000000010000000)
 800264e:	89bb      	ldrh	r3, [r7, #12]
 8002650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002654:	2b00      	cmp	r3, #0
 8002656:	d003      	beq.n	8002660 <twosCompToDec+0xb0>
	{
		temp=temp+128;
 8002658:	89fb      	ldrh	r3, [r7, #14]
 800265a:	3380      	adds	r3, #128	; 0x80
 800265c:	b29b      	uxth	r3, r3
 800265e:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000000100000000)==0b0000000100000000)
 8002660:	89bb      	ldrh	r3, [r7, #12]
 8002662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002666:	2b00      	cmp	r3, #0
 8002668:	d004      	beq.n	8002674 <twosCompToDec+0xc4>
	{
		temp=temp+256;
 800266a:	89fb      	ldrh	r3, [r7, #14]
 800266c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002670:	b29b      	uxth	r3, r3
 8002672:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000001000000000)==0b0000001000000000)
 8002674:	89bb      	ldrh	r3, [r7, #12]
 8002676:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800267a:	2b00      	cmp	r3, #0
 800267c:	d004      	beq.n	8002688 <twosCompToDec+0xd8>
	{
		temp=temp+512;
 800267e:	89fb      	ldrh	r3, [r7, #14]
 8002680:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002684:	b29b      	uxth	r3, r3
 8002686:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000010000000000)==0b0000010000000000)
 8002688:	89bb      	ldrh	r3, [r7, #12]
 800268a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800268e:	2b00      	cmp	r3, #0
 8002690:	d004      	beq.n	800269c <twosCompToDec+0xec>
	{
		temp=temp+1024;
 8002692:	89fb      	ldrh	r3, [r7, #14]
 8002694:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002698:	b29b      	uxth	r3, r3
 800269a:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0000100000000000)==0b0000100000000000)
 800269c:	89bb      	ldrh	r3, [r7, #12]
 800269e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d004      	beq.n	80026b0 <twosCompToDec+0x100>
	{
		temp=temp+2048;
 80026a6:	89fb      	ldrh	r3, [r7, #14]
 80026a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0001000000000000)==0b0001000000000000)
 80026b0:	89bb      	ldrh	r3, [r7, #12]
 80026b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d004      	beq.n	80026c4 <twosCompToDec+0x114>
	{
		temp=temp+4096;
 80026ba:	89fb      	ldrh	r3, [r7, #14]
 80026bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0010000000000000)==0b0010000000000000)
 80026c4:	89bb      	ldrh	r3, [r7, #12]
 80026c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d004      	beq.n	80026d8 <twosCompToDec+0x128>
	{
		temp=temp+8192;
 80026ce:	89fb      	ldrh	r3, [r7, #14]
 80026d0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	81fb      	strh	r3, [r7, #14]
	}
	if((v & 0b0100000000000000)==0b0100000000000000)
 80026d8:	89bb      	ldrh	r3, [r7, #12]
 80026da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d004      	beq.n	80026ec <twosCompToDec+0x13c>
	{
		temp=temp+16384;
 80026e2:	89fb      	ldrh	r3, [r7, #14]
 80026e4:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	81fb      	strh	r3, [r7, #14]
	}

	return (s16)temp;
 80026ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop

080026fc <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08c      	sub	sp, #48	; 0x30
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8002706:	2300      	movs	r3, #0
 8002708:	62fb      	str	r3, [r7, #44]	; 0x2c
 800270a:	2300      	movs	r3, #0
 800270c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 800270e:	2300      	movs	r3, #0
 8002710:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8002712:	2300      	movs	r3, #0
 8002714:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	8a1b      	ldrh	r3, [r3, #16]
 8002722:	b29b      	uxth	r3, r3
 8002724:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8002726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002728:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800272c:	4013      	ands	r3, r2
 800272e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	88db      	ldrh	r3, [r3, #6]
 8002734:	461a      	mov	r2, r3
 8002736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002738:	4313      	orrs	r3, r2
 800273a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800273c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800273e:	b29a      	uxth	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	899b      	ldrh	r3, [r3, #12]
 8002748:	b29b      	uxth	r3, r3
 800274a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800274c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800274e:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8002752:	4013      	ands	r3, r2
 8002754:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	889a      	ldrh	r2, [r3, #4]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	891b      	ldrh	r3, [r3, #8]
 800275e:	4313      	orrs	r3, r2
 8002760:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8002766:	4313      	orrs	r3, r2
 8002768:	b29b      	uxth	r3, r3
 800276a:	461a      	mov	r2, r3
 800276c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800276e:	4313      	orrs	r3, r2
 8002770:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002774:	b29a      	uxth	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	8a9b      	ldrh	r3, [r3, #20]
 800277e:	b29b      	uxth	r3, r3
 8002780:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8002782:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002784:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8002788:	4013      	ands	r3, r2
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	899b      	ldrh	r3, [r3, #12]
 8002790:	461a      	mov	r2, r3
 8002792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002794:	4313      	orrs	r3, r2
 8002796:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800279a:	b29a      	uxth	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80027a0:	f107 0308 	add.w	r3, r7, #8
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 fb71 	bl	8002e8c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	4a2e      	ldr	r2, [pc, #184]	; (8002868 <USART_Init+0x16c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d102      	bne.n	80027b8 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80027b6:	e001      	b.n	80027bc <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	899b      	ldrh	r3, [r3, #12]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	da0c      	bge.n	80027e2 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80027c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80027ca:	4613      	mov	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	009a      	lsls	r2, r3, #2
 80027d2:	441a      	add	r2, r3
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	fbb2 f3f3 	udiv	r3, r2, r3
 80027de:	627b      	str	r3, [r7, #36]	; 0x24
 80027e0:	e00b      	b.n	80027fa <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80027e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80027e4:	4613      	mov	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	009a      	lsls	r2, r3, #2
 80027ec:	441a      	add	r2, r3
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80027fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fc:	4a1b      	ldr	r2, [pc, #108]	; (800286c <USART_Init+0x170>)
 80027fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002802:	095b      	lsrs	r3, r3, #5
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800280a:	091b      	lsrs	r3, r3, #4
 800280c:	2264      	movs	r2, #100	; 0x64
 800280e:	fb02 f303 	mul.w	r3, r2, r3
 8002812:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	899b      	ldrh	r3, [r3, #12]
 800281c:	b29b      	uxth	r3, r3
 800281e:	b21b      	sxth	r3, r3
 8002820:	2b00      	cmp	r3, #0
 8002822:	da0c      	bge.n	800283e <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8002824:	6a3b      	ldr	r3, [r7, #32]
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	3332      	adds	r3, #50	; 0x32
 800282a:	4a10      	ldr	r2, [pc, #64]	; (800286c <USART_Init+0x170>)
 800282c:	fba2 2303 	umull	r2, r3, r2, r3
 8002830:	095b      	lsrs	r3, r3, #5
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002838:	4313      	orrs	r3, r2
 800283a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800283c:	e00b      	b.n	8002856 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	011b      	lsls	r3, r3, #4
 8002842:	3332      	adds	r3, #50	; 0x32
 8002844:	4a09      	ldr	r2, [pc, #36]	; (800286c <USART_Init+0x170>)
 8002846:	fba2 2303 	umull	r2, r3, r2, r3
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	f003 030f 	and.w	r3, r3, #15
 8002850:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002852:	4313      	orrs	r3, r2
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8002856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002858:	b29a      	uxth	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	811a      	strh	r2, [r3, #8]
}
 800285e:	bf00      	nop
 8002860:	3730      	adds	r7, #48	; 0x30
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40013800 	.word	0x40013800
 800286c:	51eb851f 	.word	0x51eb851f

08002870 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d008      	beq.n	8002894 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	899b      	ldrh	r3, [r3, #12]
 8002886:	b29b      	uxth	r3, r3
 8002888:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800288c:	b29a      	uxth	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8002892:	e007      	b.n	80028a4 <USART_Cmd+0x34>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	899b      	ldrh	r3, [r3, #12]
 8002898:	b29b      	uxth	r3, r3
 800289a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800289e:	b29a      	uxth	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	819a      	strh	r2, [r3, #12]
  }
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop

080028b0 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	460b      	mov	r3, r1
 80028ba:	807b      	strh	r3, [r7, #2]
 80028bc:	4613      	mov	r3, r2
 80028be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 80028c0:	787b      	ldrb	r3, [r7, #1]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d008      	beq.n	80028d8 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	8a9b      	ldrh	r3, [r3, #20]
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	887b      	ldrh	r3, [r7, #2]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 80028d6:	e009      	b.n	80028ec <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	8a9b      	ldrh	r3, [r3, #20]
 80028dc:	b29a      	uxth	r2, r3
 80028de:	887b      	ldrh	r3, [r7, #2]
 80028e0:	43db      	mvns	r3, r3
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	4013      	ands	r3, r2
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	829a      	strh	r2, [r3, #20]
  }
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop

080028f8 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002902:	2300      	movs	r3, #0
 8002904:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a2e      	ldr	r2, [pc, #184]	; (80029c8 <TIM_TimeBaseInit+0xd0>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d013      	beq.n	800293c <TIM_TimeBaseInit+0x44>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4a2d      	ldr	r2, [pc, #180]	; (80029cc <TIM_TimeBaseInit+0xd4>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d00f      	beq.n	800293c <TIM_TimeBaseInit+0x44>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002922:	d00b      	beq.n	800293c <TIM_TimeBaseInit+0x44>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a2a      	ldr	r2, [pc, #168]	; (80029d0 <TIM_TimeBaseInit+0xd8>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d007      	beq.n	800293c <TIM_TimeBaseInit+0x44>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a29      	ldr	r2, [pc, #164]	; (80029d4 <TIM_TimeBaseInit+0xdc>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d003      	beq.n	800293c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a28      	ldr	r2, [pc, #160]	; (80029d8 <TIM_TimeBaseInit+0xe0>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d108      	bne.n	800294e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 800293c:	89fb      	ldrh	r3, [r7, #14]
 800293e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002942:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	885a      	ldrh	r2, [r3, #2]
 8002948:	89fb      	ldrh	r3, [r7, #14]
 800294a:	4313      	orrs	r3, r2
 800294c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a22      	ldr	r2, [pc, #136]	; (80029dc <TIM_TimeBaseInit+0xe4>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00c      	beq.n	8002970 <TIM_TimeBaseInit+0x78>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a21      	ldr	r2, [pc, #132]	; (80029e0 <TIM_TimeBaseInit+0xe8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d008      	beq.n	8002970 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 800295e:	89fb      	ldrh	r3, [r7, #14]
 8002960:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002964:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	88da      	ldrh	r2, [r3, #6]
 800296a:	89fb      	ldrh	r3, [r7, #14]
 800296c:	4313      	orrs	r3, r2
 800296e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	89fa      	ldrh	r2, [r7, #14]
 8002974:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	889a      	ldrh	r2, [r3, #4]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	881a      	ldrh	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a0f      	ldr	r2, [pc, #60]	; (80029c8 <TIM_TimeBaseInit+0xd0>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d00f      	beq.n	80029ae <TIM_TimeBaseInit+0xb6>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a0e      	ldr	r2, [pc, #56]	; (80029cc <TIM_TimeBaseInit+0xd4>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d00b      	beq.n	80029ae <TIM_TimeBaseInit+0xb6>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a12      	ldr	r2, [pc, #72]	; (80029e4 <TIM_TimeBaseInit+0xec>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d007      	beq.n	80029ae <TIM_TimeBaseInit+0xb6>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a11      	ldr	r2, [pc, #68]	; (80029e8 <TIM_TimeBaseInit+0xf0>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d003      	beq.n	80029ae <TIM_TimeBaseInit+0xb6>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a10      	ldr	r2, [pc, #64]	; (80029ec <TIM_TimeBaseInit+0xf4>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d104      	bne.n	80029b8 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	7a1b      	ldrb	r3, [r3, #8]
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	829a      	strh	r2, [r3, #20]
}
 80029be:	bf00      	nop
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	40012c00 	.word	0x40012c00
 80029cc:	40013400 	.word	0x40013400
 80029d0:	40000400 	.word	0x40000400
 80029d4:	40000800 	.word	0x40000800
 80029d8:	40000c00 	.word	0x40000c00
 80029dc:	40001000 	.word	0x40001000
 80029e0:	40001400 	.word	0x40001400
 80029e4:	40014000 	.word	0x40014000
 80029e8:	40014400 	.word	0x40014400
 80029ec:	40014800 	.word	0x40014800

080029f0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80029fa:	2300      	movs	r3, #0
 80029fc:	817b      	strh	r3, [r7, #10]
 80029fe:	2300      	movs	r3, #0
 8002a00:	81fb      	strh	r3, [r7, #14]
 8002a02:	2300      	movs	r3, #0
 8002a04:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	8c1b      	ldrh	r3, [r3, #32]
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	f023 0301 	bic.w	r3, r3, #1
 8002a10:	b29a      	uxth	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	8c1b      	ldrh	r3, [r3, #32]
 8002a1a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	889b      	ldrh	r3, [r3, #4]
 8002a20:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	8b1b      	ldrh	r3, [r3, #24]
 8002a26:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8002a28:	897b      	ldrh	r3, [r7, #10]
 8002a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a2e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8002a30:	897b      	ldrh	r3, [r7, #10]
 8002a32:	f023 0303 	bic.w	r3, r3, #3
 8002a36:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	881a      	ldrh	r2, [r3, #0]
 8002a3c:	897b      	ldrh	r3, [r7, #10]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8002a42:	89fb      	ldrh	r3, [r7, #14]
 8002a44:	f023 0302 	bic.w	r3, r3, #2
 8002a48:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	891a      	ldrh	r2, [r3, #8]
 8002a4e:	89fb      	ldrh	r3, [r7, #14]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	885a      	ldrh	r2, [r3, #2]
 8002a58:	89fb      	ldrh	r3, [r7, #14]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a24      	ldr	r2, [pc, #144]	; (8002af4 <TIM_OC1Init+0x104>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d00f      	beq.n	8002a86 <TIM_OC1Init+0x96>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a23      	ldr	r2, [pc, #140]	; (8002af8 <TIM_OC1Init+0x108>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d00b      	beq.n	8002a86 <TIM_OC1Init+0x96>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a22      	ldr	r2, [pc, #136]	; (8002afc <TIM_OC1Init+0x10c>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d007      	beq.n	8002a86 <TIM_OC1Init+0x96>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a21      	ldr	r2, [pc, #132]	; (8002b00 <TIM_OC1Init+0x110>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d003      	beq.n	8002a86 <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a20      	ldr	r2, [pc, #128]	; (8002b04 <TIM_OC1Init+0x114>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d123      	bne.n	8002ace <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8002a86:	89fb      	ldrh	r3, [r7, #14]
 8002a88:	f023 0308 	bic.w	r3, r3, #8
 8002a8c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	895a      	ldrh	r2, [r3, #10]
 8002a92:	89fb      	ldrh	r3, [r7, #14]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8002a98:	89fb      	ldrh	r3, [r7, #14]
 8002a9a:	f023 0304 	bic.w	r3, r3, #4
 8002a9e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	889a      	ldrh	r2, [r3, #4]
 8002aa4:	89fb      	ldrh	r3, [r7, #14]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8002aaa:	89bb      	ldrh	r3, [r7, #12]
 8002aac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ab0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8002ab2:	89bb      	ldrh	r3, [r7, #12]
 8002ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ab8:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	899a      	ldrh	r2, [r3, #12]
 8002abe:	89bb      	ldrh	r3, [r7, #12]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	89da      	ldrh	r2, [r3, #14]
 8002ac8:	89bb      	ldrh	r3, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	89ba      	ldrh	r2, [r7, #12]
 8002ad2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	897a      	ldrh	r2, [r7, #10]
 8002ad8:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	88da      	ldrh	r2, [r3, #6]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	89fa      	ldrh	r2, [r7, #14]
 8002ae6:	841a      	strh	r2, [r3, #32]
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bc80      	pop	{r7}
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40012c00 	.word	0x40012c00
 8002af8:	40013400 	.word	0x40013400
 8002afc:	40014000 	.word	0x40014000
 8002b00:	40014400 	.word	0x40014400
 8002b04:	40014800 	.word	0x40014800

08002b08 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	460b      	mov	r3, r1
 8002b12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002b14:	78fb      	ldrb	r3, [r7, #3]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d008      	beq.n	8002b2c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	f043 0301 	orr.w	r3, r3, #1
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8002b2a:	e007      	b.n	8002b3c <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	f023 0301 	bic.w	r3, r3, #1
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	801a      	strh	r2, [r3, #0]
  }
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop

08002b48 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	460b      	mov	r3, r1
 8002b52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002b54:	78fb      	ldrb	r3, [r7, #3]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00c      	beq.n	8002b74 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
 8002b72:	e009      	b.n	8002b88 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bc80      	pop	{r7}
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop

08002b94 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	807b      	strh	r3, [r7, #2]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002ba4:	787b      	ldrb	r3, [r7, #1]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d008      	beq.n	8002bbc <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	899b      	ldrh	r3, [r3, #12]
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	887b      	ldrh	r3, [r7, #2]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	b29a      	uxth	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8002bba:	e009      	b.n	8002bd0 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	899b      	ldrh	r3, [r3, #12]
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	887b      	ldrh	r3, [r7, #2]
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	4013      	ands	r3, r2
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	819a      	strh	r2, [r3, #12]
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bc80      	pop	{r7}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop

08002bdc <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002be8:	78fb      	ldrb	r3, [r7, #3]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d008      	beq.n	8002c00 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 8002bfe:	e007      	b.n	8002c10 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	801a      	strh	r2, [r3, #0]
  }
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop

08002c1c <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	460b      	mov	r3, r1
 8002c26:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	8b1b      	ldrh	r3, [r3, #24]
 8002c30:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8002c32:	89fb      	ldrh	r3, [r7, #14]
 8002c34:	f023 0308 	bic.w	r3, r3, #8
 8002c38:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8002c3a:	89fa      	ldrh	r2, [r7, #14]
 8002c3c:	887b      	ldrh	r3, [r7, #2]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	89fa      	ldrh	r2, [r7, #14]
 8002c46:	831a      	strh	r2, [r3, #24]
}
 8002c48:	bf00      	nop
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop

08002c54 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	460b      	mov	r3, r1
 8002c7a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8002c80:	2300      	movs	r3, #0
 8002c82:	81bb      	strh	r3, [r7, #12]
 8002c84:	2300      	movs	r3, #0
 8002c86:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	8a1b      	ldrh	r3, [r3, #16]
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	887b      	ldrh	r3, [r7, #2]
 8002c90:	4013      	ands	r3, r2
 8002c92:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	899b      	ldrh	r3, [r3, #12]
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8002ca0:	89bb      	ldrh	r3, [r7, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <TIM_GetITStatus+0x42>
 8002ca6:	897b      	ldrh	r3, [r7, #10]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8002cac:	2301      	movs	r3, #1
 8002cae:	73fb      	strb	r3, [r7, #15]
 8002cb0:	e001      	b.n	8002cb6 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3714      	adds	r7, #20
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop

08002cc4 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8002cd0:	887b      	ldrh	r3, [r7, #2]
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	821a      	strh	r2, [r3, #16]
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bc80      	pop	{r7}
 8002ce2:	4770      	bx	lr

08002ce4 <SPI_I2S_DeInit>:
  *         reset values (Affects also the I2Ss).
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a17      	ldr	r2, [pc, #92]	; (8002d4c <SPI_I2S_DeInit+0x68>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d10a      	bne.n	8002d0a <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002cfa:	f000 f9d1 	bl	80030a0 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8002cfe:	2100      	movs	r1, #0
 8002d00:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002d04:	f000 f9cc 	bl	80030a0 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8002d08:	e01c      	b.n	8002d44 <SPI_I2S_DeInit+0x60>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a10      	ldr	r2, [pc, #64]	; (8002d50 <SPI_I2S_DeInit+0x6c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d10a      	bne.n	8002d28 <SPI_I2S_DeInit+0x44>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8002d12:	2101      	movs	r1, #1
 8002d14:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002d18:	f000 f9e0 	bl	80030dc <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002d22:	f000 f9db 	bl	80030dc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8002d26:	e00d      	b.n	8002d44 <SPI_I2S_DeInit+0x60>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  }
  else
  {
    if (SPIx == SPI3)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a0a      	ldr	r2, [pc, #40]	; (8002d54 <SPI_I2S_DeInit+0x70>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d109      	bne.n	8002d44 <SPI_I2S_DeInit+0x60>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8002d30:	2101      	movs	r1, #1
 8002d32:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d36:	f000 f9d1 	bl	80030dc <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d40:	f000 f9cc 	bl	80030dc <RCC_APB1PeriphResetCmd>
    }
  }
}
 8002d44:	bf00      	nop
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40013000 	.word	0x40013000
 8002d50:	40003800 	.word	0x40003800
 8002d54:	40003c00 	.word	0x40003c00

08002d58 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	881b      	ldrh	r3, [r3, #0]
 8002d6a:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8002d6c:	89fb      	ldrh	r3, [r7, #14]
 8002d6e:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8002d72:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	881a      	ldrh	r2, [r3, #0]
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	885b      	ldrh	r3, [r3, #2]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002d84:	4313      	orrs	r3, r2
 8002d86:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002d94:	4313      	orrs	r3, r2
 8002d96:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002da4:	4313      	orrs	r3, r2
 8002da6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002dac:	4313      	orrs	r3, r2
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	89fb      	ldrh	r3, [r7, #14]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	89fa      	ldrh	r2, [r7, #14]
 8002dba:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	8b9b      	ldrh	r3, [r3, #28]
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	8a1a      	ldrh	r2, [r3, #16]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	821a      	strh	r2, [r3, #16]
}
 8002dd4:	bf00      	nop
 8002dd6:	3714      	adds	r7, #20
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop

08002de0 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d008      	beq.n	8002e04 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	881b      	ldrh	r3, [r3, #0]
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 8002e02:	e007      	b.n	8002e14 <SPI_Cmd+0x34>
    SPIx->CR1 |= CR1_SPE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	801a      	strh	r2, [r3, #0]
  }
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop

08002e20 <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	887a      	ldrh	r2, [r7, #2]
 8002e30:	819a      	strh	r2, [r3, #12]
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr

08002e3c <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	899b      	ldrh	r3, [r3, #12]
 8002e48:	b29b      	uxth	r3, r3
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr

08002e54 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002e60:	2300      	movs	r3, #0
 8002e62:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	891b      	ldrh	r3, [r3, #8]
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	887b      	ldrh	r3, [r7, #2]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d002      	beq.n	8002e7a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8002e74:	2301      	movs	r3, #1
 8002e76:	73fb      	strb	r3, [r7, #15]
 8002e78:	e001      	b.n	8002e7e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3714      	adds	r7, #20
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop

08002e8c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b087      	sub	sp, #28
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8002e94:	2300      	movs	r3, #0
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8002ea4:	4b4c      	ldr	r3, [pc, #304]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 030c 	and.w	r3, r3, #12
 8002eac:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d007      	beq.n	8002ec4 <RCC_GetClocksFreq+0x38>
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d009      	beq.n	8002ecc <RCC_GetClocksFreq+0x40>
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d133      	bne.n	8002f24 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a47      	ldr	r2, [pc, #284]	; (8002fdc <RCC_GetClocksFreq+0x150>)
 8002ec0:	601a      	str	r2, [r3, #0]
      break;
 8002ec2:	e033      	b.n	8002f2c <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a45      	ldr	r2, [pc, #276]	; (8002fdc <RCC_GetClocksFreq+0x150>)
 8002ec8:	601a      	str	r2, [r3, #0]
      break;
 8002eca:	e02f      	b.n	8002f2c <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8002ecc:	4b42      	ldr	r3, [pc, #264]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002ed4:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8002ed6:	4b40      	ldr	r3, [pc, #256]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ede:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	0c9b      	lsrs	r3, r3, #18
 8002ee4:	3302      	adds	r3, #2
 8002ee6:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d106      	bne.n	8002efc <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	4a3b      	ldr	r2, [pc, #236]	; (8002fe0 <RCC_GetClocksFreq+0x154>)
 8002ef2:	fb02 f203 	mul.w	r2, r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8002efa:	e017      	b.n	8002f2c <RCC_GetClocksFreq+0xa0>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8002efc:	4b36      	ldr	r3, [pc, #216]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d006      	beq.n	8002f16 <RCC_GetClocksFreq+0x8a>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	4a35      	ldr	r2, [pc, #212]	; (8002fe0 <RCC_GetClocksFreq+0x154>)
 8002f0c:	fb02 f203 	mul.w	r2, r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8002f14:	e00a      	b.n	8002f2c <RCC_GetClocksFreq+0xa0>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	4a30      	ldr	r2, [pc, #192]	; (8002fdc <RCC_GetClocksFreq+0x150>)
 8002f1a:	fb02 f203 	mul.w	r2, r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8002f22:	e003      	b.n	8002f2c <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a2d      	ldr	r2, [pc, #180]	; (8002fdc <RCC_GetClocksFreq+0x150>)
 8002f28:	601a      	str	r2, [r3, #0]
      break;
 8002f2a:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8002f2c:	4b2a      	ldr	r3, [pc, #168]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f34:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	091b      	lsrs	r3, r3, #4
 8002f3a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8002f3c:	4a29      	ldr	r2, [pc, #164]	; (8002fe4 <RCC_GetClocksFreq+0x158>)
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	4413      	add	r3, r2
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	40da      	lsrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8002f54:	4b20      	ldr	r3, [pc, #128]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002f5c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	0a1b      	lsrs	r3, r3, #8
 8002f62:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8002f64:	4a1f      	ldr	r2, [pc, #124]	; (8002fe4 <RCC_GetClocksFreq+0x158>)
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	4413      	add	r3, r2
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	40da      	lsrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8002f7c:	4b16      	ldr	r3, [pc, #88]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002f84:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	0adb      	lsrs	r3, r3, #11
 8002f8a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8002f8c:	4a15      	ldr	r2, [pc, #84]	; (8002fe4 <RCC_GetClocksFreq+0x158>)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	4413      	add	r3, r2
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	40da      	lsrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8002fa4:	4b0c      	ldr	r3, [pc, #48]	; (8002fd8 <RCC_GetClocksFreq+0x14c>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fac:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	0b9b      	lsrs	r3, r3, #14
 8002fb2:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8002fb4:	4a0c      	ldr	r2, [pc, #48]	; (8002fe8 <RCC_GetClocksFreq+0x15c>)
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	4413      	add	r3, r2
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68da      	ldr	r2, [r3, #12]
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	611a      	str	r2, [r3, #16]
}
 8002fce:	bf00      	nop
 8002fd0:	371c      	adds	r7, #28
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bc80      	pop	{r7}
 8002fd6:	4770      	bx	lr
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	007a1200 	.word	0x007a1200
 8002fe0:	003d0900 	.word	0x003d0900
 8002fe4:	20000000 	.word	0x20000000
 8002fe8:	20000010 	.word	0x20000010

08002fec <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002ff8:	78fb      	ldrb	r3, [r7, #3]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d006      	beq.n	800300c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8002ffe:	4909      	ldr	r1, [pc, #36]	; (8003024 <RCC_AHBPeriphClockCmd+0x38>)
 8003000:	4b08      	ldr	r3, [pc, #32]	; (8003024 <RCC_AHBPeriphClockCmd+0x38>)
 8003002:	695a      	ldr	r2, [r3, #20]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4313      	orrs	r3, r2
 8003008:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800300a:	e006      	b.n	800301a <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800300c:	4905      	ldr	r1, [pc, #20]	; (8003024 <RCC_AHBPeriphClockCmd+0x38>)
 800300e:	4b05      	ldr	r3, [pc, #20]	; (8003024 <RCC_AHBPeriphClockCmd+0x38>)
 8003010:	695a      	ldr	r2, [r3, #20]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	43db      	mvns	r3, r3
 8003016:	4013      	ands	r3, r2
 8003018:	614b      	str	r3, [r1, #20]
  }
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	bc80      	pop	{r7}
 8003022:	4770      	bx	lr
 8003024:	40021000 	.word	0x40021000

08003028 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	460b      	mov	r3, r1
 8003032:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003034:	78fb      	ldrb	r3, [r7, #3]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d006      	beq.n	8003048 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800303a:	4909      	ldr	r1, [pc, #36]	; (8003060 <RCC_APB2PeriphClockCmd+0x38>)
 800303c:	4b08      	ldr	r3, [pc, #32]	; (8003060 <RCC_APB2PeriphClockCmd+0x38>)
 800303e:	699a      	ldr	r2, [r3, #24]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4313      	orrs	r3, r2
 8003044:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8003046:	e006      	b.n	8003056 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003048:	4905      	ldr	r1, [pc, #20]	; (8003060 <RCC_APB2PeriphClockCmd+0x38>)
 800304a:	4b05      	ldr	r3, [pc, #20]	; (8003060 <RCC_APB2PeriphClockCmd+0x38>)
 800304c:	699a      	ldr	r2, [r3, #24]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	43db      	mvns	r3, r3
 8003052:	4013      	ands	r3, r2
 8003054:	618b      	str	r3, [r1, #24]
  }
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	40021000 	.word	0x40021000

08003064 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d006      	beq.n	8003084 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003076:	4909      	ldr	r1, [pc, #36]	; (800309c <RCC_APB1PeriphClockCmd+0x38>)
 8003078:	4b08      	ldr	r3, [pc, #32]	; (800309c <RCC_APB1PeriphClockCmd+0x38>)
 800307a:	69da      	ldr	r2, [r3, #28]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4313      	orrs	r3, r2
 8003080:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8003082:	e006      	b.n	8003092 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003084:	4905      	ldr	r1, [pc, #20]	; (800309c <RCC_APB1PeriphClockCmd+0x38>)
 8003086:	4b05      	ldr	r3, [pc, #20]	; (800309c <RCC_APB1PeriphClockCmd+0x38>)
 8003088:	69da      	ldr	r2, [r3, #28]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	43db      	mvns	r3, r3
 800308e:	4013      	ands	r3, r2
 8003090:	61cb      	str	r3, [r1, #28]
  }
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr
 800309c:	40021000 	.word	0x40021000

080030a0 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	460b      	mov	r3, r1
 80030aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d006      	beq.n	80030c0 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80030b2:	4909      	ldr	r1, [pc, #36]	; (80030d8 <RCC_APB2PeriphResetCmd+0x38>)
 80030b4:	4b08      	ldr	r3, [pc, #32]	; (80030d8 <RCC_APB2PeriphResetCmd+0x38>)
 80030b6:	68da      	ldr	r2, [r3, #12]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 80030be:	e006      	b.n	80030ce <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80030c0:	4905      	ldr	r1, [pc, #20]	; (80030d8 <RCC_APB2PeriphResetCmd+0x38>)
 80030c2:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <RCC_APB2PeriphResetCmd+0x38>)
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	43db      	mvns	r3, r3
 80030ca:	4013      	ands	r3, r2
 80030cc:	60cb      	str	r3, [r1, #12]
  }
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr
 80030d8:	40021000 	.word	0x40021000

080030dc <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	460b      	mov	r3, r1
 80030e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80030e8:	78fb      	ldrb	r3, [r7, #3]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d006      	beq.n	80030fc <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80030ee:	4909      	ldr	r1, [pc, #36]	; (8003114 <RCC_APB1PeriphResetCmd+0x38>)
 80030f0:	4b08      	ldr	r3, [pc, #32]	; (8003114 <RCC_APB1PeriphResetCmd+0x38>)
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 80030fa:	e006      	b.n	800310a <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80030fc:	4905      	ldr	r1, [pc, #20]	; (8003114 <RCC_APB1PeriphResetCmd+0x38>)
 80030fe:	4b05      	ldr	r3, [pc, #20]	; (8003114 <RCC_APB1PeriphResetCmd+0x38>)
 8003100:	691a      	ldr	r2, [r3, #16]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	43db      	mvns	r3, r3
 8003106:	4013      	ands	r3, r2
 8003108:	610b      	str	r3, [r1, #16]
  }
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr
 8003114:	40021000 	.word	0x40021000

08003118 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a0e      	ldr	r2, [pc, #56]	; (800315c <I2C_DeInit+0x44>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d10a      	bne.n	800313e <I2C_DeInit+0x26>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8003128:	2101      	movs	r1, #1
 800312a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800312e:	f7ff ffd5 	bl	80030dc <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8003132:	2100      	movs	r1, #0
 8003134:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003138:	f7ff ffd0 	bl	80030dc <RCC_APB1PeriphResetCmd>
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  }
}
 800313c:	e009      	b.n	8003152 <I2C_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 800313e:	2101      	movs	r1, #1
 8003140:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003144:	f7ff ffca 	bl	80030dc <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8003148:	2100      	movs	r1, #0
 800314a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800314e:	f7ff ffc5 	bl	80030dc <RCC_APB1PeriphResetCmd>
  }
}
 8003152:	bf00      	nop
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40005400 	.word	0x40005400

08003160 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b08a      	sub	sp, #40	; 0x28
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 800316a:	2300      	movs	r3, #0
 800316c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800316e:	2300      	movs	r3, #0
 8003170:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 8003172:	2304      	movs	r3, #4
 8003174:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8003176:	4b57      	ldr	r3, [pc, #348]	; (80032d4 <I2C_Init+0x174>)
 8003178:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	889b      	ldrh	r3, [r3, #4]
 800317e:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8003180:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003182:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003186:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8003188:	f107 0308 	add.w	r3, r7, #8
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff fe7d 	bl	8002e8c <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	4a4f      	ldr	r2, [pc, #316]	; (80032d8 <I2C_Init+0x178>)
 800319a:	fba2 2303 	umull	r2, r3, r2, r3
 800319e:	0c9b      	lsrs	r3, r3, #18
 80031a0:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 80031a2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80031a4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80031a6:	4313      	orrs	r3, r2
 80031a8:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80031ae:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	881b      	ldrh	r3, [r3, #0]
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	f023 0301 	bic.w	r3, r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 80031c0:	2300      	movs	r3, #0
 80031c2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a44      	ldr	r2, [pc, #272]	; (80032dc <I2C_Init+0x17c>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d815      	bhi.n	80031fa <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	69fa      	ldr	r2, [r7, #28]
 80031d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031da:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80031dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031de:	2b03      	cmp	r3, #3
 80031e0:	d801      	bhi.n	80031e6 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80031e2:	2304      	movs	r3, #4
 80031e4:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 80031e6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80031e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031ea:	4313      	orrs	r3, r2
 80031ec:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80031ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80031f0:	3301      	adds	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	841a      	strh	r2, [r3, #32]
 80031f8:	e040      	b.n	800327c <I2C_Init+0x11c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	88db      	ldrh	r3, [r3, #6]
 80031fe:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8003202:	4293      	cmp	r3, r2
 8003204:	d109      	bne.n	800321a <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	4613      	mov	r3, r2
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	4413      	add	r3, r2
 8003210:	69fa      	ldr	r2, [r7, #28]
 8003212:	fbb2 f3f3 	udiv	r3, r2, r3
 8003216:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003218:	e00e      	b.n	8003238 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	4613      	mov	r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	4413      	add	r3, r2
 8003224:	009a      	lsls	r2, r3, #2
 8003226:	4413      	add	r3, r2
 8003228:	69fa      	ldr	r2, [r7, #28]
 800322a:	fbb2 f3f3 	udiv	r3, r2, r3
 800322e:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8003230:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003232:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003236:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8003238:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800323a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800323e:	2b00      	cmp	r3, #0
 8003240:	d103      	bne.n	800324a <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8003242:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003244:	f043 0301 	orr.w	r3, r3, #1
 8003248:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 800324a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800324c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800324e:	4313      	orrs	r3, r2
 8003250:	b29b      	uxth	r3, r3
 8003252:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003256:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800325a:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 800325c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800325e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003262:	fb02 f303 	mul.w	r3, r2, r3
 8003266:	4a1e      	ldr	r2, [pc, #120]	; (80032e0 <I2C_Init+0x180>)
 8003268:	fb82 1203 	smull	r1, r2, r2, r3
 800326c:	1192      	asrs	r2, r2, #6
 800326e:	17db      	asrs	r3, r3, #31
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	b29b      	uxth	r3, r3
 8003274:	3301      	adds	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003280:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	881b      	ldrh	r3, [r3, #0]
 8003286:	b29b      	uxth	r3, r3
 8003288:	f043 0301 	orr.w	r3, r3, #1
 800328c:	b29a      	uxth	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8003298:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800329a:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 800329e:	f023 0302 	bic.w	r3, r3, #2
 80032a2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	889a      	ldrh	r2, [r3, #4]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	895b      	ldrh	r3, [r3, #10]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80032b2:	4313      	orrs	r3, r2
 80032b4:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80032ba:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	899a      	ldrh	r2, [r3, #12]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	891b      	ldrh	r3, [r3, #8]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	811a      	strh	r2, [r3, #8]
}
 80032cc:	bf00      	nop
 80032ce:	3728      	adds	r7, #40	; 0x28
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	007a1200 	.word	0x007a1200
 80032d8:	431bde83 	.word	0x431bde83
 80032dc:	000186a0 	.word	0x000186a0
 80032e0:	10624dd3 	.word	0x10624dd3

080032e4 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80032f0:	78fb      	ldrb	r3, [r7, #3]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d008      	beq.n	8003308 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	f043 0301 	orr.w	r3, r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
  }
}
 8003306:	e007      	b.n	8003318 <I2C_Cmd+0x34>
    I2Cx->CR1 |= CR1_PE_Set;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	881b      	ldrh	r3, [r3, #0]
 800330c:	b29b      	uxth	r3, r3
 800330e:	f023 0301 	bic.w	r3, r3, #1
 8003312:	b29a      	uxth	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	801a      	strh	r2, [r3, #0]
  }
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop

08003324 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	460b      	mov	r3, r1
 800332e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003330:	78fb      	ldrb	r3, [r7, #3]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d008      	beq.n	8003348 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	b29b      	uxth	r3, r3
 800333c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003340:	b29a      	uxth	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
  }
}
 8003346:	e007      	b.n	8003358 <I2C_GenerateSTART+0x34>
    I2Cx->CR1 |= CR1_START_Set;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	881b      	ldrh	r3, [r3, #0]
 800334c:	b29b      	uxth	r3, r3
 800334e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003352:	b29a      	uxth	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	801a      	strh	r2, [r3, #0]
  }
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	bc80      	pop	{r7}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop

08003364 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	460b      	mov	r3, r1
 800336e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003370:	78fb      	ldrb	r3, [r7, #3]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d008      	beq.n	8003388 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	b29b      	uxth	r3, r3
 800337c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003380:	b29a      	uxth	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
  }
}
 8003386:	e007      	b.n	8003398 <I2C_GenerateSTOP+0x34>
    I2Cx->CR1 |= CR1_STOP_Set;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	881b      	ldrh	r3, [r3, #0]
 800338c:	b29b      	uxth	r3, r3
 800338e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003392:	b29a      	uxth	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	801a      	strh	r2, [r3, #0]
  }
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop

080033a4 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	460b      	mov	r3, r1
 80033ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80033b0:	78fb      	ldrb	r3, [r7, #3]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d008      	beq.n	80033c8 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
  }
}
 80033c6:	e007      	b.n	80033d8 <I2C_AcknowledgeConfig+0x34>
    I2Cx->CR1 |= CR1_ACK_Set;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	801a      	strh	r2, [r3, #0]
  }
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop

080033e4 <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	821a      	strh	r2, [r3, #16]
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bc80      	pop	{r7}
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	8a1b      	ldrh	r3, [r3, #16]
 8003410:	b29b      	uxth	r3, r3
 8003412:	b2db      	uxtb	r3, r3
}
 8003414:	4618      	mov	r0, r3
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	bc80      	pop	{r7}
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop

08003420 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	460b      	mov	r3, r1
 800342a:	70fb      	strb	r3, [r7, #3]
 800342c:	4613      	mov	r3, r2
 800342e:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8003430:	78bb      	ldrb	r3, [r7, #2]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d004      	beq.n	8003440 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8003436:	78fb      	ldrb	r3, [r7, #3]
 8003438:	f043 0301 	orr.w	r3, r3, #1
 800343c:	70fb      	strb	r3, [r7, #3]
 800343e:	e003      	b.n	8003448 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8003440:	78fb      	ldrb	r3, [r7, #3]
 8003442:	f023 0301 	bic.w	r3, r3, #1
 8003446:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	b29a      	uxth	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	821a      	strh	r2, [r3, #16]
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	bc80      	pop	{r7}
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop

0800345c <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 800345c:	b480      	push	{r7}
 800345e:	b087      	sub	sp, #28
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 8003466:	2300      	movs	r3, #0
 8003468:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	2300      	movs	r3, #0
 8003470:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 8003472:	2300      	movs	r3, #0
 8003474:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	8a9b      	ldrh	r3, [r3, #20]
 800347a:	b29b      	uxth	r3, r3
 800347c:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8b1b      	ldrh	r3, [r3, #24]
 8003482:	b29b      	uxth	r3, r3
 8003484:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	041b      	lsls	r3, r3, #16
 800348a:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	4313      	orrs	r3, r2
 8003492:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003496:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	401a      	ands	r2, r3
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d102      	bne.n	80034aa <I2C_CheckEvent+0x4e>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 80034a4:	2301      	movs	r3, #1
 80034a6:	75fb      	strb	r3, [r7, #23]
 80034a8:	e001      	b.n	80034ae <I2C_CheckEvent+0x52>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 80034aa:	2300      	movs	r3, #0
 80034ac:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 80034ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	371c      	adds	r7, #28
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop

080034bc <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)"ENDA"
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 80034bc:	b480      	push	{r7}
 80034be:	b087      	sub	sp, #28
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80034c6:	2300      	movs	r3, #0
 80034c8:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80034ca:	2300      	movs	r3, #0
 80034cc:	613b      	str	r3, [r7, #16]
 80034ce:	2300      	movs	r3, #0
 80034d0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	0f1b      	lsrs	r3, r3, #28
 80034da:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80034e2:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <I2C_GetFlagStatus+0x36>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	3314      	adds	r3, #20
 80034ee:	60fb      	str	r3, [r7, #12]
 80034f0:	e005      	b.n	80034fe <I2C_GetFlagStatus+0x42>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	0c1b      	lsrs	r3, r3, #16
 80034f6:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	3318      	adds	r3, #24
 80034fc:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	4013      	ands	r3, r2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <I2C_GetFlagStatus+0x54>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 800350a:	2301      	movs	r3, #1
 800350c:	75fb      	strb	r3, [r7, #23]
 800350e:	e001      	b.n	8003514 <I2C_GetFlagStatus+0x58>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 8003510:	2300      	movs	r3, #0
 8003512:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 8003514:	7dfb      	ldrb	r3, [r7, #23]
}
 8003516:	4618      	mov	r0, r3
 8003518:	371c      	adds	r7, #28
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr

08003520 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	; 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800352a:	2300      	movs	r3, #0
 800352c:	61fb      	str	r3, [r7, #28]
 800352e:	2300      	movs	r3, #0
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	2300      	movs	r3, #0
 8003540:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	78db      	ldrb	r3, [r3, #3]
 8003546:	f003 030f 	and.w	r3, r3, #15
 800354a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	78db      	ldrb	r3, [r3, #3]
 8003550:	f003 0310 	and.w	r3, r3, #16
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	789b      	ldrb	r3, [r3, #2]
 800355c:	461a      	mov	r2, r3
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	4313      	orrs	r3, r2
 8003562:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	881b      	ldrh	r3, [r3, #0]
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d044      	beq.n	80035f8 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003574:	2300      	movs	r3, #0
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	e038      	b.n	80035ec <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800357a:	2201      	movs	r2, #1
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	881b      	ldrh	r3, [r3, #0]
 8003588:	461a      	mov	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4013      	ands	r3, r2
 800358e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	429a      	cmp	r2, r3
 8003596:	d126      	bne.n	80035e6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800359e:	220f      	movs	r2, #15
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	43db      	mvns	r3, r3
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	4013      	ands	r3, r2
 80035b0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80035b2:	69fa      	ldr	r2, [r7, #28]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4313      	orrs	r3, r2
 80035be:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	78db      	ldrb	r3, [r3, #3]
 80035c4:	2b28      	cmp	r3, #40	; 0x28
 80035c6:	d105      	bne.n	80035d4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80035c8:	2201      	movs	r2, #1
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	409a      	lsls	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	615a      	str	r2, [r3, #20]
 80035d2:	e008      	b.n	80035e6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	78db      	ldrb	r3, [r3, #3]
 80035d8:	2b48      	cmp	r3, #72	; 0x48
 80035da:	d104      	bne.n	80035e6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80035dc:	2201      	movs	r2, #1
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	409a      	lsls	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	3301      	adds	r3, #1
 80035ea:	61bb      	str	r3, [r7, #24]
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	2b07      	cmp	r3, #7
 80035f0:	d9c3      	bls.n	800357a <GPIO_Init+0x5a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	881b      	ldrh	r3, [r3, #0]
 80035fc:	2bff      	cmp	r3, #255	; 0xff
 80035fe:	d946      	bls.n	800368e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003606:	2300      	movs	r3, #0
 8003608:	61bb      	str	r3, [r7, #24]
 800360a:	e03a      	b.n	8003682 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	3308      	adds	r3, #8
 8003610:	2201      	movs	r2, #1
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	461a      	mov	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	429a      	cmp	r2, r3
 800362a:	d127      	bne.n	800367c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8003632:	220f      	movs	r2, #15
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	43db      	mvns	r3, r3
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	4013      	ands	r3, r2
 8003644:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003646:	69fa      	ldr	r2, [r7, #28]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	4313      	orrs	r3, r2
 8003652:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	78db      	ldrb	r3, [r3, #3]
 8003658:	2b28      	cmp	r3, #40	; 0x28
 800365a:	d105      	bne.n	8003668 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	3308      	adds	r3, #8
 8003660:	2201      	movs	r2, #1
 8003662:	409a      	lsls	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	78db      	ldrb	r3, [r3, #3]
 800366c:	2b48      	cmp	r3, #72	; 0x48
 800366e:	d105      	bne.n	800367c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	3308      	adds	r3, #8
 8003674:	2201      	movs	r2, #1
 8003676:	409a      	lsls	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	3301      	adds	r3, #1
 8003680:	61bb      	str	r3, [r7, #24]
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2b07      	cmp	r3, #7
 8003686:	d9c1      	bls.n	800360c <GPIO_Init+0xec>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	605a      	str	r2, [r3, #4]
  }
}
 800368e:	bf00      	nop
 8003690:	3724      	adds	r7, #36	; 0x24
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr

08003698 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80036a4:	887a      	ldrh	r2, [r7, #2]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	611a      	str	r2, [r3, #16]
}
 80036aa:	bf00      	nop
 80036ac:	370c      	adds	r7, #12
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bc80      	pop	{r7}
 80036b2:	4770      	bx	lr

080036b4 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	460b      	mov	r3, r1
 80036be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80036c0:	887a      	ldrh	r2, [r7, #2]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	615a      	str	r2, [r3, #20]
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr

080036d0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80036ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ee:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	689a      	ldr	r2, [r3, #8]
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	691b      	ldr	r3, [r3, #16]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 80036fe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	695b      	ldr	r3, [r3, #20]
 8003704:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	699b      	ldr	r3, [r3, #24]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800370a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	69db      	ldr	r3, [r3, #28]
 8003710:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8003716:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371c:	4313      	orrs	r3, r2
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	4313      	orrs	r3, r2
 8003722:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	60da      	str	r2, [r3, #12]
}
 8003742:	bf00      	nop
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr

0800374c <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003796:	bf00      	nop
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr

080037a0 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80037ac:	78fb      	ldrb	r3, [r7, #3]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d006      	beq.n	80037c0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f043 0201 	orr.w	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 80037be:	e006      	b.n	80037ce <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80037c8:	4013      	ands	r3, r2
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6013      	str	r3, [r2, #0]
  }
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr

080037d8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80037d8:	b480      	push	{r7}
 80037da:	b087      	sub	sp, #28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	2300      	movs	r3, #0
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	230f      	movs	r3, #15
 80037ea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	78db      	ldrb	r3, [r3, #3]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d03a      	beq.n	800386a <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80037f4:	4b27      	ldr	r3, [pc, #156]	; (8003894 <NVIC_Init+0xbc>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	43db      	mvns	r3, r3
 80037fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80037fe:	0a1b      	lsrs	r3, r3, #8
 8003800:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f1c3 0304 	rsb	r3, r3, #4
 8003808:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	fa22 f303 	lsr.w	r3, r2, r3
 8003812:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	785b      	ldrb	r3, [r3, #1]
 8003818:	461a      	mov	r2, r3
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	789b      	ldrb	r3, [r3, #2]
 8003826:	461a      	mov	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4013      	ands	r3, r2
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	4313      	orrs	r3, r2
 8003830:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8003838:	4a17      	ldr	r2, [pc, #92]	; (8003898 <NVIC_Init+0xc0>)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	6979      	ldr	r1, [r7, #20]
 8003840:	b2c9      	uxtb	r1, r1
 8003842:	4413      	add	r3, r2
 8003844:	460a      	mov	r2, r1
 8003846:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800384a:	4a13      	ldr	r2, [pc, #76]	; (8003898 <NVIC_Init+0xc0>)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	095b      	lsrs	r3, r3, #5
 8003852:	b2db      	uxtb	r3, r3
 8003854:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	f003 031f 	and.w	r3, r3, #31
 800385e:	2101      	movs	r1, #1
 8003860:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003864:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003868:	e00f      	b.n	800388a <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800386a:	490b      	ldr	r1, [pc, #44]	; (8003898 <NVIC_Init+0xc0>)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	095b      	lsrs	r3, r3, #5
 8003872:	b2db      	uxtb	r3, r3
 8003874:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	f003 031f 	and.w	r3, r3, #31
 800387e:	2201      	movs	r2, #1
 8003880:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003882:	f100 0320 	add.w	r3, r0, #32
 8003886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800388a:	bf00      	nop
 800388c:	371c      	adds	r7, #28
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr
 8003894:	e000ed00 	.word	0xe000ed00
 8003898:	e000e100 	.word	0xe000e100

0800389c <__libc_init_array>:
 800389c:	4b0e      	ldr	r3, [pc, #56]	; (80038d8 <__libc_init_array+0x3c>)
 800389e:	b570      	push	{r4, r5, r6, lr}
 80038a0:	461e      	mov	r6, r3
 80038a2:	4c0e      	ldr	r4, [pc, #56]	; (80038dc <__libc_init_array+0x40>)
 80038a4:	2500      	movs	r5, #0
 80038a6:	1ae4      	subs	r4, r4, r3
 80038a8:	10a4      	asrs	r4, r4, #2
 80038aa:	42a5      	cmp	r5, r4
 80038ac:	d004      	beq.n	80038b8 <__libc_init_array+0x1c>
 80038ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038b2:	4798      	blx	r3
 80038b4:	3501      	adds	r5, #1
 80038b6:	e7f8      	b.n	80038aa <__libc_init_array+0xe>
 80038b8:	f000 f816 	bl	80038e8 <_init>
 80038bc:	4b08      	ldr	r3, [pc, #32]	; (80038e0 <__libc_init_array+0x44>)
 80038be:	4c09      	ldr	r4, [pc, #36]	; (80038e4 <__libc_init_array+0x48>)
 80038c0:	461e      	mov	r6, r3
 80038c2:	1ae4      	subs	r4, r4, r3
 80038c4:	10a4      	asrs	r4, r4, #2
 80038c6:	2500      	movs	r5, #0
 80038c8:	42a5      	cmp	r5, r4
 80038ca:	d004      	beq.n	80038d6 <__libc_init_array+0x3a>
 80038cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038d0:	4798      	blx	r3
 80038d2:	3501      	adds	r5, #1
 80038d4:	e7f8      	b.n	80038c8 <__libc_init_array+0x2c>
 80038d6:	bd70      	pop	{r4, r5, r6, pc}
 80038d8:	08003900 	.word	0x08003900
 80038dc:	08003900 	.word	0x08003900
 80038e0:	08003900 	.word	0x08003900
 80038e4:	08003904 	.word	0x08003904

080038e8 <_init>:
 80038e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ea:	bf00      	nop
 80038ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ee:	bc08      	pop	{r3}
 80038f0:	469e      	mov	lr, r3
 80038f2:	4770      	bx	lr

080038f4 <_fini>:
 80038f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038f6:	bf00      	nop
 80038f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038fa:	bc08      	pop	{r3}
 80038fc:	469e      	mov	lr, r3
 80038fe:	4770      	bx	lr
