timestamp=1568229425786

[~A]
E:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v=0*4059*4866
LastVerilogToplevel=microSD
ModifyID=15
Version=74
e:/GIT/my_projects/FPGA/Verilog/microSD_ActiveHDL/microSD/microSD/src/microSD.v=0*26495*27398

[$root]
A/$root=22|||1*43025
BinI32/$root=3*33624
SLP=3*33728
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216bdc183c1ae1d271a280b3f9ac1db15af

[microSD]
A/microSD=22|./../src/microSD.v|1|1*43399
BinI32/microSD=3*33796
R=./../src/microSD.v|1
SLP=3*35180
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|69115ed33f8263668252cb8bdef22ad826527262ddaa47cb266f3a3c4d9b973a970f8e259c5a2c06e71ace1a4ff91605

[~MFT]
0=6|0microSD.mgf|27398|18523
1=4|1microSD.mgf|43399|43025
3=8|3microSD.mgf|35180|33624

[~U]
$root=12|0*26054|
microSD=12|0*26220||0x10
