s1(07Jul2022:15:54:50):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/def.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s2(07Jul2022:15:56:46):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/def.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s3(07Jul2022:15:57:09):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/def.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s4(07Jul2022:16:14:33):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/def.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
