<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="X-UA-Compatible" content="IE=edge"><title> 📡 802.11g 发射机 | 2.卷积编码 · PA's Blog</title><meta name="description" content="📡 802.11g 发射机 | 2.卷积编码 - Puzzled Alex"><meta name="viewport" content="width=device-width, initial-scale=1"><link rel="icon" href="/favicon.png"><link rel="stylesheet" href="/css/apollo.css"><link rel="search" type="application/opensearchdescription+xml" href="http://pa.radonyl.xyz/atom.xml" title="PA's Blog"><meta name="generator" content="Hexo 4.0.0"></head><body><div class="wrap"><header><a href="/" class="logo-link"><img src="/favicon.png" alt="logo"></a><ul class="nav nav-list"><li class="nav-list-item"><a href="/" target="_self" class="nav-list-link">BLOG</a></li><li class="nav-list-item"><a href="/archives/" target="_self" class="nav-list-link">ARCHIVE</a></li><li class="nav-list-item"><a href="https://github.com/alalelel" target="_blank" class="nav-list-link">GITHUB</a></li><li class="nav-list-item"><a href="/atom.xml" target="_self" class="nav-list-link">RSS</a></li></ul></header><main class="container"><div class="post"><article class="post-block"><h1 class="post-title">📡 802.11g 发射机 | 2.卷积编码</h1><div class="post-info">Nov 2, 2019</div><div class="post-content"><p>卷积编码器输入输出端口<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> stream_conv_encode(<span class="keyword">input</span> rst_n,</span><br><span class="line">                          <span class="keyword">input</span> start_frame,</span><br><span class="line">                          <span class="keyword">input</span> clk_din,</span><br><span class="line">                          <span class="keyword">input</span> clk_dout,</span><br><span class="line">                          <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] sig_rate,</span><br><span class="line">                          <span class="keyword">input</span> din,</span><br><span class="line">                          <span class="keyword">input</span> en,</span><br><span class="line">                          <span class="keyword">output</span> <span class="keyword">reg</span> dout,</span><br><span class="line">                          <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">8</span>:<span class="number">0</span>] index,</span><br><span class="line">                          <span class="keyword">output</span> <span class="keyword">reg</span> data_valid);</span><br></pre></td></tr></table></figure></p>
<p>卷积编码器核心代码如下：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> conv_encoder(<span class="keyword">input</span> rst_n,</span><br><span class="line">                    <span class="keyword">input</span> clk,</span><br><span class="line">                    <span class="keyword">input</span> din,</span><br><span class="line">                    <span class="keyword">input</span> en,</span><br><span class="line">                    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] dout,</span><br><span class="line">                    <span class="keyword">output</span> <span class="keyword">reg</span> data_valid);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">6</span>:<span class="number">1</span>] shift_reg;</span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            shift_reg  &lt;= <span class="number">6'd0</span>;</span><br><span class="line">            dout       &lt;= <span class="number">2'd0</span>;</span><br><span class="line">            data_valid &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (en) <span class="keyword">begin</span></span><br><span class="line">                dout[<span class="number">0</span>]    &lt;= shift_reg[<span class="number">6</span>] + shift_reg[<span class="number">5</span>] + shift_reg[<span class="number">3</span>] + shift_reg[<span class="number">2</span>] + din;</span><br><span class="line">                dout[<span class="number">1</span>]    &lt;= shift_reg[<span class="number">6</span>] + shift_reg[<span class="number">3</span>] + shift_reg[<span class="number">2</span>] + shift_reg[<span class="number">1</span>] + din;</span><br><span class="line">                data_valid &lt;= <span class="number">1</span>;</span><br><span class="line">                shift_reg  &lt;= &#123;shift_reg[<span class="number">5</span>:<span class="number">1</span>], din&#125;;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                data_valid &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<h4 id="仿真图像"><a href="#仿真图像" class="headerlink" title="仿真图像"></a>仿真图像</h4><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">由IEEE802.11-2007附录G</span><br><span class="line">// 输入序列为</span><br><span class="line">24&apos;b101100010011000000000000</span><br><span class="line">// 输出序列应为</span><br><span class="line">48&apos;b110100011010000100000010001111100111000000000000</span><br></pre></td></tr></table></figure>
<p><img src="https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/conv-encoder-isim-1" alt="conv-encoder-isim-1"></p>
<p>可见仿真与理论相吻合</p>
</div></article></div></main><footer><div class="paginator"><a href="/2019/11/03/802-11g-Transmitter-3-interleaver/" class="prev">PREV</a><a href="/2019/11/01/802-11g-Transmitter-1-Scrambler/" class="next">NEXT</a></div><div class="copyright"><p>© 2019 <a href="http://pa.radonyl.xyz">Puzzled Alex</a>, powered by <a href="https://hexo.io/" target="_blank">Hexo</a> and <a href="https://github.com/pinggod/hexo-theme-apollo" target="_blank">hexo-theme-apollo</a>.</p></div></footer></div><script async src="//cdn.bootcss.com/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML" integrity="sha384-crwIf/BuaWM9rM65iM+dWFldgQ1Un8jWZMuh3puxb8TOY9+linwLoI7ZHZT+aekW" crossorigin="anonymous"></script></body></html>