
LED_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00000300  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b39c  08020000  0c020000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 Stack         00000800  1fff0000  1fff0000  00028000  2**0
                  ALLOC
  3 .data         0000109c  1fff0800  0c02b39c  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000013a4  1fff18a0  0c02c438  000218a0  2**3
                  ALLOC
  5 .no_init      00000014  2000ffc0  2000ffc0  00027fc0  2**2
                  ALLOC
  6 .debug_aranges 000016a0  00000000  00000000  000218a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00028961  00000000  00000000  00022f40  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005df1  00000000  00000000  0004b8a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000d07b  00000000  00000000  00051692  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00005c68  00000000  00000000  0005e710  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000e4c9  00000000  00000000  00064378  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b9b1  00000000  00000000  00072841  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001370  00000000  00000000  0007e1f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000ccd  00000000  00000000  0007f562  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08020000 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8020000:	b598      	push	{r3, r4, r7, lr}
 8020002:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8020004:	4a05      	ldr	r2, [pc, #20]	; (802001c <SystemInit+0x1c>)
 8020006:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 802000a:	4614      	mov	r4, r2
 802000c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802000e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 8020012:	f00a f809 	bl	802a028 <SystemCoreSetup>
  SystemCoreClockSetup();
 8020016:	f00a f885 	bl	802a124 <SystemCoreClockSetup>
}
 802001a:	bd98      	pop	{r3, r4, r7, pc}
 802001c:	2000ffc4 	.word	0x2000ffc4

08020020 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 8020020:	b580      	push	{r7, lr}
 8020022:	b084      	sub	sp, #16
 8020024:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8020026:	4b2f      	ldr	r3, [pc, #188]	; (80200e4 <SystemCoreClockUpdate+0xc4>)
 8020028:	68db      	ldr	r3, [r3, #12]
 802002a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 802002e:	2b00      	cmp	r3, #0
 8020030:	d03e      	beq.n	80200b0 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8020032:	4b2d      	ldr	r3, [pc, #180]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020034:	68db      	ldr	r3, [r3, #12]
 8020036:	f003 0301 	and.w	r3, r3, #1
 802003a:	2b00      	cmp	r3, #0
 802003c:	d002      	beq.n	8020044 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 802003e:	4b2b      	ldr	r3, [pc, #172]	; (80200ec <SystemCoreClockUpdate+0xcc>)
 8020040:	60fb      	str	r3, [r7, #12]
 8020042:	e002      	b.n	802004a <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8020044:	f00a f850 	bl	802a0e8 <OSCHP_GetFrequency>
 8020048:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 802004a:	4b27      	ldr	r3, [pc, #156]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 802004c:	681b      	ldr	r3, [r3, #0]
 802004e:	f003 0304 	and.w	r3, r3, #4
 8020052:	2b00      	cmp	r3, #0
 8020054:	d020      	beq.n	8020098 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8020056:	4b24      	ldr	r3, [pc, #144]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020058:	689b      	ldr	r3, [r3, #8]
 802005a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 802005e:	0e1b      	lsrs	r3, r3, #24
 8020060:	3301      	adds	r3, #1
 8020062:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8020064:	4b20      	ldr	r3, [pc, #128]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020066:	689b      	ldr	r3, [r3, #8]
 8020068:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 802006c:	0a1b      	lsrs	r3, r3, #8
 802006e:	3301      	adds	r3, #1
 8020070:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8020072:	4b1d      	ldr	r3, [pc, #116]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 8020074:	689b      	ldr	r3, [r3, #8]
 8020076:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 802007a:	0c1b      	lsrs	r3, r3, #16
 802007c:	3301      	adds	r3, #1
 802007e:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8020080:	68bb      	ldr	r3, [r7, #8]
 8020082:	683a      	ldr	r2, [r7, #0]
 8020084:	fb02 f303 	mul.w	r3, r2, r3
 8020088:	68fa      	ldr	r2, [r7, #12]
 802008a:	fbb2 f3f3 	udiv	r3, r2, r3
 802008e:	687a      	ldr	r2, [r7, #4]
 8020090:	fb02 f303 	mul.w	r3, r2, r3
 8020094:	60fb      	str	r3, [r7, #12]
 8020096:	e00d      	b.n	80200b4 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8020098:	4b13      	ldr	r3, [pc, #76]	; (80200e8 <SystemCoreClockUpdate+0xc8>)
 802009a:	689b      	ldr	r3, [r3, #8]
 802009c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80200a0:	3301      	adds	r3, #1
 80200a2:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 80200a4:	68fa      	ldr	r2, [r7, #12]
 80200a6:	683b      	ldr	r3, [r7, #0]
 80200a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80200ac:	60fb      	str	r3, [r7, #12]
 80200ae:	e001      	b.n	80200b4 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 80200b0:	4b0e      	ldr	r3, [pc, #56]	; (80200ec <SystemCoreClockUpdate+0xcc>)
 80200b2:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 80200b4:	4b0b      	ldr	r3, [pc, #44]	; (80200e4 <SystemCoreClockUpdate+0xc4>)
 80200b6:	68db      	ldr	r3, [r3, #12]
 80200b8:	b2db      	uxtb	r3, r3
 80200ba:	3301      	adds	r3, #1
 80200bc:	68fa      	ldr	r2, [r7, #12]
 80200be:	fbb2 f3f3 	udiv	r3, r2, r3
 80200c2:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 80200c4:	4b07      	ldr	r3, [pc, #28]	; (80200e4 <SystemCoreClockUpdate+0xc4>)
 80200c6:	691b      	ldr	r3, [r3, #16]
 80200c8:	f003 0301 	and.w	r3, r3, #1
 80200cc:	3301      	adds	r3, #1
 80200ce:	68fa      	ldr	r2, [r7, #12]
 80200d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80200d4:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 80200d6:	4a06      	ldr	r2, [pc, #24]	; (80200f0 <SystemCoreClockUpdate+0xd0>)
 80200d8:	68fb      	ldr	r3, [r7, #12]
 80200da:	6013      	str	r3, [r2, #0]
}
 80200dc:	3710      	adds	r7, #16
 80200de:	46bd      	mov	sp, r7
 80200e0:	bd80      	pop	{r7, pc}
 80200e2:	bf00      	nop
 80200e4:	50004600 	.word	0x50004600
 80200e8:	50004710 	.word	0x50004710
 80200ec:	016e3600 	.word	0x016e3600
 80200f0:	2000ffc0 	.word	0x2000ffc0

080200f4 <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 80200f4:	b580      	push	{r7, lr}
 80200f6:	b082      	sub	sp, #8
 80200f8:	af00      	add	r7, sp, #0
 80200fa:	6078      	str	r0, [r7, #4]
 80200fc:	460b      	mov	r3, r1
 80200fe:	807b      	strh	r3, [r7, #2]
 8020100:	4613      	mov	r3, r2
 8020102:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 8020104:	887b      	ldrh	r3, [r7, #2]
 8020106:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 802010a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 802010e:	883a      	ldrh	r2, [r7, #0]
 8020110:	6878      	ldr	r0, [r7, #4]
 8020112:	4619      	mov	r1, r3
 8020114:	f00a fa90 	bl	802a638 <memcpy>
}
 8020118:	3708      	adds	r7, #8
 802011a:	46bd      	mov	sp, r7
 802011c:	bd80      	pop	{r7, pc}
 802011e:	bf00      	nop

08020120 <Read0x10F8>:
sdosrv.h))

\brief    This function reads the object 0x10F8
*/
UINT8 Read0x10F8(UINT16 index, UINT8 subindex, UINT32 dataSize, UINT16 MBXMEM * pData, UINT8 bCompleteAccess)
{
 8020120:	b580      	push	{r7, lr}
 8020122:	b084      	sub	sp, #16
 8020124:	af00      	add	r7, sp, #0
 8020126:	60ba      	str	r2, [r7, #8]
 8020128:	607b      	str	r3, [r7, #4]
 802012a:	4603      	mov	r3, r0
 802012c:	81fb      	strh	r3, [r7, #14]
 802012e:	460b      	mov	r3, r1
 8020130:	737b      	strb	r3, [r7, #13]

    if (index != 0x10F8)
 8020132:	89fb      	ldrh	r3, [r7, #14]
 8020134:	f241 02f8 	movw	r2, #4344	; 0x10f8
 8020138:	4293      	cmp	r3, r2
 802013a:	d001      	beq.n	8020140 <Read0x10F8+0x20>
    {
        return ABORTIDX_PARAM_IS_INCOMPATIBLE;
 802013c:	230b      	movs	r3, #11
 802013e:	e016      	b.n	802016e <Read0x10F8+0x4e>
    }

    
    if (bCompleteAccess)
 8020140:	7e3b      	ldrb	r3, [r7, #24]
 8020142:	2b00      	cmp	r3, #0
 8020144:	d001      	beq.n	802014a <Read0x10F8+0x2a>
    {
         /* Complete Access is not supported for object 0x10F8 */
        return ABORTIDX_UNSUPPORTED_ACCESS;
 8020146:	2305      	movs	r3, #5
 8020148:	e011      	b.n	802016e <Read0x10F8+0x4e>
    }

    if (subindex > 0)
 802014a:	7b7b      	ldrb	r3, [r7, #13]
 802014c:	2b00      	cmp	r3, #0
 802014e:	d001      	beq.n	8020154 <Read0x10F8+0x34>
    {
        return ABORTIDX_SUBINDEX_NOT_EXISTING;
 8020150:	2311      	movs	r3, #17
 8020152:	e00c      	b.n	802016e <Read0x10F8+0x4e>
    }

    if (dataSize > 8)
 8020154:	68bb      	ldr	r3, [r7, #8]
 8020156:	2b08      	cmp	r3, #8
 8020158:	d901      	bls.n	802015e <Read0x10F8+0x3e>
    {
        return ABORTIDX_PARAM_LENGTH_TOO_LONG;
 802015a:	230f      	movs	r3, #15
 802015c:	e007      	b.n	802016e <Read0x10F8+0x4e>
    }


    COE_SyncTimeStamp();
 802015e:	f000 f80d 	bl	802017c <COE_SyncTimeStamp>

    MEMCPY(pData, &u64Timestamp, dataSize);
 8020162:	6878      	ldr	r0, [r7, #4]
 8020164:	4904      	ldr	r1, [pc, #16]	; (8020178 <Read0x10F8+0x58>)
 8020166:	68ba      	ldr	r2, [r7, #8]
 8020168:	f00a fa66 	bl	802a638 <memcpy>
    return 0;
 802016c:	2300      	movs	r3, #0
}
 802016e:	4618      	mov	r0, r3
 8020170:	3710      	adds	r7, #16
 8020172:	46bd      	mov	sp, r7
 8020174:	bd80      	pop	{r7, pc}
 8020176:	bf00      	nop
 8020178:	1fff18a0 	.word	0x1fff18a0

0802017c <COE_SyncTimeStamp>:
/**
\brief    This function updates the local time stamp object (0x10F8) and has to be called at least every 4.2sec to detect an 32Bit DC unit overrun.
          Called from the Timer handler 
*////////////////////////////////////////////////////////////////////////////////////////
void COE_SyncTimeStamp(void)
{
 802017c:	b580      	push	{r7, lr}
 802017e:	b082      	sub	sp, #8
 8020180:	af00      	add	r7, sp, #0

    if (b32BitDc)
 8020182:	4b20      	ldr	r3, [pc, #128]	; (8020204 <COE_SyncTimeStamp+0x88>)
 8020184:	781b      	ldrb	r3, [r3, #0]
 8020186:	2b00      	cmp	r3, #0
 8020188:	d02f      	beq.n	80201ea <COE_SyncTimeStamp+0x6e>
    {
        UINT32 DcTime = (UINT32)(u64Timestamp & (UINT64)0x00000000FFFFFFFF);
 802018a:	4b1f      	ldr	r3, [pc, #124]	; (8020208 <COE_SyncTimeStamp+0x8c>)
 802018c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020190:	4613      	mov	r3, r2
 8020192:	607b      	str	r3, [r7, #4]


        HW_EscReadDWord(DcTime, ESC_SYSTEMTIME_OFFSET);
 8020194:	4b1d      	ldr	r3, [pc, #116]	; (802020c <COE_SyncTimeStamp+0x90>)
 8020196:	681b      	ldr	r3, [r3, #0]
 8020198:	607b      	str	r3, [r7, #4]

        /*update the lower 32Bit*/
        u64Timestamp = ((u64Timestamp & ((UINT64)0xFFFFFFFF00000000)) | (UINT64)DcTime);
 802019a:	4b1b      	ldr	r3, [pc, #108]	; (8020208 <COE_SyncTimeStamp+0x8c>)
 802019c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80201a0:	f04f 0000 	mov.w	r0, #0
 80201a4:	f04f 31ff 	mov.w	r1, #4294967295
 80201a8:	ea00 0002 	and.w	r0, r0, r2
 80201ac:	ea01 0103 	and.w	r1, r1, r3
 80201b0:	687b      	ldr	r3, [r7, #4]
 80201b2:	461a      	mov	r2, r3
 80201b4:	f04f 0300 	mov.w	r3, #0
 80201b8:	ea42 0200 	orr.w	r2, r2, r0
 80201bc:	ea43 0301 	orr.w	r3, r3, r1
 80201c0:	4911      	ldr	r1, [pc, #68]	; (8020208 <COE_SyncTimeStamp+0x8c>)
 80201c2:	e9c1 2300 	strd	r2, r3, [r1]

        if (DcTime < u32LastDc32Value)
 80201c6:	4b12      	ldr	r3, [pc, #72]	; (8020210 <COE_SyncTimeStamp+0x94>)
 80201c8:	681b      	ldr	r3, [r3, #0]
 80201ca:	687a      	ldr	r2, [r7, #4]
 80201cc:	429a      	cmp	r2, r3
 80201ce:	d208      	bcs.n	80201e2 <COE_SyncTimeStamp+0x66>
        {
            /*32Bit overrun*/
            u64Timestamp = u64Timestamp + ((UINT64)0x0000000100000000);
 80201d0:	4b0d      	ldr	r3, [pc, #52]	; (8020208 <COE_SyncTimeStamp+0x8c>)
 80201d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80201d6:	3200      	adds	r2, #0
 80201d8:	f143 0301 	adc.w	r3, r3, #1
 80201dc:	490a      	ldr	r1, [pc, #40]	; (8020208 <COE_SyncTimeStamp+0x8c>)
 80201de:	e9c1 2300 	strd	r2, r3, [r1]
        }
        
        u32LastDc32Value = DcTime;
 80201e2:	4a0b      	ldr	r2, [pc, #44]	; (8020210 <COE_SyncTimeStamp+0x94>)
 80201e4:	687b      	ldr	r3, [r7, #4]
 80201e6:	6013      	str	r3, [r2, #0]
 80201e8:	e005      	b.n	80201f6 <COE_SyncTimeStamp+0x7a>
    }
    else
    {
        /*The DC unit supports 64Bit => update the complete object*/
        
        HW_EscRead((MEM_ADDR *)&u64Timestamp, ESC_SYSTEMTIME_OFFSET, 8);
 80201ea:	4807      	ldr	r0, [pc, #28]	; (8020208 <COE_SyncTimeStamp+0x8c>)
 80201ec:	f44f 6111 	mov.w	r1, #2320	; 0x910
 80201f0:	2208      	movs	r2, #8
 80201f2:	f7ff ff7f 	bl	80200f4 <HW_EscRead>
    }

    u32CheckForDcOverrunCnt = 0;
 80201f6:	4b07      	ldr	r3, [pc, #28]	; (8020214 <COE_SyncTimeStamp+0x98>)
 80201f8:	2200      	movs	r2, #0
 80201fa:	601a      	str	r2, [r3, #0]

}
 80201fc:	3708      	adds	r7, #8
 80201fe:	46bd      	mov	sp, r7
 8020200:	bd80      	pop	{r7, pc}
 8020202:	bf00      	nop
 8020204:	1fff2aac 	.word	0x1fff2aac
 8020208:	1fff18a0 	.word	0x1fff18a0
 802020c:	54010910 	.word	0x54010910
 8020210:	1fff28f0 	.word	0x1fff28f0
 8020214:	1fff28f4 	.word	0x1fff28f4

08020218 <COE_GetObjectDictionary>:
/**

 \brief    returns the pointer to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
OBJCONST TOBJECT OBJMEM * COE_GetObjectDictionary(void)
{
 8020218:	b480      	push	{r7}
 802021a:	af00      	add	r7, sp, #0
    return (OBJCONST TOBJECT OBJMEM *) ObjDicList;
 802021c:	4b03      	ldr	r3, [pc, #12]	; (802022c <COE_GetObjectDictionary+0x14>)
 802021e:	681b      	ldr	r3, [r3, #0]
}
 8020220:	4618      	mov	r0, r3
 8020222:	46bd      	mov	sp, r7
 8020224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020228:	4770      	bx	lr
 802022a:	bf00      	nop
 802022c:	1fff18ac 	.word	0x1fff18ac

08020230 <COE_UpdateSyncErrorStatus>:
/////////////////////////////////////////////////////////////////////////////////////////
/**
\brief     Update the Sync Error Indication
*////////////////////////////////////////////////////////////////////////////////////////
void COE_UpdateSyncErrorStatus(void)
{
 8020230:	b480      	push	{r7}
 8020232:	af00      	add	r7, sp, #0
    if (sSyncManOutPar.u16CycleExceededCounter > 0 || sSyncManOutPar.u16SmEventMissedCounter > sErrorSettings.u16SyncErrorCounterLimit)
 8020234:	4b14      	ldr	r3, [pc, #80]	; (8020288 <COE_UpdateSyncErrorStatus+0x58>)
 8020236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8020238:	2b00      	cmp	r3, #0
 802023a:	d105      	bne.n	8020248 <COE_UpdateSyncErrorStatus+0x18>
 802023c:	4b12      	ldr	r3, [pc, #72]	; (8020288 <COE_UpdateSyncErrorStatus+0x58>)
 802023e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020240:	4b12      	ldr	r3, [pc, #72]	; (802028c <COE_UpdateSyncErrorStatus+0x5c>)
 8020242:	891b      	ldrh	r3, [r3, #8]
 8020244:	429a      	cmp	r2, r3
 8020246:	d904      	bls.n	8020252 <COE_UpdateSyncErrorStatus+0x22>
    {
        sSyncManOutPar.u8SyncError = 1;
 8020248:	4b0f      	ldr	r3, [pc, #60]	; (8020288 <COE_UpdateSyncErrorStatus+0x58>)
 802024a:	2201      	movs	r2, #1
 802024c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8020250:	e003      	b.n	802025a <COE_UpdateSyncErrorStatus+0x2a>
    }
    else
    {
        sSyncManOutPar.u8SyncError = 0;
 8020252:	4b0d      	ldr	r3, [pc, #52]	; (8020288 <COE_UpdateSyncErrorStatus+0x58>)
 8020254:	2200      	movs	r2, #0
 8020256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }


    if (sSyncManInPar.u16CycleExceededCounter > 0 || sSyncManInPar.u16SmEventMissedCounter > sErrorSettings.u16SyncErrorCounterLimit)
 802025a:	4b0d      	ldr	r3, [pc, #52]	; (8020290 <COE_UpdateSyncErrorStatus+0x60>)
 802025c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 802025e:	2b00      	cmp	r3, #0
 8020260:	d105      	bne.n	802026e <COE_UpdateSyncErrorStatus+0x3e>
 8020262:	4b0b      	ldr	r3, [pc, #44]	; (8020290 <COE_UpdateSyncErrorStatus+0x60>)
 8020264:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020266:	4b09      	ldr	r3, [pc, #36]	; (802028c <COE_UpdateSyncErrorStatus+0x5c>)
 8020268:	891b      	ldrh	r3, [r3, #8]
 802026a:	429a      	cmp	r2, r3
 802026c:	d904      	bls.n	8020278 <COE_UpdateSyncErrorStatus+0x48>
    {
        sSyncManInPar.u8SyncError = 1;
 802026e:	4b08      	ldr	r3, [pc, #32]	; (8020290 <COE_UpdateSyncErrorStatus+0x60>)
 8020270:	2201      	movs	r2, #1
 8020272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8020276:	e003      	b.n	8020280 <COE_UpdateSyncErrorStatus+0x50>
    }
    else
    {
        sSyncManInPar.u8SyncError = 0;
 8020278:	4b05      	ldr	r3, [pc, #20]	; (8020290 <COE_UpdateSyncErrorStatus+0x60>)
 802027a:	2200      	movs	r2, #0
 802027c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }

}
 8020280:	46bd      	mov	sp, r7
 8020282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020286:	4770      	bx	lr
 8020288:	1fff2ba4 	.word	0x1fff2ba4
 802028c:	1fff13d4 	.word	0x1fff13d4
 8020290:	1fff2b60 	.word	0x1fff2b60

08020294 <COE_ObjInit>:
/**
 \brief     This function initialize the several objects
*////////////////////////////////////////////////////////////////////////////////////////

void COE_ObjInit(void)
{
 8020294:	b580      	push	{r7, lr}
 8020296:	b082      	sub	sp, #8
 8020298:	af00      	add	r7, sp, #0

    /* initialize the Sync Manager Output parameter object 0x1C32 */

    sSyncManOutPar.subindex0         = 32;
 802029a:	4b43      	ldr	r3, [pc, #268]	; (80203a8 <COE_ObjInit+0x114>)
 802029c:	2220      	movs	r2, #32
 802029e:	801a      	strh	r2, [r3, #0]
      from the master to switch between ECAT FreeRun and ECAT Synchron Mode
        if the slave supports both modes,
        in DC mode (selected by the DC registers) this value will be overwritten
        with SYNCTYPE_DCSYNC0 or SYNCTYPE_DCSYNC1 */
     /*default mode is ECAT Synchron Mode */
    sSyncManOutPar.u16SyncType     = SYNCTYPE_FREERUN;
 80202a0:	4b41      	ldr	r3, [pc, #260]	; (80203a8 <COE_ObjInit+0x114>)
 80202a2:	2200      	movs	r2, #0
 80202a4:	805a      	strh	r2, [r3, #2]
    /* subindex 2 contains the cycle time of the application,
       in ECAT FreeRun mode it could be used for a timer interrupt to run the application,
        in ECAT Synchron mode it could be written from the master with its local cycle time
        that the slave can check if this cycle time is supported,
        in DC Mode this value will be overwritten with the DC cycle time register */
    sSyncManOutPar.u32CycleTime     = 0;
 80202a6:	4b40      	ldr	r3, [pc, #256]	; (80203a8 <COE_ObjInit+0x114>)
 80202a8:	2200      	movs	r2, #0
 80202aa:	605a      	str	r2, [r3, #4]

    /* the subindex 4 contains the supported synchronization types */

    sSyncManOutPar.u16SyncTypesSupported    = SYNCTYPE_FREERUNSUPP            /* ECAT FreeRun Mode is supported */
 80202ac:	4b3e      	ldr	r3, [pc, #248]	; (80203a8 <COE_ObjInit+0x114>)
 80202ae:	f244 021f 	movw	r2, #16415	; 0x401f
 80202b2:	819a      	strh	r2, [r3, #12]

    /* subindex 5 contains the minimum cycle time the slave is able to support,
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine).
        For the sample application this value is set to MIN_PD_CYCLE_TIME */
    sSyncManOutPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 80202b4:	4b3c      	ldr	r3, [pc, #240]	; (80203a8 <COE_ObjInit+0x114>)
 80202b6:	4a3d      	ldr	r2, [pc, #244]	; (80203ac <COE_ObjInit+0x118>)
 80202b8:	611a      	str	r2, [r3, #16]
    /* only for DC Mode important: subindex 6 contains the minimum delay time the slave
       needs after receiving the SM2-event before the SYNC0(SYNC1) can be received without delays
       will be calculated dynamically because it depends on the connected modules
        (in this example we will make an online measurement in the ESC Interrupt Routine) */
    sSyncManOutPar.u32CalcAndCopyTime = (PD_OUTPUT_CALC_AND_COPY_TIME);
 80202ba:	4b3b      	ldr	r3, [pc, #236]	; (80203a8 <COE_ObjInit+0x114>)
 80202bc:	2200      	movs	r2, #0
 80202be:	615a      	str	r2, [r3, #20]

    /*subindex 8: trigger cycle time measurement*/
    sSyncManOutPar.u16GetCycleTime = 0;
 80202c0:	4b39      	ldr	r3, [pc, #228]	; (80203a8 <COE_ObjInit+0x114>)
 80202c2:	2200      	movs	r2, #0
 80202c4:	839a      	strh	r2, [r3, #28]

    /*subindex 9: time from start driving outputs until outputs are valid*/
    sSyncManOutPar.u32DelayTime = (PD_OUTPUT_DELAY_TIME);
 80202c6:	4b38      	ldr	r3, [pc, #224]	; (80203a8 <COE_ObjInit+0x114>)
 80202c8:	2200      	movs	r2, #0
 80202ca:	621a      	str	r2, [r3, #32]

    /*subindex 11: reset the sm missed error counter*/
    sSyncManOutPar.u16SmEventMissedCounter = 0;
 80202cc:	4b36      	ldr	r3, [pc, #216]	; (80203a8 <COE_ObjInit+0x114>)
 80202ce:	2200      	movs	r2, #0
 80202d0:	851a      	strh	r2, [r3, #40]	; 0x28

    /*subindex 12: reset the cycle exceed error counter*/
    sSyncManOutPar.u16CycleExceededCounter = 0;
 80202d2:	4b35      	ldr	r3, [pc, #212]	; (80203a8 <COE_ObjInit+0x114>)
 80202d4:	2200      	movs	r2, #0
 80202d6:	855a      	strh	r2, [r3, #42]	; 0x2a

    /*subindex 32: indicates if a synchronisation error has occurred*/
    sSyncManOutPar.u8SyncError = 0;
 80202d8:	4b33      	ldr	r3, [pc, #204]	; (80203a8 <COE_ObjInit+0x114>)
 80202da:	2200      	movs	r2, #0
 80202dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* initialize the Sync Manager Input parameter object 0x1C33 */
    sSyncManInPar.subindex0         = 32;
 80202e0:	4b33      	ldr	r3, [pc, #204]	; (80203b0 <COE_ObjInit+0x11c>)
 80202e2:	2220      	movs	r2, #32
 80202e4:	801a      	strh	r2, [r3, #0]
    /* default mode is ECAT Synchron Mode, if output size > 0 the inputs are updated with the SM2-event */
    sSyncManInPar.u16SyncType         = SYNCTYPE_FREERUN;
 80202e6:	4b32      	ldr	r3, [pc, #200]	; (80203b0 <COE_ObjInit+0x11c>)
 80202e8:	2200      	movs	r2, #0
 80202ea:	805a      	strh	r2, [r3, #2]

    
    /* subindex 2: same as 0x1C32:02 */
    sSyncManInPar.u32CycleTime     = sSyncManOutPar.u32CycleTime;
 80202ec:	4b2e      	ldr	r3, [pc, #184]	; (80203a8 <COE_ObjInit+0x114>)
 80202ee:	685b      	ldr	r3, [r3, #4]
 80202f0:	4a2f      	ldr	r2, [pc, #188]	; (80203b0 <COE_ObjInit+0x11c>)
 80202f2:	6053      	str	r3, [r2, #4]

    /* subindex 4: same as 0x1C32:04 */
    sSyncManInPar.u16SyncTypesSupported    = sSyncManOutPar.u16SyncTypesSupported;
 80202f4:	4b2c      	ldr	r3, [pc, #176]	; (80203a8 <COE_ObjInit+0x114>)
 80202f6:	899a      	ldrh	r2, [r3, #12]
 80202f8:	4b2d      	ldr	r3, [pc, #180]	; (80203b0 <COE_ObjInit+0x11c>)
 80202fa:	819a      	strh	r2, [r3, #12]

    /* subindex 5: same as 0x1C32:05 */
    sSyncManInPar.u32MinCycleTime = MIN_PD_CYCLE_TIME;
 80202fc:	4b2c      	ldr	r3, [pc, #176]	; (80203b0 <COE_ObjInit+0x11c>)
 80202fe:	4a2b      	ldr	r2, [pc, #172]	; (80203ac <COE_ObjInit+0x118>)
 8020300:	611a      	str	r2, [r3, #16]
    /* subindex 6: delay read inputs, calculation and copy to SM buffer*/
    sSyncManInPar.u32CalcAndCopyTime = (PD_INPUT_CALC_AND_COPY_TIME);
 8020302:	4b2b      	ldr	r3, [pc, #172]	; (80203b0 <COE_ObjInit+0x11c>)
 8020304:	2200      	movs	r2, #0
 8020306:	615a      	str	r2, [r3, #20]
    /*subindex 8: trigger cycle time measurement*/
    sSyncManInPar.u16GetCycleTime = 0;
 8020308:	4b29      	ldr	r3, [pc, #164]	; (80203b0 <COE_ObjInit+0x11c>)
 802030a:	2200      	movs	r2, #0
 802030c:	839a      	strh	r2, [r3, #28]
    /*subindex 9: delay to prepare input latch*/
    sSyncManInPar.u32DelayTime = (PD_INPUT_DELAY_TIME);
 802030e:	4b28      	ldr	r3, [pc, #160]	; (80203b0 <COE_ObjInit+0x11c>)
 8020310:	2200      	movs	r2, #0
 8020312:	621a      	str	r2, [r3, #32]

    /*subindex 11: reset the sm missed error counter*/
    sSyncManInPar.u16SmEventMissedCounter = 0;
 8020314:	4b26      	ldr	r3, [pc, #152]	; (80203b0 <COE_ObjInit+0x11c>)
 8020316:	2200      	movs	r2, #0
 8020318:	851a      	strh	r2, [r3, #40]	; 0x28

    /*subindex 12: reset the cycle exceed error counter*/
    sSyncManInPar.u16CycleExceededCounter = 0;
 802031a:	4b25      	ldr	r3, [pc, #148]	; (80203b0 <COE_ObjInit+0x11c>)
 802031c:	2200      	movs	r2, #0
 802031e:	855a      	strh	r2, [r3, #42]	; 0x2a

    /*subindex 32: incremented if a synchronisation error has occurred*/
    sSyncManInPar.u8SyncError = 0;
 8020320:	4b23      	ldr	r3, [pc, #140]	; (80203b0 <COE_ObjInit+0x11c>)
 8020322:	2200      	movs	r2, #0
 8020324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 8020328:	4b22      	ldr	r3, [pc, #136]	; (80203b4 <COE_ObjInit+0x120>)
 802032a:	2200      	movs	r2, #0
 802032c:	701a      	strb	r2, [r3, #0]

    {
    UINT16 result = COE_ObjDictionaryInit();
 802032e:	f000 f951 	bl	80205d4 <COE_ObjDictionaryInit>
 8020332:	4603      	mov	r3, r0
 8020334:	80fb      	strh	r3, [r7, #6]
    if(result != 0)
 8020336:	88fb      	ldrh	r3, [r7, #6]
 8020338:	2b00      	cmp	r3, #0
 802033a:	d001      	beq.n	8020340 <COE_ObjInit+0xac>
    {
        /*clear already linked objects*/
        COE_ClearObjDictionary();
 802033c:	f000 f90a 	bl	8020554 <COE_ClearObjDictionary>
    }
    }

    u8PendingSdo = 0;
 8020340:	4b1d      	ldr	r3, [pc, #116]	; (80203b8 <COE_ObjInit+0x124>)
 8020342:	2200      	movs	r2, #0
 8020344:	701a      	strb	r2, [r3, #0]
    bStoreCompleteAccess = FALSE;
 8020346:	4b1d      	ldr	r3, [pc, #116]	; (80203bc <COE_ObjInit+0x128>)
 8020348:	2200      	movs	r2, #0
 802034a:	701a      	strb	r2, [r3, #0]
    u16StoreIndex   =   0;
 802034c:	4b1c      	ldr	r3, [pc, #112]	; (80203c0 <COE_ObjInit+0x12c>)
 802034e:	2200      	movs	r2, #0
 8020350:	801a      	strh	r2, [r3, #0]
    u8StoreSubindex = 0;
 8020352:	4b1c      	ldr	r3, [pc, #112]	; (80203c4 <COE_ObjInit+0x130>)
 8020354:	2200      	movs	r2, #0
 8020356:	701a      	strb	r2, [r3, #0]
    u32StoreDataSize = 0;
 8020358:	4b1b      	ldr	r3, [pc, #108]	; (80203c8 <COE_ObjInit+0x134>)
 802035a:	2200      	movs	r2, #0
 802035c:	601a      	str	r2, [r3, #0]
    pStoreData = NULL;
 802035e:	4b1b      	ldr	r3, [pc, #108]	; (80203cc <COE_ObjInit+0x138>)
 8020360:	2200      	movs	r2, #0
 8020362:	601a      	str	r2, [r3, #0]
    pSdoPendFunc    = NULL;
 8020364:	4b1a      	ldr	r3, [pc, #104]	; (80203d0 <COE_ObjInit+0x13c>)
 8020366:	2200      	movs	r2, #0
 8020368:	601a      	str	r2, [r3, #0]

    pSdoSegData = NULL;
 802036a:	4b1a      	ldr	r3, [pc, #104]	; (80203d4 <COE_ObjInit+0x140>)
 802036c:	2200      	movs	r2, #0
 802036e:	601a      	str	r2, [r3, #0]


    {
        UINT32 EscFeature = 0;
 8020370:	2300      	movs	r3, #0
 8020372:	603b      	str	r3, [r7, #0]
        HW_EscReadDWord(EscFeature, ESC_FEATURES_OFFSET);
 8020374:	4b18      	ldr	r3, [pc, #96]	; (80203d8 <COE_ObjInit+0x144>)
 8020376:	681b      	ldr	r3, [r3, #0]
 8020378:	603b      	str	r3, [r7, #0]
        EscFeature = SWAPDWORD(EscFeature);

        if ((EscFeature & ESC_DC_32BIT_MASK) > 0)
 802037a:	683b      	ldr	r3, [r7, #0]
 802037c:	f003 0308 	and.w	r3, r3, #8
 8020380:	2b00      	cmp	r3, #0
 8020382:	d003      	beq.n	802038c <COE_ObjInit+0xf8>
        {
            b32BitDc = FALSE;
 8020384:	4b15      	ldr	r3, [pc, #84]	; (80203dc <COE_ObjInit+0x148>)
 8020386:	2200      	movs	r2, #0
 8020388:	701a      	strb	r2, [r3, #0]
 802038a:	e006      	b.n	802039a <COE_ObjInit+0x106>
        }
        else
        {
            b32BitDc = TRUE;
 802038c:	4b13      	ldr	r3, [pc, #76]	; (80203dc <COE_ObjInit+0x148>)
 802038e:	2201      	movs	r2, #1
 8020390:	701a      	strb	r2, [r3, #0]

            HW_EscReadDWord(u32LastDc32Value, ESC_SYSTEMTIME_OFFSET);
 8020392:	4b13      	ldr	r3, [pc, #76]	; (80203e0 <COE_ObjInit+0x14c>)
 8020394:	681b      	ldr	r3, [r3, #0]
 8020396:	4a13      	ldr	r2, [pc, #76]	; (80203e4 <COE_ObjInit+0x150>)
 8020398:	6013      	str	r3, [r2, #0]
        }

        u32CheckForDcOverrunCnt = CHECK_DC_OVERRUN_IN_MS;
 802039a:	4b13      	ldr	r3, [pc, #76]	; (80203e8 <COE_ObjInit+0x154>)
 802039c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80203a0:	601a      	str	r2, [r3, #0]
    }
}
 80203a2:	3708      	adds	r7, #8
 80203a4:	46bd      	mov	sp, r7
 80203a6:	bd80      	pop	{r7, pc}
 80203a8:	1fff2ba4 	.word	0x1fff2ba4
 80203ac:	0001e848 	.word	0x0001e848
 80203b0:	1fff2b60 	.word	0x1fff2b60
 80203b4:	1fff2be8 	.word	0x1fff2be8
 80203b8:	1fff2c08 	.word	0x1fff2c08
 80203bc:	1fff2c09 	.word	0x1fff2c09
 80203c0:	1fff2c3a 	.word	0x1fff2c3a
 80203c4:	1fff2c3c 	.word	0x1fff2c3c
 80203c8:	1fff2c18 	.word	0x1fff2c18
 80203cc:	1fff2bf4 	.word	0x1fff2bf4
 80203d0:	1fff2c04 	.word	0x1fff2c04
 80203d4:	1fff2c1c 	.word	0x1fff2c1c
 80203d8:	54010008 	.word	0x54010008
 80203dc:	1fff2aac 	.word	0x1fff2aac
 80203e0:	54010910 	.word	0x54010910
 80203e4:	1fff28f0 	.word	0x1fff28f0
 80203e8:	1fff28f4 	.word	0x1fff28f4

080203ec <COE_AddObjectToDic>:
            ALSTATUSCODE_XX add object failed

 \brief    This function adds an object to the object dictionary
 *////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_AddObjectToDic(TOBJECT OBJMEM * pNewObjEntry)
{
 80203ec:	b480      	push	{r7}
 80203ee:	b085      	sub	sp, #20
 80203f0:	af00      	add	r7, sp, #0
 80203f2:	6078      	str	r0, [r7, #4]
    if(pNewObjEntry != NULL)
 80203f4:	687b      	ldr	r3, [r7, #4]
 80203f6:	2b00      	cmp	r3, #0
 80203f8:	d062      	beq.n	80204c0 <COE_AddObjectToDic+0xd4>
    {
        if(ObjDicList == NULL)
 80203fa:	4b35      	ldr	r3, [pc, #212]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 80203fc:	681b      	ldr	r3, [r3, #0]
 80203fe:	2b00      	cmp	r3, #0
 8020400:	d10c      	bne.n	802041c <COE_AddObjectToDic+0x30>
        {
            /* Object dictionary is empty */
            ObjDicList = pNewObjEntry;
 8020402:	4a33      	ldr	r2, [pc, #204]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 8020404:	687b      	ldr	r3, [r7, #4]
 8020406:	6013      	str	r3, [r2, #0]
            ObjDicList->pNext = NULL;
 8020408:	4b31      	ldr	r3, [pc, #196]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 802040a:	681b      	ldr	r3, [r3, #0]
 802040c:	2200      	movs	r2, #0
 802040e:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = NULL;
 8020410:	4b2f      	ldr	r3, [pc, #188]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 8020412:	681b      	ldr	r3, [r3, #0]
 8020414:	2200      	movs	r2, #0
 8020416:	601a      	str	r2, [r3, #0]
            return 0;
 8020418:	2300      	movs	r3, #0
 802041a:	e052      	b.n	80204c2 <COE_AddObjectToDic+0xd6>
        }
        else if(ObjDicList->Index > pNewObjEntry->Index)
 802041c:	4b2c      	ldr	r3, [pc, #176]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 802041e:	681b      	ldr	r3, [r3, #0]
 8020420:	891a      	ldrh	r2, [r3, #8]
 8020422:	687b      	ldr	r3, [r7, #4]
 8020424:	891b      	ldrh	r3, [r3, #8]
 8020426:	429a      	cmp	r2, r3
 8020428:	d90f      	bls.n	802044a <COE_AddObjectToDic+0x5e>
        {
            /*insert new object dictionary head*/
            pNewObjEntry->pPrev = NULL;
 802042a:	687b      	ldr	r3, [r7, #4]
 802042c:	2200      	movs	r2, #0
 802042e:	601a      	str	r2, [r3, #0]
            pNewObjEntry->pNext = ObjDicList;
 8020430:	4b27      	ldr	r3, [pc, #156]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 8020432:	681a      	ldr	r2, [r3, #0]
 8020434:	687b      	ldr	r3, [r7, #4]
 8020436:	605a      	str	r2, [r3, #4]
            ObjDicList->pPrev = pNewObjEntry;
 8020438:	4b25      	ldr	r3, [pc, #148]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 802043a:	681b      	ldr	r3, [r3, #0]
 802043c:	687a      	ldr	r2, [r7, #4]
 802043e:	601a      	str	r2, [r3, #0]
            ObjDicList = pNewObjEntry;
 8020440:	4a23      	ldr	r2, [pc, #140]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 8020442:	687b      	ldr	r3, [r7, #4]
 8020444:	6013      	str	r3, [r2, #0]
            return 0;
 8020446:	2300      	movs	r3, #0
 8020448:	e03b      	b.n	80204c2 <COE_AddObjectToDic+0xd6>
        }
        else
        {
            TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 802044a:	4b21      	ldr	r3, [pc, #132]	; (80204d0 <COE_AddObjectToDic+0xe4>)
 802044c:	681b      	ldr	r3, [r3, #0]
 802044e:	60fb      	str	r3, [r7, #12]
            while(pDicEntry != NULL)
 8020450:	e033      	b.n	80204ba <COE_AddObjectToDic+0xce>
            {
                if(pDicEntry->Index == pNewObjEntry->Index)
 8020452:	68fb      	ldr	r3, [r7, #12]
 8020454:	891a      	ldrh	r2, [r3, #8]
 8020456:	687b      	ldr	r3, [r7, #4]
 8020458:	891b      	ldrh	r3, [r3, #8]
 802045a:	429a      	cmp	r2, r3
 802045c:	d101      	bne.n	8020462 <COE_AddObjectToDic+0x76>
                {
                    /*object already exists in object dictionary*/
                    return ALSTATUSCODE_UNSPECIFIEDERROR;
 802045e:	2301      	movs	r3, #1
 8020460:	e02f      	b.n	80204c2 <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->Index > pNewObjEntry->Index)
 8020462:	68fb      	ldr	r3, [r7, #12]
 8020464:	891a      	ldrh	r2, [r3, #8]
 8020466:	687b      	ldr	r3, [r7, #4]
 8020468:	891b      	ldrh	r3, [r3, #8]
 802046a:	429a      	cmp	r2, r3
 802046c:	d913      	bls.n	8020496 <COE_AddObjectToDic+0xaa>
                {
                    pNewObjEntry->pPrev = pDicEntry->pPrev;
 802046e:	68fb      	ldr	r3, [r7, #12]
 8020470:	681a      	ldr	r2, [r3, #0]
 8020472:	687b      	ldr	r3, [r7, #4]
 8020474:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = pDicEntry;
 8020476:	687b      	ldr	r3, [r7, #4]
 8020478:	68fa      	ldr	r2, [r7, #12]
 802047a:	605a      	str	r2, [r3, #4]

                    if(pDicEntry->pPrev != NULL)
 802047c:	68fb      	ldr	r3, [r7, #12]
 802047e:	681b      	ldr	r3, [r3, #0]
 8020480:	2b00      	cmp	r3, #0
 8020482:	d003      	beq.n	802048c <COE_AddObjectToDic+0xa0>
                        pDicEntry->pPrev->pNext = pNewObjEntry;
 8020484:	68fb      	ldr	r3, [r7, #12]
 8020486:	681b      	ldr	r3, [r3, #0]
 8020488:	687a      	ldr	r2, [r7, #4]
 802048a:	605a      	str	r2, [r3, #4]

                    pDicEntry->pPrev = pNewObjEntry;
 802048c:	68fb      	ldr	r3, [r7, #12]
 802048e:	687a      	ldr	r2, [r7, #4]
 8020490:	601a      	str	r2, [r3, #0]

                    return 0;
 8020492:	2300      	movs	r3, #0
 8020494:	e015      	b.n	80204c2 <COE_AddObjectToDic+0xd6>
                }
                else if(pDicEntry->pNext == NULL)
 8020496:	68fb      	ldr	r3, [r7, #12]
 8020498:	685b      	ldr	r3, [r3, #4]
 802049a:	2b00      	cmp	r3, #0
 802049c:	d10a      	bne.n	80204b4 <COE_AddObjectToDic+0xc8>
                {
                    /*Last entry reached => add object to list tail*/
                    pDicEntry->pNext = pNewObjEntry;
 802049e:	68fb      	ldr	r3, [r7, #12]
 80204a0:	687a      	ldr	r2, [r7, #4]
 80204a2:	605a      	str	r2, [r3, #4]
                    pNewObjEntry->pPrev = pDicEntry;
 80204a4:	687b      	ldr	r3, [r7, #4]
 80204a6:	68fa      	ldr	r2, [r7, #12]
 80204a8:	601a      	str	r2, [r3, #0]
                    pNewObjEntry->pNext = NULL;
 80204aa:	687b      	ldr	r3, [r7, #4]
 80204ac:	2200      	movs	r2, #0
 80204ae:	605a      	str	r2, [r3, #4]
                    return 0;
 80204b0:	2300      	movs	r3, #0
 80204b2:	e006      	b.n	80204c2 <COE_AddObjectToDic+0xd6>
                }
                else
                {
                    /*The new object index is smaller than the current index. Get next object handle.*/
                    pDicEntry = pDicEntry->pNext;
 80204b4:	68fb      	ldr	r3, [r7, #12]
 80204b6:	685b      	ldr	r3, [r3, #4]
 80204b8:	60fb      	str	r3, [r7, #12]
            return 0;
        }
        else
        {
            TOBJECT    OBJMEM * pDicEntry = ObjDicList;
            while(pDicEntry != NULL)
 80204ba:	68fb      	ldr	r3, [r7, #12]
 80204bc:	2b00      	cmp	r3, #0
 80204be:	d1c8      	bne.n	8020452 <COE_AddObjectToDic+0x66>
                    pDicEntry = pDicEntry->pNext;
                }
            }
        }
    }
    return ALSTATUSCODE_UNSPECIFIEDERROR;
 80204c0:	2301      	movs	r3, #1
}
 80204c2:	4618      	mov	r0, r3
 80204c4:	3714      	adds	r7, #20
 80204c6:	46bd      	mov	sp, r7
 80204c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80204cc:	4770      	bx	lr
 80204ce:	bf00      	nop
 80204d0:	1fff18ac 	.word	0x1fff18ac

080204d4 <COE_RemoveDicEntry>:
/**

 \brief    This function removes an object to the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_RemoveDicEntry(UINT16 index)
{
 80204d4:	b480      	push	{r7}
 80204d6:	b087      	sub	sp, #28
 80204d8:	af00      	add	r7, sp, #0
 80204da:	4603      	mov	r3, r0
 80204dc:	80fb      	strh	r3, [r7, #6]
    TOBJECT    OBJMEM * pDicEntry = ObjDicList;
 80204de:	4b1c      	ldr	r3, [pc, #112]	; (8020550 <COE_RemoveDicEntry+0x7c>)
 80204e0:	681b      	ldr	r3, [r3, #0]
 80204e2:	617b      	str	r3, [r7, #20]

    while(pDicEntry != NULL)
 80204e4:	e02b      	b.n	802053e <COE_RemoveDicEntry+0x6a>
    {
        if(pDicEntry->Index == index)
 80204e6:	697b      	ldr	r3, [r7, #20]
 80204e8:	891b      	ldrh	r3, [r3, #8]
 80204ea:	88fa      	ldrh	r2, [r7, #6]
 80204ec:	429a      	cmp	r2, r3
 80204ee:	d123      	bne.n	8020538 <COE_RemoveDicEntry+0x64>
        {
            TOBJECT OBJMEM *pPrevEntry = pDicEntry->pPrev;
 80204f0:	697b      	ldr	r3, [r7, #20]
 80204f2:	681b      	ldr	r3, [r3, #0]
 80204f4:	613b      	str	r3, [r7, #16]
            TOBJECT OBJMEM *pNextEntry = pDicEntry->pNext;
 80204f6:	697b      	ldr	r3, [r7, #20]
 80204f8:	685b      	ldr	r3, [r3, #4]
 80204fa:	60fb      	str	r3, [r7, #12]

            if(pPrevEntry != NULL)
 80204fc:	693b      	ldr	r3, [r7, #16]
 80204fe:	2b00      	cmp	r3, #0
 8020500:	d002      	beq.n	8020508 <COE_RemoveDicEntry+0x34>
            {
                pPrevEntry->pNext = pNextEntry;
 8020502:	693b      	ldr	r3, [r7, #16]
 8020504:	68fa      	ldr	r2, [r7, #12]
 8020506:	605a      	str	r2, [r3, #4]
            }

            if(pNextEntry != NULL)
 8020508:	68fb      	ldr	r3, [r7, #12]
 802050a:	2b00      	cmp	r3, #0
 802050c:	d002      	beq.n	8020514 <COE_RemoveDicEntry+0x40>
            {
                pNextEntry->pPrev = pPrevEntry;
 802050e:	68fb      	ldr	r3, [r7, #12]
 8020510:	693a      	ldr	r2, [r7, #16]
 8020512:	601a      	str	r2, [r3, #0]
            }

            pDicEntry->pPrev = NULL;
 8020514:	697b      	ldr	r3, [r7, #20]
 8020516:	2200      	movs	r2, #0
 8020518:	601a      	str	r2, [r3, #0]
            pDicEntry->pNext = NULL;
 802051a:	697b      	ldr	r3, [r7, #20]
 802051c:	2200      	movs	r2, #0
 802051e:	605a      	str	r2, [r3, #4]
            /*Update Object dictionary pointer if list head was removed*/
            if(pDicEntry->Index == ObjDicList->Index)
 8020520:	697b      	ldr	r3, [r7, #20]
 8020522:	891a      	ldrh	r2, [r3, #8]
 8020524:	4b0a      	ldr	r3, [pc, #40]	; (8020550 <COE_RemoveDicEntry+0x7c>)
 8020526:	681b      	ldr	r3, [r3, #0]
 8020528:	891b      	ldrh	r3, [r3, #8]
 802052a:	429a      	cmp	r2, r3
 802052c:	d103      	bne.n	8020536 <COE_RemoveDicEntry+0x62>
            {
                ObjDicList = pNextEntry;
 802052e:	4a08      	ldr	r2, [pc, #32]	; (8020550 <COE_RemoveDicEntry+0x7c>)
 8020530:	68fb      	ldr	r3, [r7, #12]
 8020532:	6013      	str	r3, [r2, #0]
            }
            return;
 8020534:	e006      	b.n	8020544 <COE_RemoveDicEntry+0x70>
 8020536:	e005      	b.n	8020544 <COE_RemoveDicEntry+0x70>
        }

        pDicEntry = pDicEntry->pNext;
 8020538:	697b      	ldr	r3, [r7, #20]
 802053a:	685b      	ldr	r3, [r3, #4]
 802053c:	617b      	str	r3, [r7, #20]
*////////////////////////////////////////////////////////////////////////////////////////
void COE_RemoveDicEntry(UINT16 index)
{
    TOBJECT    OBJMEM * pDicEntry = ObjDicList;

    while(pDicEntry != NULL)
 802053e:	697b      	ldr	r3, [r7, #20]
 8020540:	2b00      	cmp	r3, #0
 8020542:	d1d0      	bne.n	80204e6 <COE_RemoveDicEntry+0x12>
            return;
        }

        pDicEntry = pDicEntry->pNext;
    }
}
 8020544:	371c      	adds	r7, #28
 8020546:	46bd      	mov	sp, r7
 8020548:	f85d 7b04 	ldr.w	r7, [sp], #4
 802054c:	4770      	bx	lr
 802054e:	bf00      	nop
 8020550:	1fff18ac 	.word	0x1fff18ac

08020554 <COE_ClearObjDictionary>:
/**

 \brief    This function clear the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
void COE_ClearObjDictionary(void)
{
 8020554:	b580      	push	{r7, lr}
 8020556:	b082      	sub	sp, #8
 8020558:	af00      	add	r7, sp, #0
    TOBJECT OBJMEM * pObjEntry = (TOBJECT OBJMEM *) ObjDicList;
 802055a:	4b0c      	ldr	r3, [pc, #48]	; (802058c <COE_ClearObjDictionary+0x38>)
 802055c:	681b      	ldr	r3, [r3, #0]
 802055e:	607b      	str	r3, [r7, #4]
    UINT16 Index = 0;
 8020560:	2300      	movs	r3, #0
 8020562:	807b      	strh	r3, [r7, #2]

    while(pObjEntry != NULL)
 8020564:	e009      	b.n	802057a <COE_ClearObjDictionary+0x26>
    {
        Index = pObjEntry->Index;
 8020566:	687b      	ldr	r3, [r7, #4]
 8020568:	891b      	ldrh	r3, [r3, #8]
 802056a:	807b      	strh	r3, [r7, #2]
        pObjEntry = pObjEntry->pNext;
 802056c:	687b      	ldr	r3, [r7, #4]
 802056e:	685b      	ldr	r3, [r3, #4]
 8020570:	607b      	str	r3, [r7, #4]

        COE_RemoveDicEntry(Index);
 8020572:	887b      	ldrh	r3, [r7, #2]
 8020574:	4618      	mov	r0, r3
 8020576:	f7ff ffad 	bl	80204d4 <COE_RemoveDicEntry>
void COE_ClearObjDictionary(void)
{
    TOBJECT OBJMEM * pObjEntry = (TOBJECT OBJMEM *) ObjDicList;
    UINT16 Index = 0;

    while(pObjEntry != NULL)
 802057a:	687b      	ldr	r3, [r7, #4]
 802057c:	2b00      	cmp	r3, #0
 802057e:	d1f2      	bne.n	8020566 <COE_ClearObjDictionary+0x12>
        Index = pObjEntry->Index;
        pObjEntry = pObjEntry->pNext;

        COE_RemoveDicEntry(Index);
    }
    ObjDicList = NULL;
 8020580:	4b02      	ldr	r3, [pc, #8]	; (802058c <COE_ClearObjDictionary+0x38>)
 8020582:	2200      	movs	r2, #0
 8020584:	601a      	str	r2, [r3, #0]
}
 8020586:	3708      	adds	r7, #8
 8020588:	46bd      	mov	sp, r7
 802058a:	bd80      	pop	{r7, pc}
 802058c:	1fff18ac 	.word	0x1fff18ac

08020590 <AddObjectsToObjDictionary>:


UINT16 AddObjectsToObjDictionary(TOBJECT OBJMEM * pObjEntry)
{
 8020590:	b580      	push	{r7, lr}
 8020592:	b084      	sub	sp, #16
 8020594:	af00      	add	r7, sp, #0
 8020596:	6078      	str	r0, [r7, #4]
    UINT16 result = 0;
 8020598:	2300      	movs	r3, #0
 802059a:	81fb      	strh	r3, [r7, #14]
    TOBJECT OBJMEM * pEntry = (TOBJECT OBJMEM *)pObjEntry;
 802059c:	687b      	ldr	r3, [r7, #4]
 802059e:	60bb      	str	r3, [r7, #8]

    while(pEntry->Index != 0xFFFF)
 80205a0:	e00c      	b.n	80205bc <AddObjectsToObjDictionary+0x2c>
    {
        result = COE_AddObjectToDic(pEntry);
 80205a2:	68b8      	ldr	r0, [r7, #8]
 80205a4:	f7ff ff22 	bl	80203ec <COE_AddObjectToDic>
 80205a8:	4603      	mov	r3, r0
 80205aa:	81fb      	strh	r3, [r7, #14]

        if(result != 0)
 80205ac:	89fb      	ldrh	r3, [r7, #14]
 80205ae:	2b00      	cmp	r3, #0
 80205b0:	d001      	beq.n	80205b6 <AddObjectsToObjDictionary+0x26>
        {
            return result;
 80205b2:	89fb      	ldrh	r3, [r7, #14]
 80205b4:	e009      	b.n	80205ca <AddObjectsToObjDictionary+0x3a>
        }

        pEntry++;
 80205b6:	68bb      	ldr	r3, [r7, #8]
 80205b8:	3328      	adds	r3, #40	; 0x28
 80205ba:	60bb      	str	r3, [r7, #8]
UINT16 AddObjectsToObjDictionary(TOBJECT OBJMEM * pObjEntry)
{
    UINT16 result = 0;
    TOBJECT OBJMEM * pEntry = (TOBJECT OBJMEM *)pObjEntry;

    while(pEntry->Index != 0xFFFF)
 80205bc:	68bb      	ldr	r3, [r7, #8]
 80205be:	891b      	ldrh	r3, [r3, #8]
 80205c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80205c4:	4293      	cmp	r3, r2
 80205c6:	d1ec      	bne.n	80205a2 <AddObjectsToObjDictionary+0x12>
        }

        pEntry++;
    }

    return result;
 80205c8:	89fb      	ldrh	r3, [r7, #14]

}
 80205ca:	4618      	mov	r0, r3
 80205cc:	3710      	adds	r7, #16
 80205ce:	46bd      	mov	sp, r7
 80205d0:	bd80      	pop	{r7, pc}
 80205d2:	bf00      	nop

080205d4 <COE_ObjDictionaryInit>:
            ALSTATUSCODE_XX create object dictionary failed

 \brief    This function initialize the object dictionary
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 COE_ObjDictionaryInit(void)
{
 80205d4:	b580      	push	{r7, lr}
 80205d6:	b082      	sub	sp, #8
 80205d8:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 80205da:	2300      	movs	r3, #0
 80205dc:	80fb      	strh	r3, [r7, #6]

    /*Reset object dictionary pointer*/
    ObjDicList = NULL;
 80205de:	4b0b      	ldr	r3, [pc, #44]	; (802060c <COE_ObjDictionaryInit+0x38>)
 80205e0:	2200      	movs	r2, #0
 80205e2:	601a      	str	r2, [r3, #0]

    result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) GenObjDic);
 80205e4:	480a      	ldr	r0, [pc, #40]	; (8020610 <COE_ObjDictionaryInit+0x3c>)
 80205e6:	f7ff ffd3 	bl	8020590 <AddObjectsToObjDictionary>
 80205ea:	4603      	mov	r3, r0
 80205ec:	80fb      	strh	r3, [r7, #6]

    if(result != 0)
 80205ee:	88fb      	ldrh	r3, [r7, #6]
 80205f0:	2b00      	cmp	r3, #0
 80205f2:	d001      	beq.n	80205f8 <COE_ObjDictionaryInit+0x24>
    {
        return result;
 80205f4:	88fb      	ldrh	r3, [r7, #6]
 80205f6:	e005      	b.n	8020604 <COE_ObjDictionaryInit+0x30>
    }
    
    if(ApplicationObjDic != NULL)
    {
        result = AddObjectsToObjDictionary((TOBJECT OBJMEM *) ApplicationObjDic);
 80205f8:	4806      	ldr	r0, [pc, #24]	; (8020614 <COE_ObjDictionaryInit+0x40>)
 80205fa:	f7ff ffc9 	bl	8020590 <AddObjectsToObjDictionary>
 80205fe:	4603      	mov	r3, r0
 8020600:	80fb      	strh	r3, [r7, #6]
    }



    return result;
 8020602:	88fb      	ldrh	r3, [r7, #6]
}
 8020604:	4618      	mov	r0, r3
 8020606:	3708      	adds	r7, #8
 8020608:	46bd      	mov	sp, r7
 802060a:	bd80      	pop	{r7, pc}
 802060c:	1fff18ac 	.word	0x1fff18ac
 8020610:	1fff09f4 	.word	0x1fff09f4
 8020614:	1fff0800 	.word	0x1fff0800

08020618 <COE_Main>:
 \brief    is called for background calculations which should not influence the
             ECAT_Application in synchronous modes
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Main(void)
{
 8020618:	b5b0      	push	{r4, r5, r7, lr}
 802061a:	b084      	sub	sp, #16
 802061c:	af02      	add	r7, sp, #8
     UINT8 abort = 0;
 802061e:	2300      	movs	r3, #0
 8020620:	71fb      	strb	r3, [r7, #7]
     
    if(pSdoPendFunc != NULL)
 8020622:	4b2f      	ldr	r3, [pc, #188]	; (80206e0 <COE_Main+0xc8>)
 8020624:	681b      	ldr	r3, [r3, #0]
 8020626:	2b00      	cmp	r3, #0
 8020628:	d057      	beq.n	80206da <COE_Main+0xc2>
    {
        abort = pSdoPendFunc(u16StoreIndex,u8StoreSubindex,u32StoreDataSize,pStoreData,bStoreCompleteAccess);
 802062a:	4b2d      	ldr	r3, [pc, #180]	; (80206e0 <COE_Main+0xc8>)
 802062c:	681c      	ldr	r4, [r3, #0]
 802062e:	4b2d      	ldr	r3, [pc, #180]	; (80206e4 <COE_Main+0xcc>)
 8020630:	8818      	ldrh	r0, [r3, #0]
 8020632:	4b2d      	ldr	r3, [pc, #180]	; (80206e8 <COE_Main+0xd0>)
 8020634:	7819      	ldrb	r1, [r3, #0]
 8020636:	4b2d      	ldr	r3, [pc, #180]	; (80206ec <COE_Main+0xd4>)
 8020638:	681a      	ldr	r2, [r3, #0]
 802063a:	4b2d      	ldr	r3, [pc, #180]	; (80206f0 <COE_Main+0xd8>)
 802063c:	681d      	ldr	r5, [r3, #0]
 802063e:	4b2d      	ldr	r3, [pc, #180]	; (80206f4 <COE_Main+0xdc>)
 8020640:	781b      	ldrb	r3, [r3, #0]
 8020642:	9300      	str	r3, [sp, #0]
 8020644:	462b      	mov	r3, r5
 8020646:	47a0      	blx	r4
 8020648:	4603      	mov	r3, r0
 802064a:	71fb      	strb	r3, [r7, #7]

        if(abort != ABORTIDX_WORKING)
 802064c:	79fb      	ldrb	r3, [r7, #7]
 802064e:	2bff      	cmp	r3, #255	; 0xff
 8020650:	d043      	beq.n	80206da <COE_Main+0xc2>
        {
            switch(u8PendingSdo)
 8020652:	4b29      	ldr	r3, [pc, #164]	; (80206f8 <COE_Main+0xe0>)
 8020654:	781b      	ldrb	r3, [r3, #0]
 8020656:	3b01      	subs	r3, #1
 8020658:	2b03      	cmp	r3, #3
 802065a:	d829      	bhi.n	80206b0 <COE_Main+0x98>
 802065c:	a201      	add	r2, pc, #4	; (adr r2, 8020664 <COE_Main+0x4c>)
 802065e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020662:	bf00      	nop
 8020664:	0802068d 	.word	0x0802068d
 8020668:	08020675 	.word	0x08020675
 802066c:	0802069b 	.word	0x0802069b
 8020670:	0802069b 	.word	0x0802069b
            {
                case SDO_PENDING_SEG_WRITE:
                    if(pSdoSegData)
 8020674:	4b21      	ldr	r3, [pc, #132]	; (80206fc <COE_Main+0xe4>)
 8020676:	681b      	ldr	r3, [r3, #0]
 8020678:	2b00      	cmp	r3, #0
 802067a:	d007      	beq.n	802068c <COE_Main+0x74>
                    {
                        /* the allocated buffer can be released */
                        FREEMEM( (UINT16 VARMEM *) pSdoSegData );
 802067c:	4b1f      	ldr	r3, [pc, #124]	; (80206fc <COE_Main+0xe4>)
 802067e:	681b      	ldr	r3, [r3, #0]
 8020680:	4618      	mov	r0, r3
 8020682:	f009 ffc1 	bl	802a608 <free>
                        pSdoSegData = NULL;
 8020686:	4b1d      	ldr	r3, [pc, #116]	; (80206fc <COE_Main+0xe4>)
 8020688:	2200      	movs	r2, #0
 802068a:	601a      	str	r2, [r3, #0]
                    }
                case SDO_PENDING_WRITE:
                     /*send SDO Download Response*/
                    SDOS_SdoRes(abort, 0, NULL);
 802068c:	79fb      	ldrb	r3, [r7, #7]
 802068e:	4618      	mov	r0, r3
 8020690:	2100      	movs	r1, #0
 8020692:	2200      	movs	r2, #0
 8020694:	f005 fcfc 	bl	8026090 <SDOS_SdoRes>
                break;
 8020698:	e00a      	b.n	80206b0 <COE_Main+0x98>

                case SDO_PENDING_SEG_READ:
                case SDO_PENDING_READ:
                    /* send SDO upload response */
                      SDOS_SdoRes(abort, u32StoreDataSize, pStoreData);
 802069a:	4b14      	ldr	r3, [pc, #80]	; (80206ec <COE_Main+0xd4>)
 802069c:	681a      	ldr	r2, [r3, #0]
 802069e:	4b14      	ldr	r3, [pc, #80]	; (80206f0 <COE_Main+0xd8>)
 80206a0:	681b      	ldr	r3, [r3, #0]
 80206a2:	79f9      	ldrb	r1, [r7, #7]
 80206a4:	4608      	mov	r0, r1
 80206a6:	4611      	mov	r1, r2
 80206a8:	461a      	mov	r2, r3
 80206aa:	f005 fcf1 	bl	8026090 <SDOS_SdoRes>
                    break;
 80206ae:	bf00      	nop

            }

            u8PendingSdo = 0;
 80206b0:	4b11      	ldr	r3, [pc, #68]	; (80206f8 <COE_Main+0xe0>)
 80206b2:	2200      	movs	r2, #0
 80206b4:	701a      	strb	r2, [r3, #0]
            u16StoreIndex = 0;
 80206b6:	4b0b      	ldr	r3, [pc, #44]	; (80206e4 <COE_Main+0xcc>)
 80206b8:	2200      	movs	r2, #0
 80206ba:	801a      	strh	r2, [r3, #0]
            u8StoreSubindex = 0;
 80206bc:	4b0a      	ldr	r3, [pc, #40]	; (80206e8 <COE_Main+0xd0>)
 80206be:	2200      	movs	r2, #0
 80206c0:	701a      	strb	r2, [r3, #0]
            u32StoreDataSize = 0;
 80206c2:	4b0a      	ldr	r3, [pc, #40]	; (80206ec <COE_Main+0xd4>)
 80206c4:	2200      	movs	r2, #0
 80206c6:	601a      	str	r2, [r3, #0]
            pStoreData = NULL;
 80206c8:	4b09      	ldr	r3, [pc, #36]	; (80206f0 <COE_Main+0xd8>)
 80206ca:	2200      	movs	r2, #0
 80206cc:	601a      	str	r2, [r3, #0]
            bStoreCompleteAccess = 0;
 80206ce:	4b09      	ldr	r3, [pc, #36]	; (80206f4 <COE_Main+0xdc>)
 80206d0:	2200      	movs	r2, #0
 80206d2:	701a      	strb	r2, [r3, #0]
            pSdoPendFunc = NULL;
 80206d4:	4b02      	ldr	r3, [pc, #8]	; (80206e0 <COE_Main+0xc8>)
 80206d6:	2200      	movs	r2, #0
 80206d8:	601a      	str	r2, [r3, #0]
        }
    }
}
 80206da:	3708      	adds	r7, #8
 80206dc:	46bd      	mov	sp, r7
 80206de:	bdb0      	pop	{r4, r5, r7, pc}
 80206e0:	1fff2c04 	.word	0x1fff2c04
 80206e4:	1fff2c3a 	.word	0x1fff2c3a
 80206e8:	1fff2c3c 	.word	0x1fff2c3c
 80206ec:	1fff2c18 	.word	0x1fff2c18
 80206f0:	1fff2bf4 	.word	0x1fff2bf4
 80206f4:	1fff2c09 	.word	0x1fff2c09
 80206f8:	1fff2c08 	.word	0x1fff2c08
 80206fc:	1fff2c1c 	.word	0x1fff2c1c

08020700 <XMC_ECAT_GetALEventRegister>:
 *
 * \par
 * Get the first two bytes of the AL Event register (0x220-0x221).
 */
__STATIC_INLINE uint16_t XMC_ECAT_GetALEventRegister(void)
{
 8020700:	b480      	push	{r7}
 8020702:	af00      	add	r7, sp, #0
  return ((uint16_t)ECAT0->AL_EVENT_REQ);
 8020704:	4b04      	ldr	r3, [pc, #16]	; (8020718 <XMC_ECAT_GetALEventRegister+0x18>)
 8020706:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 802070a:	b29b      	uxth	r3, r3
}
 802070c:	4618      	mov	r0, r3
 802070e:	46bd      	mov	sp, r7
 8020710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020714:	4770      	bx	lr
 8020716:	bf00      	nop
 8020718:	54010000 	.word	0x54010000

0802071c <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 802071c:	b580      	push	{r7, lr}
 802071e:	b082      	sub	sp, #8
 8020720:	af00      	add	r7, sp, #0
 8020722:	6078      	str	r0, [r7, #4]
 8020724:	460b      	mov	r3, r1
 8020726:	807b      	strh	r3, [r7, #2]
 8020728:	4613      	mov	r3, r2
 802072a:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 802072c:	887b      	ldrh	r3, [r7, #2]
 802072e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8020732:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8020736:	883a      	ldrh	r2, [r7, #0]
 8020738:	6878      	ldr	r0, [r7, #4]
 802073a:	4619      	mov	r1, r3
 802073c:	f009 ff7c 	bl	802a638 <memcpy>
}
 8020740:	3708      	adds	r7, #8
 8020742:	46bd      	mov	sp, r7
 8020744:	bd80      	pop	{r7, pc}
 8020746:	bf00      	nop

08020748 <HW_EscReadIsr>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscReadIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8020748:	b580      	push	{r7, lr}
 802074a:	b082      	sub	sp, #8
 802074c:	af00      	add	r7, sp, #0
 802074e:	6078      	str	r0, [r7, #4]
 8020750:	460b      	mov	r3, r1
 8020752:	807b      	strh	r3, [r7, #2]
 8020754:	4613      	mov	r3, r2
 8020756:	803b      	strh	r3, [r7, #0]
  HW_EscRead(pData, Address, Len);
 8020758:	887a      	ldrh	r2, [r7, #2]
 802075a:	883b      	ldrh	r3, [r7, #0]
 802075c:	6878      	ldr	r0, [r7, #4]
 802075e:	4611      	mov	r1, r2
 8020760:	461a      	mov	r2, r3
 8020762:	f7ff ffdb 	bl	802071c <HW_EscRead>
}
 8020766:	3708      	adds	r7, #8
 8020768:	46bd      	mov	sp, r7
 802076a:	bd80      	pop	{r7, pc}

0802076c <HW_EscWrite>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 802076c:	b580      	push	{r7, lr}
 802076e:	b082      	sub	sp, #8
 8020770:	af00      	add	r7, sp, #0
 8020772:	6078      	str	r0, [r7, #4]
 8020774:	460b      	mov	r3, r1
 8020776:	807b      	strh	r3, [r7, #2]
 8020778:	4613      	mov	r3, r2
 802077a:	803b      	strh	r3, [r7, #0]
  memcpy(&pEsc[Address], pData, Len);
 802077c:	887b      	ldrh	r3, [r7, #2]
 802077e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8020782:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8020786:	883a      	ldrh	r2, [r7, #0]
 8020788:	4618      	mov	r0, r3
 802078a:	6879      	ldr	r1, [r7, #4]
 802078c:	f009 ff54 	bl	802a638 <memcpy>
}
 8020790:	3708      	adds	r7, #8
 8020792:	46bd      	mov	sp, r7
 8020794:	bd80      	pop	{r7, pc}
 8020796:	bf00      	nop

08020798 <HW_EscWriteIsr>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWriteIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8020798:	b580      	push	{r7, lr}
 802079a:	b082      	sub	sp, #8
 802079c:	af00      	add	r7, sp, #0
 802079e:	6078      	str	r0, [r7, #4]
 80207a0:	460b      	mov	r3, r1
 80207a2:	807b      	strh	r3, [r7, #2]
 80207a4:	4613      	mov	r3, r2
 80207a6:	803b      	strh	r3, [r7, #0]
  HW_EscWrite(pData, Address, Len);
 80207a8:	887a      	ldrh	r2, [r7, #2]
 80207aa:	883b      	ldrh	r3, [r7, #0]
 80207ac:	6878      	ldr	r0, [r7, #4]
 80207ae:	4611      	mov	r1, r2
 80207b0:	461a      	mov	r2, r3
 80207b2:	f7ff ffdb 	bl	802076c <HW_EscWrite>
}
 80207b6:	3708      	adds	r7, #8
 80207b8:	46bd      	mov	sp, r7
 80207ba:	bd80      	pop	{r7, pc}

080207bc <HW_GetALEventRegister>:
 * \par<b>Description:</b><br>
 *
 *
 */
__STATIC_INLINE UINT16 HW_GetALEventRegister(void)
{
 80207bc:	b580      	push	{r7, lr}
 80207be:	af00      	add	r7, sp, #0
  return XMC_ECAT_GetALEventRegister();
 80207c0:	f7ff ff9e 	bl	8020700 <XMC_ECAT_GetALEventRegister>
 80207c4:	4603      	mov	r3, r0
}
 80207c6:	4618      	mov	r0, r3
 80207c8:	bd80      	pop	{r7, pc}
 80207ca:	bf00      	nop

080207cc <HW_GetALEventRegister_Isr>:
 * Special function for ESC access from interrupt service routines if required, otherwise this function is defined as
 * HW_GetALEventRegister.
 *
 */
__STATIC_INLINE UINT16 HW_GetALEventRegister_Isr(void)
{
 80207cc:	b580      	push	{r7, lr}
 80207ce:	af00      	add	r7, sp, #0
  return HW_GetALEventRegister();
 80207d0:	f7ff fff4 	bl	80207bc <HW_GetALEventRegister>
 80207d4:	4603      	mov	r3, r0
}
 80207d6:	4618      	mov	r0, r3
 80207d8:	bd80      	pop	{r7, pc}
 80207da:	bf00      	nop

080207dc <PDO_InputMapping>:
/////////////////////////////////////////////////////////////////////////////////////////
/**
\brief      This function will copies the inputs from the local memory to the ESC memory
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_InputMapping(void)
{
 80207dc:	b580      	push	{r7, lr}
 80207de:	b082      	sub	sp, #8
 80207e0:	af00      	add	r7, sp, #0

#if ((MIN_PD_CYCLE_TIME == 0) || (PD_INPUT_CALC_AND_COPY_TIME == 0))
    UINT32 u32TimeValue = 0;
 80207e2:	2300      	movs	r3, #0
 80207e4:	607b      	str	r3, [r7, #4]
    UINT16 ALEvent = HW_GetALEventRegister_Isr();
 80207e6:	f7ff fff1 	bl	80207cc <HW_GetALEventRegister_Isr>
 80207ea:	4603      	mov	r3, r0
 80207ec:	807b      	strh	r3, [r7, #2]
    ALEvent = SWAPWORD(ALEvent);

    if (MEASUREMENT_ACTIVE)
 80207ee:	4b1b      	ldr	r3, [pc, #108]	; (802085c <PDO_InputMapping+0x80>)
 80207f0:	8b9b      	ldrh	r3, [r3, #28]
 80207f2:	f003 0301 	and.w	r3, r3, #1
 80207f6:	2b00      	cmp	r3, #0
 80207f8:	d105      	bne.n	8020806 <PDO_InputMapping+0x2a>
 80207fa:	4b19      	ldr	r3, [pc, #100]	; (8020860 <PDO_InputMapping+0x84>)
 80207fc:	8b9b      	ldrh	r3, [r3, #28]
 80207fe:	f003 0301 	and.w	r3, r3, #1
 8020802:	2b00      	cmp	r3, #0
 8020804:	d003      	beq.n	802080e <PDO_InputMapping+0x32>
    {
        u32TimeValue = GetSystemTimeDelay(0);
 8020806:	2000      	movs	r0, #0
 8020808:	f000 f946 	bl	8020a98 <GetSystemTimeDelay>
 802080c:	6078      	str	r0, [r7, #4]




  
    APPL_InputMapping((UINT16*)aPdInputData);
 802080e:	4815      	ldr	r0, [pc, #84]	; (8020864 <PDO_InputMapping+0x88>)
 8020810:	f004 fe64 	bl	80254dc <APPL_InputMapping>
    HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
 8020814:	4b14      	ldr	r3, [pc, #80]	; (8020868 <PDO_InputMapping+0x8c>)
 8020816:	881a      	ldrh	r2, [r3, #0]
 8020818:	4b14      	ldr	r3, [pc, #80]	; (802086c <PDO_InputMapping+0x90>)
 802081a:	881b      	ldrh	r3, [r3, #0]
 802081c:	4811      	ldr	r0, [pc, #68]	; (8020864 <PDO_InputMapping+0x88>)
 802081e:	4611      	mov	r1, r2
 8020820:	461a      	mov	r2, r3
 8020822:	f7ff ffb9 	bl	8020798 <HW_EscWriteIsr>

    

#if ((MIN_PD_CYCLE_TIME == 0) || (PD_INPUT_CALC_AND_COPY_TIME == 0))

    if (MEASUREMENT_ACTIVE)
 8020826:	4b0d      	ldr	r3, [pc, #52]	; (802085c <PDO_InputMapping+0x80>)
 8020828:	8b9b      	ldrh	r3, [r3, #28]
 802082a:	f003 0301 	and.w	r3, r3, #1
 802082e:	2b00      	cmp	r3, #0
 8020830:	d105      	bne.n	802083e <PDO_InputMapping+0x62>
 8020832:	4b0b      	ldr	r3, [pc, #44]	; (8020860 <PDO_InputMapping+0x84>)
 8020834:	8b9b      	ldrh	r3, [r3, #28]
 8020836:	f003 0301 	and.w	r3, r3, #1
 802083a:	2b00      	cmp	r3, #0
 802083c:	d00b      	beq.n	8020856 <PDO_InputMapping+0x7a>
    {
        u32TimeValue = GetSystemTimeDelay(u32TimeValue);
 802083e:	6878      	ldr	r0, [r7, #4]
 8020840:	f000 f92a 	bl	8020a98 <GetSystemTimeDelay>
 8020844:	6078      	str	r0, [r7, #4]

#if (PD_INPUT_CALC_AND_COPY_TIME == 0)
        if (sSyncManInPar.u32CalcAndCopyTime < u32TimeValue)
 8020846:	4b06      	ldr	r3, [pc, #24]	; (8020860 <PDO_InputMapping+0x84>)
 8020848:	695a      	ldr	r2, [r3, #20]
 802084a:	687b      	ldr	r3, [r7, #4]
 802084c:	429a      	cmp	r2, r3
 802084e:	d202      	bcs.n	8020856 <PDO_InputMapping+0x7a>
        {
            sSyncManInPar.u32CalcAndCopyTime = u32TimeValue;
 8020850:	4a03      	ldr	r2, [pc, #12]	; (8020860 <PDO_InputMapping+0x84>)
 8020852:	687b      	ldr	r3, [r7, #4]
 8020854:	6153      	str	r3, [r2, #20]
#endif /* (MIN_PD_CYCLE_TIME == 0) */
    }

#endif /* ((MIN_PD_CYCLE_TIME == 0) || (PD_INPUT_CALC_AND_COPY_TIME == 0)) */

}
 8020856:	3708      	adds	r7, #8
 8020858:	46bd      	mov	sp, r7
 802085a:	bd80      	pop	{r7, pc}
 802085c:	1fff2ba4 	.word	0x1fff2ba4
 8020860:	1fff2b60 	.word	0x1fff2b60
 8020864:	1fff29d0 	.word	0x1fff29d0
 8020868:	1fff2aca 	.word	0x1fff2aca
 802086c:	1fff2ab2 	.word	0x1fff2ab2

08020870 <PDO_OutputMapping>:
/**
\brief    This function will copies the outputs from the ESC memory to the local memory.
        This function is only called in case of an SM2 (output process data) event.
*////////////////////////////////////////////////////////////////////////////////////////
void PDO_OutputMapping(void)
{
 8020870:	b580      	push	{r7, lr}
 8020872:	b082      	sub	sp, #8
 8020874:	af00      	add	r7, sp, #0
   UINT32 u32TimeValue = 0;
 8020876:	2300      	movs	r3, #0
 8020878:	607b      	str	r3, [r7, #4]
   if (MEASUREMENT_ACTIVE)
 802087a:	4b21      	ldr	r3, [pc, #132]	; (8020900 <PDO_OutputMapping+0x90>)
 802087c:	8b9b      	ldrh	r3, [r3, #28]
 802087e:	f003 0301 	and.w	r3, r3, #1
 8020882:	2b00      	cmp	r3, #0
 8020884:	d105      	bne.n	8020892 <PDO_OutputMapping+0x22>
 8020886:	4b1f      	ldr	r3, [pc, #124]	; (8020904 <PDO_OutputMapping+0x94>)
 8020888:	8b9b      	ldrh	r3, [r3, #28]
 802088a:	f003 0301 	and.w	r3, r3, #1
 802088e:	2b00      	cmp	r3, #0
 8020890:	d00e      	beq.n	80208b0 <PDO_OutputMapping+0x40>
   {
#if ((MIN_PD_CYCLE_TIME == 0) || (PD_OUTPUT_CALC_AND_COPY_TIME == 0))
      u32TimeValue = GetSystemTimeDelay(0);
 8020892:	2000      	movs	r0, #0
 8020894:	f000 f900 	bl	8020a98 <GetSystemTimeDelay>
 8020898:	6078      	str	r0, [r7, #4]
      u32MinCycleTimeStartValue = u32TimeValue;
 802089a:	4a1b      	ldr	r2, [pc, #108]	; (8020908 <PDO_OutputMapping+0x98>)
 802089c:	687b      	ldr	r3, [r7, #4]
 802089e:	6013      	str	r3, [r2, #0]

      bMinCycleTimeMeasurementStarted = TRUE;
 80208a0:	4b1a      	ldr	r3, [pc, #104]	; (802090c <PDO_OutputMapping+0x9c>)
 80208a2:	2201      	movs	r2, #1
 80208a4:	701a      	strb	r2, [r3, #0]
      u32MinCycleTimeValue = 0;
 80208a6:	4b1a      	ldr	r3, [pc, #104]	; (8020910 <PDO_OutputMapping+0xa0>)
 80208a8:	2200      	movs	r2, #0
 80208aa:	601a      	str	r2, [r3, #0]

#endif /* ((MIN_PD_CYCLE_TIME == 0) || (PD_OUTPUT_CALC_AND_COPY_TIME == 0)) */

      HandleCycleTimeMeasurement();
 80208ac:	f000 f8b4 	bl	8020a18 <HandleCycleTimeMeasurement>

   }

    HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
 80208b0:	4b18      	ldr	r3, [pc, #96]	; (8020914 <PDO_OutputMapping+0xa4>)
 80208b2:	881a      	ldrh	r2, [r3, #0]
 80208b4:	4b18      	ldr	r3, [pc, #96]	; (8020918 <PDO_OutputMapping+0xa8>)
 80208b6:	881b      	ldrh	r3, [r3, #0]
 80208b8:	4818      	ldr	r0, [pc, #96]	; (802091c <PDO_OutputMapping+0xac>)
 80208ba:	4611      	mov	r1, r2
 80208bc:	461a      	mov	r2, r3
 80208be:	f7ff ff43 	bl	8020748 <HW_EscReadIsr>
    APPL_OutputMapping((UINT16*) aPdOutputData);
 80208c2:	4816      	ldr	r0, [pc, #88]	; (802091c <PDO_OutputMapping+0xac>)
 80208c4:	f004 fe1c 	bl	8025500 <APPL_OutputMapping>


#if ((MIN_PD_CYCLE_TIME == 0) || (PD_OUTPUT_CALC_AND_COPY_TIME == 0))
    if (MEASUREMENT_ACTIVE)
 80208c8:	4b0d      	ldr	r3, [pc, #52]	; (8020900 <PDO_OutputMapping+0x90>)
 80208ca:	8b9b      	ldrh	r3, [r3, #28]
 80208cc:	f003 0301 	and.w	r3, r3, #1
 80208d0:	2b00      	cmp	r3, #0
 80208d2:	d105      	bne.n	80208e0 <PDO_OutputMapping+0x70>
 80208d4:	4b0b      	ldr	r3, [pc, #44]	; (8020904 <PDO_OutputMapping+0x94>)
 80208d6:	8b9b      	ldrh	r3, [r3, #28]
 80208d8:	f003 0301 	and.w	r3, r3, #1
 80208dc:	2b00      	cmp	r3, #0
 80208de:	d00b      	beq.n	80208f8 <PDO_OutputMapping+0x88>
    {
       u32TimeValue = GetSystemTimeDelay(u32TimeValue);
 80208e0:	6878      	ldr	r0, [r7, #4]
 80208e2:	f000 f8d9 	bl	8020a98 <GetSystemTimeDelay>
 80208e6:	6078      	str	r0, [r7, #4]

#if (PD_OUTPUT_CALC_AND_COPY_TIME == 0)
       if (sSyncManOutPar.u32CalcAndCopyTime < u32TimeValue)
 80208e8:	4b05      	ldr	r3, [pc, #20]	; (8020900 <PDO_OutputMapping+0x90>)
 80208ea:	695a      	ldr	r2, [r3, #20]
 80208ec:	687b      	ldr	r3, [r7, #4]
 80208ee:	429a      	cmp	r2, r3
 80208f0:	d202      	bcs.n	80208f8 <PDO_OutputMapping+0x88>
       {
          sSyncManOutPar.u32CalcAndCopyTime = u32TimeValue;
 80208f2:	4a03      	ldr	r2, [pc, #12]	; (8020900 <PDO_OutputMapping+0x90>)
 80208f4:	687b      	ldr	r3, [r7, #4]
 80208f6:	6153      	str	r3, [r2, #20]
       /* add the first part of the min cycle time */
       u32MinCycleTimeValue = u32TimeValue;
#endif
    }
#endif /* #if ((MIN_PD_CYCLE_TIME == 0) || (PD_OUTPUT_CALC_AND_COPY_TIME == 0)) */
}
 80208f8:	3708      	adds	r7, #8
 80208fa:	46bd      	mov	sp, r7
 80208fc:	bd80      	pop	{r7, pc}
 80208fe:	bf00      	nop
 8020900:	1fff2ba4 	.word	0x1fff2ba4
 8020904:	1fff2b60 	.word	0x1fff2b60
 8020908:	1fff29cc 	.word	0x1fff29cc
 802090c:	1fff2900 	.word	0x1fff2900
 8020910:	1fff291c 	.word	0x1fff291c
 8020914:	1fff2a92 	.word	0x1fff2a92
 8020918:	1fff2a86 	.word	0x1fff2a86
 802091c:	1fff2920 	.word	0x1fff2920

08020920 <ECAT_CheckTimer>:
 \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
 \brief and the function is triggered if 1 ms is elapsed
 *////////////////////////////////////////////////////////////////////////////////////////

void ECAT_CheckTimer(void)
{
 8020920:	b580      	push	{r7, lr}
 8020922:	af00      	add	r7, sp, #0

    /*decrement the state transition timeout counter*/
    if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 8020924:	4b32      	ldr	r3, [pc, #200]	; (80209f0 <ECAT_CheckTimer+0xd0>)
 8020926:	781b      	ldrb	r3, [r3, #0]
 8020928:	2b00      	cmp	r3, #0
 802092a:	d00d      	beq.n	8020948 <ECAT_CheckTimer+0x28>
 802092c:	4b31      	ldr	r3, [pc, #196]	; (80209f4 <ECAT_CheckTimer+0xd4>)
 802092e:	881b      	ldrh	r3, [r3, #0]
 8020930:	b21b      	sxth	r3, r3
 8020932:	2b00      	cmp	r3, #0
 8020934:	dd08      	ble.n	8020948 <ECAT_CheckTimer+0x28>
    {
        EsmTimeoutCounter--;
 8020936:	4b2f      	ldr	r3, [pc, #188]	; (80209f4 <ECAT_CheckTimer+0xd4>)
 8020938:	881b      	ldrh	r3, [r3, #0]
 802093a:	b29b      	uxth	r3, r3
 802093c:	b29b      	uxth	r3, r3
 802093e:	3b01      	subs	r3, #1
 8020940:	b29b      	uxth	r3, r3
 8020942:	b29a      	uxth	r2, r3
 8020944:	4b2b      	ldr	r3, [pc, #172]	; (80209f4 <ECAT_CheckTimer+0xd4>)
 8020946:	801a      	strh	r2, [r3, #0]
    }



    DC_CheckWatchdog();
 8020948:	f002 fa8c 	bl	8022e64 <DC_CheckWatchdog>


    if (u16EepromStoreTimeoutValue > 0)
 802094c:	4b2a      	ldr	r3, [pc, #168]	; (80209f8 <ECAT_CheckTimer+0xd8>)
 802094e:	881b      	ldrh	r3, [r3, #0]
 8020950:	2b00      	cmp	r3, #0
 8020952:	d018      	beq.n	8020986 <ECAT_CheckTimer+0x66>
    {
        u16EepromStoreTimeoutCounter++;
 8020954:	4b29      	ldr	r3, [pc, #164]	; (80209fc <ECAT_CheckTimer+0xdc>)
 8020956:	881b      	ldrh	r3, [r3, #0]
 8020958:	3301      	adds	r3, #1
 802095a:	b29a      	uxth	r2, r3
 802095c:	4b27      	ldr	r3, [pc, #156]	; (80209fc <ECAT_CheckTimer+0xdc>)
 802095e:	801a      	strh	r2, [r3, #0]

        if (u16EepromStoreTimeoutValue <= u16EepromStoreTimeoutCounter)
 8020960:	4b25      	ldr	r3, [pc, #148]	; (80209f8 <ECAT_CheckTimer+0xd8>)
 8020962:	881a      	ldrh	r2, [r3, #0]
 8020964:	4b25      	ldr	r3, [pc, #148]	; (80209fc <ECAT_CheckTimer+0xdc>)
 8020966:	881b      	ldrh	r3, [r3, #0]
 8020968:	429a      	cmp	r2, r3
 802096a:	d80c      	bhi.n	8020986 <ECAT_CheckTimer+0x66>
        {
            u16EepromStoreTimeoutValue = 0;
 802096c:	4b22      	ldr	r3, [pc, #136]	; (80209f8 <ECAT_CheckTimer+0xd8>)
 802096e:	2200      	movs	r2, #0
 8020970:	801a      	strh	r2, [r3, #0]
            u16EepromStoreTimeoutCounter = 0;
 8020972:	4b22      	ldr	r3, [pc, #136]	; (80209fc <ECAT_CheckTimer+0xdc>)
 8020974:	2200      	movs	r2, #0
 8020976:	801a      	strh	r2, [r3, #0]

            if (pAPPL_EEPROM_Store != NULL)
 8020978:	4b21      	ldr	r3, [pc, #132]	; (8020a00 <ECAT_CheckTimer+0xe0>)
 802097a:	681b      	ldr	r3, [r3, #0]
 802097c:	2b00      	cmp	r3, #0
 802097e:	d002      	beq.n	8020986 <ECAT_CheckTimer+0x66>
            {
                pAPPL_EEPROM_Store();
 8020980:	4b1f      	ldr	r3, [pc, #124]	; (8020a00 <ECAT_CheckTimer+0xe0>)
 8020982:	681b      	ldr	r3, [r3, #0]
 8020984:	4798      	blx	r3



/*ECATCHANGE_START(V5.13) */
    /* Increment the counter every ms between two updates based on the system time (32Bit overrun is handled in COE_SyncTimeStamp) */
    if (!b32BitDc || ((u64Timestamp & 0xFFFFFFFF) <= 4293000000UL))
 8020986:	4b1f      	ldr	r3, [pc, #124]	; (8020a04 <ECAT_CheckTimer+0xe4>)
 8020988:	781b      	ldrb	r3, [r3, #0]
 802098a:	f083 0301 	eor.w	r3, r3, #1
 802098e:	b2db      	uxtb	r3, r3
 8020990:	2b00      	cmp	r3, #0
 8020992:	d111      	bne.n	80209b8 <ECAT_CheckTimer+0x98>
 8020994:	4b1c      	ldr	r3, [pc, #112]	; (8020a08 <ECAT_CheckTimer+0xe8>)
 8020996:	e9d3 2300 	ldrd	r2, r3, [r3]
 802099a:	f04f 30ff 	mov.w	r0, #4294967295
 802099e:	f04f 0100 	mov.w	r1, #0
 80209a2:	ea02 0200 	and.w	r2, r2, r0
 80209a6:	ea03 0301 	and.w	r3, r3, r1
 80209aa:	4818      	ldr	r0, [pc, #96]	; (8020a0c <ECAT_CheckTimer+0xec>)
 80209ac:	f04f 0100 	mov.w	r1, #0
 80209b0:	4299      	cmp	r1, r3
 80209b2:	bf08      	it	eq
 80209b4:	4290      	cmpeq	r0, r2
 80209b6:	d30c      	bcc.n	80209d2 <ECAT_CheckTimer+0xb2>
/*ECATCHANGE_END(V5.13) */
    {

        /* the timestamp is stored in ns */
        u64Timestamp = u64Timestamp + 1000000;
 80209b8:	4b13      	ldr	r3, [pc, #76]	; (8020a08 <ECAT_CheckTimer+0xe8>)
 80209ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80209be:	4814      	ldr	r0, [pc, #80]	; (8020a10 <ECAT_CheckTimer+0xf0>)
 80209c0:	f04f 0100 	mov.w	r1, #0
 80209c4:	1812      	adds	r2, r2, r0
 80209c6:	eb43 0301 	adc.w	r3, r3, r1
 80209ca:	490f      	ldr	r1, [pc, #60]	; (8020a08 <ECAT_CheckTimer+0xe8>)
 80209cc:	e9c1 2300 	strd	r2, r3, [r1]
 80209d0:	e007      	b.n	80209e2 <ECAT_CheckTimer+0xc2>

    }
    else if(b32BitDc)
 80209d2:	4b0c      	ldr	r3, [pc, #48]	; (8020a04 <ECAT_CheckTimer+0xe4>)
 80209d4:	781b      	ldrb	r3, [r3, #0]
 80209d6:	2b00      	cmp	r3, #0
 80209d8:	d003      	beq.n	80209e2 <ECAT_CheckTimer+0xc2>
    {
        /* in case of a 32Bit DC and almost expired time stamp check for a DC overrun*/
        u32CheckForDcOverrunCnt = CHECK_DC_OVERRUN_IN_MS;
 80209da:	4b0e      	ldr	r3, [pc, #56]	; (8020a14 <ECAT_CheckTimer+0xf4>)
 80209dc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80209e0:	601a      	str	r2, [r3, #0]
    }

    u32CheckForDcOverrunCnt++;
 80209e2:	4b0c      	ldr	r3, [pc, #48]	; (8020a14 <ECAT_CheckTimer+0xf4>)
 80209e4:	681b      	ldr	r3, [r3, #0]
 80209e6:	3301      	adds	r3, #1
 80209e8:	4a0a      	ldr	r2, [pc, #40]	; (8020a14 <ECAT_CheckTimer+0xf4>)
 80209ea:	6013      	str	r3, [r2, #0]


}
 80209ec:	bd80      	pop	{r7, pc}
 80209ee:	bf00      	nop
 80209f0:	1fff2ab0 	.word	0x1fff2ab0
 80209f4:	1fff2aba 	.word	0x1fff2aba
 80209f8:	1fff2a78 	.word	0x1fff2a78
 80209fc:	1fff29bc 	.word	0x1fff29bc
 8020a00:	1fff28f8 	.word	0x1fff28f8
 8020a04:	1fff2aac 	.word	0x1fff2aac
 8020a08:	1fff18a0 	.word	0x1fff18a0
 8020a0c:	ffe1fb40 	.word	0xffe1fb40
 8020a10:	000f4240 	.word	0x000f4240
 8020a14:	1fff28f4 	.word	0x1fff28f4

08020a18 <HandleCycleTimeMeasurement>:
/////////////////////////////////////////////////////////////////////////////////////////
/**
\brief    In case of non DC synchronization the cycle time measurement is started and 0x1C3.2 (Cycle time) is updated
*////////////////////////////////////////////////////////////////////////////////////////
void HandleCycleTimeMeasurement(void)
{
 8020a18:	b580      	push	{r7, lr}
 8020a1a:	af00      	add	r7, sp, #0
    if (!bDcSyncActive) //no DC sync configured (cycle time measurement 0x1C3x.2 is only available in no DC sync modes)
 8020a1c:	4b1a      	ldr	r3, [pc, #104]	; (8020a88 <HandleCycleTimeMeasurement+0x70>)
 8020a1e:	781b      	ldrb	r3, [r3, #0]
 8020a20:	f083 0301 	eor.w	r3, r3, #1
 8020a24:	b2db      	uxtb	r3, r3
 8020a26:	2b00      	cmp	r3, #0
 8020a28:	d02d      	beq.n	8020a86 <HandleCycleTimeMeasurement+0x6e>
    {
        if (u32CycleTimeStartValue > 0)
 8020a2a:	4b18      	ldr	r3, [pc, #96]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a2c:	681b      	ldr	r3, [r3, #0]
 8020a2e:	2b00      	cmp	r3, #0
 8020a30:	d023      	beq.n	8020a7a <HandleCycleTimeMeasurement+0x62>
        {
            /* bus cycle completed*/
            u32CycleTimeStartValue = GetSystemTimeDelay(u32CycleTimeStartValue);
 8020a32:	4b16      	ldr	r3, [pc, #88]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a34:	681b      	ldr	r3, [r3, #0]
 8020a36:	4618      	mov	r0, r3
 8020a38:	f000 f82e 	bl	8020a98 <GetSystemTimeDelay>
 8020a3c:	4602      	mov	r2, r0
 8020a3e:	4b13      	ldr	r3, [pc, #76]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a40:	601a      	str	r2, [r3, #0]

            if ((sSyncManOutPar.u32CycleTime == 0) || (sSyncManOutPar.u32CycleTime > u32CycleTimeStartValue))
 8020a42:	4b13      	ldr	r3, [pc, #76]	; (8020a90 <HandleCycleTimeMeasurement+0x78>)
 8020a44:	685b      	ldr	r3, [r3, #4]
 8020a46:	2b00      	cmp	r3, #0
 8020a48:	d005      	beq.n	8020a56 <HandleCycleTimeMeasurement+0x3e>
 8020a4a:	4b11      	ldr	r3, [pc, #68]	; (8020a90 <HandleCycleTimeMeasurement+0x78>)
 8020a4c:	685a      	ldr	r2, [r3, #4]
 8020a4e:	4b0f      	ldr	r3, [pc, #60]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a50:	681b      	ldr	r3, [r3, #0]
 8020a52:	429a      	cmp	r2, r3
 8020a54:	d903      	bls.n	8020a5e <HandleCycleTimeMeasurement+0x46>
            {
                    sSyncManOutPar.u32CycleTime = u32CycleTimeStartValue;
 8020a56:	4b0d      	ldr	r3, [pc, #52]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a58:	681b      	ldr	r3, [r3, #0]
 8020a5a:	4a0d      	ldr	r2, [pc, #52]	; (8020a90 <HandleCycleTimeMeasurement+0x78>)
 8020a5c:	6053      	str	r3, [r2, #4]
            }

            if ((sSyncManInPar.u32CycleTime == 0) || (sSyncManInPar.u32CycleTime > u32CycleTimeStartValue))
 8020a5e:	4b0d      	ldr	r3, [pc, #52]	; (8020a94 <HandleCycleTimeMeasurement+0x7c>)
 8020a60:	685b      	ldr	r3, [r3, #4]
 8020a62:	2b00      	cmp	r3, #0
 8020a64:	d005      	beq.n	8020a72 <HandleCycleTimeMeasurement+0x5a>
 8020a66:	4b0b      	ldr	r3, [pc, #44]	; (8020a94 <HandleCycleTimeMeasurement+0x7c>)
 8020a68:	685a      	ldr	r2, [r3, #4]
 8020a6a:	4b08      	ldr	r3, [pc, #32]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a6c:	681b      	ldr	r3, [r3, #0]
 8020a6e:	429a      	cmp	r2, r3
 8020a70:	d903      	bls.n	8020a7a <HandleCycleTimeMeasurement+0x62>
            {
                    sSyncManInPar.u32CycleTime = u32CycleTimeStartValue;
 8020a72:	4b06      	ldr	r3, [pc, #24]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a74:	681b      	ldr	r3, [r3, #0]
 8020a76:	4a07      	ldr	r2, [pc, #28]	; (8020a94 <HandleCycleTimeMeasurement+0x7c>)
 8020a78:	6053      	str	r3, [r2, #4]
            }
        }
        /* get next start value */
        u32CycleTimeStartValue = GetSystemTimeDelay(0);
 8020a7a:	2000      	movs	r0, #0
 8020a7c:	f000 f80c 	bl	8020a98 <GetSystemTimeDelay>
 8020a80:	4602      	mov	r2, r0
 8020a82:	4b02      	ldr	r3, [pc, #8]	; (8020a8c <HandleCycleTimeMeasurement+0x74>)
 8020a84:	601a      	str	r2, [r3, #0]
        
    }/* No DC sync configured */
}
 8020a86:	bd80      	pop	{r7, pc}
 8020a88:	1fff2abc 	.word	0x1fff2abc
 8020a8c:	1fff2904 	.word	0x1fff2904
 8020a90:	1fff2ba4 	.word	0x1fff2ba4
 8020a94:	1fff2b60 	.word	0x1fff2b60

08020a98 <GetSystemTimeDelay>:
\brief    Calculates the difference between the old and current system time value in ns.
          NOTE: This function only handles a 32Bit system time values (therefore the maximum delay about 4sec).
*////////////////////////////////////////////////////////////////////////////////////////

UINT32 GetSystemTimeDelay(UINT32 u32StartTime)
{
 8020a98:	b480      	push	{r7}
 8020a9a:	b085      	sub	sp, #20
 8020a9c:	af00      	add	r7, sp, #0
 8020a9e:	6078      	str	r0, [r7, #4]
   UINT32 u32CurValue = 0;
 8020aa0:	2300      	movs	r3, #0
 8020aa2:	60bb      	str	r3, [r7, #8]
   UINT32 u32Delta = 0;
 8020aa4:	2300      	movs	r3, #0
 8020aa6:	60fb      	str	r3, [r7, #12]

   
   HW_EscReadDWordIsr(u32CurValue, ESC_SYSTEMTIME_OFFSET);
 8020aa8:	4b15      	ldr	r3, [pc, #84]	; (8020b00 <GetSystemTimeDelay+0x68>)
 8020aaa:	681b      	ldr	r3, [r3, #0]
 8020aac:	60bb      	str	r3, [r7, #8]

   if (u32CurValue > 0)
 8020aae:	68bb      	ldr	r3, [r7, #8]
 8020ab0:	2b00      	cmp	r3, #0
 8020ab2:	d00d      	beq.n	8020ad0 <GetSystemTimeDelay+0x38>
   {
      if (u32StartTime <= u32CurValue)
 8020ab4:	687a      	ldr	r2, [r7, #4]
 8020ab6:	68bb      	ldr	r3, [r7, #8]
 8020ab8:	429a      	cmp	r2, r3
 8020aba:	d804      	bhi.n	8020ac6 <GetSystemTimeDelay+0x2e>
      {
         u32Delta = u32CurValue - u32StartTime;
 8020abc:	68ba      	ldr	r2, [r7, #8]
 8020abe:	687b      	ldr	r3, [r7, #4]
 8020ac0:	1ad3      	subs	r3, r2, r3
 8020ac2:	60fb      	str	r3, [r7, #12]
 8020ac4:	e004      	b.n	8020ad0 <GetSystemTimeDelay+0x38>
      }
      else
      {
         //The 32Bit timer is wrapped around
         u32Delta = u32CurValue + (0xFFFFFFFF - u32StartTime);
 8020ac6:	68ba      	ldr	r2, [r7, #8]
 8020ac8:	687b      	ldr	r3, [r7, #4]
 8020aca:	1ad3      	subs	r3, r2, r3
 8020acc:	3b01      	subs	r3, #1
 8020ace:	60fb      	str	r3, [r7, #12]
      }
   }// current value successfully read out

   if (u32StartTime > 0)
 8020ad0:	687b      	ldr	r3, [r7, #4]
 8020ad2:	2b00      	cmp	r3, #0
 8020ad4:	d00c      	beq.n	8020af0 <GetSystemTimeDelay+0x58>
   {

       /*the difference between two timestamps are calculated => subtract measurement failure*/
       if (u32SystemTimeReadFailure < u32Delta)
 8020ad6:	4b0b      	ldr	r3, [pc, #44]	; (8020b04 <GetSystemTimeDelay+0x6c>)
 8020ad8:	681a      	ldr	r2, [r3, #0]
 8020ada:	68fb      	ldr	r3, [r7, #12]
 8020adc:	429a      	cmp	r2, r3
 8020ade:	d205      	bcs.n	8020aec <GetSystemTimeDelay+0x54>
       {
           u32Delta = u32Delta - u32SystemTimeReadFailure;
 8020ae0:	4b08      	ldr	r3, [pc, #32]	; (8020b04 <GetSystemTimeDelay+0x6c>)
 8020ae2:	681b      	ldr	r3, [r3, #0]
 8020ae4:	68fa      	ldr	r2, [r7, #12]
 8020ae6:	1ad3      	subs	r3, r2, r3
 8020ae8:	60fb      	str	r3, [r7, #12]
 8020aea:	e001      	b.n	8020af0 <GetSystemTimeDelay+0x58>
       }
       else
       {
           /*set the delta to 0 if the measurement failure is greater than the calculated difference*/
           u32Delta = 0;
 8020aec:	2300      	movs	r3, #0
 8020aee:	60fb      	str	r3, [r7, #12]
       }
   }
   return u32Delta;
 8020af0:	68fb      	ldr	r3, [r7, #12]
}
 8020af2:	4618      	mov	r0, r3
 8020af4:	3714      	adds	r7, #20
 8020af6:	46bd      	mov	sp, r7
 8020af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020afc:	4770      	bx	lr
 8020afe:	bf00      	nop
 8020b00:	54010910 	.word	0x54010910
 8020b04:	1fff2914 	.word	0x1fff2914

08020b08 <PDI_Isr>:

/*ECATCHANGE_START(V5.13) ECAT1*/
/*ECATCHANGE_END(V5.13) ECAT1*/
void PDI_Isr(void)
{
 8020b08:	b580      	push	{r7, lr}
 8020b0a:	b082      	sub	sp, #8
 8020b0c:	af00      	add	r7, sp, #0
    /*ECATCHANGE_START(V5.13) ECAT1*/
    BOOL SyncAcknowledgePending = FALSE;
 8020b0e:	2300      	movs	r3, #0
 8020b10:	71fb      	strb	r3, [r7, #7]

    /* get the AL event register */
    UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8020b12:	f7ff fe5b 	bl	80207cc <HW_GetALEventRegister_Isr>
 8020b16:	4603      	mov	r3, r0
 8020b18:	80bb      	strh	r3, [r7, #4]
    ALEvent = SWAPWORD(ALEvent);


    /* Check if Sync1 Isr has to be called */

    if (ALEvent & SYNC1_EVENT)
 8020b1a:	88bb      	ldrh	r3, [r7, #4]
 8020b1c:	f003 0308 	and.w	r3, r3, #8
 8020b20:	2b00      	cmp	r3, #0
 8020b22:	d003      	beq.n	8020b2c <PDI_Isr+0x24>
    {
        Sync1_Isr();
 8020b24:	f000 f974 	bl	8020e10 <Sync1_Isr>

        SyncAcknowledgePending = TRUE;
 8020b28:	2301      	movs	r3, #1
 8020b2a:	71fb      	strb	r3, [r7, #7]
    }
    /*ECATCHANGE_END(V5.13) ECAT1*/
    

    if(bEscIntEnabled)
 8020b2c:	4b4d      	ldr	r3, [pc, #308]	; (8020c64 <PDI_Isr+0x15c>)
 8020b2e:	781b      	ldrb	r3, [r3, #0]
 8020b30:	2b00      	cmp	r3, #0
 8020b32:	f000 8081 	beq.w	8020c38 <PDI_Isr+0x130>
    {
        if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8020b36:	88bb      	ldrh	r3, [r7, #4]
 8020b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8020b3c:	2b00      	cmp	r3, #0
 8020b3e:	d039      	beq.n	8020bb4 <PDI_Isr+0xac>
        {
            if(bDcRunning && bDcSyncActive)
 8020b40:	4b49      	ldr	r3, [pc, #292]	; (8020c68 <PDI_Isr+0x160>)
 8020b42:	781b      	ldrb	r3, [r3, #0]
 8020b44:	2b00      	cmp	r3, #0
 8020b46:	d006      	beq.n	8020b56 <PDI_Isr+0x4e>
 8020b48:	4b48      	ldr	r3, [pc, #288]	; (8020c6c <PDI_Isr+0x164>)
 8020b4a:	781b      	ldrb	r3, [r3, #0]
 8020b4c:	2b00      	cmp	r3, #0
 8020b4e:	d002      	beq.n	8020b56 <PDI_Isr+0x4e>
            {
                /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
                u16SmSync0Counter = 0;
 8020b50:	4b47      	ldr	r3, [pc, #284]	; (8020c70 <PDI_Isr+0x168>)
 8020b52:	2200      	movs	r2, #0
 8020b54:	801a      	strh	r2, [r3, #0]
            }
            if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 8020b56:	4b47      	ldr	r3, [pc, #284]	; (8020c74 <PDI_Isr+0x16c>)
 8020b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020b5a:	2b00      	cmp	r3, #0
 8020b5c:	d005      	beq.n	8020b6a <PDI_Isr+0x62>
            {
                sSyncManOutPar.u16SmEventMissedCounter--;
 8020b5e:	4b45      	ldr	r3, [pc, #276]	; (8020c74 <PDI_Isr+0x16c>)
 8020b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020b62:	3b01      	subs	r3, #1
 8020b64:	b29a      	uxth	r2, r3
 8020b66:	4b43      	ldr	r3, [pc, #268]	; (8020c74 <PDI_Isr+0x16c>)
 8020b68:	851a      	strh	r2, [r3, #40]	; 0x28
            }

            sSyncManInPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter;
 8020b6a:	4b42      	ldr	r3, [pc, #264]	; (8020c74 <PDI_Isr+0x16c>)
 8020b6c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020b6e:	4b42      	ldr	r3, [pc, #264]	; (8020c78 <PDI_Isr+0x170>)
 8020b70:	851a      	strh	r2, [r3, #40]	; 0x28



        /* Outputs were updated, set flag for watchdog monitoring */
        bEcatFirstOutputsReceived = TRUE;
 8020b72:	4b42      	ldr	r3, [pc, #264]	; (8020c7c <PDI_Isr+0x174>)
 8020b74:	2201      	movs	r2, #1
 8020b76:	701a      	strb	r2, [r3, #0]


        /*
            handle output process data event
        */
        if ( bEcatOutputUpdateRunning )
 8020b78:	4b41      	ldr	r3, [pc, #260]	; (8020c80 <PDI_Isr+0x178>)
 8020b7a:	781b      	ldrb	r3, [r3, #0]
 8020b7c:	2b00      	cmp	r3, #0
 8020b7e:	d002      	beq.n	8020b86 <PDI_Isr+0x7e>
        {
            /* slave is in OP, update the outputs */
            PDO_OutputMapping();
 8020b80:	f7ff fe76 	bl	8020870 <PDO_OutputMapping>
 8020b84:	e016      	b.n	8020bb4 <PDI_Isr+0xac>
        }
        else
        {
            /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
            HW_EscReadByteIsr(u8dummy,nEscAddrOutputData);
 8020b86:	4b3f      	ldr	r3, [pc, #252]	; (8020c84 <PDI_Isr+0x17c>)
 8020b88:	881b      	ldrh	r3, [r3, #0]
 8020b8a:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8020b8e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8020b92:	781b      	ldrb	r3, [r3, #0]
 8020b94:	b2da      	uxtb	r2, r3
 8020b96:	4b3c      	ldr	r3, [pc, #240]	; (8020c88 <PDI_Isr+0x180>)
 8020b98:	701a      	strb	r2, [r3, #0]
            HW_EscReadByteIsr(u8dummy,(nEscAddrOutputData+nPdOutputSize-1));
 8020b9a:	4b3a      	ldr	r3, [pc, #232]	; (8020c84 <PDI_Isr+0x17c>)
 8020b9c:	881b      	ldrh	r3, [r3, #0]
 8020b9e:	461a      	mov	r2, r3
 8020ba0:	4b3a      	ldr	r3, [pc, #232]	; (8020c8c <PDI_Isr+0x184>)
 8020ba2:	881b      	ldrh	r3, [r3, #0]
 8020ba4:	4413      	add	r3, r2
 8020ba6:	461a      	mov	r2, r3
 8020ba8:	4b39      	ldr	r3, [pc, #228]	; (8020c90 <PDI_Isr+0x188>)
 8020baa:	4413      	add	r3, r2
 8020bac:	781b      	ldrb	r3, [r3, #0]
 8020bae:	b2da      	uxtb	r2, r3
 8020bb0:	4b35      	ldr	r3, [pc, #212]	; (8020c88 <PDI_Isr+0x180>)
 8020bb2:	701a      	strb	r2, [r3, #0]
        }

        /*
            Call ECAT_Application() in SM Sync mode
        */
        if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 8020bb4:	4b2f      	ldr	r3, [pc, #188]	; (8020c74 <PDI_Isr+0x16c>)
 8020bb6:	885b      	ldrh	r3, [r3, #2]
 8020bb8:	2b01      	cmp	r3, #1
 8020bba:	d101      	bne.n	8020bc0 <PDI_Isr+0xb8>
        {
            /* The Application is synchronized to process data Sync Manager event*/
            ECAT_Application();
 8020bbc:	f000 fa6c 	bl	8021098 <ECAT_Application>
        }

/*ECATCHANGE_START(V5.13) ECAT 5*/
    if ( (bEcatInputUpdateRunning == TRUE) && (nPdInputSize > 0)
 8020bc0:	4b34      	ldr	r3, [pc, #208]	; (8020c94 <PDI_Isr+0x18c>)
 8020bc2:	781b      	ldrb	r3, [r3, #0]
 8020bc4:	2b00      	cmp	r3, #0
 8020bc6:	d00d      	beq.n	8020be4 <PDI_Isr+0xdc>
 8020bc8:	4b33      	ldr	r3, [pc, #204]	; (8020c98 <PDI_Isr+0x190>)
 8020bca:	881b      	ldrh	r3, [r3, #0]
 8020bcc:	2b00      	cmp	r3, #0
 8020bce:	d009      	beq.n	8020be4 <PDI_Isr+0xdc>
/*ECATCHANGE_END(V5.13) ECAT 5*/
       && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYNCTYPE_SM2_SYNCHRON))
 8020bd0:	4b29      	ldr	r3, [pc, #164]	; (8020c78 <PDI_Isr+0x170>)
 8020bd2:	885b      	ldrh	r3, [r3, #2]
 8020bd4:	2b01      	cmp	r3, #1
 8020bd6:	d003      	beq.n	8020be0 <PDI_Isr+0xd8>
 8020bd8:	4b27      	ldr	r3, [pc, #156]	; (8020c78 <PDI_Isr+0x170>)
 8020bda:	885b      	ldrh	r3, [r3, #2]
 8020bdc:	2b22      	cmp	r3, #34	; 0x22
 8020bde:	d101      	bne.n	8020be4 <PDI_Isr+0xdc>
        )
    {
        /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
        PDO_InputMapping();
 8020be0:	f7ff fdfc 	bl	80207dc <PDO_InputMapping>

    /*
      Check if cycle exceed
    */
    /*if next SM event was triggered during runtime increment cycle exceed counter*/
    ALEvent = HW_GetALEventRegister_Isr();
 8020be4:	f7ff fdf2 	bl	80207cc <HW_GetALEventRegister_Isr>
 8020be8:	4603      	mov	r3, r0
 8020bea:	80bb      	strh	r3, [r7, #4]
    ALEvent = SWAPWORD(ALEvent);

    if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8020bec:	88bb      	ldrh	r3, [r7, #4]
 8020bee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8020bf2:	2b00      	cmp	r3, #0
 8020bf4:	d020      	beq.n	8020c38 <PDI_Isr+0x130>
    {
        sSyncManOutPar.u16CycleExceededCounter++;
 8020bf6:	4b1f      	ldr	r3, [pc, #124]	; (8020c74 <PDI_Isr+0x16c>)
 8020bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8020bfa:	3301      	adds	r3, #1
 8020bfc:	b29a      	uxth	r2, r3
 8020bfe:	4b1d      	ldr	r3, [pc, #116]	; (8020c74 <PDI_Isr+0x16c>)
 8020c00:	855a      	strh	r2, [r3, #42]	; 0x2a
        sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 8020c02:	4b1c      	ldr	r3, [pc, #112]	; (8020c74 <PDI_Isr+0x16c>)
 8020c04:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8020c06:	4b1c      	ldr	r3, [pc, #112]	; (8020c78 <PDI_Isr+0x170>)
 8020c08:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Acknowledge the process data event*/
            HW_EscReadByteIsr(u8dummy,nEscAddrOutputData);
 8020c0a:	4b1e      	ldr	r3, [pc, #120]	; (8020c84 <PDI_Isr+0x17c>)
 8020c0c:	881b      	ldrh	r3, [r3, #0]
 8020c0e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8020c12:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8020c16:	781b      	ldrb	r3, [r3, #0]
 8020c18:	b2da      	uxtb	r2, r3
 8020c1a:	4b1b      	ldr	r3, [pc, #108]	; (8020c88 <PDI_Isr+0x180>)
 8020c1c:	701a      	strb	r2, [r3, #0]
            HW_EscReadByteIsr(u8dummy,(nEscAddrOutputData+nPdOutputSize-1));
 8020c1e:	4b19      	ldr	r3, [pc, #100]	; (8020c84 <PDI_Isr+0x17c>)
 8020c20:	881b      	ldrh	r3, [r3, #0]
 8020c22:	461a      	mov	r2, r3
 8020c24:	4b19      	ldr	r3, [pc, #100]	; (8020c8c <PDI_Isr+0x184>)
 8020c26:	881b      	ldrh	r3, [r3, #0]
 8020c28:	4413      	add	r3, r2
 8020c2a:	461a      	mov	r2, r3
 8020c2c:	4b18      	ldr	r3, [pc, #96]	; (8020c90 <PDI_Isr+0x188>)
 8020c2e:	4413      	add	r3, r2
 8020c30:	781b      	ldrb	r3, [r3, #0]
 8020c32:	b2da      	uxtb	r2, r3
 8020c34:	4b14      	ldr	r3, [pc, #80]	; (8020c88 <PDI_Isr+0x180>)
 8020c36:	701a      	strb	r2, [r3, #0]
    }
    } //if(bEscIntEnabled)

      /*ECATCHANGE_START(V5.13) ECAT1*/
    if (ALEvent & SYNC0_EVENT)
 8020c38:	88bb      	ldrh	r3, [r7, #4]
 8020c3a:	f003 0304 	and.w	r3, r3, #4
 8020c3e:	2b00      	cmp	r3, #0
 8020c40:	d003      	beq.n	8020c4a <PDI_Isr+0x142>
    {
        Sync0_Isr();
 8020c42:	f000 f82d 	bl	8020ca0 <Sync0_Isr>

        SyncAcknowledgePending = TRUE;
 8020c46:	2301      	movs	r3, #1
 8020c48:	71fb      	strb	r3, [r7, #7]
    }

    /* Read Sync0/1 Status Register to acknowledge the event bit in the AL Event register */
    if (SyncAcknowledgePending)
 8020c4a:	79fb      	ldrb	r3, [r7, #7]
 8020c4c:	2b00      	cmp	r3, #0
 8020c4e:	d004      	beq.n	8020c5a <PDI_Isr+0x152>
    {
        volatile UINT32 SyncState = 0;
 8020c50:	2300      	movs	r3, #0
 8020c52:	603b      	str	r3, [r7, #0]
        HW_EscReadDWord(SyncState, ESC_DC_SYNC_STATUS);
 8020c54:	4b11      	ldr	r3, [pc, #68]	; (8020c9c <PDI_Isr+0x194>)
 8020c56:	681b      	ldr	r3, [r3, #0]
 8020c58:	603b      	str	r3, [r7, #0]

    }
    /*ECATCHANGE_END(V5.13) ECAT1*/

    COE_UpdateSyncErrorStatus();
 8020c5a:	f7ff fae9 	bl	8020230 <COE_UpdateSyncErrorStatus>

}
 8020c5e:	3708      	adds	r7, #8
 8020c60:	46bd      	mov	sp, r7
 8020c62:	bd80      	pop	{r7, pc}
 8020c64:	1fff2ac3 	.word	0x1fff2ac3
 8020c68:	1fff2aa0 	.word	0x1fff2aa0
 8020c6c:	1fff2abc 	.word	0x1fff2abc
 8020c70:	1fff2ac6 	.word	0x1fff2ac6
 8020c74:	1fff2ba4 	.word	0x1fff2ba4
 8020c78:	1fff2b60 	.word	0x1fff2b60
 8020c7c:	1fff2ab8 	.word	0x1fff2ab8
 8020c80:	1fff2abd 	.word	0x1fff2abd
 8020c84:	1fff2a92 	.word	0x1fff2a92
 8020c88:	1fff2a9c 	.word	0x1fff2a9c
 8020c8c:	1fff2a86 	.word	0x1fff2a86
 8020c90:	5400ffff 	.word	0x5400ffff
 8020c94:	1fff2ac2 	.word	0x1fff2ac2
 8020c98:	1fff2ab2 	.word	0x1fff2ab2
 8020c9c:	5401098c 	.word	0x5401098c

08020ca0 <Sync0_Isr>:

void Sync0_Isr(void)
{
 8020ca0:	b580      	push	{r7, lr}
 8020ca2:	b082      	sub	sp, #8
 8020ca4:	af00      	add	r7, sp, #0
     Sync0WdCounter = 0;
 8020ca6:	4b4e      	ldr	r3, [pc, #312]	; (8020de0 <Sync0_Isr+0x140>)
 8020ca8:	2200      	movs	r2, #0
 8020caa:	801a      	strh	r2, [r3, #0]

    if(bDcSyncActive)
 8020cac:	4b4d      	ldr	r3, [pc, #308]	; (8020de4 <Sync0_Isr+0x144>)
 8020cae:	781b      	ldrb	r3, [r3, #0]
 8020cb0:	2b00      	cmp	r3, #0
 8020cb2:	f000 8090 	beq.w	8020dd6 <Sync0_Isr+0x136>
    {
/*ECATCHANGE_START(V5.13) ECAT 6*/
        BOOL bCallInputMapping = FALSE;
 8020cb6:	2300      	movs	r3, #0
 8020cb8:	71fb      	strb	r3, [r7, #7]
/*ECATCHANGE_END(V5.13) ECAT 6*/

/*ECATCHANGE_START(V5.13) ECAT 6*/
        if ((bEcatInputUpdateRunning == TRUE) && (LatchInputSync0Value > 0) && (nPdInputSize > 0))
 8020cba:	4b4b      	ldr	r3, [pc, #300]	; (8020de8 <Sync0_Isr+0x148>)
 8020cbc:	781b      	ldrb	r3, [r3, #0]
 8020cbe:	2b00      	cmp	r3, #0
 8020cc0:	d01b      	beq.n	8020cfa <Sync0_Isr+0x5a>
 8020cc2:	4b4a      	ldr	r3, [pc, #296]	; (8020dec <Sync0_Isr+0x14c>)
 8020cc4:	881b      	ldrh	r3, [r3, #0]
 8020cc6:	2b00      	cmp	r3, #0
 8020cc8:	d017      	beq.n	8020cfa <Sync0_Isr+0x5a>
 8020cca:	4b49      	ldr	r3, [pc, #292]	; (8020df0 <Sync0_Isr+0x150>)
 8020ccc:	881b      	ldrh	r3, [r3, #0]
 8020cce:	2b00      	cmp	r3, #0
 8020cd0:	d013      	beq.n	8020cfa <Sync0_Isr+0x5a>
        {
            if(LatchInputSync0Value > LatchInputSync0Counter) /* Inputs shall be latched on a specific Sync0 event */
 8020cd2:	4b46      	ldr	r3, [pc, #280]	; (8020dec <Sync0_Isr+0x14c>)
 8020cd4:	881a      	ldrh	r2, [r3, #0]
 8020cd6:	4b47      	ldr	r3, [pc, #284]	; (8020df4 <Sync0_Isr+0x154>)
 8020cd8:	881b      	ldrh	r3, [r3, #0]
 8020cda:	429a      	cmp	r2, r3
 8020cdc:	d905      	bls.n	8020cea <Sync0_Isr+0x4a>
            {
                LatchInputSync0Counter++;
 8020cde:	4b45      	ldr	r3, [pc, #276]	; (8020df4 <Sync0_Isr+0x154>)
 8020ce0:	881b      	ldrh	r3, [r3, #0]
 8020ce2:	3301      	adds	r3, #1
 8020ce4:	b29a      	uxth	r2, r3
 8020ce6:	4b43      	ldr	r3, [pc, #268]	; (8020df4 <Sync0_Isr+0x154>)
 8020ce8:	801a      	strh	r2, [r3, #0]
            }

            if (LatchInputSync0Value == LatchInputSync0Counter)
 8020cea:	4b40      	ldr	r3, [pc, #256]	; (8020dec <Sync0_Isr+0x14c>)
 8020cec:	881a      	ldrh	r2, [r3, #0]
 8020cee:	4b41      	ldr	r3, [pc, #260]	; (8020df4 <Sync0_Isr+0x154>)
 8020cf0:	881b      	ldrh	r3, [r3, #0]
 8020cf2:	429a      	cmp	r2, r3
 8020cf4:	d101      	bne.n	8020cfa <Sync0_Isr+0x5a>
            {
                bCallInputMapping = TRUE;
 8020cf6:	2301      	movs	r3, #1
 8020cf8:	71fb      	strb	r3, [r7, #7]
            }
        }
/*ECATCHANGE_END(V5.13) ECAT 6*/

        if(u16SmSync0Value > 0)
 8020cfa:	4b3f      	ldr	r3, [pc, #252]	; (8020df8 <Sync0_Isr+0x158>)
 8020cfc:	881b      	ldrh	r3, [r3, #0]
 8020cfe:	2b00      	cmp	r3, #0
 8020d00:	d05b      	beq.n	8020dba <Sync0_Isr+0x11a>
        {
           /* Check if Sm-Sync sequence is invalid */
           if (u16SmSync0Counter > u16SmSync0Value)
 8020d02:	4b3e      	ldr	r3, [pc, #248]	; (8020dfc <Sync0_Isr+0x15c>)
 8020d04:	881a      	ldrh	r2, [r3, #0]
 8020d06:	4b3c      	ldr	r3, [pc, #240]	; (8020df8 <Sync0_Isr+0x158>)
 8020d08:	881b      	ldrh	r3, [r3, #0]
 8020d0a:	429a      	cmp	r2, r3
 8020d0c:	d923      	bls.n	8020d56 <Sync0_Isr+0xb6>
           {
              if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 8020d0e:	4b3c      	ldr	r3, [pc, #240]	; (8020e00 <Sync0_Isr+0x160>)
 8020d10:	881b      	ldrh	r3, [r3, #0]
 8020d12:	2b00      	cmp	r3, #0
 8020d14:	d00b      	beq.n	8020d2e <Sync0_Isr+0x8e>
 8020d16:	4b3b      	ldr	r3, [pc, #236]	; (8020e04 <Sync0_Isr+0x164>)
 8020d18:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020d1a:	4b3b      	ldr	r3, [pc, #236]	; (8020e08 <Sync0_Isr+0x168>)
 8020d1c:	891b      	ldrh	r3, [r3, #8]
 8020d1e:	429a      	cmp	r2, r3
 8020d20:	d805      	bhi.n	8020d2e <Sync0_Isr+0x8e>
              {
                 sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 3;
 8020d22:	4b38      	ldr	r3, [pc, #224]	; (8020e04 <Sync0_Isr+0x164>)
 8020d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020d26:	3303      	adds	r3, #3
 8020d28:	b29a      	uxth	r2, r3
 8020d2a:	4b36      	ldr	r3, [pc, #216]	; (8020e04 <Sync0_Isr+0x164>)
 8020d2c:	851a      	strh	r2, [r3, #40]	; 0x28
              }

               if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter <= sErrorSettings.u16SyncErrorCounterLimit))
 8020d2e:	4b30      	ldr	r3, [pc, #192]	; (8020df0 <Sync0_Isr+0x150>)
 8020d30:	881b      	ldrh	r3, [r3, #0]
 8020d32:	2b00      	cmp	r3, #0
 8020d34:	d00f      	beq.n	8020d56 <Sync0_Isr+0xb6>
 8020d36:	4b32      	ldr	r3, [pc, #200]	; (8020e00 <Sync0_Isr+0x160>)
 8020d38:	881b      	ldrh	r3, [r3, #0]
 8020d3a:	2b00      	cmp	r3, #0
 8020d3c:	d10b      	bne.n	8020d56 <Sync0_Isr+0xb6>
 8020d3e:	4b33      	ldr	r3, [pc, #204]	; (8020e0c <Sync0_Isr+0x16c>)
 8020d40:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020d42:	4b31      	ldr	r3, [pc, #196]	; (8020e08 <Sync0_Isr+0x168>)
 8020d44:	891b      	ldrh	r3, [r3, #8]
 8020d46:	429a      	cmp	r2, r3
 8020d48:	d805      	bhi.n	8020d56 <Sync0_Isr+0xb6>
               {
                   sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
 8020d4a:	4b30      	ldr	r3, [pc, #192]	; (8020e0c <Sync0_Isr+0x16c>)
 8020d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020d4e:	3303      	adds	r3, #3
 8020d50:	b29a      	uxth	r2, r3
 8020d52:	4b2e      	ldr	r3, [pc, #184]	; (8020e0c <Sync0_Isr+0x16c>)
 8020d54:	851a      	strh	r2, [r3, #40]	; 0x28
               }

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 8020d56:	4b2a      	ldr	r3, [pc, #168]	; (8020e00 <Sync0_Isr+0x160>)
 8020d58:	881b      	ldrh	r3, [r3, #0]
 8020d5a:	2b00      	cmp	r3, #0
 8020d5c:	d121      	bne.n	8020da2 <Sync0_Isr+0x102>
 8020d5e:	4b24      	ldr	r3, [pc, #144]	; (8020df0 <Sync0_Isr+0x150>)
 8020d60:	881b      	ldrh	r3, [r3, #0]
 8020d62:	2b00      	cmp	r3, #0
 8020d64:	d01d      	beq.n	8020da2 <Sync0_Isr+0x102>
           {
              /* Input only with DC, check if the last input data was read*/
              UINT16  ALEvent = HW_GetALEventRegister_Isr();
 8020d66:	f7ff fd31 	bl	80207cc <HW_GetALEventRegister_Isr>
 8020d6a:	4603      	mov	r3, r0
 8020d6c:	80bb      	strh	r3, [r7, #4]
              ALEvent = SWAPWORD(ALEvent);

              if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 8020d6e:	88bb      	ldrh	r3, [r7, #4]
 8020d70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8020d74:	2b00      	cmp	r3, #0
 8020d76:	d10c      	bne.n	8020d92 <Sync0_Isr+0xf2>
              {

                 /* no input data was read by the master, increment the sm missed counter*/
                if (u16SmSync0Counter <= u16SmSync0Value)
 8020d78:	4b20      	ldr	r3, [pc, #128]	; (8020dfc <Sync0_Isr+0x15c>)
 8020d7a:	881a      	ldrh	r2, [r3, #0]
 8020d7c:	4b1e      	ldr	r3, [pc, #120]	; (8020df8 <Sync0_Isr+0x158>)
 8020d7e:	881b      	ldrh	r3, [r3, #0]
 8020d80:	429a      	cmp	r2, r3
 8020d82:	d80d      	bhi.n	8020da0 <Sync0_Isr+0x100>
                {
                    u16SmSync0Counter++;
 8020d84:	4b1d      	ldr	r3, [pc, #116]	; (8020dfc <Sync0_Isr+0x15c>)
 8020d86:	881b      	ldrh	r3, [r3, #0]
 8020d88:	3301      	adds	r3, #1
 8020d8a:	b29a      	uxth	r2, r3
 8020d8c:	4b1b      	ldr	r3, [pc, #108]	; (8020dfc <Sync0_Isr+0x15c>)
 8020d8e:	801a      	strh	r2, [r3, #0]

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
           {
 8020d90:	e013      	b.n	8020dba <Sync0_Isr+0x11a>
                }
              }
              else
              {
                 /* Reset SM/Sync0 counter*/
                 u16SmSync0Counter = 0;
 8020d92:	4b1a      	ldr	r3, [pc, #104]	; (8020dfc <Sync0_Isr+0x15c>)
 8020d94:	2200      	movs	r2, #0
 8020d96:	801a      	strh	r2, [r3, #0]

                 sSyncManInPar.u16SmEventMissedCounter = 0;
 8020d98:	4b1c      	ldr	r3, [pc, #112]	; (8020e0c <Sync0_Isr+0x16c>)
 8020d9a:	2200      	movs	r2, #0
 8020d9c:	851a      	strh	r2, [r3, #40]	; 0x28

           } // if (u16SmSync0Counter > u16SmSync0Value)

           
           if ((nPdOutputSize == 0) && (nPdInputSize > 0))
           {
 8020d9e:	e00c      	b.n	8020dba <Sync0_Isr+0x11a>
 8020da0:	e00b      	b.n	8020dba <Sync0_Isr+0x11a>

                 sSyncManInPar.u16SmEventMissedCounter = 0;

              }
           }
           else if (u16SmSync0Counter <= u16SmSync0Value)
 8020da2:	4b16      	ldr	r3, [pc, #88]	; (8020dfc <Sync0_Isr+0x15c>)
 8020da4:	881a      	ldrh	r2, [r3, #0]
 8020da6:	4b14      	ldr	r3, [pc, #80]	; (8020df8 <Sync0_Isr+0x158>)
 8020da8:	881b      	ldrh	r3, [r3, #0]
 8020daa:	429a      	cmp	r2, r3
 8020dac:	d805      	bhi.n	8020dba <Sync0_Isr+0x11a>
           {

               u16SmSync0Counter++;
 8020dae:	4b13      	ldr	r3, [pc, #76]	; (8020dfc <Sync0_Isr+0x15c>)
 8020db0:	881b      	ldrh	r3, [r3, #0]
 8020db2:	3301      	adds	r3, #1
 8020db4:	b29a      	uxth	r2, r3
 8020db6:	4b11      	ldr	r3, [pc, #68]	; (8020dfc <Sync0_Isr+0x15c>)
 8020db8:	801a      	strh	r2, [r3, #0]
           }
        }//SM -Sync monitoring enabled


        /* Application is synchronized to SYNC0 event*/
        ECAT_Application();
 8020dba:	f000 f96d 	bl	8021098 <ECAT_Application>

/*ECATCHANGE_START(V5.13) ECAT 6*/
        if (bCallInputMapping == TRUE)
 8020dbe:	79fb      	ldrb	r3, [r7, #7]
 8020dc0:	2b00      	cmp	r3, #0
 8020dc2:	d008      	beq.n	8020dd6 <Sync0_Isr+0x136>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 8020dc4:	f7ff fd0a 	bl	80207dc <PDO_InputMapping>

            if(LatchInputSync0Value == 1)
 8020dc8:	4b08      	ldr	r3, [pc, #32]	; (8020dec <Sync0_Isr+0x14c>)
 8020dca:	881b      	ldrh	r3, [r3, #0]
 8020dcc:	2b01      	cmp	r3, #1
 8020dce:	d102      	bne.n	8020dd6 <Sync0_Isr+0x136>
            {
                /* if inputs are latched on every Sync0 event (otherwise the counter is reset on the next Sync1 event) */
                LatchInputSync0Counter = 0;
 8020dd0:	4b08      	ldr	r3, [pc, #32]	; (8020df4 <Sync0_Isr+0x154>)
 8020dd2:	2200      	movs	r2, #0
 8020dd4:	801a      	strh	r2, [r3, #0]
        }
/*ECATCHANGE_END(V5.13) ECAT 6*/

    }

    COE_UpdateSyncErrorStatus();
 8020dd6:	f7ff fa2b 	bl	8020230 <COE_UpdateSyncErrorStatus>

}
 8020dda:	3708      	adds	r7, #8
 8020ddc:	46bd      	mov	sp, r7
 8020dde:	bd80      	pop	{r7, pc}
 8020de0:	1fff2a8c 	.word	0x1fff2a8c
 8020de4:	1fff2abc 	.word	0x1fff2abc
 8020de8:	1fff2ac2 	.word	0x1fff2ac2
 8020dec:	1fff2aae 	.word	0x1fff2aae
 8020df0:	1fff2ab2 	.word	0x1fff2ab2
 8020df4:	1fff2a8e 	.word	0x1fff2a8e
 8020df8:	1fff2ab4 	.word	0x1fff2ab4
 8020dfc:	1fff2ac6 	.word	0x1fff2ac6
 8020e00:	1fff2a86 	.word	0x1fff2a86
 8020e04:	1fff2ba4 	.word	0x1fff2ba4
 8020e08:	1fff13d4 	.word	0x1fff13d4
 8020e0c:	1fff2b60 	.word	0x1fff2b60

08020e10 <Sync1_Isr>:

void Sync1_Isr(void)
{
 8020e10:	b580      	push	{r7, lr}
 8020e12:	af00      	add	r7, sp, #0
    Sync1WdCounter = 0;
 8020e14:	4b0c      	ldr	r3, [pc, #48]	; (8020e48 <Sync1_Isr+0x38>)
 8020e16:	2200      	movs	r2, #0
 8020e18:	801a      	strh	r2, [r3, #0]

    /*ECATCHANGE_START(V5.13) ECAT 5*/
    if ( (bEcatInputUpdateRunning == TRUE) && (nPdInputSize > 0)
 8020e1a:	4b0c      	ldr	r3, [pc, #48]	; (8020e4c <Sync1_Isr+0x3c>)
 8020e1c:	781b      	ldrb	r3, [r3, #0]
 8020e1e:	2b00      	cmp	r3, #0
 8020e20:	d00d      	beq.n	8020e3e <Sync1_Isr+0x2e>
 8020e22:	4b0b      	ldr	r3, [pc, #44]	; (8020e50 <Sync1_Isr+0x40>)
 8020e24:	881b      	ldrh	r3, [r3, #0]
 8020e26:	2b00      	cmp	r3, #0
 8020e28:	d009      	beq.n	8020e3e <Sync1_Isr+0x2e>
/*ECATCHANGE_END(V5.13) ECAT 5*/
            && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 8020e2a:	4b0a      	ldr	r3, [pc, #40]	; (8020e54 <Sync1_Isr+0x44>)
 8020e2c:	885b      	ldrh	r3, [r3, #2]
 8020e2e:	2b03      	cmp	r3, #3
 8020e30:	d105      	bne.n	8020e3e <Sync1_Isr+0x2e>
            && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value == 0), if LatchInputSync0Value > 0 inputs are latched with Sync0 */
 8020e32:	4b09      	ldr	r3, [pc, #36]	; (8020e58 <Sync1_Isr+0x48>)
 8020e34:	881b      	ldrh	r3, [r3, #0]
 8020e36:	2b00      	cmp	r3, #0
 8020e38:	d101      	bne.n	8020e3e <Sync1_Isr+0x2e>
        {
            /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
            PDO_InputMapping();
 8020e3a:	f7ff fccf 	bl	80207dc <PDO_InputMapping>
        }

        /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
        LatchInputSync0Counter = 0;
 8020e3e:	4b07      	ldr	r3, [pc, #28]	; (8020e5c <Sync1_Isr+0x4c>)
 8020e40:	2200      	movs	r2, #0
 8020e42:	801a      	strh	r2, [r3, #0]
}
 8020e44:	bd80      	pop	{r7, pc}
 8020e46:	bf00      	nop
 8020e48:	1fff2abe 	.word	0x1fff2abe
 8020e4c:	1fff2ac2 	.word	0x1fff2ac2
 8020e50:	1fff2ab2 	.word	0x1fff2ab2
 8020e54:	1fff2b60 	.word	0x1fff2b60
 8020e58:	1fff2aae 	.word	0x1fff2aae
 8020e5c:	1fff2a8e 	.word	0x1fff2a8e

08020e60 <MainInit>:
 \brief    This function initialize the EtherCAT Sample Code

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 MainInit(void)
{
 8020e60:	b580      	push	{r7, lr}
 8020e62:	b086      	sub	sp, #24
 8020e64:	af00      	add	r7, sp, #0
    UINT16 Error = 0;
 8020e66:	2300      	movs	r3, #0
 8020e68:	81fb      	strh	r3, [r7, #14]
/*Hardware init function need to be called from the application layer*/

#ifdef SET_EEPROM_PTR
    SET_EEPROM_PTR
 8020e6a:	4b39      	ldr	r3, [pc, #228]	; (8020f50 <MainInit+0xf0>)
 8020e6c:	4a39      	ldr	r2, [pc, #228]	; (8020f54 <MainInit+0xf4>)
 8020e6e:	601a      	str	r2, [r3, #0]
#endif


/* Reset application function pointer*/
pAPPL_EEPROM_Read = NULL;
 8020e70:	4b39      	ldr	r3, [pc, #228]	; (8020f58 <MainInit+0xf8>)
 8020e72:	2200      	movs	r2, #0
 8020e74:	601a      	str	r2, [r3, #0]
    pAPPL_EEPROM_Write = NULL;
 8020e76:	4b39      	ldr	r3, [pc, #228]	; (8020f5c <MainInit+0xfc>)
 8020e78:	2200      	movs	r2, #0
 8020e7a:	601a      	str	r2, [r3, #0]
    pAPPL_EEPROM_Reload = NULL;
 8020e7c:	4b38      	ldr	r3, [pc, #224]	; (8020f60 <MainInit+0x100>)
 8020e7e:	2200      	movs	r2, #0
 8020e80:	601a      	str	r2, [r3, #0]
    pAPPL_EEPROM_Store = NULL;
 8020e82:	4b38      	ldr	r3, [pc, #224]	; (8020f64 <MainInit+0x104>)
 8020e84:	2200      	movs	r2, #0
 8020e86:	601a      	str	r2, [r3, #0]




    /* ECATCHANGE_START(V5.13) COE4*/
    pAPPL_CoeReadInd = NULL;
 8020e88:	4b37      	ldr	r3, [pc, #220]	; (8020f68 <MainInit+0x108>)
 8020e8a:	2200      	movs	r2, #0
 8020e8c:	601a      	str	r2, [r3, #0]
    pAPPL_CoeWriteInd = NULL;
 8020e8e:	4b37      	ldr	r3, [pc, #220]	; (8020f6c <MainInit+0x10c>)
 8020e90:	2200      	movs	r2, #0
 8020e92:	601a      	str	r2, [r3, #0]
    /* ECATCHANGE_END(V5.13) COE4*/

    pAPPL_MainLoop = NULL;
 8020e94:	4b36      	ldr	r3, [pc, #216]	; (8020f70 <MainInit+0x110>)
 8020e96:	2200      	movs	r2, #0
 8020e98:	601a      	str	r2, [r3, #0]

    /* initialize the EtherCAT Slave Interface */
    ECAT_Init();
 8020e9a:	f002 f8cb 	bl	8023034 <ECAT_Init>
    /* initialize the objects */
    COE_ObjInit();
 8020e9e:	f7ff f9f9 	bl	8020294 <COE_ObjInit>


    /*indicate that the slave stack initialization finished*/
    bInitFinished = TRUE;
 8020ea2:	4b34      	ldr	r3, [pc, #208]	; (8020f74 <MainInit+0x114>)
 8020ea4:	2201      	movs	r2, #1
 8020ea6:	701a      	strb	r2, [r3, #0]


    bMinCycleTimeMeasurementStarted = FALSE;
 8020ea8:	4b33      	ldr	r3, [pc, #204]	; (8020f78 <MainInit+0x118>)
 8020eaa:	2200      	movs	r2, #0
 8020eac:	701a      	strb	r2, [r3, #0]
    u32CycleTimeStartValue = 0;
 8020eae:	4b33      	ldr	r3, [pc, #204]	; (8020f7c <MainInit+0x11c>)
 8020eb0:	2200      	movs	r2, #0
 8020eb2:	601a      	str	r2, [r3, #0]
    u32MinCycleTimeStartValue = 0;
 8020eb4:	4b32      	ldr	r3, [pc, #200]	; (8020f80 <MainInit+0x120>)
 8020eb6:	2200      	movs	r2, #0
 8020eb8:	601a      	str	r2, [r3, #0]

    u32SystemTimeReadFailure = 0;
 8020eba:	4b32      	ldr	r3, [pc, #200]	; (8020f84 <MainInit+0x124>)
 8020ebc:	2200      	movs	r2, #0
 8020ebe:	601a      	str	r2, [r3, #0]

    /* Get the System Time read failure */
    {
       UINT32 u32TimeValue = 0;
 8020ec0:	2300      	movs	r3, #0
 8020ec2:	60bb      	str	r3, [r7, #8]
       UINT32 u32Cnt = 0;
 8020ec4:	2300      	movs	r3, #0
 8020ec6:	617b      	str	r3, [r7, #20]
       UINT32 u32Delta = 0;
 8020ec8:	2300      	movs	r3, #0
 8020eca:	613b      	str	r3, [r7, #16]

       while (u32Cnt < 1000)
 8020ecc:	e026      	b.n	8020f1c <MainInit+0xbc>
       {
           HW_EscReadDWordIsr(u32TimeValue, ESC_SYSTEMTIME_OFFSET);
 8020ece:	4b2e      	ldr	r3, [pc, #184]	; (8020f88 <MainInit+0x128>)
 8020ed0:	681b      	ldr	r3, [r3, #0]
 8020ed2:	60bb      	str	r3, [r7, #8]
           HW_EscReadDWordIsr(u32Delta, ESC_SYSTEMTIME_OFFSET);
 8020ed4:	4b2c      	ldr	r3, [pc, #176]	; (8020f88 <MainInit+0x128>)
 8020ed6:	681b      	ldr	r3, [r3, #0]
 8020ed8:	613b      	str	r3, [r7, #16]

            if (u32TimeValue <= u32Delta)
 8020eda:	68ba      	ldr	r2, [r7, #8]
 8020edc:	693b      	ldr	r3, [r7, #16]
 8020ede:	429a      	cmp	r2, r3
 8020ee0:	d804      	bhi.n	8020eec <MainInit+0x8c>
            {
                    u32Delta = u32Delta - u32TimeValue;
 8020ee2:	693a      	ldr	r2, [r7, #16]
 8020ee4:	68bb      	ldr	r3, [r7, #8]
 8020ee6:	1ad3      	subs	r3, r2, r3
 8020ee8:	613b      	str	r3, [r7, #16]
 8020eea:	e004      	b.n	8020ef6 <MainInit+0x96>
            }
            else
            {
                //The 32Bit timer is wrapped around
                u32Delta = u32Delta + (0xFFFFFFFF - u32TimeValue);
 8020eec:	693a      	ldr	r2, [r7, #16]
 8020eee:	68bb      	ldr	r3, [r7, #8]
 8020ef0:	1ad3      	subs	r3, r2, r3
 8020ef2:	3b01      	subs	r3, #1
 8020ef4:	613b      	str	r3, [r7, #16]
            }


            if (u32SystemTimeReadFailure == 0)
 8020ef6:	4b23      	ldr	r3, [pc, #140]	; (8020f84 <MainInit+0x124>)
 8020ef8:	681b      	ldr	r3, [r3, #0]
 8020efa:	2b00      	cmp	r3, #0
 8020efc:	d103      	bne.n	8020f06 <MainInit+0xa6>
            {
                u32SystemTimeReadFailure = u32Delta;
 8020efe:	4a21      	ldr	r2, [pc, #132]	; (8020f84 <MainInit+0x124>)
 8020f00:	693b      	ldr	r3, [r7, #16]
 8020f02:	6013      	str	r3, [r2, #0]
 8020f04:	e007      	b.n	8020f16 <MainInit+0xb6>
            }
            else if (u32SystemTimeReadFailure > u32Delta)
 8020f06:	4b1f      	ldr	r3, [pc, #124]	; (8020f84 <MainInit+0x124>)
 8020f08:	681a      	ldr	r2, [r3, #0]
 8020f0a:	693b      	ldr	r3, [r7, #16]
 8020f0c:	429a      	cmp	r2, r3
 8020f0e:	d902      	bls.n	8020f16 <MainInit+0xb6>
            {
                u32SystemTimeReadFailure = u32Delta;
 8020f10:	4a1c      	ldr	r2, [pc, #112]	; (8020f84 <MainInit+0x124>)
 8020f12:	693b      	ldr	r3, [r7, #16]
 8020f14:	6013      	str	r3, [r2, #0]
            }

          u32Cnt++;
 8020f16:	697b      	ldr	r3, [r7, #20]
 8020f18:	3301      	adds	r3, #1
 8020f1a:	617b      	str	r3, [r7, #20]
    {
       UINT32 u32TimeValue = 0;
       UINT32 u32Cnt = 0;
       UINT32 u32Delta = 0;

       while (u32Cnt < 1000)
 8020f1c:	697b      	ldr	r3, [r7, #20]
 8020f1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8020f22:	d3d4      	bcc.n	8020ece <MainInit+0x6e>
    }



    {
        UINT16 TmpData = 0;
 8020f24:	2300      	movs	r3, #0
 8020f26:	80fb      	strh	r3, [r7, #6]
        HW_EscReadWord(TmpData, ESC_EEPROM_CONTROL_OFFSET);
 8020f28:	4b18      	ldr	r3, [pc, #96]	; (8020f8c <MainInit+0x12c>)
 8020f2a:	881b      	ldrh	r3, [r3, #0]
 8020f2c:	80fb      	strh	r3, [r7, #6]
        TmpData = SWAPDWORD(TmpData);
        //get bit6 of register 0x502
        if ((TmpData & ESC_EEPROM_SUPPORTED_READBYTES_MASK) > 0)
 8020f2e:	88fb      	ldrh	r3, [r7, #6]
 8020f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8020f34:	2b00      	cmp	r3, #0
 8020f36:	dd03      	ble.n	8020f40 <MainInit+0xe0>
        {
            //8Bytes EEPROM read access
            EepromReadSize = 8;
 8020f38:	4b15      	ldr	r3, [pc, #84]	; (8020f90 <MainInit+0x130>)
 8020f3a:	2208      	movs	r2, #8
 8020f3c:	801a      	strh	r2, [r3, #0]
 8020f3e:	e002      	b.n	8020f46 <MainInit+0xe6>
        }
        else
        {
            //4Bytes EEPROM read access
            EepromReadSize = 4;
 8020f40:	4b13      	ldr	r3, [pc, #76]	; (8020f90 <MainInit+0x130>)
 8020f42:	2204      	movs	r2, #4
 8020f44:	801a      	strh	r2, [r3, #0]
        }
    }

/*Application Init need to be called from the application layer*/
     return Error;
 8020f46:	89fb      	ldrh	r3, [r7, #14]
}
 8020f48:	4618      	mov	r0, r3
 8020f4a:	3718      	adds	r7, #24
 8020f4c:	46bd      	mov	sp, r7
 8020f4e:	bd80      	pop	{r7, pc}
 8020f50:	1fff2a6c 	.word	0x1fff2a6c
 8020f54:	1fff0bd4 	.word	0x1fff0bd4
 8020f58:	1fff2908 	.word	0x1fff2908
 8020f5c:	1fff290c 	.word	0x1fff290c
 8020f60:	1fff2a74 	.word	0x1fff2a74
 8020f64:	1fff28f8 	.word	0x1fff28f8
 8020f68:	1fff28fc 	.word	0x1fff28fc
 8020f6c:	1fff29c0 	.word	0x1fff29c0
 8020f70:	1fff29c4 	.word	0x1fff29c4
 8020f74:	1fff18b0 	.word	0x1fff18b0
 8020f78:	1fff2900 	.word	0x1fff2900
 8020f7c:	1fff2904 	.word	0x1fff2904
 8020f80:	1fff29cc 	.word	0x1fff29cc
 8020f84:	1fff2914 	.word	0x1fff2914
 8020f88:	54010910 	.word	0x54010910
 8020f8c:	54010502 	.word	0x54010502
 8020f90:	1fff29be 	.word	0x1fff29be

08020f94 <MainLoop>:
 \brief    This function shall be called cyclically from main

*////////////////////////////////////////////////////////////////////////////////////////

void MainLoop(void)
{
 8020f94:	b580      	push	{r7, lr}
 8020f96:	b082      	sub	sp, #8
 8020f98:	af00      	add	r7, sp, #0
    
    /*return if initialization not finished */
    if(bInitFinished == FALSE)
 8020f9a:	4b35      	ldr	r3, [pc, #212]	; (8021070 <MainLoop+0xdc>)
 8020f9c:	781b      	ldrb	r3, [r3, #0]
 8020f9e:	f083 0301 	eor.w	r3, r3, #1
 8020fa2:	b2db      	uxtb	r3, r3
 8020fa4:	2b00      	cmp	r3, #0
 8020fa6:	d000      	beq.n	8020faa <MainLoop+0x16>
    {
        return;
 8020fa8:	e05e      	b.n	8021068 <MainLoop+0xd4>

        /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
           Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
           DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
        if (
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 8020faa:	4b32      	ldr	r3, [pc, #200]	; (8021074 <MainLoop+0xe0>)
 8020fac:	781b      	ldrb	r3, [r3, #0]
 8020fae:	f083 0301 	eor.w	r3, r3, #1
 8020fb2:	b2db      	uxtb	r3, r3


        /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
           Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
           DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
        if (
 8020fb4:	2b00      	cmp	r3, #0
 8020fb6:	d106      	bne.n	8020fc6 <MainLoop+0x32>
            (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event received */
 8020fb8:	4b2f      	ldr	r3, [pc, #188]	; (8021078 <MainLoop+0xe4>)
 8020fba:	781b      	ldrb	r3, [r3, #0]
 8020fbc:	f083 0301 	eor.w	r3, r3, #1
 8020fc0:	b2db      	uxtb	r3, r3
 8020fc2:	2b00      	cmp	r3, #0
 8020fc4:	d03c      	beq.n	8021040 <MainLoop+0xac>
          && !bDcSyncActive                                               /* DC-Synchronous */
 8020fc6:	4b2d      	ldr	r3, [pc, #180]	; (802107c <MainLoop+0xe8>)
 8020fc8:	781b      	ldrb	r3, [r3, #0]
 8020fca:	f083 0301 	eor.w	r3, r3, #1
 8020fce:	b2db      	uxtb	r3, r3
 8020fd0:	2b00      	cmp	r3, #0
 8020fd2:	d035      	beq.n	8021040 <MainLoop+0xac>
               from the ESC interrupt routine,
               in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
               at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
               and the function ECAT_Application has to be called here (with interrupts disabled,
               because the SM-event could be generated while executing ECAT_Application) */
            if ( !bEscIntEnabled )
 8020fd4:	4b27      	ldr	r3, [pc, #156]	; (8021074 <MainLoop+0xe0>)
 8020fd6:	781b      	ldrb	r3, [r3, #0]
 8020fd8:	f083 0301 	eor.w	r3, r3, #1
 8020fdc:	b2db      	uxtb	r3, r3
 8020fde:	2b00      	cmp	r3, #0
 8020fe0:	d01e      	beq.n	8021020 <MainLoop+0x8c>
            {
                /* application is running in ECAT FreeRun Mode,
                   first we have to check, if outputs were received */
                UINT16 ALEvent = HW_GetALEventRegister();
 8020fe2:	f7ff fbeb 	bl	80207bc <HW_GetALEventRegister>
 8020fe6:	4603      	mov	r3, r0
 8020fe8:	80fb      	strh	r3, [r7, #6]
                ALEvent = SWAPWORD(ALEvent);

                if ( ALEvent & PROCESS_OUTPUT_EVENT )
 8020fea:	88fb      	ldrh	r3, [r7, #6]
 8020fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8020ff0:	2b00      	cmp	r3, #0
 8020ff2:	d009      	beq.n	8021008 <MainLoop+0x74>
                {
                    /* set the flag for the state machine behavior */
                    bEcatFirstOutputsReceived = TRUE;
 8020ff4:	4b20      	ldr	r3, [pc, #128]	; (8021078 <MainLoop+0xe4>)
 8020ff6:	2201      	movs	r2, #1
 8020ff8:	701a      	strb	r2, [r3, #0]
                    if ( bEcatOutputUpdateRunning )
 8020ffa:	4b21      	ldr	r3, [pc, #132]	; (8021080 <MainLoop+0xec>)
 8020ffc:	781b      	ldrb	r3, [r3, #0]
 8020ffe:	2b00      	cmp	r3, #0
 8021000:	d00e      	beq.n	8021020 <MainLoop+0x8c>
                    {
                        /* update the outputs */
                        PDO_OutputMapping();
 8021002:	f7ff fc35 	bl	8020870 <PDO_OutputMapping>
 8021006:	e00b      	b.n	8021020 <MainLoop+0x8c>
                    }
                }
                else if ( nPdOutputSize == 0 )
 8021008:	4b1e      	ldr	r3, [pc, #120]	; (8021084 <MainLoop+0xf0>)
 802100a:	881b      	ldrh	r3, [r3, #0]
 802100c:	2b00      	cmp	r3, #0
 802100e:	d107      	bne.n	8021020 <MainLoop+0x8c>
                {
                    /* if no outputs are transmitted, the watchdog must be reset, when the inputs were read */
                    if ( ALEvent & PROCESS_INPUT_EVENT )
 8021010:	88fb      	ldrh	r3, [r7, #6]
 8021012:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8021016:	2b00      	cmp	r3, #0
 8021018:	d002      	beq.n	8021020 <MainLoop+0x8c>
                    {
                        /* Outputs were updated, set flag for watchdog monitoring */
                        bEcatFirstOutputsReceived = TRUE;
 802101a:	4b17      	ldr	r3, [pc, #92]	; (8021078 <MainLoop+0xe4>)
 802101c:	2201      	movs	r2, #1
 802101e:	701a      	strb	r2, [r3, #0]
                    }
                }
            }

            DISABLE_ESC_INT();
 8021020:	f008 ff9e 	bl	8029f60 <DISABLE_ESC_INT>
             ECAT_Application();
 8021024:	f000 f838 	bl	8021098 <ECAT_Application>

/*ECATCHANGE_START(V5.13) ECAT 5*/
             if ( (bEcatInputUpdateRunning  == TRUE) && (nPdInputSize > 0))
 8021028:	4b17      	ldr	r3, [pc, #92]	; (8021088 <MainLoop+0xf4>)
 802102a:	781b      	ldrb	r3, [r3, #0]
 802102c:	2b00      	cmp	r3, #0
 802102e:	d005      	beq.n	802103c <MainLoop+0xa8>
 8021030:	4b16      	ldr	r3, [pc, #88]	; (802108c <MainLoop+0xf8>)
 8021032:	881b      	ldrh	r3, [r3, #0]
 8021034:	2b00      	cmp	r3, #0
 8021036:	d001      	beq.n	802103c <MainLoop+0xa8>
/*ECATCHANGE_END(V5.13) ECAT 5*/
             {
                /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
                PDO_InputMapping();
 8021038:	f7ff fbd0 	bl	80207dc <PDO_InputMapping>
            }
            ENABLE_ESC_INT();
 802103c:	f008 ff82 	bl	8029f44 <ENABLE_ESC_INT>
        }


        if (u32CheckForDcOverrunCnt >= CHECK_DC_OVERRUN_IN_MS)
 8021040:	4b13      	ldr	r3, [pc, #76]	; (8021090 <MainLoop+0xfc>)
 8021042:	681b      	ldr	r3, [r3, #0]
 8021044:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8021048:	d301      	bcc.n	802104e <MainLoop+0xba>
        {
            COE_SyncTimeStamp();
 802104a:	f7ff f897 	bl	802017c <COE_SyncTimeStamp>
        }

        /* call EtherCAT functions */
        ECAT_Main();
 802104e:	f002 f899 	bl	8023184 <ECAT_Main>

        /* call lower prior application part */
       COE_Main();
 8021052:	f7ff fae1 	bl	8020618 <COE_Main>
       CheckIfEcatError();
 8021056:	f001 ff99 	bl	8022f8c <CheckIfEcatError>


    if (pAPPL_MainLoop != NULL)
 802105a:	4b0e      	ldr	r3, [pc, #56]	; (8021094 <MainLoop+0x100>)
 802105c:	681b      	ldr	r3, [r3, #0]
 802105e:	2b00      	cmp	r3, #0
 8021060:	d002      	beq.n	8021068 <MainLoop+0xd4>
    {
        pAPPL_MainLoop();
 8021062:	4b0c      	ldr	r3, [pc, #48]	; (8021094 <MainLoop+0x100>)
 8021064:	681b      	ldr	r3, [r3, #0]
 8021066:	4798      	blx	r3
    }
}
 8021068:	3708      	adds	r7, #8
 802106a:	46bd      	mov	sp, r7
 802106c:	bd80      	pop	{r7, pc}
 802106e:	bf00      	nop
 8021070:	1fff18b0 	.word	0x1fff18b0
 8021074:	1fff2ac3 	.word	0x1fff2ac3
 8021078:	1fff2ab8 	.word	0x1fff2ab8
 802107c:	1fff2abc 	.word	0x1fff2abc
 8021080:	1fff2abd 	.word	0x1fff2abd
 8021084:	1fff2a86 	.word	0x1fff2a86
 8021088:	1fff2ac2 	.word	0x1fff2ac2
 802108c:	1fff2ab2 	.word	0x1fff2ab2
 8021090:	1fff28f4 	.word	0x1fff28f4
 8021094:	1fff29c4 	.word	0x1fff29c4

08021098 <ECAT_Application>:
/**
 \brief    ECAT_Application (prev. SSC versions "COE_Application")
 this function calculates and the physical process signals and triggers the input mapping
*////////////////////////////////////////////////////////////////////////////////////////
void ECAT_Application(void)
{
 8021098:	b580      	push	{r7, lr}
 802109a:	af00      	add	r7, sp, #0
            u32MinCycleTimeValue = 0;
        }
    } /* measurement started*/
#endif /* (MIN_PD_CYCLE_TIME == 0)*/

    if (MEASUREMENT_ACTIVE)
 802109c:	4b0a      	ldr	r3, [pc, #40]	; (80210c8 <ECAT_Application+0x30>)
 802109e:	8b9b      	ldrh	r3, [r3, #28]
 80210a0:	f003 0301 	and.w	r3, r3, #1
 80210a4:	2b00      	cmp	r3, #0
 80210a6:	d105      	bne.n	80210b4 <ECAT_Application+0x1c>
 80210a8:	4b08      	ldr	r3, [pc, #32]	; (80210cc <ECAT_Application+0x34>)
 80210aa:	8b9b      	ldrh	r3, [r3, #28]
 80210ac:	f003 0301 	and.w	r3, r3, #1
 80210b0:	2b00      	cmp	r3, #0
 80210b2:	d005      	beq.n	80210c0 <ECAT_Application+0x28>
    {
        if (nPdOutputSize == 0)
 80210b4:	4b06      	ldr	r3, [pc, #24]	; (80210d0 <ECAT_Application+0x38>)
 80210b6:	881b      	ldrh	r3, [r3, #0]
 80210b8:	2b00      	cmp	r3, #0
 80210ba:	d101      	bne.n	80210c0 <ECAT_Application+0x28>
        {
            /* in case of an input only device the cycle starts with an ECAT_Application call*/
            HandleCycleTimeMeasurement();
 80210bc:	f7ff fcac 	bl	8020a18 <HandleCycleTimeMeasurement>


    /*ECATCHANGE_START(V5.13) CIA402 4*/
    /*decouple CIA402 application from ESM*/
    /*ECATCHANGE_END(V5.13) CIA402 4*/
    APPL_Application();
 80210c0:	f004 fa30 	bl	8025524 <APPL_Application>
            }
        }

    }/* measurement started*/
#endif /* #if MIN_PD_CYCLE_TIME == 0 */
}
 80210c4:	bd80      	pop	{r7, pc}
 80210c6:	bf00      	nop
 80210c8:	1fff2ba4 	.word	0x1fff2ba4
 80210cc:	1fff2b60 	.word	0x1fff2b60
 80210d0:	1fff2a86 	.word	0x1fff2a86

080210d4 <EEPROM_CommandHandler>:


void EEPROM_CommandHandler(void)
{
 80210d4:	b580      	push	{r7, lr}
 80210d6:	b088      	sub	sp, #32
 80210d8:	af00      	add	r7, sp, #0
   UINT16 Result = 0;
 80210da:	2300      	movs	r3, #0
 80210dc:	82fb      	strh	r3, [r7, #22]
    UINT16 EEPROMReg = 0; //Regvalue 0x502 - 0x5003
 80210de:	2300      	movs	r3, #0
 80210e0:	83fb      	strh	r3, [r7, #30]

    HW_EscReadWord(EEPROMReg,ESC_EEPROM_CONTROL_OFFSET);
 80210e2:	4b8e      	ldr	r3, [pc, #568]	; (802131c <EEPROM_CommandHandler+0x248>)
 80210e4:	881b      	ldrh	r3, [r3, #0]
 80210e6:	83fb      	strh	r3, [r7, #30]
    EEPROMReg = SWAPWORD(EEPROMReg);

    if (EEPROMReg & ESC_EEPROM_BUSY_MASK) 
 80210e8:	8bfb      	ldrh	r3, [r7, #30]
 80210ea:	b21b      	sxth	r3, r3
 80210ec:	2b00      	cmp	r3, #0
 80210ee:	f280 8112 	bge.w	8021316 <EEPROM_CommandHandler+0x242>
    {
        UINT32 cmd = EEPROMReg  & ESC_EEPROM_CMD_MASK;
 80210f2:	8bfb      	ldrh	r3, [r7, #30]
 80210f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80210f8:	613b      	str	r3, [r7, #16]
        UINT32 addr;
        
        
        HW_EscReadDWord(addr,ESC_EEPROM_ADDRESS_OFFSET);
 80210fa:	4b89      	ldr	r3, [pc, #548]	; (8021320 <EEPROM_CommandHandler+0x24c>)
 80210fc:	681b      	ldr	r3, [r3, #0]
 80210fe:	61bb      	str	r3, [r7, #24]
        addr = SWAPDWORD(addr);

        //Clear error bits (except the eeprom crc error)
        EEPROMReg &= ~(ESC_EEPROM_ERROR_MASK & ~ESC_EEPROM_ERROR_CRC);
 8021100:	8bfb      	ldrh	r3, [r7, #30]
 8021102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8021106:	83fb      	strh	r3, [r7, #30]
        switch (cmd) {
 8021108:	693b      	ldr	r3, [r7, #16]
 802110a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802110e:	d00d      	beq.n	802112c <EEPROM_CommandHandler+0x58>
 8021110:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8021114:	d803      	bhi.n	802111e <EEPROM_CommandHandler+0x4a>
 8021116:	2b00      	cmp	r3, #0
 8021118:	f000 80f4 	beq.w	8021304 <EEPROM_CommandHandler+0x230>
 802111c:	e0ed      	b.n	80212fa <EEPROM_CommandHandler+0x226>
 802111e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8021122:	d033      	beq.n	802118c <EEPROM_CommandHandler+0xb8>
 8021124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8021128:	d061      	beq.n	80211ee <EEPROM_CommandHandler+0x11a>
 802112a:	e0e6      	b.n	80212fa <EEPROM_CommandHandler+0x226>
        case 0x00: //IDLE
            break;
        case ESC_EEPROM_CMD_READ_MASK:
        {
           if (pAPPL_EEPROM_Read != NULL)
 802112c:	4b7d      	ldr	r3, [pc, #500]	; (8021324 <EEPROM_CommandHandler+0x250>)
 802112e:	681b      	ldr	r3, [r3, #0]
 8021130:	2b00      	cmp	r3, #0
 8021132:	d00d      	beq.n	8021150 <EEPROM_CommandHandler+0x7c>
           {
              Result = pAPPL_EEPROM_Read(addr);
 8021134:	4b7b      	ldr	r3, [pc, #492]	; (8021324 <EEPROM_CommandHandler+0x250>)
 8021136:	681b      	ldr	r3, [r3, #0]
 8021138:	69b8      	ldr	r0, [r7, #24]
 802113a:	4798      	blx	r3
 802113c:	4603      	mov	r3, r0
 802113e:	82fb      	strh	r3, [r7, #22]
              if (Result > 0)
 8021140:	8afb      	ldrh	r3, [r7, #22]
 8021142:	2b00      	cmp	r3, #0
 8021144:	d021      	beq.n	802118a <EEPROM_CommandHandler+0xb6>
              {
                 //Set Error
                 EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8021146:	8bfb      	ldrh	r3, [r7, #30]
 8021148:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 802114c:	83fb      	strh	r3, [r7, #30]
                 //Set Error
                 EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
              }
           }
        }
        break;
 802114e:	e0da      	b.n	8021306 <EEPROM_CommandHandler+0x232>
              }
           }
           else
           {

              if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
 8021150:	69bb      	ldr	r3, [r7, #24]
 8021152:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8021156:	d813      	bhi.n	8021180 <EEPROM_CommandHandler+0xac>
 8021158:	4b73      	ldr	r3, [pc, #460]	; (8021328 <EEPROM_CommandHandler+0x254>)
 802115a:	681b      	ldr	r3, [r3, #0]
 802115c:	2b00      	cmp	r3, #0
 802115e:	d00f      	beq.n	8021180 <EEPROM_CommandHandler+0xac>
              {
                 UINT16 *pData = (UINT16 *)pEEPROM;
 8021160:	4b71      	ldr	r3, [pc, #452]	; (8021328 <EEPROM_CommandHandler+0x254>)
 8021162:	681b      	ldr	r3, [r3, #0]
 8021164:	60fb      	str	r3, [r7, #12]
                 HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EepromReadSize);
 8021166:	69bb      	ldr	r3, [r7, #24]
 8021168:	005b      	lsls	r3, r3, #1
 802116a:	68fa      	ldr	r2, [r7, #12]
 802116c:	441a      	add	r2, r3
 802116e:	4b6f      	ldr	r3, [pc, #444]	; (802132c <EEPROM_CommandHandler+0x258>)
 8021170:	881b      	ldrh	r3, [r3, #0]
 8021172:	4610      	mov	r0, r2
 8021174:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8021178:	461a      	mov	r2, r3
 802117a:	f7ff faf7 	bl	802076c <HW_EscWrite>
           }
           else
           {

              if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
              {
 802117e:	e004      	b.n	802118a <EEPROM_CommandHandler+0xb6>
                 HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EepromReadSize);
              }
              else
              {
                 //Set Error
                 EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8021180:	8bfb      	ldrh	r3, [r7, #30]
 8021182:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021186:	83fb      	strh	r3, [r7, #30]
              }
           }
        }
        break;
 8021188:	e0bd      	b.n	8021306 <EEPROM_CommandHandler+0x232>
 802118a:	e0bc      	b.n	8021306 <EEPROM_CommandHandler+0x232>
        case ESC_EEPROM_CMD_WRITE_MASK:
            {
                 if (pAPPL_EEPROM_Write != NULL)
 802118c:	4b68      	ldr	r3, [pc, #416]	; (8021330 <EEPROM_CommandHandler+0x25c>)
 802118e:	681b      	ldr	r3, [r3, #0]
 8021190:	2b00      	cmp	r3, #0
 8021192:	d00d      	beq.n	80211b0 <EEPROM_CommandHandler+0xdc>
                 {
                    Result = pAPPL_EEPROM_Write(addr);
 8021194:	4b66      	ldr	r3, [pc, #408]	; (8021330 <EEPROM_CommandHandler+0x25c>)
 8021196:	681b      	ldr	r3, [r3, #0]
 8021198:	69b8      	ldr	r0, [r7, #24]
 802119a:	4798      	blx	r3
 802119c:	4603      	mov	r3, r0
 802119e:	82fb      	strh	r3, [r7, #22]
                    if (Result > 0)
 80211a0:	8afb      	ldrh	r3, [r7, #22]
 80211a2:	2b00      	cmp	r3, #0
 80211a4:	d01e      	beq.n	80211e4 <EEPROM_CommandHandler+0x110>
                    {
                       //Set Error
                       EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 80211a6:	8bfb      	ldrh	r3, [r7, #30]
 80211a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80211ac:	83fb      	strh	r3, [r7, #30]
 80211ae:	e019      	b.n	80211e4 <EEPROM_CommandHandler+0x110>
                    }
                 }
                 else
                 {

                    if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
 80211b0:	69bb      	ldr	r3, [r7, #24]
 80211b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80211b6:	d811      	bhi.n	80211dc <EEPROM_CommandHandler+0x108>
 80211b8:	4b5b      	ldr	r3, [pc, #364]	; (8021328 <EEPROM_CommandHandler+0x254>)
 80211ba:	681b      	ldr	r3, [r3, #0]
 80211bc:	2b00      	cmp	r3, #0
 80211be:	d00d      	beq.n	80211dc <EEPROM_CommandHandler+0x108>
                    {
                       UINT16 *pData = (UINT16 *)pEEPROM;
 80211c0:	4b59      	ldr	r3, [pc, #356]	; (8021328 <EEPROM_CommandHandler+0x254>)
 80211c2:	681b      	ldr	r3, [r3, #0]
 80211c4:	60bb      	str	r3, [r7, #8]
                       HW_EscRead((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_WRITE_SIZE);
 80211c6:	69bb      	ldr	r3, [r7, #24]
 80211c8:	005b      	lsls	r3, r3, #1
 80211ca:	68ba      	ldr	r2, [r7, #8]
 80211cc:	4413      	add	r3, r2
 80211ce:	4618      	mov	r0, r3
 80211d0:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 80211d4:	2202      	movs	r2, #2
 80211d6:	f7ff faa1 	bl	802071c <HW_EscRead>
                 }
                 else
                 {

                    if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
                    {
 80211da:	e003      	b.n	80211e4 <EEPROM_CommandHandler+0x110>
                       HW_EscRead((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EEPROM_WRITE_SIZE);
                    }
                    else
                    {
                       //Set Error
                       EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 80211dc:	8bfb      	ldrh	r3, [r7, #30]
 80211de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80211e2:	83fb      	strh	r3, [r7, #30]
                    }
                 }

                 /* init the Store EEPROM timeout value (will be reset after the timer has expired)*/
                 u16EepromStoreTimeoutValue = 1000;
 80211e4:	4b53      	ldr	r3, [pc, #332]	; (8021334 <EEPROM_CommandHandler+0x260>)
 80211e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80211ea:	801a      	strh	r2, [r3, #0]

            }
            break;
 80211ec:	e08b      	b.n	8021306 <EEPROM_CommandHandler+0x232>
        case ESC_EEPROM_CMD_RELOAD_MASK:
            if (EepromReadSize == 8)
 80211ee:	4b4f      	ldr	r3, [pc, #316]	; (802132c <EEPROM_CommandHandler+0x258>)
 80211f0:	881b      	ldrh	r3, [r3, #0]
 80211f2:	2b08      	cmp	r3, #8
 80211f4:	d150      	bne.n	8021298 <EEPROM_CommandHandler+0x1c4>
            {
                /* "full" EEPROM emulation ( 8Bytes EEPROM data) */
                do
                {
                    if (addr > ESC_EEPROM_SIZE)
 80211f6:	69bb      	ldr	r3, [r7, #24]
 80211f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80211fc:	d904      	bls.n	8021208 <EEPROM_CommandHandler+0x134>
                    {
                        //Set Error
                        EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 80211fe:	8bfb      	ldrh	r3, [r7, #30]
 8021200:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021204:	83fb      	strh	r3, [r7, #30]
                        break;
 8021206:	e046      	b.n	8021296 <EEPROM_CommandHandler+0x1c2>
                    }
                    else
                    {
                        if (pAPPL_EEPROM_Read != NULL)
 8021208:	4b46      	ldr	r3, [pc, #280]	; (8021324 <EEPROM_CommandHandler+0x250>)
 802120a:	681b      	ldr	r3, [r3, #0]
 802120c:	2b00      	cmp	r3, #0
 802120e:	d00d      	beq.n	802122c <EEPROM_CommandHandler+0x158>
                        {
                            Result = pAPPL_EEPROM_Read(addr);
 8021210:	4b44      	ldr	r3, [pc, #272]	; (8021324 <EEPROM_CommandHandler+0x250>)
 8021212:	681b      	ldr	r3, [r3, #0]
 8021214:	69b8      	ldr	r0, [r7, #24]
 8021216:	4798      	blx	r3
 8021218:	4603      	mov	r3, r0
 802121a:	82fb      	strh	r3, [r7, #22]
                            if (Result > 0)
 802121c:	8afb      	ldrh	r3, [r7, #22]
 802121e:	2b00      	cmp	r3, #0
 8021220:	d021      	beq.n	8021266 <EEPROM_CommandHandler+0x192>
                            {
                                //Set Error
                                EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 8021222:	8bfb      	ldrh	r3, [r7, #30]
 8021224:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021228:	83fb      	strh	r3, [r7, #30]
                                break;
 802122a:	e034      	b.n	8021296 <EEPROM_CommandHandler+0x1c2>
                            }
                        }
                        else
                        {
                            if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
 802122c:	69bb      	ldr	r3, [r7, #24]
 802122e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8021232:	d813      	bhi.n	802125c <EEPROM_CommandHandler+0x188>
 8021234:	4b3c      	ldr	r3, [pc, #240]	; (8021328 <EEPROM_CommandHandler+0x254>)
 8021236:	681b      	ldr	r3, [r3, #0]
 8021238:	2b00      	cmp	r3, #0
 802123a:	d00f      	beq.n	802125c <EEPROM_CommandHandler+0x188>
                            {
                                UINT16 *pData = (UINT16 *)pEEPROM;
 802123c:	4b3a      	ldr	r3, [pc, #232]	; (8021328 <EEPROM_CommandHandler+0x254>)
 802123e:	681b      	ldr	r3, [r3, #0]
 8021240:	607b      	str	r3, [r7, #4]
                                HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EepromReadSize);
 8021242:	69bb      	ldr	r3, [r7, #24]
 8021244:	005b      	lsls	r3, r3, #1
 8021246:	687a      	ldr	r2, [r7, #4]
 8021248:	441a      	add	r2, r3
 802124a:	4b38      	ldr	r3, [pc, #224]	; (802132c <EEPROM_CommandHandler+0x258>)
 802124c:	881b      	ldrh	r3, [r3, #0]
 802124e:	4610      	mov	r0, r2
 8021250:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8021254:	461a      	mov	r2, r3
 8021256:	f7ff fa89 	bl	802076c <HW_EscWrite>
                            }
                        }
                        else
                        {
                            if (addr <= ESC_EEPROM_SIZE && (pEEPROM != NULL))
                            {
 802125a:	e004      	b.n	8021266 <EEPROM_CommandHandler+0x192>
                                HW_EscWrite((MEM_ADDR *)&pData[(addr)], ESC_EEPROM_DATA_OFFSET, EepromReadSize);
                            }
                            else
                            {
                                //Set Error
                                EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 802125c:	8bfb      	ldrh	r3, [r7, #30]
 802125e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021262:	83fb      	strh	r3, [r7, #30]
                                break;
 8021264:	e017      	b.n	8021296 <EEPROM_CommandHandler+0x1c2>
                            }
                        }

                        //Clear error bits
                        EEPROMReg &= ~(ESC_EEPROM_ERROR_MASK);
 8021266:	8bfb      	ldrh	r3, [r7, #30]
 8021268:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 802126c:	83fb      	strh	r3, [r7, #30]

                        //ack current reload segment
                        {
                            UINT16 TmpData = SWAPWORD(EEPROMReg);
 802126e:	8bfb      	ldrh	r3, [r7, #30]
 8021270:	807b      	strh	r3, [r7, #2]
                            HW_EscWriteWord(TmpData, ESC_EEPROM_CONTROL_OFFSET);
 8021272:	4a2a      	ldr	r2, [pc, #168]	; (802131c <EEPROM_CommandHandler+0x248>)
 8021274:	887b      	ldrh	r3, [r7, #2]
 8021276:	8013      	strh	r3, [r2, #0]
                        }

                        // read EEPROM control (to check if the reload is still pending)
                        HW_EscReadWord(EEPROMReg, ESC_EEPROM_CONTROL_OFFSET);
 8021278:	4b28      	ldr	r3, [pc, #160]	; (802131c <EEPROM_CommandHandler+0x248>)
 802127a:	881b      	ldrh	r3, [r3, #0]
 802127c:	83fb      	strh	r3, [r7, #30]
                        EEPROMReg = SWAPWORD(EEPROMReg);
                        cmd = EEPROMReg  & ESC_EEPROM_CMD_MASK;
 802127e:	8bfb      	ldrh	r3, [r7, #30]
 8021280:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8021284:	613b      	str	r3, [r7, #16]

                        HW_EscReadDWord(addr, ESC_EEPROM_ADDRESS_OFFSET);
 8021286:	4b26      	ldr	r3, [pc, #152]	; (8021320 <EEPROM_CommandHandler+0x24c>)
 8021288:	681b      	ldr	r3, [r3, #0]
 802128a:	61bb      	str	r3, [r7, #24]
                        addr = SWAPDWORD(addr);
                    }


                } while (cmd == ESC_EEPROM_CMD_RELOAD_MASK);
 802128c:	693b      	ldr	r3, [r7, #16]
 802128e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8021292:	d0b0      	beq.n	80211f6 <EEPROM_CommandHandler+0x122>
 8021294:	e030      	b.n	80212f8 <EEPROM_CommandHandler+0x224>
 8021296:	e02f      	b.n	80212f8 <EEPROM_CommandHandler+0x224>
            }
            else
            {
                /* The case is only called if the "small" EEPROM emulation (4 read bytes) is configured*/

                if (pAPPL_EEPROM_Reload != NULL)
 8021298:	4b27      	ldr	r3, [pc, #156]	; (8021338 <EEPROM_CommandHandler+0x264>)
 802129a:	681b      	ldr	r3, [r3, #0]
 802129c:	2b00      	cmp	r3, #0
 802129e:	d011      	beq.n	80212c4 <EEPROM_CommandHandler+0x1f0>
                {
                    Result = pAPPL_EEPROM_Reload();
 80212a0:	4b25      	ldr	r3, [pc, #148]	; (8021338 <EEPROM_CommandHandler+0x264>)
 80212a2:	681b      	ldr	r3, [r3, #0]
 80212a4:	4798      	blx	r3
 80212a6:	4603      	mov	r3, r0
 80212a8:	82fb      	strh	r3, [r7, #22]
                    if (Result > 0)
 80212aa:	8afb      	ldrh	r3, [r7, #22]
 80212ac:	2b00      	cmp	r3, #0
 80212ae:	d004      	beq.n	80212ba <EEPROM_CommandHandler+0x1e6>
                    {
                        //Set Error
                        EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 80212b0:	8bfb      	ldrh	r3, [r7, #30]
 80212b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80212b6:	83fb      	strh	r3, [r7, #30]
 80212b8:	e01e      	b.n	80212f8 <EEPROM_CommandHandler+0x224>
                    }
                    else
                    {
                        EEPROMReg &= ~ESC_EEPROM_ERROR_CRC;
 80212ba:	8bfb      	ldrh	r3, [r7, #30]
 80212bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80212c0:	83fb      	strh	r3, [r7, #30]

                        EEPROMReg &= ~ESC_EEPROM_ERROR_CRC;
                    }
                }
            }
         break;
 80212c2:	e020      	b.n	8021306 <EEPROM_CommandHandler+0x232>
                    }
                }
                else
                {

                    Result = HW_EepromReload();
 80212c4:	f008 fde6 	bl	8029e94 <HW_EepromReload>
 80212c8:	4603      	mov	r3, r0
 80212ca:	82fb      	strh	r3, [r7, #22]
                    if (Result != 0 || (pEEPROM == NULL))
 80212cc:	8afb      	ldrh	r3, [r7, #22]
 80212ce:	2b00      	cmp	r3, #0
 80212d0:	d103      	bne.n	80212da <EEPROM_CommandHandler+0x206>
 80212d2:	4b15      	ldr	r3, [pc, #84]	; (8021328 <EEPROM_CommandHandler+0x254>)
 80212d4:	681b      	ldr	r3, [r3, #0]
 80212d6:	2b00      	cmp	r3, #0
 80212d8:	d104      	bne.n	80212e4 <EEPROM_CommandHandler+0x210>
                    {
                        EEPROMReg |= ESC_EEPROM_ERROR_CRC;
 80212da:	8bfb      	ldrh	r3, [r7, #30]
 80212dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80212e0:	83fb      	strh	r3, [r7, #30]
 80212e2:	e009      	b.n	80212f8 <EEPROM_CommandHandler+0x224>
                    }
                    else
                    {
                        //copy the configured station alias
                        HW_EscWriteWord(((UINT16 *)pEEPROM)[0x4], ESC_EEPROM_DATA_OFFSET);
 80212e4:	4a15      	ldr	r2, [pc, #84]	; (802133c <EEPROM_CommandHandler+0x268>)
 80212e6:	4b10      	ldr	r3, [pc, #64]	; (8021328 <EEPROM_CommandHandler+0x254>)
 80212e8:	681b      	ldr	r3, [r3, #0]
 80212ea:	891b      	ldrh	r3, [r3, #8]
 80212ec:	8013      	strh	r3, [r2, #0]

                        EEPROMReg &= ~ESC_EEPROM_ERROR_CRC;
 80212ee:	8bfb      	ldrh	r3, [r7, #30]
 80212f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80212f4:	83fb      	strh	r3, [r7, #30]
                    }
                }
            }
         break;
 80212f6:	e006      	b.n	8021306 <EEPROM_CommandHandler+0x232>
 80212f8:	e005      	b.n	8021306 <EEPROM_CommandHandler+0x232>
        default:
            EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
 80212fa:	8bfb      	ldrh	r3, [r7, #30]
 80212fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021300:	83fb      	strh	r3, [r7, #30]
            break;
 8021302:	e000      	b.n	8021306 <EEPROM_CommandHandler+0x232>

        //Clear error bits (except the eeprom crc error)
        EEPROMReg &= ~(ESC_EEPROM_ERROR_MASK & ~ESC_EEPROM_ERROR_CRC);
        switch (cmd) {
        case 0x00: //IDLE
            break;
 8021304:	bf00      	nop
            EEPROMReg |= ESC_EEPROM_ERROR_CMD_ACK;
            break;
        }

        /* reset the store eeprom timeout counter*/
        u16EepromStoreTimeoutCounter = 0;
 8021306:	4b0e      	ldr	r3, [pc, #56]	; (8021340 <EEPROM_CommandHandler+0x26c>)
 8021308:	2200      	movs	r2, #0
 802130a:	801a      	strh	r2, [r3, #0]

        {
        UINT16 TmpData = SWAPWORD(EEPROMReg);
 802130c:	8bfb      	ldrh	r3, [r7, #30]
 802130e:	803b      	strh	r3, [r7, #0]
        HW_EscWriteWord(TmpData,ESC_EEPROM_CONTROL_OFFSET);
 8021310:	4a02      	ldr	r2, [pc, #8]	; (802131c <EEPROM_CommandHandler+0x248>)
 8021312:	883b      	ldrh	r3, [r7, #0]
 8021314:	8013      	strh	r3, [r2, #0]
        }
    }
}
 8021316:	3720      	adds	r7, #32
 8021318:	46bd      	mov	sp, r7
 802131a:	bd80      	pop	{r7, pc}
 802131c:	54010502 	.word	0x54010502
 8021320:	54010504 	.word	0x54010504
 8021324:	1fff2908 	.word	0x1fff2908
 8021328:	1fff2a6c 	.word	0x1fff2a6c
 802132c:	1fff29be 	.word	0x1fff29be
 8021330:	1fff290c 	.word	0x1fff290c
 8021334:	1fff2a78 	.word	0x1fff2a78
 8021338:	1fff2a74 	.word	0x1fff2a74
 802133c:	54010508 	.word	0x54010508
 8021340:	1fff29bc 	.word	0x1fff29bc

08021344 <COE_Init>:

 \brief    This function intialize the CoE Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void COE_Init(void)
{
 8021344:	b480      	push	{r7}
 8021346:	af00      	add	r7, sp, #0
    pCoeSendStored = 0;
 8021348:	4b04      	ldr	r3, [pc, #16]	; (802135c <COE_Init+0x18>)
 802134a:	2200      	movs	r2, #0
 802134c:	601a      	str	r2, [r3, #0]
    nSdoInfoFragmentsLeft = 0;
 802134e:	4b04      	ldr	r3, [pc, #16]	; (8021360 <COE_Init+0x1c>)
 8021350:	2200      	movs	r2, #0
 8021352:	801a      	strh	r2, [r3, #0]
}
 8021354:	46bd      	mov	sp, r7
 8021356:	f85d 7b04 	ldr.w	r7, [sp], #4
 802135a:	4770      	bx	lr
 802135c:	1fff2a7c 	.word	0x1fff2a7c
 8021360:	1fff2c10 	.word	0x1fff2c10

08021364 <COE_ServiceInd>:
 \brief    This function is called when a CoE (CAN application layer over EtherCAT) service is received from
             the master.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 COE_ServiceInd(TCOEMBX MBXMEM *pCoeMbx)
{
 8021364:	b580      	push	{r7, lr}
 8021366:	b084      	sub	sp, #16
 8021368:	af00      	add	r7, sp, #0
 802136a:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 802136c:	2300      	movs	r3, #0
 802136e:	73fb      	strb	r3, [r7, #15]

    switch ((pCoeMbx->CoeHeader & COEHEADER_COESERVICEMASK) >> COEHEADER_COESERVICESHIFT)
 8021370:	687b      	ldr	r3, [r7, #4]
 8021372:	88db      	ldrh	r3, [r3, #6]
 8021374:	0b1b      	lsrs	r3, r3, #12
 8021376:	b29b      	uxth	r3, r3
 8021378:	3b01      	subs	r3, #1
 802137a:	2b07      	cmp	r3, #7
 802137c:	d821      	bhi.n	80213c2 <COE_ServiceInd+0x5e>
 802137e:	a201      	add	r2, pc, #4	; (adr r2, 8021384 <COE_ServiceInd+0x20>)
 8021380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021384:	080213bd 	.word	0x080213bd
 8021388:	080213a5 	.word	0x080213a5
 802138c:	080213bd 	.word	0x080213bd
 8021390:	080213bd 	.word	0x080213bd
 8021394:	080213bd 	.word	0x080213bd
 8021398:	080213bd 	.word	0x080213bd
 802139c:	080213bd 	.word	0x080213bd
 80213a0:	080213b1 	.word	0x080213b1
    {
    case COESERVICE_SDOREQUEST:
        /* SDO-Request received, call SDOS_SdoInd to process the SDO-Request
           if an existing SDO-Stack shall be used, the corresponding function
            should be called */
        result = SDOS_SdoInd( (TINITSDOMBX MBXMEM *) pCoeMbx );
 80213a4:	6878      	ldr	r0, [r7, #4]
 80213a6:	f004 fb87 	bl	8025ab8 <SDOS_SdoInd>
 80213aa:	4603      	mov	r3, r0
 80213ac:	73fb      	strb	r3, [r7, #15]
        break;
 80213ae:	e00b      	b.n	80213c8 <COE_ServiceInd+0x64>

    case COESERVICE_SDOINFO:
        /* SDO-Information Request received, call SDOS_SdoInfoInd to process the SDO-Request */
        result = SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pCoeMbx );
 80213b0:	6878      	ldr	r0, [r7, #4]
 80213b2:	f004 ff65 	bl	8026280 <SDOS_SdoInfoInd>
 80213b6:	4603      	mov	r3, r0
 80213b8:	73fb      	strb	r3, [r7, #15]
        /*NOERROR_INWORK is never returned by SDOS_SdoInfoInd() => delete return code handling*/
        break;
 80213ba:	e005      	b.n	80213c8 <COE_ServiceInd+0x64>
    case COESERVICE_TXPDO:
    case COESERVICE_RXPDO:
    case COESERVICE_TXPDOREMREQ:
    case COESERVICE_RXPDOREMREQ:
        /* these CoE services are not supported yet */
        result = MBXERR_SERVICENOTSUPPORTED;
 80213bc:	2304      	movs	r3, #4
 80213be:	73fb      	strb	r3, [r7, #15]
        break;
 80213c0:	e002      	b.n	80213c8 <COE_ServiceInd+0x64>

    default:
        result = MBXERR_INVALIDHEADER;
 80213c2:	2305      	movs	r3, #5
 80213c4:	73fb      	strb	r3, [r7, #15]
        break;
 80213c6:	bf00      	nop
    }
    return result;
 80213c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80213ca:	4618      	mov	r0, r3
 80213cc:	3710      	adds	r7, #16
 80213ce:	46bd      	mov	sp, r7
 80213d0:	bd80      	pop	{r7, pc}
 80213d2:	bf00      	nop

080213d4 <COE_ContinueInd>:
 \brief    This function is called when a CoE service to be sent is stored and can
 \brief  be put in the send mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 COE_ContinueInd(TMBX MBXMEM * pMbx)
{
 80213d4:	b580      	push	{r7, lr}
 80213d6:	b082      	sub	sp, #8
 80213d8:	af00      	add	r7, sp, #0
 80213da:	6078      	str	r0, [r7, #4]
    if (pCoeSendStored)
 80213dc:	4b13      	ldr	r3, [pc, #76]	; (802142c <COE_ContinueInd+0x58>)
 80213de:	681b      	ldr	r3, [r3, #0]
 80213e0:	2b00      	cmp	r3, #0
 80213e2:	d00c      	beq.n	80213fe <COE_ContinueInd+0x2a>
    {
        /* send the stored CoE service which could not be sent before */
/*ECATCHANGE_START(V5.13) COE8*/
        if (MBX_MailboxSendReq(pCoeSendStored, COE_SERVICE) == 0)
 80213e4:	4b11      	ldr	r3, [pc, #68]	; (802142c <COE_ContinueInd+0x58>)
 80213e6:	681b      	ldr	r3, [r3, #0]
 80213e8:	4618      	mov	r0, r3
 80213ea:	2102      	movs	r1, #2
 80213ec:	f002 fb08 	bl	8023a00 <MBX_MailboxSendReq>
 80213f0:	4603      	mov	r3, r0
 80213f2:	2b00      	cmp	r3, #0
 80213f4:	d115      	bne.n	8021422 <COE_ContinueInd+0x4e>
        {
            pCoeSendStored = 0;
 80213f6:	4b0d      	ldr	r3, [pc, #52]	; (802142c <COE_ContinueInd+0x58>)
 80213f8:	2200      	movs	r2, #0
 80213fa:	601a      	str	r2, [r3, #0]
 80213fc:	e011      	b.n	8021422 <COE_ContinueInd+0x4e>
    }
    else
    {
        /* send the next fragment of the last CoE service (only for SDO-Information possible) */
        /* in mailbox queue mode pMbx is always 0, so a mailbox buffer shall be get */
        pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(SIZEOF(TMBX));
 80213fe:	2080      	movs	r0, #128	; 0x80
 8021400:	f009 f8fa 	bl	802a5f8 <malloc>
 8021404:	4603      	mov	r3, r0
 8021406:	607b      	str	r3, [r7, #4]
        /* it shall be checked if a valid pointer was returned */
        if (pMbx == NULL)
 8021408:	687b      	ldr	r3, [r7, #4]
 802140a:	2b00      	cmp	r3, #0
 802140c:	d101      	bne.n	8021412 <COE_ContinueInd+0x3e>
        {
            return MBXERR_NOMOREMEMORY;
 802140e:	2307      	movs	r3, #7
 8021410:	e008      	b.n	8021424 <COE_ContinueInd+0x50>
        }
        else
        {
            /* copy the stored SDO-Info-Header in the request */
            MBXMEMCPY(pMbx, aSdoInfoHeader, SDO_INFO_HEADER_BYTE_SIZE);
 8021412:	6878      	ldr	r0, [r7, #4]
 8021414:	4906      	ldr	r1, [pc, #24]	; (8021430 <COE_ContinueInd+0x5c>)
 8021416:	220e      	movs	r2, #14
 8021418:	f009 f90e 	bl	802a638 <memcpy>
            /* call SDOS_SdoInfoInd to generate and send the next fragment */
            SDOS_SdoInfoInd( (TSDOINFORMATION MBXMEM *) pMbx );
 802141c:	6878      	ldr	r0, [r7, #4]
 802141e:	f004 ff2f 	bl	8026280 <SDOS_SdoInfoInd>
        }
    }

    return 0;
 8021422:	2300      	movs	r3, #0
}
 8021424:	4618      	mov	r0, r3
 8021426:	3708      	adds	r7, #8
 8021428:	46bd      	mov	sp, r7
 802142a:	bd80      	pop	{r7, pc}
 802142c:	1fff2a7c 	.word	0x1fff2a7c
 8021430:	1fff2c24 	.word	0x1fff2c24

08021434 <XMC_ECAT_GetALEventRegister>:
 *
 * \par
 * Get the first two bytes of the AL Event register (0x220-0x221).
 */
__STATIC_INLINE uint16_t XMC_ECAT_GetALEventRegister(void)
{
 8021434:	b480      	push	{r7}
 8021436:	af00      	add	r7, sp, #0
  return ((uint16_t)ECAT0->AL_EVENT_REQ);
 8021438:	4b04      	ldr	r3, [pc, #16]	; (802144c <XMC_ECAT_GetALEventRegister+0x18>)
 802143a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 802143e:	b29b      	uxth	r3, r3
}
 8021440:	4618      	mov	r0, r3
 8021442:	46bd      	mov	sp, r7
 8021444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021448:	4770      	bx	lr
 802144a:	bf00      	nop
 802144c:	54010000 	.word	0x54010000

08021450 <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8021450:	b580      	push	{r7, lr}
 8021452:	b082      	sub	sp, #8
 8021454:	af00      	add	r7, sp, #0
 8021456:	6078      	str	r0, [r7, #4]
 8021458:	460b      	mov	r3, r1
 802145a:	807b      	strh	r3, [r7, #2]
 802145c:	4613      	mov	r3, r2
 802145e:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 8021460:	887b      	ldrh	r3, [r7, #2]
 8021462:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8021466:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 802146a:	883a      	ldrh	r2, [r7, #0]
 802146c:	6878      	ldr	r0, [r7, #4]
 802146e:	4619      	mov	r1, r3
 8021470:	f009 f8e2 	bl	802a638 <memcpy>
}
 8021474:	3708      	adds	r7, #8
 8021476:	46bd      	mov	sp, r7
 8021478:	bd80      	pop	{r7, pc}
 802147a:	bf00      	nop

0802147c <HW_GetALEventRegister>:
 * \par<b>Description:</b><br>
 *
 *
 */
__STATIC_INLINE UINT16 HW_GetALEventRegister(void)
{
 802147c:	b580      	push	{r7, lr}
 802147e:	af00      	add	r7, sp, #0
  return XMC_ECAT_GetALEventRegister();
 8021480:	f7ff ffd8 	bl	8021434 <XMC_ECAT_GetALEventRegister>
 8021484:	4603      	mov	r3, r0
}
 8021486:	4618      	mov	r0, r3
 8021488:	bd80      	pop	{r7, pc}
 802148a:	bf00      	nop

0802148c <ResetALEventMask>:
 \param    intMask        interrupt mask (disabled interrupt shall be zero)

 \brief    This function makes an logical and with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void ResetALEventMask(UINT16 intMask)
{
 802148c:	b580      	push	{r7, lr}
 802148e:	b084      	sub	sp, #16
 8021490:	af00      	add	r7, sp, #0
 8021492:	4603      	mov	r3, r0
 8021494:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 8021496:	4b08      	ldr	r3, [pc, #32]	; (80214b8 <ResetALEventMask+0x2c>)
 8021498:	881b      	ldrh	r3, [r3, #0]
 802149a:	81fb      	strh	r3, [r7, #14]
    
    mask &= intMask;
 802149c:	89fa      	ldrh	r2, [r7, #14]
 802149e:	88fb      	ldrh	r3, [r7, #6]
 80214a0:	4013      	ands	r3, r2
 80214a2:	81fb      	strh	r3, [r7, #14]


    DISABLE_ESC_INT();
 80214a4:	f008 fd5c 	bl	8029f60 <DISABLE_ESC_INT>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 80214a8:	4a03      	ldr	r2, [pc, #12]	; (80214b8 <ResetALEventMask+0x2c>)
 80214aa:	89fb      	ldrh	r3, [r7, #14]
 80214ac:	8013      	strh	r3, [r2, #0]
    ENABLE_ESC_INT();
 80214ae:	f008 fd49 	bl	8029f44 <ENABLE_ESC_INT>
}
 80214b2:	3710      	adds	r7, #16
 80214b4:	46bd      	mov	sp, r7
 80214b6:	bd80      	pop	{r7, pc}
 80214b8:	54010204 	.word	0x54010204

080214bc <SetALEventMask>:
 \param    intMask        interrupt mask (enabled interrupt shall be one)

  \brief    This function makes an logical or with the AL Event Mask register (0x204)
*////////////////////////////////////////////////////////////////////////////////////////
void SetALEventMask(UINT16 intMask)
{
 80214bc:	b580      	push	{r7, lr}
 80214be:	b084      	sub	sp, #16
 80214c0:	af00      	add	r7, sp, #0
 80214c2:	4603      	mov	r3, r0
 80214c4:	80fb      	strh	r3, [r7, #6]
    UINT16 mask;
    HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 80214c6:	4b08      	ldr	r3, [pc, #32]	; (80214e8 <SetALEventMask+0x2c>)
 80214c8:	881b      	ldrh	r3, [r3, #0]
 80214ca:	81fb      	strh	r3, [r7, #14]
    

    mask |= intMask;
 80214cc:	89fa      	ldrh	r2, [r7, #14]
 80214ce:	88fb      	ldrh	r3, [r7, #6]
 80214d0:	4313      	orrs	r3, r2
 80214d2:	81fb      	strh	r3, [r7, #14]

    DISABLE_ESC_INT();
 80214d4:	f008 fd44 	bl	8029f60 <DISABLE_ESC_INT>


    HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 80214d8:	4a03      	ldr	r2, [pc, #12]	; (80214e8 <SetALEventMask+0x2c>)
 80214da:	89fb      	ldrh	r3, [r7, #14]
 80214dc:	8013      	strh	r3, [r2, #0]
    ENABLE_ESC_INT();
 80214de:	f008 fd31 	bl	8029f44 <ENABLE_ESC_INT>
}
 80214e2:	3710      	adds	r7, #16
 80214e4:	46bd      	mov	sp, r7
 80214e6:	bd80      	pop	{r7, pc}
 80214e8:	54010204 	.word	0x54010204

080214ec <UpdateEEPROMLoadedState>:
/**

\brief    This function reads the EEPROM loaded state
*////////////////////////////////////////////////////////////////////////////////////////
void UpdateEEPROMLoadedState(void)
{
 80214ec:	b480      	push	{r7}
 80214ee:	b083      	sub	sp, #12
 80214f0:	af00      	add	r7, sp, #0
    UINT16 TmpVar = 0;
 80214f2:	2300      	movs	r3, #0
 80214f4:	80fb      	strh	r3, [r7, #6]
    //read EEPROM loaded information
    HW_EscReadWord(TmpVar, ESC_EEPROM_CONTROL_OFFSET);
 80214f6:	4b0c      	ldr	r3, [pc, #48]	; (8021528 <UpdateEEPROMLoadedState+0x3c>)
 80214f8:	881b      	ldrh	r3, [r3, #0]
 80214fa:	80fb      	strh	r3, [r7, #6]
    TmpVar = SWAPWORD(TmpVar);


    if (((TmpVar & ESC_EEPROM_ERROR_CRC) > 0)
 80214fc:	88fb      	ldrh	r3, [r7, #6]
 80214fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8021502:	2b00      	cmp	r3, #0
 8021504:	dc04      	bgt.n	8021510 <UpdateEEPROMLoadedState+0x24>
        || ((TmpVar & ESC_EEPROM_ERROR_LOAD) > 0))
 8021506:	88fb      	ldrh	r3, [r7, #6]
 8021508:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 802150c:	2b00      	cmp	r3, #0
 802150e:	dd03      	ble.n	8021518 <UpdateEEPROMLoadedState+0x2c>
    {
        EepromLoaded = FALSE;
 8021510:	4b06      	ldr	r3, [pc, #24]	; (802152c <UpdateEEPROMLoadedState+0x40>)
 8021512:	2200      	movs	r2, #0
 8021514:	701a      	strb	r2, [r3, #0]
 8021516:	e002      	b.n	802151e <UpdateEEPROMLoadedState+0x32>
    }
    else
    {
        EepromLoaded = TRUE;
 8021518:	4b04      	ldr	r3, [pc, #16]	; (802152c <UpdateEEPROMLoadedState+0x40>)
 802151a:	2201      	movs	r2, #1
 802151c:	701a      	strb	r2, [r3, #0]
    }
}
 802151e:	370c      	adds	r7, #12
 8021520:	46bd      	mov	sp, r7
 8021522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021526:	4770      	bx	lr
 8021528:	54010502 	.word	0x54010502
 802152c:	1fff18b2 	.word	0x1fff18b2

08021530 <GetSyncMan>:
 \brief    This function is called to read the SYNC Manager channel descriptions of the
             process data SYNC Managers.
*////////////////////////////////////////////////////////////////////////////////////////

TSYNCMAN ESCMEM * GetSyncMan( UINT8 channel )
{
 8021530:	b580      	push	{r7, lr}
 8021532:	b082      	sub	sp, #8
 8021534:	af00      	add	r7, sp, #0
 8021536:	4603      	mov	r3, r0
 8021538:	71fb      	strb	r3, [r7, #7]
    HW_EscRead((MEM_ADDR *)&SyncManInfo, ESC_SYNCMAN_REG_OFFSET + (channel * SIZEOF_SM_REGISTER), SIZEOF_SM_REGISTER );
 802153a:	79fb      	ldrb	r3, [r7, #7]
 802153c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8021540:	b29b      	uxth	r3, r3
 8021542:	00db      	lsls	r3, r3, #3
 8021544:	b29b      	uxth	r3, r3
 8021546:	4805      	ldr	r0, [pc, #20]	; (802155c <GetSyncMan+0x2c>)
 8021548:	4619      	mov	r1, r3
 802154a:	2208      	movs	r2, #8
 802154c:	f7ff ff80 	bl	8021450 <HW_EscRead>



    return &SyncManInfo;
 8021550:	4b02      	ldr	r3, [pc, #8]	; (802155c <GetSyncMan+0x2c>)
}
 8021552:	4618      	mov	r0, r3
 8021554:	3708      	adds	r7, #8
 8021556:	46bd      	mov	sp, r7
 8021558:	bd80      	pop	{r7, pc}
 802155a:	bf00      	nop
 802155c:	1fff2aa4 	.word	0x1fff2aa4

08021560 <DisableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function disables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void DisableSyncManChannel(UINT8 channel)
{
 8021560:	b480      	push	{r7}
 8021562:	b085      	sub	sp, #20
 8021564:	af00      	add	r7, sp, #0
 8021566:	4603      	mov	r3, r0
 8021568:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    VARVOLATILE UINT8 smStatus = SM_SETTING_PDI_DISABLE;
 802156a:	2301      	movs	r3, #1
 802156c:	737b      	strb	r3, [r7, #13]
    Offset = (ESC_SM_PDICONTROL_OFFSET + (SIZEOF_SM_REGISTER*channel));
 802156e:	79fb      	ldrb	r3, [r7, #7]
 8021570:	b29b      	uxth	r3, r3
 8021572:	00db      	lsls	r3, r3, #3
 8021574:	b29b      	uxth	r3, r3
 8021576:	f603 0307 	addw	r3, r3, #2055	; 0x807
 802157a:	81fb      	strh	r3, [r7, #14]

    HW_EscWriteByte(smStatus,Offset);
 802157c:	89fb      	ldrh	r3, [r7, #14]
 802157e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8021582:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8021586:	7b7a      	ldrb	r2, [r7, #13]
 8021588:	b2d2      	uxtb	r2, r2
 802158a:	701a      	strb	r2, [r3, #0]
    
    /*wait until SyncManager is disabled*/
    do
    {
        HW_EscReadByte(smStatus, Offset);
 802158c:	89fb      	ldrh	r3, [r7, #14]
 802158e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8021592:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8021596:	781b      	ldrb	r3, [r3, #0]
 8021598:	b2db      	uxtb	r3, r3
 802159a:	737b      	strb	r3, [r7, #13]
    }while(!(smStatus & SM_SETTING_PDI_DISABLE));
 802159c:	7b7b      	ldrb	r3, [r7, #13]
 802159e:	b2db      	uxtb	r3, r3
 80215a0:	f003 0301 	and.w	r3, r3, #1
 80215a4:	2b00      	cmp	r3, #0
 80215a6:	d0f1      	beq.n	802158c <DisableSyncManChannel+0x2c>
}
 80215a8:	3714      	adds	r7, #20
 80215aa:	46bd      	mov	sp, r7
 80215ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80215b0:	4770      	bx	lr
 80215b2:	bf00      	nop

080215b4 <EnableSyncManChannel>:
 \param     channel        Sync Manager channel

 \brief    This function enables a Sync Manager channel
*////////////////////////////////////////////////////////////////////////////////////////
void EnableSyncManChannel(UINT8 channel)
{
 80215b4:	b480      	push	{r7}
 80215b6:	b085      	sub	sp, #20
 80215b8:	af00      	add	r7, sp, #0
 80215ba:	4603      	mov	r3, r0
 80215bc:	71fb      	strb	r3, [r7, #7]
    UINT16 Offset;
    VARVOLATILE UINT8 smStatus = 0x00;
 80215be:	2300      	movs	r3, #0
 80215c0:	737b      	strb	r3, [r7, #13]
    Offset = (ESC_SM_PDICONTROL_OFFSET + (SIZEOF_SM_REGISTER*channel));
 80215c2:	79fb      	ldrb	r3, [r7, #7]
 80215c4:	b29b      	uxth	r3, r3
 80215c6:	00db      	lsls	r3, r3, #3
 80215c8:	b29b      	uxth	r3, r3
 80215ca:	f603 0307 	addw	r3, r3, #2055	; 0x807
 80215ce:	81fb      	strh	r3, [r7, #14]

    HW_EscWriteByte(smStatus,Offset);
 80215d0:	89fb      	ldrh	r3, [r7, #14]
 80215d2:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 80215d6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80215da:	7b7a      	ldrb	r2, [r7, #13]
 80215dc:	b2d2      	uxtb	r2, r2
 80215de:	701a      	strb	r2, [r3, #0]
    
    /*wait until SyncManager is enabled*/
    do
    {
        HW_EscReadByte(smStatus,Offset);
 80215e0:	89fb      	ldrh	r3, [r7, #14]
 80215e2:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 80215e6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80215ea:	781b      	ldrb	r3, [r3, #0]
 80215ec:	b2db      	uxtb	r3, r3
 80215ee:	737b      	strb	r3, [r7, #13]
    }while((smStatus & SM_SETTING_PDI_DISABLE));
 80215f0:	7b7b      	ldrb	r3, [r7, #13]
 80215f2:	b2db      	uxtb	r3, r3
 80215f4:	f003 0301 	and.w	r3, r3, #1
 80215f8:	2b00      	cmp	r3, #0
 80215fa:	d1f1      	bne.n	80215e0 <EnableSyncManChannel+0x2c>
}
 80215fc:	3714      	adds	r7, #20
 80215fe:	46bd      	mov	sp, r7
 8021600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021604:	4770      	bx	lr
 8021606:	bf00      	nop

08021608 <CheckSmSettings>:
 \brief    This function checks all SM channels

*////////////////////////////////////////////////////////////////////////////////////////

UINT8    CheckSmSettings(UINT8 maxChannel)
{
 8021608:	b580      	push	{r7, lr}
 802160a:	b086      	sub	sp, #24
 802160c:	af00      	add	r7, sp, #0
 802160e:	4603      	mov	r3, r0
 8021610:	71fb      	strb	r3, [r7, #7]
    UINT8 i;
    UINT8 result = 0;
 8021612:	2300      	movs	r3, #0
 8021614:	75bb      	strb	r3, [r7, #22]
    TSYNCMAN ESCMEM *pSyncMan;
    UINT16 SMLength = 0;
 8021616:	2300      	movs	r3, #0
 8021618:	82bb      	strh	r3, [r7, #20]
    UINT16 SMAddress = 0;
 802161a:	2300      	movs	r3, #0
 802161c:	827b      	strh	r3, [r7, #18]


        //Check if max address defines are within the available ESC address range
        if ((nMaxEscAddress < MAX_PD_WRITE_ADDRESS)
 802161e:	4b9f      	ldr	r3, [pc, #636]	; (802189c <CheckSmSettings+0x294>)
 8021620:	881b      	ldrh	r3, [r3, #0]
 8021622:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8021626:	4293      	cmp	r3, r2
 8021628:	d911      	bls.n	802164e <CheckSmSettings+0x46>
            || (nMaxEscAddress < MAX_PD_READ_ADDRESS)
 802162a:	4b9c      	ldr	r3, [pc, #624]	; (802189c <CheckSmSettings+0x294>)
 802162c:	881b      	ldrh	r3, [r3, #0]
 802162e:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 8021632:	4293      	cmp	r3, r2
 8021634:	d90b      	bls.n	802164e <CheckSmSettings+0x46>
            || (nMaxEscAddress < MAX_MBX_WRITE_ADDRESS)
 8021636:	4b99      	ldr	r3, [pc, #612]	; (802189c <CheckSmSettings+0x294>)
 8021638:	881b      	ldrh	r3, [r3, #0]
 802163a:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 802163e:	4293      	cmp	r3, r2
 8021640:	d905      	bls.n	802164e <CheckSmSettings+0x46>
            || (nMaxEscAddress < MAX_MBX_READ_ADDRESS))
 8021642:	4b96      	ldr	r3, [pc, #600]	; (802189c <CheckSmSettings+0x294>)
 8021644:	881b      	ldrh	r3, [r3, #0]
 8021646:	f642 72fe 	movw	r2, #12286	; 0x2ffe
 802164a:	4293      	cmp	r3, r2
 802164c:	d801      	bhi.n	8021652 <CheckSmSettings+0x4a>
        {
            /*The defines for maximum SM addresses are invalid for the used ESC (change the defines in the file ecat_def.h or the SSC Tool)
            It may be also required to adapt the SM settings in the ESI file*/


                return ALSTATUSCODE_NOVALIDFIRMWARE;
 802164e:	2314      	movs	r3, #20
 8021650:	e1a5      	b.n	802199e <CheckSmSettings+0x396>
        }

    /* check the Sync Manager Parameter for the Receive Mailbox (Sync Manager Channel 0) */
    pSyncMan = GetSyncMan(MAILBOX_WRITE);
 8021652:	2000      	movs	r0, #0
 8021654:	f7ff ff6c 	bl	8021530 <GetSyncMan>
 8021658:	60f8      	str	r0, [r7, #12]

    SMLength = pSyncMan->Length;
 802165a:	68fb      	ldr	r3, [r7, #12]
 802165c:	789a      	ldrb	r2, [r3, #2]
 802165e:	78db      	ldrb	r3, [r3, #3]
 8021660:	021b      	lsls	r3, r3, #8
 8021662:	4313      	orrs	r3, r2
 8021664:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8021666:	68fb      	ldr	r3, [r7, #12]
 8021668:	781a      	ldrb	r2, [r3, #0]
 802166a:	785b      	ldrb	r3, [r3, #1]
 802166c:	021b      	lsls	r3, r3, #8
 802166e:	4313      	orrs	r3, r2
 8021670:	827b      	strh	r3, [r7, #18]



    if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 8021672:	68fb      	ldr	r3, [r7, #12]
 8021674:	799b      	ldrb	r3, [r3, #6]
 8021676:	f003 0301 	and.w	r3, r3, #1
 802167a:	2b00      	cmp	r3, #0
 802167c:	d102      	bne.n	8021684 <CheckSmSettings+0x7c>
    {
        /* receive mailbox is not enabled */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802167e:	2316      	movs	r3, #22
 8021680:	75bb      	strb	r3, [r7, #22]
 8021682:	e02a      	b.n	80216da <CheckSmSettings+0xd2>
    }
    else if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_WRITE_VALUE)
 8021684:	68fb      	ldr	r3, [r7, #12]
 8021686:	791b      	ldrb	r3, [r3, #4]
 8021688:	f003 030c 	and.w	r3, r3, #12
 802168c:	2b04      	cmp	r3, #4
 802168e:	d002      	beq.n	8021696 <CheckSmSettings+0x8e>
    {
        /* receive mailbox is not writable by the master*/
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021690:	2316      	movs	r3, #22
 8021692:	75bb      	strb	r3, [r7, #22]
 8021694:	e021      	b.n	80216da <CheckSmSettings+0xd2>
    }
    else if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021696:	68fb      	ldr	r3, [r7, #12]
 8021698:	791b      	ldrb	r3, [r3, #4]
 802169a:	f003 0302 	and.w	r3, r3, #2
 802169e:	2b00      	cmp	r3, #0
 80216a0:	d102      	bne.n	80216a8 <CheckSmSettings+0xa0>
    {
        /* receive mailbox is not in one buffer mode */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80216a2:	2316      	movs	r3, #22
 80216a4:	75bb      	strb	r3, [r7, #22]
 80216a6:	e018      	b.n	80216da <CheckSmSettings+0xd2>
    }
    else if (SMLength < MIN_MBX_SIZE)
 80216a8:	8abb      	ldrh	r3, [r7, #20]
 80216aa:	2b23      	cmp	r3, #35	; 0x23
 80216ac:	d802      	bhi.n	80216b4 <CheckSmSettings+0xac>
    {
        /* receive mailbox size is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80216ae:	2316      	movs	r3, #22
 80216b0:	75bb      	strb	r3, [r7, #22]
 80216b2:	e012      	b.n	80216da <CheckSmSettings+0xd2>
    }
    else if (SMLength > MAX_MBX_SIZE)
 80216b4:	8abb      	ldrh	r3, [r7, #20]
 80216b6:	2b80      	cmp	r3, #128	; 0x80
 80216b8:	d902      	bls.n	80216c0 <CheckSmSettings+0xb8>
    {
        /* receive mailbox size is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80216ba:	2316      	movs	r3, #22
 80216bc:	75bb      	strb	r3, [r7, #22]
 80216be:	e00c      	b.n	80216da <CheckSmSettings+0xd2>
    }
    else if (SMAddress < MIN_MBX_WRITE_ADDRESS)
 80216c0:	8a7b      	ldrh	r3, [r7, #18]
 80216c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80216c6:	d202      	bcs.n	80216ce <CheckSmSettings+0xc6>
    {
        /* receive mailbox address is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80216c8:	2316      	movs	r3, #22
 80216ca:	75bb      	strb	r3, [r7, #22]
 80216cc:	e005      	b.n	80216da <CheckSmSettings+0xd2>
    }
    else if (SMAddress > MAX_MBX_WRITE_ADDRESS)
 80216ce:	8a7b      	ldrh	r3, [r7, #18]
 80216d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80216d4:	d301      	bcc.n	80216da <CheckSmSettings+0xd2>
    {
        /* receive mailbox address is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80216d6:	2316      	movs	r3, #22
 80216d8:	75bb      	strb	r3, [r7, #22]
    }


    if ( result == 0 )
 80216da:	7dbb      	ldrb	r3, [r7, #22]
 80216dc:	2b00      	cmp	r3, #0
 80216de:	d143      	bne.n	8021768 <CheckSmSettings+0x160>
    {
        /* check the Sync Manager Parameter for the Send Mailbox (Sync Manager Channel 1) */
        pSyncMan = GetSyncMan(MAILBOX_READ);
 80216e0:	2001      	movs	r0, #1
 80216e2:	f7ff ff25 	bl	8021530 <GetSyncMan>
 80216e6:	60f8      	str	r0, [r7, #12]

    SMLength = pSyncMan->Length;
 80216e8:	68fb      	ldr	r3, [r7, #12]
 80216ea:	789a      	ldrb	r2, [r3, #2]
 80216ec:	78db      	ldrb	r3, [r3, #3]
 80216ee:	021b      	lsls	r3, r3, #8
 80216f0:	4313      	orrs	r3, r2
 80216f2:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 80216f4:	68fb      	ldr	r3, [r7, #12]
 80216f6:	781a      	ldrb	r2, [r3, #0]
 80216f8:	785b      	ldrb	r3, [r3, #1]
 80216fa:	021b      	lsls	r3, r3, #8
 80216fc:	4313      	orrs	r3, r2
 80216fe:	827b      	strh	r3, [r7, #18]


    if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 8021700:	68fb      	ldr	r3, [r7, #12]
 8021702:	799b      	ldrb	r3, [r3, #6]
 8021704:	f003 0301 	and.w	r3, r3, #1
 8021708:	2b00      	cmp	r3, #0
 802170a:	d102      	bne.n	8021712 <CheckSmSettings+0x10a>
    {
        /* send mailbox is not enabled */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802170c:	2316      	movs	r3, #22
 802170e:	75bb      	strb	r3, [r7, #22]
 8021710:	e02a      	b.n	8021768 <CheckSmSettings+0x160>
    }
    else if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SETTING_DIRECTION_READ_VALUE)
 8021712:	68fb      	ldr	r3, [r7, #12]
 8021714:	791b      	ldrb	r3, [r3, #4]
 8021716:	f003 030c 	and.w	r3, r3, #12
 802171a:	2b00      	cmp	r3, #0
 802171c:	d002      	beq.n	8021724 <CheckSmSettings+0x11c>
    {
        /* receive mailbox is not readable by the master*/
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802171e:	2316      	movs	r3, #22
 8021720:	75bb      	strb	r3, [r7, #22]
 8021722:	e021      	b.n	8021768 <CheckSmSettings+0x160>
    }
    else if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021724:	68fb      	ldr	r3, [r7, #12]
 8021726:	791b      	ldrb	r3, [r3, #4]
 8021728:	f003 0302 	and.w	r3, r3, #2
 802172c:	2b00      	cmp	r3, #0
 802172e:	d102      	bne.n	8021736 <CheckSmSettings+0x12e>
    {
        /* receive mailbox is not in one buffer mode */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021730:	2316      	movs	r3, #22
 8021732:	75bb      	strb	r3, [r7, #22]
 8021734:	e018      	b.n	8021768 <CheckSmSettings+0x160>
    }
    else if (SMLength < MIN_MBX_SIZE)
 8021736:	8abb      	ldrh	r3, [r7, #20]
 8021738:	2b23      	cmp	r3, #35	; 0x23
 802173a:	d802      	bhi.n	8021742 <CheckSmSettings+0x13a>
    {
        /* send mailbox size is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 802173c:	2316      	movs	r3, #22
 802173e:	75bb      	strb	r3, [r7, #22]
 8021740:	e012      	b.n	8021768 <CheckSmSettings+0x160>
    }
    else if (SMLength > MAX_MBX_SIZE)
 8021742:	8abb      	ldrh	r3, [r7, #20]
 8021744:	2b80      	cmp	r3, #128	; 0x80
 8021746:	d902      	bls.n	802174e <CheckSmSettings+0x146>
    {
        /* send mailbox size is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021748:	2316      	movs	r3, #22
 802174a:	75bb      	strb	r3, [r7, #22]
 802174c:	e00c      	b.n	8021768 <CheckSmSettings+0x160>
    }
    else if (SMAddress < MIN_MBX_READ_ADDRESS)
 802174e:	8a7b      	ldrh	r3, [r7, #18]
 8021750:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021754:	d202      	bcs.n	802175c <CheckSmSettings+0x154>
    {
        /* send mailbox address is too small */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021756:	2316      	movs	r3, #22
 8021758:	75bb      	strb	r3, [r7, #22]
 802175a:	e005      	b.n	8021768 <CheckSmSettings+0x160>
    }
    else if (SMAddress > MAX_MBX_READ_ADDRESS)
 802175c:	8a7b      	ldrh	r3, [r7, #18]
 802175e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8021762:	d301      	bcc.n	8021768 <CheckSmSettings+0x160>
    {
        /* send mailbox address is too great */
        result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 8021764:	2316      	movs	r3, #22
 8021766:	75bb      	strb	r3, [r7, #22]
    }
    }

    if ( result == 0 && maxChannel > PROCESS_DATA_IN )
 8021768:	7dbb      	ldrb	r3, [r7, #22]
 802176a:	2b00      	cmp	r3, #0
 802176c:	d171      	bne.n	8021852 <CheckSmSettings+0x24a>
 802176e:	79fb      	ldrb	r3, [r7, #7]
 8021770:	2b03      	cmp	r3, #3
 8021772:	d96e      	bls.n	8021852 <CheckSmSettings+0x24a>
    {
        /* b3BufferMode is only set, if inputs and outputs are running in 3-Buffer-Mode when leaving this function */
        b3BufferMode = TRUE;
 8021774:	4b4a      	ldr	r3, [pc, #296]	; (80218a0 <CheckSmSettings+0x298>)
 8021776:	2201      	movs	r2, #1
 8021778:	701a      	strb	r2, [r3, #0]
        /* check the Sync Manager Parameter for the Inputs (Sync Manager Channel 2 (0 in case if no mailbox is supported)) */
        pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 802177a:	2003      	movs	r0, #3
 802177c:	f7ff fed8 	bl	8021530 <GetSyncMan>
 8021780:	60f8      	str	r0, [r7, #12]

    SMLength = pSyncMan->Length;
 8021782:	68fb      	ldr	r3, [r7, #12]
 8021784:	789a      	ldrb	r2, [r3, #2]
 8021786:	78db      	ldrb	r3, [r3, #3]
 8021788:	021b      	lsls	r3, r3, #8
 802178a:	4313      	orrs	r3, r2
 802178c:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 802178e:	68fb      	ldr	r3, [r7, #12]
 8021790:	781a      	ldrb	r2, [r3, #0]
 8021792:	785b      	ldrb	r3, [r3, #1]
 8021794:	021b      	lsls	r3, r3, #8
 8021796:	4313      	orrs	r3, r2
 8021798:	827b      	strh	r3, [r7, #18]



    if ((pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0)
 802179a:	68fb      	ldr	r3, [r7, #12]
 802179c:	799b      	ldrb	r3, [r3, #6]
 802179e:	f003 0301 	and.w	r3, r3, #1
 80217a2:	2b00      	cmp	r3, #0
 80217a4:	d005      	beq.n	80217b2 <CheckSmSettings+0x1aa>
 80217a6:	8abb      	ldrh	r3, [r7, #20]
 80217a8:	2b00      	cmp	r3, #0
 80217aa:	d102      	bne.n	80217b2 <CheckSmSettings+0x1aa>
    {
        /* the SM3 size is 0 and the SM3 is active */
        result = SYNCMANCHSETTINGS + 1;
 80217ac:	2303      	movs	r3, #3
 80217ae:	75bb      	strb	r3, [r7, #22]
 80217b0:	e04a      	b.n	8021848 <CheckSmSettings+0x240>
    }
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 80217b2:	68fb      	ldr	r3, [r7, #12]
 80217b4:	799b      	ldrb	r3, [r3, #6]
 80217b6:	f003 0301 	and.w	r3, r3, #1
 80217ba:	2b00      	cmp	r3, #0
 80217bc:	d03b      	beq.n	8021836 <CheckSmSettings+0x22e>
        {
            /* Sync Manager Channel 3 is active, input size has to greater 0 */
                if (SMLength != nPdInputSize || nPdInputSize == 0 || SMLength > MAX_PD_INPUT_SIZE)
 80217be:	4b39      	ldr	r3, [pc, #228]	; (80218a4 <CheckSmSettings+0x29c>)
 80217c0:	881b      	ldrh	r3, [r3, #0]
 80217c2:	8aba      	ldrh	r2, [r7, #20]
 80217c4:	429a      	cmp	r2, r3
 80217c6:	d106      	bne.n	80217d6 <CheckSmSettings+0x1ce>
 80217c8:	4b36      	ldr	r3, [pc, #216]	; (80218a4 <CheckSmSettings+0x29c>)
 80217ca:	881b      	ldrh	r3, [r3, #0]
 80217cc:	2b00      	cmp	r3, #0
 80217ce:	d002      	beq.n	80217d6 <CheckSmSettings+0x1ce>
 80217d0:	8abb      	ldrh	r3, [r7, #20]
 80217d2:	2b9c      	cmp	r3, #156	; 0x9c
 80217d4:	d902      	bls.n	80217dc <CheckSmSettings+0x1d4>
                {
                    /* sizes don't match */
                    result = SYNCMANCHSIZE + 1;
 80217d6:	2301      	movs	r3, #1
 80217d8:	75bb      	strb	r3, [r7, #22]
 80217da:	e035      	b.n	8021848 <CheckSmSettings+0x240>
                }
                else
                {
                    /* sizes matches */
                    if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_READ_VALUE)
 80217dc:	68fb      	ldr	r3, [r7, #12]
 80217de:	791b      	ldrb	r3, [r3, #4]
 80217e0:	f003 030c 	and.w	r3, r3, #12
 80217e4:	2b00      	cmp	r3, #0
 80217e6:	d123      	bne.n	8021830 <CheckSmSettings+0x228>
                    {
                        /* settings match */
                        if (((nAlStatus == STATE_PREOP) && (SMAddress >= MIN_PD_READ_ADDRESS) && (SMAddress <= MAX_PD_READ_ADDRESS))
 80217e8:	4b2f      	ldr	r3, [pc, #188]	; (80218a8 <CheckSmSettings+0x2a0>)
 80217ea:	781b      	ldrb	r3, [r3, #0]
 80217ec:	2b02      	cmp	r3, #2
 80217ee:	d107      	bne.n	8021800 <CheckSmSettings+0x1f8>
 80217f0:	8a7b      	ldrh	r3, [r7, #18]
 80217f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80217f6:	d303      	bcc.n	8021800 <CheckSmSettings+0x1f8>
 80217f8:	8a7b      	ldrh	r3, [r7, #18]
 80217fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80217fe:	d308      	bcc.n	8021812 <CheckSmSettings+0x20a>
                            || ((nAlStatus != STATE_PREOP) && (SMAddress == nEscAddrInputData))
 8021800:	4b29      	ldr	r3, [pc, #164]	; (80218a8 <CheckSmSettings+0x2a0>)
 8021802:	781b      	ldrb	r3, [r3, #0]
 8021804:	2b02      	cmp	r3, #2
 8021806:	d00f      	beq.n	8021828 <CheckSmSettings+0x220>
 8021808:	4b28      	ldr	r3, [pc, #160]	; (80218ac <CheckSmSettings+0x2a4>)
 802180a:	881b      	ldrh	r3, [r3, #0]
 802180c:	8a7a      	ldrh	r2, [r7, #18]
 802180e:	429a      	cmp	r2, r3
 8021810:	d10a      	bne.n	8021828 <CheckSmSettings+0x220>
                            )
                        {
                            /* addresses match */

                                if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021812:	68fb      	ldr	r3, [r7, #12]
 8021814:	791b      	ldrb	r3, [r3, #4]
 8021816:	f003 0302 	and.w	r3, r3, #2
 802181a:	2b00      	cmp	r3, #0
 802181c:	d003      	beq.n	8021826 <CheckSmSettings+0x21e>
                                {
                                    /* inputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                                    b3BufferMode = FALSE;
 802181e:	4b20      	ldr	r3, [pc, #128]	; (80218a0 <CheckSmSettings+0x298>)
 8021820:	2200      	movs	r2, #0
 8021822:	701a      	strb	r2, [r3, #0]
                            || ((nAlStatus != STATE_PREOP) && (SMAddress == nEscAddrInputData))
                            )
                        {
                            /* addresses match */

                                if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021824:	e003      	b.n	802182e <CheckSmSettings+0x226>
 8021826:	e002      	b.n	802182e <CheckSmSettings+0x226>
                                }
                        }
                        else
                        {
                            /* input address is out of the allowed area or has changed in SAFEOP or OP */
                            result = SYNCMANCHADDRESS + 1;
 8021828:	2302      	movs	r3, #2
 802182a:	75bb      	strb	r3, [r7, #22]
 802182c:	e00c      	b.n	8021848 <CheckSmSettings+0x240>
 802182e:	e00b      	b.n	8021848 <CheckSmSettings+0x240>
                        }
                    }
                    else
                    {
                        /* input settings do not match */
                        result = SYNCMANCHSETTINGS + 1;
 8021830:	2303      	movs	r3, #3
 8021832:	75bb      	strb	r3, [r7, #22]
 8021834:	e008      	b.n	8021848 <CheckSmSettings+0x240>
                    }
                }
        }
        else if (SMLength != 0 || nPdInputSize != 0)
 8021836:	8abb      	ldrh	r3, [r7, #20]
 8021838:	2b00      	cmp	r3, #0
 802183a:	d103      	bne.n	8021844 <CheckSmSettings+0x23c>
 802183c:	4b19      	ldr	r3, [pc, #100]	; (80218a4 <CheckSmSettings+0x29c>)
 802183e:	881b      	ldrh	r3, [r3, #0]
 8021840:	2b00      	cmp	r3, #0
 8021842:	d001      	beq.n	8021848 <CheckSmSettings+0x240>
        {
            /* input size is not zero although the SM3 channel is not enabled */
            result = SYNCMANCHSIZE + 1;
 8021844:	2301      	movs	r3, #1
 8021846:	75bb      	strb	r3, [r7, #22]
        }



        if ( result != 0 )
 8021848:	7dbb      	ldrb	r3, [r7, #22]
 802184a:	2b00      	cmp	r3, #0
 802184c:	d001      	beq.n	8021852 <CheckSmSettings+0x24a>
        {
            result = ALSTATUSCODE_INVALIDSMINCFG;
 802184e:	231e      	movs	r3, #30
 8021850:	75bb      	strb	r3, [r7, #22]
        }
    }


//    else
    if (result == 0 && maxChannel > PROCESS_DATA_OUT)
 8021852:	7dbb      	ldrb	r3, [r7, #22]
 8021854:	2b00      	cmp	r3, #0
 8021856:	f040 808a 	bne.w	802196e <CheckSmSettings+0x366>
 802185a:	79fb      	ldrb	r3, [r7, #7]
 802185c:	2b02      	cmp	r3, #2
 802185e:	f240 8086 	bls.w	802196e <CheckSmSettings+0x366>
    {
        /* check the Sync Manager Parameter for the Outputs (Sync Manager Channel 2) */
        pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 8021862:	2002      	movs	r0, #2
 8021864:	f7ff fe64 	bl	8021530 <GetSyncMan>
 8021868:	60f8      	str	r0, [r7, #12]

    SMLength = pSyncMan->Length;
 802186a:	68fb      	ldr	r3, [r7, #12]
 802186c:	789a      	ldrb	r2, [r3, #2]
 802186e:	78db      	ldrb	r3, [r3, #3]
 8021870:	021b      	lsls	r3, r3, #8
 8021872:	4313      	orrs	r3, r2
 8021874:	82bb      	strh	r3, [r7, #20]
    SMAddress = pSyncMan->PhysicalStartAddress;
 8021876:	68fb      	ldr	r3, [r7, #12]
 8021878:	781a      	ldrb	r2, [r3, #0]
 802187a:	785b      	ldrb	r3, [r3, #1]
 802187c:	021b      	lsls	r3, r3, #8
 802187e:	4313      	orrs	r3, r2
 8021880:	827b      	strh	r3, [r7, #18]



    if ((pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLength == 0)
 8021882:	68fb      	ldr	r3, [r7, #12]
 8021884:	799b      	ldrb	r3, [r3, #6]
 8021886:	f003 0301 	and.w	r3, r3, #1
 802188a:	2b00      	cmp	r3, #0
 802188c:	d010      	beq.n	80218b0 <CheckSmSettings+0x2a8>
 802188e:	8abb      	ldrh	r3, [r7, #20]
 8021890:	2b00      	cmp	r3, #0
 8021892:	d10d      	bne.n	80218b0 <CheckSmSettings+0x2a8>
    {
        /* the SM2 size is 0 and the SM2 is active */
        result = SYNCMANCHSETTINGS + 1;
 8021894:	2303      	movs	r3, #3
 8021896:	75bb      	strb	r3, [r7, #22]
 8021898:	e064      	b.n	8021964 <CheckSmSettings+0x35c>
 802189a:	bf00      	nop
 802189c:	1fff2ab6 	.word	0x1fff2ab6
 80218a0:	1fff2a80 	.word	0x1fff2a80
 80218a4:	1fff2ab2 	.word	0x1fff2ab2
 80218a8:	1fff2a85 	.word	0x1fff2a85
 80218ac:	1fff2aca 	.word	0x1fff2aca
    }
        else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 80218b0:	68fb      	ldr	r3, [r7, #12]
 80218b2:	799b      	ldrb	r3, [r3, #6]
 80218b4:	f003 0301 	and.w	r3, r3, #1
 80218b8:	2b00      	cmp	r3, #0
 80218ba:	d04a      	beq.n	8021952 <CheckSmSettings+0x34a>
        {
            /* Sync Manager Channel 2 is active, output size has to greater 0 */
            if ( SMLength == nPdOutputSize && nPdOutputSize != 0 && SMLength <= ((UINT16)MAX_PD_OUTPUT_SIZE))
 80218bc:	4b3a      	ldr	r3, [pc, #232]	; (80219a8 <CheckSmSettings+0x3a0>)
 80218be:	881b      	ldrh	r3, [r3, #0]
 80218c0:	8aba      	ldrh	r2, [r7, #20]
 80218c2:	429a      	cmp	r2, r3
 80218c4:	d141      	bne.n	802194a <CheckSmSettings+0x342>
 80218c6:	4b38      	ldr	r3, [pc, #224]	; (80219a8 <CheckSmSettings+0x3a0>)
 80218c8:	881b      	ldrh	r3, [r3, #0]
 80218ca:	2b00      	cmp	r3, #0
 80218cc:	d03d      	beq.n	802194a <CheckSmSettings+0x342>
 80218ce:	8abb      	ldrh	r3, [r7, #20]
 80218d0:	2b9c      	cmp	r3, #156	; 0x9c
 80218d2:	d83a      	bhi.n	802194a <CheckSmSettings+0x342>
            {
                /* sizes match */
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 80218d4:	68fb      	ldr	r3, [r7, #12]
 80218d6:	791b      	ldrb	r3, [r3, #4]
 80218d8:	f003 030c 	and.w	r3, r3, #12
 80218dc:	2b04      	cmp	r3, #4
 80218de:	d130      	bne.n	8021942 <CheckSmSettings+0x33a>
                {
                    /* settings match */
                    if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_WRITE_ADDRESS )&&( SMAddress <= MAX_PD_WRITE_ADDRESS ) )
 80218e0:	4b32      	ldr	r3, [pc, #200]	; (80219ac <CheckSmSettings+0x3a4>)
 80218e2:	781b      	ldrb	r3, [r3, #0]
 80218e4:	2b02      	cmp	r3, #2
 80218e6:	d107      	bne.n	80218f8 <CheckSmSettings+0x2f0>
 80218e8:	8a7b      	ldrh	r3, [r7, #18]
 80218ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80218ee:	d303      	bcc.n	80218f8 <CheckSmSettings+0x2f0>
 80218f0:	8a7b      	ldrh	r3, [r7, #18]
 80218f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80218f6:	d308      	bcc.n	802190a <CheckSmSettings+0x302>
                       ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrOutputData ) )
 80218f8:	4b2c      	ldr	r3, [pc, #176]	; (80219ac <CheckSmSettings+0x3a4>)
 80218fa:	781b      	ldrb	r3, [r3, #0]
 80218fc:	2b02      	cmp	r3, #2
 80218fe:	d01c      	beq.n	802193a <CheckSmSettings+0x332>
 8021900:	4b2b      	ldr	r3, [pc, #172]	; (80219b0 <CheckSmSettings+0x3a8>)
 8021902:	881b      	ldrh	r3, [r3, #0]
 8021904:	8a7a      	ldrh	r2, [r7, #18]
 8021906:	429a      	cmp	r2, r3
 8021908:	d117      	bne.n	802193a <CheckSmSettings+0x332>
                        )
                    {
                        /* addresses match */
                        {
                            /* check, if watchdog trigger is enabled */
                            if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_WATCHDOG_VALUE)
 802190a:	68fb      	ldr	r3, [r7, #12]
 802190c:	791b      	ldrb	r3, [r3, #4]
 802190e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8021912:	2b00      	cmp	r3, #0
 8021914:	d003      	beq.n	802191e <CheckSmSettings+0x316>
                            {
                                bWdTrigger = TRUE;
 8021916:	4b27      	ldr	r3, [pc, #156]	; (80219b4 <CheckSmSettings+0x3ac>)
 8021918:	2201      	movs	r2, #1
 802191a:	701a      	strb	r2, [r3, #0]
 802191c:	e002      	b.n	8021924 <CheckSmSettings+0x31c>
                            }
                            else
                            {
                                bWdTrigger = FALSE;
 802191e:	4b25      	ldr	r3, [pc, #148]	; (80219b4 <CheckSmSettings+0x3ac>)
 8021920:	2200      	movs	r2, #0
 8021922:	701a      	strb	r2, [r3, #0]
                            }

                            if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021924:	68fb      	ldr	r3, [r7, #12]
 8021926:	791b      	ldrb	r3, [r3, #4]
 8021928:	f003 0302 	and.w	r3, r3, #2
 802192c:	2b00      	cmp	r3, #0
 802192e:	d003      	beq.n	8021938 <CheckSmSettings+0x330>
                            {
                                /* outputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
                                b3BufferMode = FALSE;
 8021930:	4b21      	ldr	r3, [pc, #132]	; (80219b8 <CheckSmSettings+0x3b0>)
 8021932:	2200      	movs	r2, #0
 8021934:	701a      	strb	r2, [r3, #0]
                            else
                            {
                                bWdTrigger = FALSE;
                            }

                            if ((pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021936:	e003      	b.n	8021940 <CheckSmSettings+0x338>
 8021938:	e002      	b.n	8021940 <CheckSmSettings+0x338>
                        }
                    }
                    else
                    {
                        /* output address is out of the allowed area or has changed in SAFEOP or OP */
                        result = SYNCMANCHADDRESS + 1;
 802193a:	2302      	movs	r3, #2
 802193c:	75bb      	strb	r3, [r7, #22]
 802193e:	e003      	b.n	8021948 <CheckSmSettings+0x340>
 8021940:	e002      	b.n	8021948 <CheckSmSettings+0x340>
                    }
                }
                else
                {
                    /* output settings do not match */
                    result = SYNCMANCHSETTINGS + 1;
 8021942:	2303      	movs	r3, #3
 8021944:	75bb      	strb	r3, [r7, #22]
        {
            /* Sync Manager Channel 2 is active, output size has to greater 0 */
            if ( SMLength == nPdOutputSize && nPdOutputSize != 0 && SMLength <= ((UINT16)MAX_PD_OUTPUT_SIZE))
            {
                /* sizes match */
                if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_SETTING_DIRECTION_WRITE_VALUE )
 8021946:	e003      	b.n	8021950 <CheckSmSettings+0x348>
 8021948:	e002      	b.n	8021950 <CheckSmSettings+0x348>
                }
            }
            else
            {
                /* output sizes don't match */
                result = SYNCMANCHSIZE + 1;
 802194a:	2301      	movs	r3, #1
 802194c:	75bb      	strb	r3, [r7, #22]
 802194e:	e009      	b.n	8021964 <CheckSmSettings+0x35c>
 8021950:	e008      	b.n	8021964 <CheckSmSettings+0x35c>
            }
        }
        else if (SMLength != 0 || nPdOutputSize != 0)
 8021952:	8abb      	ldrh	r3, [r7, #20]
 8021954:	2b00      	cmp	r3, #0
 8021956:	d103      	bne.n	8021960 <CheckSmSettings+0x358>
 8021958:	4b13      	ldr	r3, [pc, #76]	; (80219a8 <CheckSmSettings+0x3a0>)
 802195a:	881b      	ldrh	r3, [r3, #0]
 802195c:	2b00      	cmp	r3, #0
 802195e:	d001      	beq.n	8021964 <CheckSmSettings+0x35c>
        {
            /* output size is not zero although the SM2 channel is not enabled */
            result = SYNCMANCHSIZE + 1;
 8021960:	2301      	movs	r3, #1
 8021962:	75bb      	strb	r3, [r7, #22]
        }

        if ( result != 0 )
 8021964:	7dbb      	ldrb	r3, [r7, #22]
 8021966:	2b00      	cmp	r3, #0
 8021968:	d001      	beq.n	802196e <CheckSmSettings+0x366>
        {
            result = ALSTATUSCODE_INVALIDSMOUTCFG;
 802196a:	231d      	movs	r3, #29
 802196c:	75bb      	strb	r3, [r7, #22]
        }
    }


    if ( result == 0 )
 802196e:	7dbb      	ldrb	r3, [r7, #22]
 8021970:	2b00      	cmp	r3, #0
 8021972:	d113      	bne.n	802199c <CheckSmSettings+0x394>
    {
        /* the Enable-Byte of the rest of the SM channels has to be read to acknowledge the SM-Change-Interrupt */
        for (i = maxChannel; i < nMaxSyncMan; i++)
 8021974:	79fb      	ldrb	r3, [r7, #7]
 8021976:	75fb      	strb	r3, [r7, #23]
 8021978:	e00b      	b.n	8021992 <CheckSmSettings+0x38a>
        {
            pSyncMan = GetSyncMan(i);
 802197a:	7dfb      	ldrb	r3, [r7, #23]
 802197c:	4618      	mov	r0, r3
 802197e:	f7ff fdd7 	bl	8021530 <GetSyncMan>
 8021982:	60f8      	str	r0, [r7, #12]
            SMActivate = pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET];
 8021984:	68fb      	ldr	r3, [r7, #12]
 8021986:	799a      	ldrb	r2, [r3, #6]
 8021988:	4b0c      	ldr	r3, [pc, #48]	; (80219bc <CheckSmSettings+0x3b4>)
 802198a:	701a      	strb	r2, [r3, #0]


    if ( result == 0 )
    {
        /* the Enable-Byte of the rest of the SM channels has to be read to acknowledge the SM-Change-Interrupt */
        for (i = maxChannel; i < nMaxSyncMan; i++)
 802198c:	7dfb      	ldrb	r3, [r7, #23]
 802198e:	3301      	adds	r3, #1
 8021990:	75fb      	strb	r3, [r7, #23]
 8021992:	4b0b      	ldr	r3, [pc, #44]	; (80219c0 <CheckSmSettings+0x3b8>)
 8021994:	781b      	ldrb	r3, [r3, #0]
 8021996:	7dfa      	ldrb	r2, [r7, #23]
 8021998:	429a      	cmp	r2, r3
 802199a:	d3ee      	bcc.n	802197a <CheckSmSettings+0x372>
        {
            pSyncMan = GetSyncMan(i);
            SMActivate = pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET];
        }
    }
    return result;
 802199c:	7dbb      	ldrb	r3, [r7, #22]
}
 802199e:	4618      	mov	r0, r3
 80219a0:	3718      	adds	r7, #24
 80219a2:	46bd      	mov	sp, r7
 80219a4:	bd80      	pop	{r7, pc}
 80219a6:	bf00      	nop
 80219a8:	1fff2a86 	.word	0x1fff2a86
 80219ac:	1fff2a85 	.word	0x1fff2a85
 80219b0:	1fff2a92 	.word	0x1fff2a92
 80219b4:	1fff2ac4 	.word	0x1fff2ac4
 80219b8:	1fff2a80 	.word	0x1fff2a80
 80219bc:	1fff18b1 	.word	0x1fff18b1
 80219c0:	1fff2ac8 	.word	0x1fff2ac8

080219c4 <StartInputHandler>:
 \brief  and the AL Event Mask register will be set

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartInputHandler(void)
{
 80219c4:	b580      	push	{r7, lr}
 80219c6:	b090      	sub	sp, #64	; 0x40
 80219c8:	af00      	add	r7, sp, #0
    TSYNCMAN ESCMEM * pSyncMan;

    UINT8        dcControl;

    UINT16     wdiv = 0;
 80219ca:	2300      	movs	r3, #0
 80219cc:	86bb      	strh	r3, [r7, #52]	; 0x34
    UINT16     wd = 0;
 80219ce:	2300      	movs	r3, #0
 80219d0:	867b      	strh	r3, [r7, #50]	; 0x32
    UINT32     cycleTimeSync0 = 0; /* Sync0 cycle time */
 80219d2:	2300      	movs	r3, #0
 80219d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    UINT32     shiftTimeSync1 = 0; /* Delay between the Sync0 and Sycn1 signal. A new Sync1 cycle starts on the next Sync0 signal after Sync1 signal.*/
 80219d6:	2300      	movs	r3, #0
 80219d8:	62bb      	str	r3, [r7, #40]	; 0x28
    BOOL bSubordinatedCycles = FALSE;
 80219da:	2300      	movs	r3, #0
 80219dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    UINT16    nPdInputBuffer = 3;
 80219e0:	2303      	movs	r3, #3
 80219e2:	87bb      	strh	r3, [r7, #60]	; 0x3c

    UINT16    nPdOutputBuffer = 3;
 80219e4:	2303      	movs	r3, #3
 80219e6:	877b      	strh	r3, [r7, #58]	; 0x3a

    UINT16 SyncType0x1C32 = 0; /* Helper variable for sync type for SM2 (required if no CoE is supported or no output process data available)*/
 80219e8:	2300      	movs	r3, #0
 80219ea:	873b      	strh	r3, [r7, #56]	; 0x38
    UINT16 SyncType0x1C33 = 0; /* Helper variable for sync type for SM3 (required if no CoE is supported or no input process data available)*/
 80219ec:	2300      	movs	r3, #0
 80219ee:	86fb      	strh	r3, [r7, #54]	; 0x36

    UINT16 u16MinSuppSyncType = 0xFFFF;  /* Minimum supported Sync Types */
 80219f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80219f4:	84fb      	strh	r3, [r7, #38]	; 0x26

    u16MinSuppSyncType &= sSyncManOutPar.u16SyncTypesSupported;
 80219f6:	4b9e      	ldr	r3, [pc, #632]	; (8021c70 <StartInputHandler+0x2ac>)
 80219f8:	899a      	ldrh	r2, [r3, #12]
 80219fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80219fc:	4013      	ands	r3, r2
 80219fe:	84fb      	strh	r3, [r7, #38]	; 0x26
    u16MinSuppSyncType &= sSyncManInPar.u16SyncTypesSupported;
 8021a00:	4b9c      	ldr	r3, [pc, #624]	; (8021c74 <StartInputHandler+0x2b0>)
 8021a02:	899a      	ldrh	r2, [r3, #12]
 8021a04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021a06:	4013      	ands	r3, r2
 8021a08:	84fb      	strh	r3, [r7, #38]	; 0x26

    u16ALEventMask = 0;
 8021a0a:	4b9b      	ldr	r3, [pc, #620]	; (8021c78 <StartInputHandler+0x2b4>)
 8021a0c:	2200      	movs	r2, #0
 8021a0e:	801a      	strh	r2, [r3, #0]


    /* 
        --- Check if SyncManager areas overlapping --- 
    */
    bEcatFirstOutputsReceived = FALSE;
 8021a10:	4b9a      	ldr	r3, [pc, #616]	; (8021c7c <StartInputHandler+0x2b8>)
 8021a12:	2200      	movs	r2, #0
 8021a14:	701a      	strb	r2, [r3, #0]

    /* get a pointer to the Sync Manager Channel 2 (Outputs) */
    pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 8021a16:	2002      	movs	r0, #2
 8021a18:	f7ff fd8a 	bl	8021530 <GetSyncMan>
 8021a1c:	6238      	str	r0, [r7, #32]
    /* store the address of the Sync Manager Channel 2 (Outputs) */
    nEscAddrOutputData = pSyncMan->PhysicalStartAddress;
 8021a1e:	6a3b      	ldr	r3, [r7, #32]
 8021a20:	881b      	ldrh	r3, [r3, #0]
 8021a22:	b29a      	uxth	r2, r3
 8021a24:	4b96      	ldr	r3, [pc, #600]	; (8021c80 <StartInputHandler+0x2bc>)
 8021a26:	801a      	strh	r2, [r3, #0]
    /* get the number of output buffer used for calculating the address areas */
    if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021a28:	6a3b      	ldr	r3, [r7, #32]
 8021a2a:	791b      	ldrb	r3, [r3, #4]
 8021a2c:	f003 0302 	and.w	r3, r3, #2
 8021a30:	2b00      	cmp	r3, #0
 8021a32:	d001      	beq.n	8021a38 <StartInputHandler+0x74>
    {
       nPdOutputBuffer = 1;
 8021a34:	2301      	movs	r3, #1
 8021a36:	877b      	strh	r3, [r7, #58]	; 0x3a
    }


    /* get a pointer to the Sync Manager Channel 3 (Inputs) */
    pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 8021a38:	2003      	movs	r0, #3
 8021a3a:	f7ff fd79 	bl	8021530 <GetSyncMan>
 8021a3e:	6238      	str	r0, [r7, #32]
    /* store the address of the Sync Manager Channel 3 (Inputs)*/
    nEscAddrInputData = pSyncMan->PhysicalStartAddress;
 8021a40:	6a3b      	ldr	r3, [r7, #32]
 8021a42:	881b      	ldrh	r3, [r3, #0]
 8021a44:	b29a      	uxth	r2, r3
 8021a46:	4b8f      	ldr	r3, [pc, #572]	; (8021c84 <StartInputHandler+0x2c0>)
 8021a48:	801a      	strh	r2, [r3, #0]


    /* get the number of input buffer used for calculating the address areas */
    if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE)
 8021a4a:	6a3b      	ldr	r3, [r7, #32]
 8021a4c:	791b      	ldrb	r3, [r3, #4]
 8021a4e:	f003 0302 	and.w	r3, r3, #2
 8021a52:	2b00      	cmp	r3, #0
 8021a54:	d001      	beq.n	8021a5a <StartInputHandler+0x96>
    {
        nPdInputBuffer = 1;
 8021a56:	2301      	movs	r3, #1
 8021a58:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    /* it has be checked if the Sync Manager memory areas for Inputs and Outputs will not overlap
       the Sync Manager memory areas for the Mailbox */

    if (((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrSendMbx && (nEscAddrInputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8021a5a:	4b8a      	ldr	r3, [pc, #552]	; (8021c84 <StartInputHandler+0x2c0>)
 8021a5c:	881b      	ldrh	r3, [r3, #0]
 8021a5e:	461a      	mov	r2, r3
 8021a60:	4b89      	ldr	r3, [pc, #548]	; (8021c88 <StartInputHandler+0x2c4>)
 8021a62:	881b      	ldrh	r3, [r3, #0]
 8021a64:	4619      	mov	r1, r3
 8021a66:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8021a68:	fb03 f301 	mul.w	r3, r3, r1
 8021a6c:	4413      	add	r3, r2
 8021a6e:	4a87      	ldr	r2, [pc, #540]	; (8021c8c <StartInputHandler+0x2c8>)
 8021a70:	8812      	ldrh	r2, [r2, #0]
 8021a72:	4293      	cmp	r3, r2
 8021a74:	dd0a      	ble.n	8021a8c <StartInputHandler+0xc8>
 8021a76:	4b83      	ldr	r3, [pc, #524]	; (8021c84 <StartInputHandler+0x2c0>)
 8021a78:	881b      	ldrh	r3, [r3, #0]
 8021a7a:	461a      	mov	r2, r3
 8021a7c:	4b83      	ldr	r3, [pc, #524]	; (8021c8c <StartInputHandler+0x2c8>)
 8021a7e:	881b      	ldrh	r3, [r3, #0]
 8021a80:	4619      	mov	r1, r3
 8021a82:	4b83      	ldr	r3, [pc, #524]	; (8021c90 <StartInputHandler+0x2cc>)
 8021a84:	881b      	ldrh	r3, [r3, #0]
 8021a86:	440b      	add	r3, r1
 8021a88:	429a      	cmp	r2, r3
 8021a8a:	db18      	blt.n	8021abe <StartInputHandler+0xfa>
       || ((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrReceiveMbx && (nEscAddrInputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8021a8c:	4b7d      	ldr	r3, [pc, #500]	; (8021c84 <StartInputHandler+0x2c0>)
 8021a8e:	881b      	ldrh	r3, [r3, #0]
 8021a90:	461a      	mov	r2, r3
 8021a92:	4b7d      	ldr	r3, [pc, #500]	; (8021c88 <StartInputHandler+0x2c4>)
 8021a94:	881b      	ldrh	r3, [r3, #0]
 8021a96:	4619      	mov	r1, r3
 8021a98:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8021a9a:	fb03 f301 	mul.w	r3, r3, r1
 8021a9e:	4413      	add	r3, r2
 8021aa0:	4a7c      	ldr	r2, [pc, #496]	; (8021c94 <StartInputHandler+0x2d0>)
 8021aa2:	8812      	ldrh	r2, [r2, #0]
 8021aa4:	4293      	cmp	r3, r2
 8021aa6:	dd0c      	ble.n	8021ac2 <StartInputHandler+0xfe>
 8021aa8:	4b76      	ldr	r3, [pc, #472]	; (8021c84 <StartInputHandler+0x2c0>)
 8021aaa:	881b      	ldrh	r3, [r3, #0]
 8021aac:	461a      	mov	r2, r3
 8021aae:	4b79      	ldr	r3, [pc, #484]	; (8021c94 <StartInputHandler+0x2d0>)
 8021ab0:	881b      	ldrh	r3, [r3, #0]
 8021ab2:	4619      	mov	r1, r3
 8021ab4:	4b78      	ldr	r3, [pc, #480]	; (8021c98 <StartInputHandler+0x2d4>)
 8021ab6:	881b      	ldrh	r3, [r3, #0]
 8021ab8:	440b      	add	r3, r1
 8021aba:	429a      	cmp	r2, r3
 8021abc:	da01      	bge.n	8021ac2 <StartInputHandler+0xfe>
        )
    {
        return ALSTATUSCODE_INVALIDSMINCFG;
 8021abe:	231e      	movs	r3, #30
 8021ac0:	e342      	b.n	8022148 <StartInputHandler+0x784>
    }

    if (
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8021ac2:	4b6f      	ldr	r3, [pc, #444]	; (8021c80 <StartInputHandler+0x2bc>)
 8021ac4:	881b      	ldrh	r3, [r3, #0]
 8021ac6:	461a      	mov	r2, r3
 8021ac8:	4b74      	ldr	r3, [pc, #464]	; (8021c9c <StartInputHandler+0x2d8>)
 8021aca:	881b      	ldrh	r3, [r3, #0]
 8021acc:	4619      	mov	r1, r3
 8021ace:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8021ad0:	fb03 f301 	mul.w	r3, r3, r1
 8021ad4:	4413      	add	r3, r2
 8021ad6:	4a6d      	ldr	r2, [pc, #436]	; (8021c8c <StartInputHandler+0x2c8>)
 8021ad8:	8812      	ldrh	r2, [r2, #0]
        )
    {
        return ALSTATUSCODE_INVALIDSMINCFG;
    }

    if (
 8021ada:	4293      	cmp	r3, r2
 8021adc:	dd0a      	ble.n	8021af4 <StartInputHandler+0x130>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
 8021ade:	4b68      	ldr	r3, [pc, #416]	; (8021c80 <StartInputHandler+0x2bc>)
 8021ae0:	881b      	ldrh	r3, [r3, #0]
 8021ae2:	461a      	mov	r2, r3
 8021ae4:	4b69      	ldr	r3, [pc, #420]	; (8021c8c <StartInputHandler+0x2c8>)
 8021ae6:	881b      	ldrh	r3, [r3, #0]
 8021ae8:	4619      	mov	r1, r3
 8021aea:	4b69      	ldr	r3, [pc, #420]	; (8021c90 <StartInputHandler+0x2cc>)
 8021aec:	881b      	ldrh	r3, [r3, #0]
 8021aee:	440b      	add	r3, r1
 8021af0:	429a      	cmp	r2, r3
 8021af2:	db31      	blt.n	8021b58 <StartInputHandler+0x194>
        ||((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrReceiveMbx && (nEscAddrOutputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
 8021af4:	4b62      	ldr	r3, [pc, #392]	; (8021c80 <StartInputHandler+0x2bc>)
 8021af6:	881b      	ldrh	r3, [r3, #0]
 8021af8:	461a      	mov	r2, r3
 8021afa:	4b68      	ldr	r3, [pc, #416]	; (8021c9c <StartInputHandler+0x2d8>)
 8021afc:	881b      	ldrh	r3, [r3, #0]
 8021afe:	4619      	mov	r1, r3
 8021b00:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8021b02:	fb03 f301 	mul.w	r3, r3, r1
 8021b06:	4413      	add	r3, r2
 8021b08:	4a62      	ldr	r2, [pc, #392]	; (8021c94 <StartInputHandler+0x2d0>)
 8021b0a:	8812      	ldrh	r2, [r2, #0]
 8021b0c:	4293      	cmp	r3, r2
 8021b0e:	dd0a      	ble.n	8021b26 <StartInputHandler+0x162>
 8021b10:	4b5b      	ldr	r3, [pc, #364]	; (8021c80 <StartInputHandler+0x2bc>)
 8021b12:	881b      	ldrh	r3, [r3, #0]
 8021b14:	461a      	mov	r2, r3
 8021b16:	4b5f      	ldr	r3, [pc, #380]	; (8021c94 <StartInputHandler+0x2d0>)
 8021b18:	881b      	ldrh	r3, [r3, #0]
 8021b1a:	4619      	mov	r1, r3
 8021b1c:	4b5e      	ldr	r3, [pc, #376]	; (8021c98 <StartInputHandler+0x2d4>)
 8021b1e:	881b      	ldrh	r3, [r3, #0]
 8021b20:	440b      	add	r3, r1
 8021b22:	429a      	cmp	r2, r3
 8021b24:	db18      	blt.n	8021b58 <StartInputHandler+0x194>
        ||
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 8021b26:	4b56      	ldr	r3, [pc, #344]	; (8021c80 <StartInputHandler+0x2bc>)
 8021b28:	881b      	ldrh	r3, [r3, #0]
 8021b2a:	461a      	mov	r2, r3
 8021b2c:	4b5b      	ldr	r3, [pc, #364]	; (8021c9c <StartInputHandler+0x2d8>)
 8021b2e:	881b      	ldrh	r3, [r3, #0]
 8021b30:	4619      	mov	r1, r3
 8021b32:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8021b34:	fb03 f301 	mul.w	r3, r3, r1
 8021b38:	4413      	add	r3, r2
 8021b3a:	4a52      	ldr	r2, [pc, #328]	; (8021c84 <StartInputHandler+0x2c0>)
 8021b3c:	8812      	ldrh	r2, [r2, #0]
    }

    if (
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOutputData < (u16EscAddrSendMbx + u16SendMbxSize)))
        ||((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrReceiveMbx && (nEscAddrOutputData < (u16EscAddrReceiveMbx + u16ReceiveMbxSize)))
        ||
 8021b3e:	4293      	cmp	r3, r2
 8021b40:	dd0c      	ble.n	8021b5c <StartInputHandler+0x198>
        ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOutputData < (nEscAddrInputData + nPdInputSize)))
 8021b42:	4b4f      	ldr	r3, [pc, #316]	; (8021c80 <StartInputHandler+0x2bc>)
 8021b44:	881b      	ldrh	r3, [r3, #0]
 8021b46:	461a      	mov	r2, r3
 8021b48:	4b4e      	ldr	r3, [pc, #312]	; (8021c84 <StartInputHandler+0x2c0>)
 8021b4a:	881b      	ldrh	r3, [r3, #0]
 8021b4c:	4619      	mov	r1, r3
 8021b4e:	4b4e      	ldr	r3, [pc, #312]	; (8021c88 <StartInputHandler+0x2c4>)
 8021b50:	881b      	ldrh	r3, [r3, #0]
 8021b52:	440b      	add	r3, r1
 8021b54:	429a      	cmp	r2, r3
 8021b56:	da01      	bge.n	8021b5c <StartInputHandler+0x198>
        )
    {

        /* Sync Manager Channel 2 memory area (Outputs) overlaps the Sync Manager memory areas for the Mailbox
           or the Sync Manager Channel 3 memory area (Inputs) */
        return ALSTATUSCODE_INVALIDSMOUTCFG;
 8021b58:	231d      	movs	r3, #29
 8021b5a:	e2f5      	b.n	8022148 <StartInputHandler+0x784>
        --- Check configured synchronization ---
    */

    /* Get the DC Control/Activation register value*/
    /*Read register 0x981 (corresponding masks are adapted)*/
    HW_EscReadByte(dcControl, ESC_DC_SYNC_ACTIVATION_OFFSET);
 8021b5c:	4b50      	ldr	r3, [pc, #320]	; (8021ca0 <StartInputHandler+0x2dc>)
 8021b5e:	781b      	ldrb	r3, [r3, #0]
 8021b60:	77fb      	strb	r3, [r7, #31]

    // Cycle time for Sync0
        HW_EscReadDWord(cycleTimeSync0, ESC_DC_SYNC0_CYCLETIME_OFFSET);
 8021b62:	4b50      	ldr	r3, [pc, #320]	; (8021ca4 <StartInputHandler+0x2e0>)
 8021b64:	681b      	ldr	r3, [r3, #0]
 8021b66:	62fb      	str	r3, [r7, #44]	; 0x2c
        cycleTimeSync0 = SWAPDWORD(cycleTimeSync0);

    // Cycle time for Sync1
        HW_EscReadDWord(shiftTimeSync1, ESC_DC_SYNC1_CYCLETIME_OFFSET);
 8021b68:	4b4f      	ldr	r3, [pc, #316]	; (8021ca8 <StartInputHandler+0x2e4>)
 8021b6a:	681b      	ldr	r3, [r3, #0]
 8021b6c:	62bb      	str	r3, [r7, #40]	; 0x28
        shiftTimeSync1 = SWAPDWORD(shiftTimeSync1);


    SyncType0x1C32 = sSyncManOutPar.u16SyncType;
 8021b6e:	4b40      	ldr	r3, [pc, #256]	; (8021c70 <StartInputHandler+0x2ac>)
 8021b70:	885b      	ldrh	r3, [r3, #2]
 8021b72:	873b      	strh	r3, [r7, #56]	; 0x38
    SyncType0x1C33 = sSyncManInPar.u16SyncType;
 8021b74:	4b3f      	ldr	r3, [pc, #252]	; (8021c74 <StartInputHandler+0x2b0>)
 8021b76:	885b      	ldrh	r3, [r3, #2]
 8021b78:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* check general DC register plausibility and if configuration is supported
       - 0x981 DC Active
       - 0x9A0:0x9A3 Sync0 Cycle
       - 0x9A4:0x9A7 Sync1 Cycle
    */
    if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) != 0)
 8021b7a:	7ffb      	ldrb	r3, [r7, #31]
 8021b7c:	f003 0309 	and.w	r3, r3, #9
 8021b80:	2b00      	cmp	r3, #0
 8021b82:	d05c      	beq.n	8021c3e <StartInputHandler+0x27a>
    {
        /* DC unit is active at least one Sync signal shall be generated */
        if((dcControl & (ESC_DC_SYNC0_ACTIVE_MASK | ESC_DC_SYNC1_ACTIVE_MASK)) == 0)
 8021b84:	7ffb      	ldrb	r3, [r7, #31]
 8021b86:	f003 0306 	and.w	r3, r3, #6
 8021b8a:	2b00      	cmp	r3, #0
 8021b8c:	d101      	bne.n	8021b92 <StartInputHandler+0x1ce>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021b8e:	2330      	movs	r3, #48	; 0x30
 8021b90:	e2da      	b.n	8022148 <StartInputHandler+0x784>
        }

        /* If Sync1 shall only be active if also Sync0 will be generated*/
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8021b92:	7ffb      	ldrb	r3, [r7, #31]
 8021b94:	f003 0302 	and.w	r3, r3, #2
 8021b98:	2b00      	cmp	r3, #0
 8021b9a:	d106      	bne.n	8021baa <StartInputHandler+0x1e6>
            && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 8021b9c:	7ffb      	ldrb	r3, [r7, #31]
 8021b9e:	f003 0304 	and.w	r3, r3, #4
 8021ba2:	2b00      	cmp	r3, #0
 8021ba4:	d001      	beq.n	8021baa <StartInputHandler+0x1e6>
        {
            return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021ba6:	2330      	movs	r3, #48	; 0x30
 8021ba8:	e2ce      	b.n	8022148 <StartInputHandler+0x784>
        }

        if(u16MinSuppSyncType != 0)
 8021baa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021bac:	2b00      	cmp	r3, #0
 8021bae:	d015      	beq.n	8021bdc <StartInputHandler+0x218>
        {
            if((((u16MinSuppSyncType & SYNCTYPE_DCSYNC0SUPP) == 0) && ((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0))
 8021bb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021bb2:	f003 0304 	and.w	r3, r3, #4
 8021bb6:	2b00      	cmp	r3, #0
 8021bb8:	d104      	bne.n	8021bc4 <StartInputHandler+0x200>
 8021bba:	7ffb      	ldrb	r3, [r7, #31]
 8021bbc:	f003 0302 	and.w	r3, r3, #2
 8021bc0:	2b00      	cmp	r3, #0
 8021bc2:	d109      	bne.n	8021bd8 <StartInputHandler+0x214>
                ||(((u16MinSuppSyncType & SYNCTYPE_DCSYNC1SUPP) == 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)))
 8021bc4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021bc6:	f003 0308 	and.w	r3, r3, #8
 8021bca:	2b00      	cmp	r3, #0
 8021bcc:	d106      	bne.n	8021bdc <StartInputHandler+0x218>
 8021bce:	7ffb      	ldrb	r3, [r7, #31]
 8021bd0:	f003 0304 	and.w	r3, r3, #4
 8021bd4:	2b00      	cmp	r3, #0
 8021bd6:	d001      	beq.n	8021bdc <StartInputHandler+0x218>
            {
                /* Sync0 is not supported but will be generated*/
                return ALSTATUSCODE_DCINVALIDSYNCCFG;                   
 8021bd8:	2330      	movs	r3, #48	; 0x30
 8021bda:	e2b5      	b.n	8022148 <StartInputHandler+0x784>
    }
        }

        {
            UINT32 curMinCycleTime = MIN_PD_CYCLE_TIME;
 8021bdc:	4b33      	ldr	r3, [pc, #204]	; (8021cac <StartInputHandler+0x2e8>)
 8021bde:	61bb      	str	r3, [r7, #24]
            curMinCycleTime = sSyncManOutPar.u32MinCycleTime;
 8021be0:	4b23      	ldr	r3, [pc, #140]	; (8021c70 <StartInputHandler+0x2ac>)
 8021be2:	691b      	ldr	r3, [r3, #16]
 8021be4:	61bb      	str	r3, [r7, #24]

            /*Check if Sync0 cycle time is supported*/
            if (cycleTimeSync0 != 0 && (cycleTimeSync0 < curMinCycleTime || cycleTimeSync0 > MAX_PD_CYCLE_TIME))
 8021be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021be8:	2b00      	cmp	r3, #0
 8021bea:	d009      	beq.n	8021c00 <StartInputHandler+0x23c>
 8021bec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021bee:	69bb      	ldr	r3, [r7, #24]
 8021bf0:	429a      	cmp	r2, r3
 8021bf2:	d303      	bcc.n	8021bfc <StartInputHandler+0x238>
 8021bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021bf6:	4a2e      	ldr	r2, [pc, #184]	; (8021cb0 <StartInputHandler+0x2ec>)
 8021bf8:	4293      	cmp	r3, r2
 8021bfa:	d901      	bls.n	8021c00 <StartInputHandler+0x23c>
            {
                    return ALSTATUSCODE_DCSYNC0CYCLETIME;
 8021bfc:	2336      	movs	r3, #54	; 0x36
 8021bfe:	e2a3      	b.n	8022148 <StartInputHandler+0x784>
            }
        }


        /* Check if Subordinated cycles are configured */
        if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 8021c00:	7ffb      	ldrb	r3, [r7, #31]
 8021c02:	f003 0302 	and.w	r3, r3, #2
 8021c06:	2b00      	cmp	r3, #0
 8021c08:	d00e      	beq.n	8021c28 <StartInputHandler+0x264>
 8021c0a:	7ffb      	ldrb	r3, [r7, #31]
 8021c0c:	f003 0304 	and.w	r3, r3, #4
 8021c10:	2b00      	cmp	r3, #0
 8021c12:	d009      	beq.n	8021c28 <StartInputHandler+0x264>
        {
            /* For Subordinated cycles both Sync signals shall be active and Sync0 is not configured in single shot (cycle time == 0)*/
            if((shiftTimeSync1 > 0) && (shiftTimeSync1 >= cycleTimeSync0))
 8021c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021c16:	2b00      	cmp	r3, #0
 8021c18:	d006      	beq.n	8021c28 <StartInputHandler+0x264>
 8021c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021c1e:	429a      	cmp	r2, r3
 8021c20:	d302      	bcc.n	8021c28 <StartInputHandler+0x264>
            {
                bSubordinatedCycles = TRUE;
 8021c22:	2301      	movs	r3, #1
 8021c24:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
            }
        }

        /* Dump an error if subordinated cycles are configured but not supported */
        if(bSubordinatedCycles && ((u16MinSuppSyncType & SYNCTYPE_SUBCYCLESUPP) == 0))
 8021c28:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8021c2c:	2b00      	cmp	r3, #0
 8021c2e:	d006      	beq.n	8021c3e <StartInputHandler+0x27a>
 8021c30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8021c32:	f003 0310 	and.w	r3, r3, #16
 8021c36:	2b00      	cmp	r3, #0
 8021c38:	d101      	bne.n	8021c3e <StartInputHandler+0x27a>
        {
             return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021c3a:	2330      	movs	r3, #48	; 0x30
 8021c3c:	e284      	b.n	8022148 <StartInputHandler+0x784>


    /*
        Check if the user configured Sync Type matches the DC register values (if the Sync Type is supported was already checked in the object write function)
    */
    if(bSyncSetByUser)
 8021c3e:	4b1d      	ldr	r3, [pc, #116]	; (8021cb4 <StartInputHandler+0x2f0>)
 8021c40:	781b      	ldrb	r3, [r3, #0]
 8021c42:	2b00      	cmp	r3, #0
 8021c44:	d052      	beq.n	8021cec <StartInputHandler+0x328>
    {
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 8021c46:	7ffb      	ldrb	r3, [r7, #31]
 8021c48:	f003 0309 	and.w	r3, r3, #9
 8021c4c:	2b00      	cmp	r3, #0
 8021c4e:	d133      	bne.n	8021cb8 <StartInputHandler+0x2f4>
        {
            /* DC out unit not enabled => no DC mode shall be set */
            if((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8021c50:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021c52:	2b02      	cmp	r3, #2
 8021c54:	d009      	beq.n	8021c6a <StartInputHandler+0x2a6>
 8021c56:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021c58:	2b03      	cmp	r3, #3
 8021c5a:	d006      	beq.n	8021c6a <StartInputHandler+0x2a6>
                ||(SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))
 8021c5c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021c5e:	2b02      	cmp	r3, #2
 8021c60:	d003      	beq.n	8021c6a <StartInputHandler+0x2a6>
 8021c62:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021c64:	2b03      	cmp	r3, #3
 8021c66:	f040 8085 	bne.w	8021d74 <StartInputHandler+0x3b0>
            {
                return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021c6a:	2330      	movs	r3, #48	; 0x30
 8021c6c:	e26c      	b.n	8022148 <StartInputHandler+0x784>
 8021c6e:	bf00      	nop
 8021c70:	1fff2ba4 	.word	0x1fff2ba4
 8021c74:	1fff2b60 	.word	0x1fff2b60
 8021c78:	1fff2a9e 	.word	0x1fff2a9e
 8021c7c:	1fff2ab8 	.word	0x1fff2ab8
 8021c80:	1fff2a92 	.word	0x1fff2a92
 8021c84:	1fff2aca 	.word	0x1fff2aca
 8021c88:	1fff2ab2 	.word	0x1fff2ab2
 8021c8c:	1fff2b4e 	.word	0x1fff2b4e
 8021c90:	1fff2b44 	.word	0x1fff2b44
 8021c94:	1fff2b3c 	.word	0x1fff2b3c
 8021c98:	1fff2b56 	.word	0x1fff2b56
 8021c9c:	1fff2a86 	.word	0x1fff2a86
 8021ca0:	54010981 	.word	0x54010981
 8021ca4:	540109a0 	.word	0x540109a0
 8021ca8:	540109a4 	.word	0x540109a4
 8021cac:	0001e848 	.word	0x0001e848
 8021cb0:	c3500000 	.word	0xc3500000
 8021cb4:	1fff2be8 	.word	0x1fff2be8
            }
        } //if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
    else
    {
            if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)
 8021cb8:	7ffb      	ldrb	r3, [r7, #31]
 8021cba:	f003 0304 	and.w	r3, r3, #4
 8021cbe:	2b00      	cmp	r3, #0
 8021cc0:	d107      	bne.n	8021cd2 <StartInputHandler+0x30e>
            {
                /* No Sync 1 is generated => No Sync1 Sync Type shall configured*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC1)
 8021cc2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021cc4:	2b03      	cmp	r3, #3
 8021cc6:	d002      	beq.n	8021cce <StartInputHandler+0x30a>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC1))
 8021cc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021cca:	2b03      	cmp	r3, #3
 8021ccc:	d101      	bne.n	8021cd2 <StartInputHandler+0x30e>
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021cce:	2330      	movs	r3, #48	; 0x30
 8021cd0:	e23a      	b.n	8022148 <StartInputHandler+0x784>
                }
            } //if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)

            if((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 8021cd2:	7ffb      	ldrb	r3, [r7, #31]
 8021cd4:	f003 0302 	and.w	r3, r3, #2
 8021cd8:	2b00      	cmp	r3, #0
 8021cda:	d14b      	bne.n	8021d74 <StartInputHandler+0x3b0>
            {
                /* No Sync 0 is generated => No Sync0 Sync Type shall configured*/
                if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC0)
 8021cdc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021cde:	2b02      	cmp	r3, #2
 8021ce0:	d002      	beq.n	8021ce8 <StartInputHandler+0x324>
                    ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC0))
 8021ce2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021ce4:	2b02      	cmp	r3, #2
 8021ce6:	d145      	bne.n	8021d74 <StartInputHandler+0x3b0>
                {
                    return ALSTATUSCODE_DCINVALIDSYNCCFG;
 8021ce8:	2330      	movs	r3, #48	; 0x30
 8021cea:	e22d      	b.n	8022148 <StartInputHandler+0x784>
        }
    } //if(bSyncSetByUser)
    else
    {
        /* No Sync Type selected by user => Configure Sync Type based on DC register values*/
        if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 8021cec:	7ffb      	ldrb	r3, [r7, #31]
 8021cee:	f003 0309 	and.w	r3, r3, #9
 8021cf2:	2b00      	cmp	r3, #0
 8021cf4:	d11d      	bne.n	8021d32 <StartInputHandler+0x36e>
        {
            /* Activation or auto activation of the Sync Out Unit is disabled => Free Run or SM Sync is configured*/

            /* AL Event enabled => Configure SM Sync*/
            if (nPdOutputSize > 0)
 8021cf6:	4b95      	ldr	r3, [pc, #596]	; (8021f4c <StartInputHandler+0x588>)
 8021cf8:	881b      	ldrh	r3, [r3, #0]
 8021cfa:	2b00      	cmp	r3, #0
 8021cfc:	d00b      	beq.n	8021d16 <StartInputHandler+0x352>
            {
                SyncType0x1C32 = SYNCTYPE_SM_SYNCHRON;
 8021cfe:	2301      	movs	r3, #1
 8021d00:	873b      	strh	r3, [r7, #56]	; 0x38
                
                if (nPdInputSize > 0)
 8021d02:	4b93      	ldr	r3, [pc, #588]	; (8021f50 <StartInputHandler+0x58c>)
 8021d04:	881b      	ldrh	r3, [r3, #0]
 8021d06:	2b00      	cmp	r3, #0
 8021d08:	d002      	beq.n	8021d10 <StartInputHandler+0x34c>
                {
                    SyncType0x1C33 = SYNCTYPE_SM2_SYNCHRON;
 8021d0a:	2322      	movs	r3, #34	; 0x22
 8021d0c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8021d0e:	e031      	b.n	8021d74 <StartInputHandler+0x3b0>
                }
                else
                {
                    SyncType0x1C33 = SYNCTYPE_FREERUN;
 8021d10:	2300      	movs	r3, #0
 8021d12:	86fb      	strh	r3, [r7, #54]	; 0x36
 8021d14:	e02e      	b.n	8021d74 <StartInputHandler+0x3b0>
                }
            }
            else if (nPdInputSize > 0)
 8021d16:	4b8e      	ldr	r3, [pc, #568]	; (8021f50 <StartInputHandler+0x58c>)
 8021d18:	881b      	ldrh	r3, [r3, #0]
 8021d1a:	2b00      	cmp	r3, #0
 8021d1c:	d004      	beq.n	8021d28 <StartInputHandler+0x364>
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8021d1e:	2300      	movs	r3, #0
 8021d20:	873b      	strh	r3, [r7, #56]	; 0x38
                SyncType0x1C33 = SYNCTYPE_SM_SYNCHRON;
 8021d22:	2301      	movs	r3, #1
 8021d24:	86fb      	strh	r3, [r7, #54]	; 0x36
 8021d26:	e025      	b.n	8021d74 <StartInputHandler+0x3b0>
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8021d28:	2300      	movs	r3, #0
 8021d2a:	873b      	strh	r3, [r7, #56]	; 0x38
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8021d2c:	2300      	movs	r3, #0
 8021d2e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8021d30:	e020      	b.n	8021d74 <StartInputHandler+0x3b0>
            }

        }
        else
        {
            if (nPdOutputSize > 0)
 8021d32:	4b86      	ldr	r3, [pc, #536]	; (8021f4c <StartInputHandler+0x588>)
 8021d34:	881b      	ldrh	r3, [r3, #0]
 8021d36:	2b00      	cmp	r3, #0
 8021d38:	d009      	beq.n	8021d4e <StartInputHandler+0x38a>
            {
                /* Sync Signal generation is active*/
                if (bSubordinatedCycles)
 8021d3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8021d3e:	2b00      	cmp	r3, #0
 8021d40:	d002      	beq.n	8021d48 <StartInputHandler+0x384>
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC1;
 8021d42:	2303      	movs	r3, #3
 8021d44:	873b      	strh	r3, [r7, #56]	; 0x38
 8021d46:	e004      	b.n	8021d52 <StartInputHandler+0x38e>
                }
                else
                {
                    SyncType0x1C32 = SYNCTYPE_DCSYNC0;
 8021d48:	2302      	movs	r3, #2
 8021d4a:	873b      	strh	r3, [r7, #56]	; 0x38
 8021d4c:	e001      	b.n	8021d52 <StartInputHandler+0x38e>
                }
            }
            else
            {
                SyncType0x1C32 = SYNCTYPE_FREERUN;
 8021d4e:	2300      	movs	r3, #0
 8021d50:	873b      	strh	r3, [r7, #56]	; 0x38
            }


            if (nPdInputSize > 0)
 8021d52:	4b7f      	ldr	r3, [pc, #508]	; (8021f50 <StartInputHandler+0x58c>)
 8021d54:	881b      	ldrh	r3, [r3, #0]
 8021d56:	2b00      	cmp	r3, #0
 8021d58:	d00a      	beq.n	8021d70 <StartInputHandler+0x3ac>
            {
                if ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)
 8021d5a:	7ffb      	ldrb	r3, [r7, #31]
 8021d5c:	f003 0304 	and.w	r3, r3, #4
 8021d60:	2b00      	cmp	r3, #0
 8021d62:	d002      	beq.n	8021d6a <StartInputHandler+0x3a6>
                {
                    /* If Sync1 is available the inputs will always be mapped with Sync1 */
                    SyncType0x1C33 = SYNCTYPE_DCSYNC1;
 8021d64:	2303      	movs	r3, #3
 8021d66:	86fb      	strh	r3, [r7, #54]	; 0x36
 8021d68:	e004      	b.n	8021d74 <StartInputHandler+0x3b0>
                }
                else
                {
                    /* Map Inputs based on Sync0*/
                    SyncType0x1C33 = SYNCTYPE_DCSYNC0;
 8021d6a:	2302      	movs	r3, #2
 8021d6c:	86fb      	strh	r3, [r7, #54]	; 0x36
 8021d6e:	e001      	b.n	8021d74 <StartInputHandler+0x3b0>
                }
            }
            else
            {
                SyncType0x1C33 = SYNCTYPE_FREERUN;
 8021d70:	2300      	movs	r3, #0
 8021d72:	86fb      	strh	r3, [r7, #54]	; 0x36
            }
        }
    }

    /* Update Cycle time entries if DC Sync Mode enabled */
    if(SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8021d74:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021d76:	2b03      	cmp	r3, #3
 8021d78:	d10c      	bne.n	8021d94 <StartInputHandler+0x3d0>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8021d7a:	4a76      	ldr	r2, [pc, #472]	; (8021f54 <StartInputHandler+0x590>)
 8021d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d7e:	6253      	str	r3, [r2, #36]	; 0x24
        sSyncManOutPar.u32CycleTime = (UINT32)cycleTimeSync0;
 8021d80:	4a74      	ldr	r2, [pc, #464]	; (8021f54 <StartInputHandler+0x590>)
 8021d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d84:	6053      	str	r3, [r2, #4]

        sSyncManInPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8021d86:	4a74      	ldr	r2, [pc, #464]	; (8021f58 <StartInputHandler+0x594>)
 8021d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d8a:	6253      	str	r3, [r2, #36]	; 0x24
        sSyncManInPar.u32CycleTime = (UINT32)cycleTimeSync0;
 8021d8c:	4a72      	ldr	r2, [pc, #456]	; (8021f58 <StartInputHandler+0x594>)
 8021d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d90:	6053      	str	r3, [r2, #4]
 8021d92:	e00e      	b.n	8021db2 <StartInputHandler+0x3ee>
    }
    else if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8021d94:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021d96:	2b02      	cmp	r3, #2
 8021d98:	d10b      	bne.n	8021db2 <StartInputHandler+0x3ee>
    {
        sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8021d9a:	4a6e      	ldr	r2, [pc, #440]	; (8021f54 <StartInputHandler+0x590>)
 8021d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d9e:	6253      	str	r3, [r2, #36]	; 0x24
        sSyncManOutPar.u32CycleTime = (UINT32)cycleTimeSync0;
 8021da0:	4a6c      	ldr	r2, [pc, #432]	; (8021f54 <StartInputHandler+0x590>)
 8021da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021da4:	6053      	str	r3, [r2, #4]

        sSyncManInPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 8021da6:	4a6c      	ldr	r2, [pc, #432]	; (8021f58 <StartInputHandler+0x594>)
 8021da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021daa:	6253      	str	r3, [r2, #36]	; 0x24
        sSyncManInPar.u32CycleTime = (UINT32)cycleTimeSync0;
 8021dac:	4a6a      	ldr	r2, [pc, #424]	; (8021f58 <StartInputHandler+0x594>)
 8021dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021db0:	6053      	str	r3, [r2, #4]
    }

    /* Set global flags based on Sync Type */
    if ( !b3BufferMode )
 8021db2:	4b6a      	ldr	r3, [pc, #424]	; (8021f5c <StartInputHandler+0x598>)
 8021db4:	781b      	ldrb	r3, [r3, #0]
 8021db6:	f083 0301 	eor.w	r3, r3, #1
 8021dba:	b2db      	uxtb	r3, r3
 8021dbc:	2b00      	cmp	r3, #0
 8021dbe:	d007      	beq.n	8021dd0 <StartInputHandler+0x40c>
    {
        /* 1-Buffer-Mode configured => For free run it shall be 3Buffer mode*/
        if (( SyncType0x1C32 == SYNCTYPE_FREERUN ) || ( SyncType0x1C33 == SYNCTYPE_FREERUN ))
 8021dc0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021dc2:	2b00      	cmp	r3, #0
 8021dc4:	d002      	beq.n	8021dcc <StartInputHandler+0x408>
 8021dc6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021dc8:	2b00      	cmp	r3, #0
 8021dca:	d101      	bne.n	8021dd0 <StartInputHandler+0x40c>
        {
                return ALSTATUSCODE_FREERUNNEEDS3BUFFERMODE;
 8021dcc:	2329      	movs	r3, #41	; 0x29
 8021dce:	e1bb      	b.n	8022148 <StartInputHandler+0x784>
        }
    }

    /* If no free run is supported the EscInt is always enabled*/
        if (( SyncType0x1C32 != SYNCTYPE_FREERUN ) || ( SyncType0x1C33 != SYNCTYPE_FREERUN ))
 8021dd0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021dd2:	2b00      	cmp	r3, #0
 8021dd4:	d102      	bne.n	8021ddc <StartInputHandler+0x418>
 8021dd6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021dd8:	2b00      	cmp	r3, #0
 8021dda:	d002      	beq.n	8021de2 <StartInputHandler+0x41e>
        {
        /* ECAT Synchron Mode, the ESC interrupt is enabled */
        bEscIntEnabled = TRUE;
 8021ddc:	4b60      	ldr	r3, [pc, #384]	; (8021f60 <StartInputHandler+0x59c>)
 8021dde:	2201      	movs	r2, #1
 8021de0:	701a      	strb	r2, [r3, #0]
    }

        /* Update value for AL Event Mask register (0x204) */
        if(bEscIntEnabled)
 8021de2:	4b5f      	ldr	r3, [pc, #380]	; (8021f60 <StartInputHandler+0x59c>)
 8021de4:	781b      	ldrb	r3, [r3, #0]
 8021de6:	2b00      	cmp	r3, #0
 8021de8:	d010      	beq.n	8021e0c <StartInputHandler+0x448>
        {
            if(nPdOutputSize > 0)
 8021dea:	4b58      	ldr	r3, [pc, #352]	; (8021f4c <StartInputHandler+0x588>)
 8021dec:	881b      	ldrh	r3, [r3, #0]
 8021dee:	2b00      	cmp	r3, #0
 8021df0:	d004      	beq.n	8021dfc <StartInputHandler+0x438>
            {
                u16ALEventMask = PROCESS_OUTPUT_EVENT;
 8021df2:	4b5c      	ldr	r3, [pc, #368]	; (8021f64 <StartInputHandler+0x5a0>)
 8021df4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8021df8:	801a      	strh	r2, [r3, #0]
 8021dfa:	e007      	b.n	8021e0c <StartInputHandler+0x448>
            }
            else if(nPdInputSize > 0)
 8021dfc:	4b54      	ldr	r3, [pc, #336]	; (8021f50 <StartInputHandler+0x58c>)
 8021dfe:	881b      	ldrh	r3, [r3, #0]
 8021e00:	2b00      	cmp	r3, #0
 8021e02:	d003      	beq.n	8021e0c <StartInputHandler+0x448>
            {
                u16ALEventMask = PROCESS_INPUT_EVENT;
 8021e04:	4b57      	ldr	r3, [pc, #348]	; (8021f64 <StartInputHandler+0x5a0>)
 8021e06:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8021e0a:	801a      	strh	r2, [r3, #0]
            }

        }

        if ((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 8021e0c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021e0e:	2b02      	cmp	r3, #2
 8021e10:	d008      	beq.n	8021e24 <StartInputHandler+0x460>
 8021e12:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021e14:	2b03      	cmp	r3, #3
 8021e16:	d005      	beq.n	8021e24 <StartInputHandler+0x460>
            || (SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))/* Sync to Sync0 or Sync1 is enabled*/
 8021e18:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021e1a:	2b02      	cmp	r3, #2
 8021e1c:	d002      	beq.n	8021e24 <StartInputHandler+0x460>
 8021e1e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021e20:	2b03      	cmp	r3, #3
 8021e22:	d109      	bne.n	8021e38 <StartInputHandler+0x474>
        {
            /* slave is running in DC-mode */
            bDcSyncActive = TRUE;
 8021e24:	4b50      	ldr	r3, [pc, #320]	; (8021f68 <StartInputHandler+0x5a4>)
 8021e26:	2201      	movs	r2, #1
 8021e28:	701a      	strb	r2, [r3, #0]

            /*In case of an Input only application with DC no PDI Isr handling is required*/
            if (nPdOutputSize == 0)
 8021e2a:	4b48      	ldr	r3, [pc, #288]	; (8021f4c <StartInputHandler+0x588>)
 8021e2c:	881b      	ldrh	r3, [r3, #0]
 8021e2e:	2b00      	cmp	r3, #0
 8021e30:	d102      	bne.n	8021e38 <StartInputHandler+0x474>
            {
               u16ALEventMask = 0;
 8021e32:	4b4c      	ldr	r3, [pc, #304]	; (8021f64 <StartInputHandler+0x5a0>)
 8021e34:	2200      	movs	r2, #0
 8021e36:	801a      	strh	r2, [r3, #0]
            }
        }



    sSyncManOutPar.u16SyncType = SyncType0x1C32;
 8021e38:	4a46      	ldr	r2, [pc, #280]	; (8021f54 <StartInputHandler+0x590>)
 8021e3a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021e3c:	8053      	strh	r3, [r2, #2]
    sSyncManInPar.u16SyncType = SyncType0x1C33;
 8021e3e:	4a46      	ldr	r2, [pc, #280]	; (8021f58 <StartInputHandler+0x594>)
 8021e40:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021e42:	8053      	strh	r3, [r2, #2]

    /* Calculate number of Sync0 events within one SM cycle and the Sync0 events on which the inputs has to be latched*/
    LatchInputSync0Value = 0;
 8021e44:	4b49      	ldr	r3, [pc, #292]	; (8021f6c <StartInputHandler+0x5a8>)
 8021e46:	2200      	movs	r2, #0
 8021e48:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 8021e4a:	4b49      	ldr	r3, [pc, #292]	; (8021f70 <StartInputHandler+0x5ac>)
 8021e4c:	2200      	movs	r2, #0
 8021e4e:	801a      	strh	r2, [r3, #0]
    u16SmSync0Value = 0;
 8021e50:	4b48      	ldr	r3, [pc, #288]	; (8021f74 <StartInputHandler+0x5b0>)
 8021e52:	2200      	movs	r2, #0
 8021e54:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 8021e56:	4b48      	ldr	r3, [pc, #288]	; (8021f78 <StartInputHandler+0x5b4>)
 8021e58:	2200      	movs	r2, #0
 8021e5a:	801a      	strh	r2, [r3, #0]


    if(bSubordinatedCycles == TRUE)
 8021e5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8021e60:	2b00      	cmp	r3, #0
 8021e62:	d03b      	beq.n	8021edc <StartInputHandler+0x518>
    {
        
        UINT32 cycleTimeSync1 = (shiftTimeSync1 + cycleTimeSync0);
 8021e64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e68:	4413      	add	r3, r2
 8021e6a:	617b      	str	r3, [r7, #20]


        /* get the number of Sync0 event within on SM cycle */
        if(shiftTimeSync1 >= cycleTimeSync0)
 8021e6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e70:	429a      	cmp	r2, r3
 8021e72:	d317      	bcc.n	8021ea4 <StartInputHandler+0x4e0>
        {

            u16SmSync0Value = (UINT16)(cycleTimeSync1 / cycleTimeSync0);
 8021e74:	697a      	ldr	r2, [r7, #20]
 8021e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8021e7c:	b29a      	uxth	r2, r3
 8021e7e:	4b3d      	ldr	r3, [pc, #244]	; (8021f74 <StartInputHandler+0x5b0>)
 8021e80:	801a      	strh	r2, [r3, #0]
            
            if((cycleTimeSync1 % cycleTimeSync0) == 0)
 8021e82:	697b      	ldr	r3, [r7, #20]
 8021e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021e86:	fbb3 f2f2 	udiv	r2, r3, r2
 8021e8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8021e8c:	fb01 f202 	mul.w	r2, r1, r2
 8021e90:	1a9b      	subs	r3, r3, r2
 8021e92:	2b00      	cmp	r3, #0
 8021e94:	d109      	bne.n	8021eaa <StartInputHandler+0x4e6>
            {
                /* if the Sync1cycletime/Sync0cycletime ratio is even one additional tick */
                u16SmSync0Value ++;
 8021e96:	4b37      	ldr	r3, [pc, #220]	; (8021f74 <StartInputHandler+0x5b0>)
 8021e98:	881b      	ldrh	r3, [r3, #0]
 8021e9a:	3301      	adds	r3, #1
 8021e9c:	b29a      	uxth	r2, r3
 8021e9e:	4b35      	ldr	r3, [pc, #212]	; (8021f74 <StartInputHandler+0x5b0>)
 8021ea0:	801a      	strh	r2, [r3, #0]
 8021ea2:	e002      	b.n	8021eaa <StartInputHandler+0x4e6>
            }
        }
        else
        {
            u16SmSync0Value = 1;
 8021ea4:	4b33      	ldr	r3, [pc, #204]	; (8021f74 <StartInputHandler+0x5b0>)
 8021ea6:	2201      	movs	r2, #1
 8021ea8:	801a      	strh	r2, [r3, #0]
        }

        /* Calculate the Sync0 tick on which the inputs shall be latched (last Sync0 before the next Sync1 event)*/
        LatchInputSync0Value = (UINT16) (cycleTimeSync1 / cycleTimeSync0);
 8021eaa:	697a      	ldr	r2, [r7, #20]
 8021eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8021eb2:	b29a      	uxth	r2, r3
 8021eb4:	4b2d      	ldr	r3, [pc, #180]	; (8021f6c <StartInputHandler+0x5a8>)
 8021eb6:	801a      	strh	r2, [r3, #0]

        if ((cycleTimeSync1 % cycleTimeSync0) > 0)
 8021eb8:	697b      	ldr	r3, [r7, #20]
 8021eba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021ebc:	fbb3 f2f2 	udiv	r2, r3, r2
 8021ec0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8021ec2:	fb01 f202 	mul.w	r2, r1, r2
 8021ec6:	1a9b      	subs	r3, r3, r2
 8021ec8:	2b00      	cmp	r3, #0
 8021eca:	d006      	beq.n	8021eda <StartInputHandler+0x516>
        {
            LatchInputSync0Value++;
 8021ecc:	4b27      	ldr	r3, [pc, #156]	; (8021f6c <StartInputHandler+0x5a8>)
 8021ece:	881b      	ldrh	r3, [r3, #0]
 8021ed0:	3301      	adds	r3, #1
 8021ed2:	b29a      	uxth	r2, r3
 8021ed4:	4b25      	ldr	r3, [pc, #148]	; (8021f6c <StartInputHandler+0x5a8>)
 8021ed6:	801a      	strh	r2, [r3, #0]
 8021ed8:	e00c      	b.n	8021ef4 <StartInputHandler+0x530>
 8021eda:	e00b      	b.n	8021ef4 <StartInputHandler+0x530>
        }

    }
    else 
    {
        if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 8021edc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8021ede:	2b02      	cmp	r3, #2
 8021ee0:	d102      	bne.n	8021ee8 <StartInputHandler+0x524>
        {
            /* if SyncType of 0x1C32 is 2 the Sync0 event is trigger once during a SM cycle */
            u16SmSync0Value = 1;
 8021ee2:	4b24      	ldr	r3, [pc, #144]	; (8021f74 <StartInputHandler+0x5b0>)
 8021ee4:	2201      	movs	r2, #1
 8021ee6:	801a      	strh	r2, [r3, #0]
        }   

        if(SyncType0x1C33 != SYNCTYPE_DCSYNC1)
 8021ee8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8021eea:	2b03      	cmp	r3, #3
 8021eec:	d002      	beq.n	8021ef4 <StartInputHandler+0x530>
        {
            LatchInputSync0Value = 1;
 8021eee:	4b1f      	ldr	r3, [pc, #124]	; (8021f6c <StartInputHandler+0x5a8>)
 8021ef0:	2201      	movs	r2, #1
 8021ef2:	801a      	strh	r2, [r3, #0]
    }



    /* reset the error counter indicating synchronization problems */
    sCycleDiag.syncFailedCounter = 0;
 8021ef4:	4b21      	ldr	r3, [pc, #132]	; (8021f7c <StartInputHandler+0x5b8>)
 8021ef6:	2200      	movs	r2, #0
 8021ef8:	801a      	strh	r2, [r3, #0]
    /*
        --- Check watchdog settings ---
    */

    /*get the watchdog time (register 0x420). if value is > 0 watchdog is active*/
    HW_EscReadWord(wd, ESC_PD_WD_TIME);
 8021efa:	4b21      	ldr	r3, [pc, #132]	; (8021f80 <StartInputHandler+0x5bc>)
 8021efc:	881b      	ldrh	r3, [r3, #0]
 8021efe:	867b      	strh	r3, [r7, #50]	; 0x32
    wd = SWAPWORD(wd);

    if (nPdOutputSize > 0 &&  wd != 0 )
 8021f00:	4b12      	ldr	r3, [pc, #72]	; (8021f4c <StartInputHandler+0x588>)
 8021f02:	881b      	ldrh	r3, [r3, #0]
 8021f04:	2b00      	cmp	r3, #0
 8021f06:	d049      	beq.n	8021f9c <StartInputHandler+0x5d8>
 8021f08:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8021f0a:	2b00      	cmp	r3, #0
 8021f0c:	d046      	beq.n	8021f9c <StartInputHandler+0x5d8>
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
 8021f0e:	4b1d      	ldr	r3, [pc, #116]	; (8021f84 <StartInputHandler+0x5c0>)
 8021f10:	881b      	ldrh	r3, [r3, #0]
 8021f12:	86bb      	strh	r3, [r7, #52]	; 0x34
    wdiv = SWAPWORD(wdiv);
        if ( wdiv != 0 )
 8021f14:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8021f16:	2b00      	cmp	r3, #0
 8021f18:	d03a      	beq.n	8021f90 <StartInputHandler+0x5cc>
        {
            /* the ESC subtracts 2 in register 0x400 so it has to be added here */
            UINT32 d = wdiv+2;
 8021f1a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8021f1c:	3302      	adds	r3, #2
 8021f1e:	613b      	str	r3, [r7, #16]


            d *= wd;
 8021f20:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8021f22:	693b      	ldr	r3, [r7, #16]
 8021f24:	fb02 f303 	mul.w	r3, r2, r3
 8021f28:	613b      	str	r3, [r7, #16]
            /* store watchdog in ms in variable EcatWdValue */
            /* watchdog value has to be rounded up */
            d = (INT32)(d + 24999);
 8021f2a:	693b      	ldr	r3, [r7, #16]
 8021f2c:	f503 43c3 	add.w	r3, r3, #24960	; 0x6180
 8021f30:	3327      	adds	r3, #39	; 0x27
 8021f32:	613b      	str	r3, [r7, #16]
            d /= 25000;
 8021f34:	693b      	ldr	r3, [r7, #16]
 8021f36:	08db      	lsrs	r3, r3, #3
 8021f38:	4a13      	ldr	r2, [pc, #76]	; (8021f88 <StartInputHandler+0x5c4>)
 8021f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8021f3e:	0a1b      	lsrs	r3, r3, #8
 8021f40:	613b      	str	r3, [r7, #16]
            EcatWdValue = (UINT16) d;
 8021f42:	693b      	ldr	r3, [r7, #16]
 8021f44:	b29a      	uxth	r2, r3
 8021f46:	4b11      	ldr	r3, [pc, #68]	; (8021f8c <StartInputHandler+0x5c8>)
 8021f48:	801a      	strh	r2, [r3, #0]
    if (nPdOutputSize > 0 &&  wd != 0 )
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
    wdiv = SWAPWORD(wdiv);
        if ( wdiv != 0 )
 8021f4a:	e02c      	b.n	8021fa6 <StartInputHandler+0x5e2>
 8021f4c:	1fff2a86 	.word	0x1fff2a86
 8021f50:	1fff2ab2 	.word	0x1fff2ab2
 8021f54:	1fff2ba4 	.word	0x1fff2ba4
 8021f58:	1fff2b60 	.word	0x1fff2b60
 8021f5c:	1fff2a80 	.word	0x1fff2a80
 8021f60:	1fff2ac3 	.word	0x1fff2ac3
 8021f64:	1fff2a9e 	.word	0x1fff2a9e
 8021f68:	1fff2abc 	.word	0x1fff2abc
 8021f6c:	1fff2aae 	.word	0x1fff2aae
 8021f70:	1fff2a8e 	.word	0x1fff2a8e
 8021f74:	1fff2ab4 	.word	0x1fff2ab4
 8021f78:	1fff2ac6 	.word	0x1fff2ac6
 8021f7c:	1fff2bec 	.word	0x1fff2bec
 8021f80:	54010420 	.word	0x54010420
 8021f84:	54010400 	.word	0x54010400
 8021f88:	14f8b589 	.word	0x14f8b589
 8021f8c:	1fff2ac0 	.word	0x1fff2ac0
            d /= 25000;
            EcatWdValue = (UINT16) d;
        }
        else
        {
            wd = 0;
 8021f90:	2300      	movs	r3, #0
 8021f92:	867b      	strh	r3, [r7, #50]	; 0x32
            /* wd value has to be set to zero, if the wd is 0 */
            EcatWdValue = 0;
 8021f94:	4b6e      	ldr	r3, [pc, #440]	; (8022150 <StartInputHandler+0x78c>)
 8021f96:	2200      	movs	r2, #0
 8021f98:	801a      	strh	r2, [r3, #0]
    if (nPdOutputSize > 0 &&  wd != 0 )
    {
    /*get watchdog divider (register 0x400)*/
    HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
    wdiv = SWAPWORD(wdiv);
        if ( wdiv != 0 )
 8021f9a:	e004      	b.n	8021fa6 <StartInputHandler+0x5e2>
        }
    }
    else
    {
        /* the watchdog is deactivated or slave has no output process data*/
        wdiv = 0;
 8021f9c:	2300      	movs	r3, #0
 8021f9e:	86bb      	strh	r3, [r7, #52]	; 0x34
        EcatWdValue = 0;
 8021fa0:	4b6b      	ldr	r3, [pc, #428]	; (8022150 <StartInputHandler+0x78c>)
 8021fa2:	2200      	movs	r2, #0
 8021fa4:	801a      	strh	r2, [r3, #0]
    }

    if((EcatWdValue == 0 && bWdTrigger) || (EcatWdValue != 0 && !bWdTrigger))
 8021fa6:	4b6a      	ldr	r3, [pc, #424]	; (8022150 <StartInputHandler+0x78c>)
 8021fa8:	881b      	ldrh	r3, [r3, #0]
 8021faa:	2b00      	cmp	r3, #0
 8021fac:	d103      	bne.n	8021fb6 <StartInputHandler+0x5f2>
 8021fae:	4b69      	ldr	r3, [pc, #420]	; (8022154 <StartInputHandler+0x790>)
 8021fb0:	781b      	ldrb	r3, [r3, #0]
 8021fb2:	2b00      	cmp	r3, #0
 8021fb4:	d10a      	bne.n	8021fcc <StartInputHandler+0x608>
 8021fb6:	4b66      	ldr	r3, [pc, #408]	; (8022150 <StartInputHandler+0x78c>)
 8021fb8:	881b      	ldrh	r3, [r3, #0]
 8021fba:	2b00      	cmp	r3, #0
 8021fbc:	d008      	beq.n	8021fd0 <StartInputHandler+0x60c>
 8021fbe:	4b65      	ldr	r3, [pc, #404]	; (8022154 <StartInputHandler+0x790>)
 8021fc0:	781b      	ldrb	r3, [r3, #0]
 8021fc2:	f083 0301 	eor.w	r3, r3, #1
 8021fc6:	b2db      	uxtb	r3, r3
 8021fc8:	2b00      	cmp	r3, #0
 8021fca:	d001      	beq.n	8021fd0 <StartInputHandler+0x60c>
    {
        /* if the WD-Trigger in the Sync Manager Channel 2 Control-Byte is set (Bit 6 of Register 0x814)
            an error has to be returned */
        return ALSTATUSCODE_INVALIDWDCFG;
 8021fcc:	231f      	movs	r3, #31
 8021fce:	e0bb      	b.n	8022148 <StartInputHandler+0x784>
    }

    if ( bEscIntEnabled && nPdOutputSize != 0 )
 8021fd0:	4b61      	ldr	r3, [pc, #388]	; (8022158 <StartInputHandler+0x794>)
 8021fd2:	781b      	ldrb	r3, [r3, #0]
 8021fd4:	2b00      	cmp	r3, #0
 8021fd6:	d00a      	beq.n	8021fee <StartInputHandler+0x62a>
 8021fd8:	4b60      	ldr	r3, [pc, #384]	; (802215c <StartInputHandler+0x798>)
 8021fda:	881b      	ldrh	r3, [r3, #0]
 8021fdc:	2b00      	cmp	r3, #0
 8021fde:	d006      	beq.n	8021fee <StartInputHandler+0x62a>
    {
        /* ECAT synchron Mode is active, the Sync Manager Channel 2 event
           has to activated in the AL-Event mask register */
        u16ALEventMask |= PROCESS_OUTPUT_EVENT;
 8021fe0:	4b5f      	ldr	r3, [pc, #380]	; (8022160 <StartInputHandler+0x79c>)
 8021fe2:	881b      	ldrh	r3, [r3, #0]
 8021fe4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8021fe8:	b29a      	uxth	r2, r3
 8021fea:	4b5d      	ldr	r3, [pc, #372]	; (8022160 <StartInputHandler+0x79c>)
 8021fec:	801a      	strh	r2, [r3, #0]
    }
/*The application ESM function is separated from this function to handle pending transitions*/

    Sync0WdValue = 0;
 8021fee:	4b5d      	ldr	r3, [pc, #372]	; (8022164 <StartInputHandler+0x7a0>)
 8021ff0:	2200      	movs	r2, #0
 8021ff2:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 8021ff4:	4b5c      	ldr	r3, [pc, #368]	; (8022168 <StartInputHandler+0x7a4>)
 8021ff6:	2200      	movs	r2, #0
 8021ff8:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 8021ffa:	4b5c      	ldr	r3, [pc, #368]	; (802216c <StartInputHandler+0x7a8>)
 8021ffc:	2200      	movs	r2, #0
 8021ffe:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 8022000:	4b5b      	ldr	r3, [pc, #364]	; (8022170 <StartInputHandler+0x7ac>)
 8022002:	2200      	movs	r2, #0
 8022004:	801a      	strh	r2, [r3, #0]
    bDcRunning = FALSE;
 8022006:	4b5b      	ldr	r3, [pc, #364]	; (8022174 <StartInputHandler+0x7b0>)
 8022008:	2200      	movs	r2, #0
 802200a:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 802200c:	4b5a      	ldr	r3, [pc, #360]	; (8022178 <StartInputHandler+0x7b4>)
 802200e:	2200      	movs	r2, #0
 8022010:	701a      	strb	r2, [r3, #0]
    i16WaitForPllRunningTimeout = 0;
 8022012:	4b5a      	ldr	r3, [pc, #360]	; (802217c <StartInputHandler+0x7b8>)
 8022014:	2200      	movs	r2, #0
 8022016:	801a      	strh	r2, [r3, #0]

/*ECATCHANGE_START(V5.13) ECAT1*/
    /*Get Sync mapped to AL Event indication*/
    {
        UINT8 u8TmpVar = 0;
 8022018:	2300      	movs	r3, #0
 802201a:	73fb      	strb	r3, [r7, #15]
        HW_EscReadByte(u8TmpVar, ESC_PDI_CONFIGURATION);
 802201c:	4b58      	ldr	r3, [pc, #352]	; (8022180 <StartInputHandler+0x7bc>)
 802201e:	781b      	ldrb	r3, [r3, #0]
 8022020:	73fb      	strb	r3, [r7, #15]
        if ((u8TmpVar & ESC_SYNC0_MAPPED_TO_ALEVENT) > 0)
 8022022:	7bfb      	ldrb	r3, [r7, #15]
 8022024:	f003 0308 	and.w	r3, r3, #8
 8022028:	2b00      	cmp	r3, #0
 802202a:	dd06      	ble.n	802203a <StartInputHandler+0x676>
        {
            u16ALEventMask |= SYNC0_EVENT;
 802202c:	4b4c      	ldr	r3, [pc, #304]	; (8022160 <StartInputHandler+0x79c>)
 802202e:	881b      	ldrh	r3, [r3, #0]
 8022030:	f043 0304 	orr.w	r3, r3, #4
 8022034:	b29a      	uxth	r2, r3
 8022036:	4b4a      	ldr	r3, [pc, #296]	; (8022160 <StartInputHandler+0x79c>)
 8022038:	801a      	strh	r2, [r3, #0]
        }

        if ((u8TmpVar & ESC_SYNC1_MAPPED_TO_ALEVENT) > 0)
 802203a:	7bfb      	ldrb	r3, [r7, #15]
 802203c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8022040:	2b00      	cmp	r3, #0
 8022042:	dd06      	ble.n	8022052 <StartInputHandler+0x68e>
        {
            u16ALEventMask |= SYNC1_EVENT;
 8022044:	4b46      	ldr	r3, [pc, #280]	; (8022160 <StartInputHandler+0x79c>)
 8022046:	881b      	ldrh	r3, [r3, #0]
 8022048:	f043 0308 	orr.w	r3, r3, #8
 802204c:	b29a      	uxth	r2, r3
 802204e:	4b44      	ldr	r3, [pc, #272]	; (8022160 <StartInputHandler+0x79c>)
 8022050:	801a      	strh	r2, [r3, #0]
        }
    }
/*ECATCHANGE_END(V5.13) ECAT1*/
    sSyncManInPar.u16SmEventMissedCounter = 0;
 8022052:	4b4c      	ldr	r3, [pc, #304]	; (8022184 <StartInputHandler+0x7c0>)
 8022054:	2200      	movs	r2, #0
 8022056:	851a      	strh	r2, [r3, #40]	; 0x28
    sSyncManInPar.u16CycleExceededCounter = 0;
 8022058:	4b4a      	ldr	r3, [pc, #296]	; (8022184 <StartInputHandler+0x7c0>)
 802205a:	2200      	movs	r2, #0
 802205c:	855a      	strh	r2, [r3, #42]	; 0x2a
    sSyncManInPar.u8SyncError = 0;
 802205e:	4b49      	ldr	r3, [pc, #292]	; (8022184 <StartInputHandler+0x7c0>)
 8022060:	2200      	movs	r2, #0
 8022062:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40


    sSyncManOutPar.u16SmEventMissedCounter = 0;
 8022066:	4b48      	ldr	r3, [pc, #288]	; (8022188 <StartInputHandler+0x7c4>)
 8022068:	2200      	movs	r2, #0
 802206a:	851a      	strh	r2, [r3, #40]	; 0x28
    sSyncManOutPar.u16CycleExceededCounter = 0;
 802206c:	4b46      	ldr	r3, [pc, #280]	; (8022188 <StartInputHandler+0x7c4>)
 802206e:	2200      	movs	r2, #0
 8022070:	855a      	strh	r2, [r3, #42]	; 0x2a
    sSyncManOutPar.u8SyncError = 0;
 8022072:	4b45      	ldr	r3, [pc, #276]	; (8022188 <StartInputHandler+0x7c4>)
 8022074:	2200      	movs	r2, #0
 8022076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* calculate the Sync0/Sync1 watchdog timeouts */
    if ( (dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0 )
 802207a:	7ffb      	ldrb	r3, [r7, #31]
 802207c:	f003 0302 	and.w	r3, r3, #2
 8022080:	2b00      	cmp	r3, #0
 8022082:	d050      	beq.n	8022126 <StartInputHandler+0x762>
    {
        /*calculate the Sync0 Watchdog counter value the minimum value is 1 ms
            if the sync0 cycle is greater 500us the Sync0 Wd value is 2*Sycn0 cycle */
        if(cycleTimeSync0 == 0)
 8022084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022086:	2b00      	cmp	r3, #0
 8022088:	d103      	bne.n	8022092 <StartInputHandler+0x6ce>
        {
            Sync0WdValue = 0;
 802208a:	4b36      	ldr	r3, [pc, #216]	; (8022164 <StartInputHandler+0x7a0>)
 802208c:	2200      	movs	r2, #0
 802208e:	801a      	strh	r2, [r3, #0]
 8022090:	e018      	b.n	80220c4 <StartInputHandler+0x700>
        }
        else
        {
            UINT32 Sync0Cycle = cycleTimeSync0/100000;
 8022092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022094:	095b      	lsrs	r3, r3, #5
 8022096:	4a3d      	ldr	r2, [pc, #244]	; (802218c <StartInputHandler+0x7c8>)
 8022098:	fba2 2303 	umull	r2, r3, r2, r3
 802209c:	09db      	lsrs	r3, r3, #7
 802209e:	60bb      	str	r3, [r7, #8]

            if(Sync0Cycle < 5)
 80220a0:	68bb      	ldr	r3, [r7, #8]
 80220a2:	2b04      	cmp	r3, #4
 80220a4:	d803      	bhi.n	80220ae <StartInputHandler+0x6ea>
            {
                /*Sync0 cycle less than 500us*/
                Sync0WdValue = 1;
 80220a6:	4b2f      	ldr	r3, [pc, #188]	; (8022164 <StartInputHandler+0x7a0>)
 80220a8:	2201      	movs	r2, #1
 80220aa:	801a      	strh	r2, [r3, #0]
 80220ac:	e00a      	b.n	80220c4 <StartInputHandler+0x700>
            }
            else
            {
                Sync0WdValue = (UINT16)(Sync0Cycle*2)/10;
 80220ae:	68bb      	ldr	r3, [r7, #8]
 80220b0:	b29b      	uxth	r3, r3
 80220b2:	005b      	lsls	r3, r3, #1
 80220b4:	b29b      	uxth	r3, r3
 80220b6:	4a36      	ldr	r2, [pc, #216]	; (8022190 <StartInputHandler+0x7cc>)
 80220b8:	fba2 2303 	umull	r2, r3, r2, r3
 80220bc:	08db      	lsrs	r3, r3, #3
 80220be:	b29a      	uxth	r2, r3
 80220c0:	4b28      	ldr	r3, [pc, #160]	; (8022164 <StartInputHandler+0x7a0>)
 80220c2:	801a      	strh	r2, [r3, #0]
            }
        }

        /* Calculate also the watchdog time for Sync1*/
        if ( (dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0 )
 80220c4:	7ffb      	ldrb	r3, [r7, #31]
 80220c6:	f003 0304 	and.w	r3, r3, #4
 80220ca:	2b00      	cmp	r3, #0
 80220cc:	d02b      	beq.n	8022126 <StartInputHandler+0x762>
        {
            if(shiftTimeSync1 < cycleTimeSync0)
 80220ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80220d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80220d2:	429a      	cmp	r2, r3
 80220d4:	d204      	bcs.n	80220e0 <StartInputHandler+0x71c>
        {
                /* Sync 1 has the same cycle time than Sync0 (maybe with a shift (shiftTimeSync1 > 0))*/
                Sync1WdValue = Sync0WdValue;
 80220d6:	4b23      	ldr	r3, [pc, #140]	; (8022164 <StartInputHandler+0x7a0>)
 80220d8:	881a      	ldrh	r2, [r3, #0]
 80220da:	4b25      	ldr	r3, [pc, #148]	; (8022170 <StartInputHandler+0x7ac>)
 80220dc:	801a      	strh	r2, [r3, #0]
 80220de:	e022      	b.n	8022126 <StartInputHandler+0x762>
        }
        else
        {
                /* Sync1 cycle is larger than Sync0 (e.g. subordinated Sync0 cycles) */
                UINT32 Sync1Cycle = (shiftTimeSync1  + cycleTimeSync0 )/100000;
 80220e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80220e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80220e4:	4413      	add	r3, r2
 80220e6:	095b      	lsrs	r3, r3, #5
 80220e8:	4a28      	ldr	r2, [pc, #160]	; (802218c <StartInputHandler+0x7c8>)
 80220ea:	fba2 2303 	umull	r2, r3, r2, r3
 80220ee:	09db      	lsrs	r3, r3, #7
 80220f0:	607b      	str	r3, [r7, #4]
                if(Sync1Cycle < 5)
 80220f2:	687b      	ldr	r3, [r7, #4]
 80220f4:	2b04      	cmp	r3, #4
 80220f6:	d803      	bhi.n	8022100 <StartInputHandler+0x73c>
                {
                    /*Sync0 cycle less than 500us*/
                    Sync1WdValue = 1;
 80220f8:	4b1d      	ldr	r3, [pc, #116]	; (8022170 <StartInputHandler+0x7ac>)
 80220fa:	2201      	movs	r2, #1
 80220fc:	801a      	strh	r2, [r3, #0]
 80220fe:	e008      	b.n	8022112 <StartInputHandler+0x74e>
                }
                else
                {
                    Sync1WdValue = (UINT16)((Sync1Cycle*2)/10);
 8022100:	687b      	ldr	r3, [r7, #4]
 8022102:	005b      	lsls	r3, r3, #1
 8022104:	4a22      	ldr	r2, [pc, #136]	; (8022190 <StartInputHandler+0x7cc>)
 8022106:	fba2 2303 	umull	r2, r3, r2, r3
 802210a:	08db      	lsrs	r3, r3, #3
 802210c:	b29a      	uxth	r2, r3
 802210e:	4b18      	ldr	r3, [pc, #96]	; (8022170 <StartInputHandler+0x7ac>)
 8022110:	801a      	strh	r2, [r3, #0]
                }

                /* add one Sync0 cycle because the Sync1 cycle starts on the next Sync0 after the Sync1 signal */
                Sync1WdValue += Sync0WdValue/2;
 8022112:	4b14      	ldr	r3, [pc, #80]	; (8022164 <StartInputHandler+0x7a0>)
 8022114:	881b      	ldrh	r3, [r3, #0]
 8022116:	085b      	lsrs	r3, r3, #1
 8022118:	b29a      	uxth	r2, r3
 802211a:	4b15      	ldr	r3, [pc, #84]	; (8022170 <StartInputHandler+0x7ac>)
 802211c:	881b      	ldrh	r3, [r3, #0]
 802211e:	4413      	add	r3, r2
 8022120:	b29a      	uxth	r2, r3
 8022122:	4b13      	ldr	r3, [pc, #76]	; (8022170 <StartInputHandler+0x7ac>)
 8022124:	801a      	strh	r2, [r3, #0]
            }
    }
    }

    if(nPdOutputSize > 0)
 8022126:	4b0d      	ldr	r3, [pc, #52]	; (802215c <StartInputHandler+0x798>)
 8022128:	881b      	ldrh	r3, [r3, #0]
 802212a:	2b00      	cmp	r3, #0
 802212c:	d002      	beq.n	8022134 <StartInputHandler+0x770>
    {
        EnableSyncManChannel(PROCESS_DATA_OUT);
 802212e:	2002      	movs	r0, #2
 8022130:	f7ff fa40 	bl	80215b4 <EnableSyncManChannel>
    }

    if(nPdInputSize > 0)
 8022134:	4b17      	ldr	r3, [pc, #92]	; (8022194 <StartInputHandler+0x7d0>)
 8022136:	881b      	ldrh	r3, [r3, #0]
 8022138:	2b00      	cmp	r3, #0
 802213a:	d002      	beq.n	8022142 <StartInputHandler+0x77e>
    {
        EnableSyncManChannel(PROCESS_DATA_IN);
 802213c:	2003      	movs	r0, #3
 802213e:	f7ff fa39 	bl	80215b4 <EnableSyncManChannel>
    }

    /*write initial input data*/
    PDO_InputMapping();
 8022142:	f7fe fb4b 	bl	80207dc <PDO_InputMapping>

    return ALSTATUSCODE_NOERROR;
 8022146:	2300      	movs	r3, #0
}
 8022148:	4618      	mov	r0, r3
 802214a:	3740      	adds	r7, #64	; 0x40
 802214c:	46bd      	mov	sp, r7
 802214e:	bd80      	pop	{r7, pc}
 8022150:	1fff2ac0 	.word	0x1fff2ac0
 8022154:	1fff2ac4 	.word	0x1fff2ac4
 8022158:	1fff2ac3 	.word	0x1fff2ac3
 802215c:	1fff2a86 	.word	0x1fff2a86
 8022160:	1fff2a9e 	.word	0x1fff2a9e
 8022164:	1fff2a94 	.word	0x1fff2a94
 8022168:	1fff2a8c 	.word	0x1fff2a8c
 802216c:	1fff2abe 	.word	0x1fff2abe
 8022170:	1fff2a9a 	.word	0x1fff2a9a
 8022174:	1fff2aa0 	.word	0x1fff2aa0
 8022178:	1fff2ab9 	.word	0x1fff2ab9
 802217c:	1fff2a98 	.word	0x1fff2a98
 8022180:	54010151 	.word	0x54010151
 8022184:	1fff2b60 	.word	0x1fff2b60
 8022188:	1fff2ba4 	.word	0x1fff2ba4
 802218c:	0a7c5ac5 	.word	0x0a7c5ac5
 8022190:	cccccccd 	.word	0xcccccccd
 8022194:	1fff2ab2 	.word	0x1fff2ab2

08022198 <StartOutputHandler>:
 \brief  and the state transition would be refused if outputs are missing

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 StartOutputHandler(void)
{
 8022198:	b480      	push	{r7}
 802219a:	b083      	sub	sp, #12
 802219c:	af00      	add	r7, sp, #0
    /* by default the SO transition should be completed in AlControlRes().
       required to support also masters which starts to send process data after the SO transition was triggered
       (if the master don't send process data within "SAFEOP2OPTIMEOUT" the transition is rejected)*/
    UINT16 result = NOERROR_INWORK;
 802219e:	23ff      	movs	r3, #255	; 0xff
 80221a0:	80fb      	strh	r3, [r7, #6]
    /*ECATCHANGE_START(V5.13) ESM1*/
    if(STATE_VALID(u8LocalErrorState))
 80221a2:	4b1d      	ldr	r3, [pc, #116]	; (8022218 <StartOutputHandler+0x80>)
 80221a4:	781b      	ldrb	r3, [r3, #0]
 80221a6:	f003 030f 	and.w	r3, r3, #15
 80221aa:	2b01      	cmp	r3, #1
 80221ac:	d011      	beq.n	80221d2 <StartOutputHandler+0x3a>
 80221ae:	4b1a      	ldr	r3, [pc, #104]	; (8022218 <StartOutputHandler+0x80>)
 80221b0:	781b      	ldrb	r3, [r3, #0]
 80221b2:	f003 030f 	and.w	r3, r3, #15
 80221b6:	2b02      	cmp	r3, #2
 80221b8:	d00b      	beq.n	80221d2 <StartOutputHandler+0x3a>
 80221ba:	4b17      	ldr	r3, [pc, #92]	; (8022218 <StartOutputHandler+0x80>)
 80221bc:	781b      	ldrb	r3, [r3, #0]
 80221be:	f003 030f 	and.w	r3, r3, #15
 80221c2:	2b04      	cmp	r3, #4
 80221c4:	d005      	beq.n	80221d2 <StartOutputHandler+0x3a>
 80221c6:	4b14      	ldr	r3, [pc, #80]	; (8022218 <StartOutputHandler+0x80>)
 80221c8:	781b      	ldrb	r3, [r3, #0]
 80221ca:	f003 030f 	and.w	r3, r3, #15
 80221ce:	2b08      	cmp	r3, #8
 80221d0:	d102      	bne.n	80221d8 <StartOutputHandler+0x40>
/*ECATCHANGE_END(V5.13) ESM1*/
    {
        /*Local error still exists => skip state request to OP and response with "u16LocalErrorCode"*/
        return u16LocalErrorCode;
 80221d2:	4b12      	ldr	r3, [pc, #72]	; (802221c <StartOutputHandler+0x84>)
 80221d4:	881b      	ldrh	r3, [r3, #0]
 80221d6:	e018      	b.n	802220a <StartOutputHandler+0x72>
    }
/*The application ESM function is separated from this function to handle pending transitions*/


    /*DC synchronisation is active wait until pll is valid*/
    if(bDcSyncActive)
 80221d8:	4b11      	ldr	r3, [pc, #68]	; (8022220 <StartOutputHandler+0x88>)
 80221da:	781b      	ldrb	r3, [r3, #0]
 80221dc:	2b00      	cmp	r3, #0
 80221de:	d005      	beq.n	80221ec <StartOutputHandler+0x54>
    {
        i16WaitForPllRunningTimeout = 200;
 80221e0:	4b10      	ldr	r3, [pc, #64]	; (8022224 <StartOutputHandler+0x8c>)
 80221e2:	22c8      	movs	r2, #200	; 0xc8
 80221e4:	801a      	strh	r2, [r3, #0]

        i16WaitForPllRunningCnt = 0;
 80221e6:	4b10      	ldr	r3, [pc, #64]	; (8022228 <StartOutputHandler+0x90>)
 80221e8:	2200      	movs	r2, #0
 80221ea:	801a      	strh	r2, [r3, #0]
    }



    sSyncManOutPar.u16SmEventMissedCounter = 0;
 80221ec:	4b0f      	ldr	r3, [pc, #60]	; (802222c <StartOutputHandler+0x94>)
 80221ee:	2200      	movs	r2, #0
 80221f0:	851a      	strh	r2, [r3, #40]	; 0x28
    sSyncManOutPar.u8SyncError = 0;
 80221f2:	4b0e      	ldr	r3, [pc, #56]	; (802222c <StartOutputHandler+0x94>)
 80221f4:	2200      	movs	r2, #0
 80221f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40


    sSyncManInPar.u16SmEventMissedCounter = 0;
 80221fa:	4b0d      	ldr	r3, [pc, #52]	; (8022230 <StartOutputHandler+0x98>)
 80221fc:	2200      	movs	r2, #0
 80221fe:	851a      	strh	r2, [r3, #40]	; 0x28
    sSyncManInPar.u8SyncError = 0;
 8022200:	4b0b      	ldr	r3, [pc, #44]	; (8022230 <StartOutputHandler+0x98>)
 8022202:	2200      	movs	r2, #0
 8022204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40


    return result;
 8022208:	88fb      	ldrh	r3, [r7, #6]
}
 802220a:	4618      	mov	r0, r3
 802220c:	370c      	adds	r7, #12
 802220e:	46bd      	mov	sp, r7
 8022210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022214:	4770      	bx	lr
 8022216:	bf00      	nop
 8022218:	1fff2a8a 	.word	0x1fff2a8a
 802221c:	1fff2a88 	.word	0x1fff2a88
 8022220:	1fff2abc 	.word	0x1fff2abc
 8022224:	1fff2a98 	.word	0x1fff2a98
 8022228:	1fff2a90 	.word	0x1fff2a90
 802222c:	1fff2ba4 	.word	0x1fff2ba4
 8022230:	1fff2b60 	.word	0x1fff2b60

08022234 <StopOutputHandler>:
 \brief  the state transition can be delayed by returning NOERROR_INWORK

*////////////////////////////////////////////////////////////////////////////////////////

void StopOutputHandler(void)
{
 8022234:	b480      	push	{r7}
 8022236:	af00      	add	r7, sp, #0
    /* reset the flags that outputs were received and that the slave is in OP */
    bEcatFirstOutputsReceived = FALSE;
 8022238:	4b04      	ldr	r3, [pc, #16]	; (802224c <StopOutputHandler+0x18>)
 802223a:	2200      	movs	r2, #0
 802223c:	701a      	strb	r2, [r3, #0]
    bEcatOutputUpdateRunning = FALSE;
 802223e:	4b04      	ldr	r3, [pc, #16]	; (8022250 <StopOutputHandler+0x1c>)
 8022240:	2200      	movs	r2, #0
 8022242:	701a      	strb	r2, [r3, #0]
}
 8022244:	46bd      	mov	sp, r7
 8022246:	f85d 7b04 	ldr.w	r7, [sp], #4
 802224a:	4770      	bx	lr
 802224c:	1fff2ab8 	.word	0x1fff2ab8
 8022250:	1fff2abd 	.word	0x1fff2abd

08022254 <StopInputHandler>:
  \brief    This function is called in case of the state transition from SAFEOP to PREOP

*////////////////////////////////////////////////////////////////////////////////////////

void StopInputHandler(void)
{
 8022254:	b580      	push	{r7, lr}
 8022256:	b082      	sub	sp, #8
 8022258:	af00      	add	r7, sp, #0
    if(nPdOutputSize > 0)
 802225a:	4b34      	ldr	r3, [pc, #208]	; (802232c <StopInputHandler+0xd8>)
 802225c:	881b      	ldrh	r3, [r3, #0]
 802225e:	2b00      	cmp	r3, #0
 8022260:	d002      	beq.n	8022268 <StopInputHandler+0x14>
    {
        /* disable the Sync Manager Channel 2 (outputs) */
        DisableSyncManChannel(PROCESS_DATA_OUT);
 8022262:	2002      	movs	r0, #2
 8022264:	f7ff f97c 	bl	8021560 <DisableSyncManChannel>
    }

    if(nPdInputSize > 0)
 8022268:	4b31      	ldr	r3, [pc, #196]	; (8022330 <StopInputHandler+0xdc>)
 802226a:	881b      	ldrh	r3, [r3, #0]
 802226c:	2b00      	cmp	r3, #0
 802226e:	d002      	beq.n	8022276 <StopInputHandler+0x22>
    {
        /*disable Sync Manager 3 (inputs) if no outputs available*/
        DisableSyncManChannel(PROCESS_DATA_IN);
 8022270:	2003      	movs	r0, #3
 8022272:	f7ff f975 	bl	8021560 <DisableSyncManChannel>

    /* reset the events in the AL Event mask register (0x204) */
/*ECATCHANGE_START(V5.13) ECAT1*/
/*ECATCHANGE_END(V5.13) ECAT1*/
    {
        UINT16 ResetMask = SYNC0_EVENT | SYNC1_EVENT;
 8022276:	230c      	movs	r3, #12
 8022278:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_OUTPUT_EVENT;
 802227a:	88fb      	ldrh	r3, [r7, #6]
 802227c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8022280:	80fb      	strh	r3, [r7, #6]
        ResetMask |= PROCESS_INPUT_EVENT;
 8022282:	88fb      	ldrh	r3, [r7, #6]
 8022284:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8022288:	80fb      	strh	r3, [r7, #6]

    ResetALEventMask( ~(ResetMask) );
 802228a:	88fb      	ldrh	r3, [r7, #6]
 802228c:	43db      	mvns	r3, r3
 802228e:	b29b      	uxth	r3, r3
 8022290:	4618      	mov	r0, r3
 8022292:	f7ff f8fb 	bl	802148c <ResetALEventMask>
    }
    /* reset the flags */
    bEcatFirstOutputsReceived = FALSE;
 8022296:	4b27      	ldr	r3, [pc, #156]	; (8022334 <StopInputHandler+0xe0>)
 8022298:	2200      	movs	r2, #0
 802229a:	701a      	strb	r2, [r3, #0]
    bEscIntEnabled = FALSE;
 802229c:	4b26      	ldr	r3, [pc, #152]	; (8022338 <StopInputHandler+0xe4>)
 802229e:	2200      	movs	r2, #0
 80222a0:	701a      	strb	r2, [r3, #0]
/*The application ESM function is separated from this function to handle pending transitions*/

    bDcSyncActive = FALSE;
 80222a2:	4b26      	ldr	r3, [pc, #152]	; (802233c <StopInputHandler+0xe8>)
 80222a4:	2200      	movs	r2, #0
 80222a6:	701a      	strb	r2, [r3, #0]
    bDcRunning = FALSE;
 80222a8:	4b25      	ldr	r3, [pc, #148]	; (8022340 <StopInputHandler+0xec>)
 80222aa:	2200      	movs	r2, #0
 80222ac:	701a      	strb	r2, [r3, #0]
    bSmSyncSequenceValid = FALSE;
 80222ae:	4b25      	ldr	r3, [pc, #148]	; (8022344 <StopInputHandler+0xf0>)
 80222b0:	2200      	movs	r2, #0
 80222b2:	701a      	strb	r2, [r3, #0]
    u16SmSync0Value = 0;
 80222b4:	4b24      	ldr	r3, [pc, #144]	; (8022348 <StopInputHandler+0xf4>)
 80222b6:	2200      	movs	r2, #0
 80222b8:	801a      	strh	r2, [r3, #0]
    u16SmSync0Counter = 0;
 80222ba:	4b24      	ldr	r3, [pc, #144]	; (802234c <StopInputHandler+0xf8>)
 80222bc:	2200      	movs	r2, #0
 80222be:	801a      	strh	r2, [r3, #0]

    Sync0WdValue = 0;
 80222c0:	4b23      	ldr	r3, [pc, #140]	; (8022350 <StopInputHandler+0xfc>)
 80222c2:	2200      	movs	r2, #0
 80222c4:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 80222c6:	4b23      	ldr	r3, [pc, #140]	; (8022354 <StopInputHandler+0x100>)
 80222c8:	2200      	movs	r2, #0
 80222ca:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 80222cc:	4b22      	ldr	r3, [pc, #136]	; (8022358 <StopInputHandler+0x104>)
 80222ce:	2200      	movs	r2, #0
 80222d0:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 80222d2:	4b22      	ldr	r3, [pc, #136]	; (802235c <StopInputHandler+0x108>)
 80222d4:	2200      	movs	r2, #0
 80222d6:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Value = 0;
 80222d8:	4b21      	ldr	r3, [pc, #132]	; (8022360 <StopInputHandler+0x10c>)
 80222da:	2200      	movs	r2, #0
 80222dc:	801a      	strh	r2, [r3, #0]
    LatchInputSync0Counter = 0;
 80222de:	4b21      	ldr	r3, [pc, #132]	; (8022364 <StopInputHandler+0x110>)
 80222e0:	2200      	movs	r2, #0
 80222e2:	801a      	strh	r2, [r3, #0]


    sSyncManOutPar.u16SmEventMissedCounter = 0;
 80222e4:	4b20      	ldr	r3, [pc, #128]	; (8022368 <StopInputHandler+0x114>)
 80222e6:	2200      	movs	r2, #0
 80222e8:	851a      	strh	r2, [r3, #40]	; 0x28
    sSyncManOutPar.u16CycleExceededCounter = 0;
 80222ea:	4b1f      	ldr	r3, [pc, #124]	; (8022368 <StopInputHandler+0x114>)
 80222ec:	2200      	movs	r2, #0
 80222ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    sSyncManOutPar.u8SyncError = 0;
 80222f0:	4b1d      	ldr	r3, [pc, #116]	; (8022368 <StopInputHandler+0x114>)
 80222f2:	2200      	movs	r2, #0
 80222f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40


    sSyncManInPar.u16SmEventMissedCounter = 0;
 80222f8:	4b1c      	ldr	r3, [pc, #112]	; (802236c <StopInputHandler+0x118>)
 80222fa:	2200      	movs	r2, #0
 80222fc:	851a      	strh	r2, [r3, #40]	; 0x28
    sSyncManInPar.u16CycleExceededCounter = 0;
 80222fe:	4b1b      	ldr	r3, [pc, #108]	; (802236c <StopInputHandler+0x118>)
 8022300:	2200      	movs	r2, #0
 8022302:	855a      	strh	r2, [r3, #42]	; 0x2a
    sSyncManInPar.u8SyncError = 0;
 8022304:	4b19      	ldr	r3, [pc, #100]	; (802236c <StopInputHandler+0x118>)
 8022306:	2200      	movs	r2, #0
 8022308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    i16WaitForPllRunningTimeout = 0;
 802230c:	4b18      	ldr	r3, [pc, #96]	; (8022370 <StopInputHandler+0x11c>)
 802230e:	2200      	movs	r2, #0
 8022310:	801a      	strh	r2, [r3, #0]

    bWdTrigger = FALSE;
 8022312:	4b18      	ldr	r3, [pc, #96]	; (8022374 <StopInputHandler+0x120>)
 8022314:	2200      	movs	r2, #0
 8022316:	701a      	strb	r2, [r3, #0]
    bEcatInputUpdateRunning = FALSE;
 8022318:	4b17      	ldr	r3, [pc, #92]	; (8022378 <StopInputHandler+0x124>)
 802231a:	2200      	movs	r2, #0
 802231c:	701a      	strb	r2, [r3, #0]

    /*Indicate no user specified Sync mode*/
    bSyncSetByUser = FALSE;
 802231e:	4b17      	ldr	r3, [pc, #92]	; (802237c <StopInputHandler+0x128>)
 8022320:	2200      	movs	r2, #0
 8022322:	701a      	strb	r2, [r3, #0]
}
 8022324:	3708      	adds	r7, #8
 8022326:	46bd      	mov	sp, r7
 8022328:	bd80      	pop	{r7, pc}
 802232a:	bf00      	nop
 802232c:	1fff2a86 	.word	0x1fff2a86
 8022330:	1fff2ab2 	.word	0x1fff2ab2
 8022334:	1fff2ab8 	.word	0x1fff2ab8
 8022338:	1fff2ac3 	.word	0x1fff2ac3
 802233c:	1fff2abc 	.word	0x1fff2abc
 8022340:	1fff2aa0 	.word	0x1fff2aa0
 8022344:	1fff2ab9 	.word	0x1fff2ab9
 8022348:	1fff2ab4 	.word	0x1fff2ab4
 802234c:	1fff2ac6 	.word	0x1fff2ac6
 8022350:	1fff2a94 	.word	0x1fff2a94
 8022354:	1fff2a8c 	.word	0x1fff2a8c
 8022358:	1fff2abe 	.word	0x1fff2abe
 802235c:	1fff2a9a 	.word	0x1fff2a9a
 8022360:	1fff2aae 	.word	0x1fff2aae
 8022364:	1fff2a8e 	.word	0x1fff2a8e
 8022368:	1fff2ba4 	.word	0x1fff2ba4
 802236c:	1fff2b60 	.word	0x1fff2b60
 8022370:	1fff2a98 	.word	0x1fff2a98
 8022374:	1fff2ac4 	.word	0x1fff2ac4
 8022378:	1fff2ac2 	.word	0x1fff2ac2
 802237c:	1fff2be8 	.word	0x1fff2be8

08022380 <BackToInitTransition>:
\brief    This function is called when a X to Init transition is completed

*////////////////////////////////////////////////////////////////////////////////////////

void BackToInitTransition(void)
{
 8022380:	b480      	push	{r7}
 8022382:	af00      	add	r7, sp, #0
    /* Reset indication that the user has written a sync mode*/
    bSyncSetByUser = FALSE;
 8022384:	4b03      	ldr	r3, [pc, #12]	; (8022394 <BackToInitTransition+0x14>)
 8022386:	2200      	movs	r2, #0
 8022388:	701a      	strb	r2, [r3, #0]
}
 802238a:	46bd      	mov	sp, r7
 802238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022390:	4770      	bx	lr
 8022392:	bf00      	nop
 8022394:	1fff2be8 	.word	0x1fff2be8

08022398 <SetALStatus>:
 \param alStatusCode    New AL Status Code (written to register 0x134)

  \brief  The function changes the state of the EtherCAT ASIC to the requested.
*////////////////////////////////////////////////////////////////////////////////////////
void SetALStatus(UINT8 alStatus, UINT16 alStatusCode)
{
 8022398:	b480      	push	{r7}
 802239a:	b085      	sub	sp, #20
 802239c:	af00      	add	r7, sp, #0
 802239e:	4603      	mov	r3, r0
 80223a0:	460a      	mov	r2, r1
 80223a2:	71fb      	strb	r3, [r7, #7]
 80223a4:	4613      	mov	r3, r2
 80223a6:	80bb      	strh	r3, [r7, #4]
    UINT16 Value = alStatusCode;
 80223a8:	88bb      	ldrh	r3, [r7, #4]
 80223aa:	81fb      	strh	r3, [r7, #14]

    /*update global status variable if required*/
    if(nAlStatus != alStatus)
 80223ac:	4b26      	ldr	r3, [pc, #152]	; (8022448 <SetALStatus+0xb0>)
 80223ae:	781b      	ldrb	r3, [r3, #0]
 80223b0:	79fa      	ldrb	r2, [r7, #7]
 80223b2:	429a      	cmp	r2, r3
 80223b4:	d002      	beq.n	80223bc <SetALStatus+0x24>
    {
        nAlStatus = alStatus;
 80223b6:	4a24      	ldr	r2, [pc, #144]	; (8022448 <SetALStatus+0xb0>)
 80223b8:	79fb      	ldrb	r3, [r7, #7]
 80223ba:	7013      	strb	r3, [r2, #0]
    }


    if (alStatusCode != 0xFFFF)
 80223bc:	88bb      	ldrh	r3, [r7, #4]
 80223be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80223c2:	4293      	cmp	r3, r2
 80223c4:	d002      	beq.n	80223cc <SetALStatus+0x34>
    {
        Value = SWAPWORD(Value);

        HW_EscWriteWord(Value,ESC_AL_STATUS_CODE_OFFSET);
 80223c6:	4a21      	ldr	r2, [pc, #132]	; (802244c <SetALStatus+0xb4>)
 80223c8:	89fb      	ldrh	r3, [r7, #14]
 80223ca:	8013      	strh	r3, [r2, #0]
    }

    Value = nAlStatus;
 80223cc:	4b1e      	ldr	r3, [pc, #120]	; (8022448 <SetALStatus+0xb0>)
 80223ce:	781b      	ldrb	r3, [r3, #0]
 80223d0:	81fb      	strh	r3, [r7, #14]
    Value = SWAPWORD(Value);
    HW_EscWriteWord(Value,ESC_AL_STATUS_OFFSET);
 80223d2:	4a1f      	ldr	r2, [pc, #124]	; (8022450 <SetALStatus+0xb8>)
 80223d4:	89fb      	ldrh	r3, [r7, #14]
 80223d6:	8013      	strh	r3, [r2, #0]

    /*The Run LED state is set in Set LED Indication, only the Error LED blink code is set here*/

    /*set Error blink code*/
    if(alStatusCode == 0x00 || !(alStatus & STATE_CHANGE))
 80223d8:	88bb      	ldrh	r3, [r7, #4]
 80223da:	2b00      	cmp	r3, #0
 80223dc:	d004      	beq.n	80223e8 <SetALStatus+0x50>
 80223de:	79fb      	ldrb	r3, [r7, #7]
 80223e0:	f003 0310 	and.w	r3, r3, #16
 80223e4:	2b00      	cmp	r3, #0
 80223e6:	d103      	bne.n	80223f0 <SetALStatus+0x58>
    {
        u8EcatErrorLed = LED_OFF;
 80223e8:	4b1a      	ldr	r3, [pc, #104]	; (8022454 <SetALStatus+0xbc>)
 80223ea:	2200      	movs	r2, #0
 80223ec:	701a      	strb	r2, [r3, #0]
 80223ee:	e01a      	b.n	8022426 <SetALStatus+0x8e>
    }
    else if((alStatusCode == ALSTATUSCODE_NOSYNCERROR) ||
 80223f0:	88bb      	ldrh	r3, [r7, #4]
 80223f2:	2b2d      	cmp	r3, #45	; 0x2d
 80223f4:	d009      	beq.n	802240a <SetALStatus+0x72>
 80223f6:	88bb      	ldrh	r3, [r7, #4]
 80223f8:	2b1a      	cmp	r3, #26
 80223fa:	d006      	beq.n	802240a <SetALStatus+0x72>
        (alStatusCode == ALSTATUSCODE_SYNCERROR) ||
 80223fc:	88bb      	ldrh	r3, [r7, #4]
 80223fe:	2b32      	cmp	r3, #50	; 0x32
 8022400:	d003      	beq.n	802240a <SetALStatus+0x72>
        (alStatusCode == ALSTATUSCODE_DCPLLSYNCERROR)
/*ECATCHANGE_START(V5.13) ESM1*/
        || (u8LocalErrorState > 0))
 8022402:	4b15      	ldr	r3, [pc, #84]	; (8022458 <SetALStatus+0xc0>)
 8022404:	781b      	ldrb	r3, [r3, #0]
 8022406:	2b00      	cmp	r3, #0
 8022408:	d003      	beq.n	8022412 <SetALStatus+0x7a>
/*ECATCHANGE_END(V5.13) ESM1*/
    {
        u8EcatErrorLed = LED_SINGLEFLASH;
 802240a:	4b12      	ldr	r3, [pc, #72]	; (8022454 <SetALStatus+0xbc>)
 802240c:	2201      	movs	r2, #1
 802240e:	701a      	strb	r2, [r3, #0]
 8022410:	e009      	b.n	8022426 <SetALStatus+0x8e>
    }
    else if((alStatusCode == ALSTATUSCODE_SMWATCHDOG))
 8022412:	88bb      	ldrh	r3, [r7, #4]
 8022414:	2b1b      	cmp	r3, #27
 8022416:	d103      	bne.n	8022420 <SetALStatus+0x88>
    {
        u8EcatErrorLed = LED_DOUBLEFLASH;
 8022418:	4b0e      	ldr	r3, [pc, #56]	; (8022454 <SetALStatus+0xbc>)
 802241a:	2202      	movs	r2, #2
 802241c:	701a      	strb	r2, [r3, #0]
 802241e:	e002      	b.n	8022426 <SetALStatus+0x8e>
    }
    else
    {
        u8EcatErrorLed = LED_BLINKING;
 8022420:	4b0c      	ldr	r3, [pc, #48]	; (8022454 <SetALStatus+0xbc>)
 8022422:	220d      	movs	r2, #13
 8022424:	701a      	strb	r2, [r3, #0]
    }
    u8EcatErrorLed |= LED_OVERRIDE;
 8022426:	4b0b      	ldr	r3, [pc, #44]	; (8022454 <SetALStatus+0xbc>)
 8022428:	781b      	ldrb	r3, [r3, #0]
 802242a:	f043 0310 	orr.w	r3, r3, #16
 802242e:	b2da      	uxtb	r2, r3
 8022430:	4b08      	ldr	r3, [pc, #32]	; (8022454 <SetALStatus+0xbc>)
 8022432:	701a      	strb	r2, [r3, #0]

    HW_EscWriteByte(u8EcatErrorLed,ESC_ERROR_LED_OVERRIDE);
 8022434:	4b09      	ldr	r3, [pc, #36]	; (802245c <SetALStatus+0xc4>)
 8022436:	4a07      	ldr	r2, [pc, #28]	; (8022454 <SetALStatus+0xbc>)
 8022438:	7812      	ldrb	r2, [r2, #0]
 802243a:	701a      	strb	r2, [r3, #0]
}
 802243c:	3714      	adds	r7, #20
 802243e:	46bd      	mov	sp, r7
 8022440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022444:	4770      	bx	lr
 8022446:	bf00      	nop
 8022448:	1fff2a85 	.word	0x1fff2a85
 802244c:	54010134 	.word	0x54010134
 8022450:	54010130 	.word	0x54010130
 8022454:	1fff2ac9 	.word	0x1fff2ac9
 8022458:	1fff2a8a 	.word	0x1fff2a8a
 802245c:	54010139 	.word	0x54010139

08022460 <AL_ControlInd>:
              alControl contains the requested new state (INIT, PRE_OP or SAFE_OP)

*////////////////////////////////////////////////////////////////////////////////////////

void AL_ControlInd(UINT8 alControl, UINT16 alStatusCode)
{
 8022460:	b580      	push	{r7, lr}
 8022462:	b084      	sub	sp, #16
 8022464:	af00      	add	r7, sp, #0
 8022466:	4603      	mov	r3, r0
 8022468:	460a      	mov	r2, r1
 802246a:	71fb      	strb	r3, [r7, #7]
 802246c:	4613      	mov	r3, r2
 802246e:	80bb      	strh	r3, [r7, #4]
    UINT16        result = 0;
 8022470:	2300      	movs	r3, #0
 8022472:	81fb      	strh	r3, [r7, #14]
    UINT8            bErrAck = 0;
 8022474:	2300      	movs	r3, #0
 8022476:	737b      	strb	r3, [r7, #13]
    UINT8         stateTrans;
    /*deactivate ESM timeout counter*/
    EsmTimeoutCounter = -1;
 8022478:	4bd3      	ldr	r3, [pc, #844]	; (80227c8 <AL_ControlInd+0x368>)
 802247a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802247e:	801a      	strh	r2, [r3, #0]
    bApplEsmPending = TRUE;
 8022480:	4bd2      	ldr	r3, [pc, #840]	; (80227cc <AL_ControlInd+0x36c>)
 8022482:	2201      	movs	r2, #1
 8022484:	701a      	strb	r2, [r3, #0]

    /* reset the Error Flag in case of acknowledge by the Master */
    if ( alControl & STATE_CHANGE )
 8022486:	79fb      	ldrb	r3, [r7, #7]
 8022488:	f003 0310 	and.w	r3, r3, #16
 802248c:	2b00      	cmp	r3, #0
 802248e:	d009      	beq.n	80224a4 <AL_ControlInd+0x44>
    {
        bErrAck = 1;
 8022490:	2301      	movs	r3, #1
 8022492:	737b      	strb	r3, [r7, #13]
        nAlStatus &= ~STATE_CHANGE;
 8022494:	4bce      	ldr	r3, [pc, #824]	; (80227d0 <AL_ControlInd+0x370>)
 8022496:	781b      	ldrb	r3, [r3, #0]
 8022498:	f023 0310 	bic.w	r3, r3, #16
 802249c:	b2da      	uxtb	r2, r3
 802249e:	4bcc      	ldr	r3, [pc, #816]	; (80227d0 <AL_ControlInd+0x370>)
 80224a0:	701a      	strb	r2, [r3, #0]
 80224a2:	e012      	b.n	80224ca <AL_ControlInd+0x6a>
        /*enable SM2 is moved to state transition block. First check SM Settings.*/
    }
    else if ((nAlStatus & STATE_CHANGE)
 80224a4:	4bca      	ldr	r3, [pc, #808]	; (80227d0 <AL_ControlInd+0x370>)
 80224a6:	781b      	ldrb	r3, [r3, #0]
 80224a8:	f003 0310 	and.w	r3, r3, #16
 80224ac:	2b00      	cmp	r3, #0
 80224ae:	d005      	beq.n	80224bc <AL_ControlInd+0x5c>
        // HBu 17.04.08: the error has to be acknowledged before when sending the same (or a higher) state
        //               (the error was acknowledged with the same state before independent of the acknowledge flag)
        /*Error Acknowledge with 0xX1 is allowed*/
        && (alControl & STATE_MASK) != STATE_INIT)
 80224b0:	79fb      	ldrb	r3, [r7, #7]
 80224b2:	f003 030f 	and.w	r3, r3, #15
 80224b6:	2b01      	cmp	r3, #1
 80224b8:	d000      	beq.n	80224bc <AL_ControlInd+0x5c>
    {
        /* the error flag (Bit 4) is set in the AL-Status and the ErrAck bit (Bit 4)
           is not set in the AL-Control, so the state cannot be set to a higher state
           and the new state request will be ignored */
        return;
 80224ba:	e340      	b.n	8022b3e <AL_ControlInd+0x6de>
    }
    else
    {
        nAlStatus &= STATE_MASK;
 80224bc:	4bc4      	ldr	r3, [pc, #784]	; (80227d0 <AL_ControlInd+0x370>)
 80224be:	781b      	ldrb	r3, [r3, #0]
 80224c0:	f003 030f 	and.w	r3, r3, #15
 80224c4:	b2da      	uxtb	r2, r3
 80224c6:	4bc2      	ldr	r3, [pc, #776]	; (80227d0 <AL_ControlInd+0x370>)
 80224c8:	701a      	strb	r2, [r3, #0]

    

    /* generate a variable for the state transition
      (Bit 0-3: new state (AL Control), Bit 4-7: old state (AL Status) */
    alControl &= STATE_MASK;
 80224ca:	79fb      	ldrb	r3, [r7, #7]
 80224cc:	f003 030f 	and.w	r3, r3, #15
 80224d0:	71fb      	strb	r3, [r7, #7]
    stateTrans = nAlStatus;
 80224d2:	4bbf      	ldr	r3, [pc, #764]	; (80227d0 <AL_ControlInd+0x370>)
 80224d4:	781b      	ldrb	r3, [r3, #0]
 80224d6:	733b      	strb	r3, [r7, #12]
    stateTrans <<= 4;
 80224d8:	7b3b      	ldrb	r3, [r7, #12]
 80224da:	011b      	lsls	r3, r3, #4
 80224dc:	733b      	strb	r3, [r7, #12]
    stateTrans += alControl;
 80224de:	7b3a      	ldrb	r2, [r7, #12]
 80224e0:	79fb      	ldrb	r3, [r7, #7]
 80224e2:	4413      	add	r3, r2
 80224e4:	733b      	strb	r3, [r7, #12]

    /* check the SYNCM settings depending on the state transition */
    switch ( stateTrans )
 80224e6:	7b3b      	ldrb	r3, [r7, #12]
 80224e8:	2b44      	cmp	r3, #68	; 0x44
 80224ea:	d029      	beq.n	8022540 <AL_ControlInd+0xe0>
 80224ec:	2b44      	cmp	r3, #68	; 0x44
 80224ee:	dc0b      	bgt.n	8022508 <AL_ControlInd+0xa8>
 80224f0:	2b22      	cmp	r3, #34	; 0x22
 80224f2:	d015      	beq.n	8022520 <AL_ControlInd+0xc0>
 80224f4:	2b22      	cmp	r3, #34	; 0x22
 80224f6:	dc02      	bgt.n	80224fe <AL_ControlInd+0x9e>
 80224f8:	2b12      	cmp	r3, #18
 80224fa:	d011      	beq.n	8022520 <AL_ControlInd+0xc0>
 80224fc:	e028      	b.n	8022550 <AL_ControlInd+0xf0>
 80224fe:	2b24      	cmp	r3, #36	; 0x24
 8022500:	d014      	beq.n	802252c <AL_ControlInd+0xcc>
 8022502:	2b42      	cmp	r3, #66	; 0x42
 8022504:	d00c      	beq.n	8022520 <AL_ControlInd+0xc0>
 8022506:	e023      	b.n	8022550 <AL_ControlInd+0xf0>
 8022508:	2b82      	cmp	r3, #130	; 0x82
 802250a:	d009      	beq.n	8022520 <AL_ControlInd+0xc0>
 802250c:	2b82      	cmp	r3, #130	; 0x82
 802250e:	dc02      	bgt.n	8022516 <AL_ControlInd+0xb6>
 8022510:	2b48      	cmp	r3, #72	; 0x48
 8022512:	d015      	beq.n	8022540 <AL_ControlInd+0xe0>
 8022514:	e01c      	b.n	8022550 <AL_ControlInd+0xf0>
 8022516:	2b84      	cmp	r3, #132	; 0x84
 8022518:	d012      	beq.n	8022540 <AL_ControlInd+0xe0>
 802251a:	2b88      	cmp	r3, #136	; 0x88
 802251c:	d010      	beq.n	8022540 <AL_ControlInd+0xe0>
 802251e:	e017      	b.n	8022550 <AL_ControlInd+0xf0>
    case SAFEOP_2_PREOP:
    case PREOP_2_PREOP:
        /* in PREOP only the SYNCM settings for SYNCM0 and SYNCM1 (mailbox)
           are checked, if result is unequal 0, the slave will stay in or
           switch to INIT and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(MAILBOX_READ+1);
 8022520:	2002      	movs	r0, #2
 8022522:	f7ff f871 	bl	8021608 <CheckSmSettings>
 8022526:	4603      	mov	r3, r0
 8022528:	81fb      	strh	r3, [r7, #14]
        break;
 802252a:	e011      	b.n	8022550 <AL_ControlInd+0xf0>
        /* before checking the SYNCM settings for SYNCM2 and SYNCM3 (process data)
           the expected length of input data (nPdInputSize) and output data (nPdOutputSize)
            could be adapted (changed by PDO-Assign and/or PDO-Mapping)
            if result is unequal 0, the slave will stay in PREOP and set
            the ErrorInd Bit (bit 4) of the AL-Status */
        result = APPL_GenerateMapping(&nPdInputSize,&nPdOutputSize);
 802252c:	48a9      	ldr	r0, [pc, #676]	; (80227d4 <AL_ControlInd+0x374>)
 802252e:	49aa      	ldr	r1, [pc, #680]	; (80227d8 <AL_ControlInd+0x378>)
 8022530:	f002 ff1e 	bl	8025370 <APPL_GenerateMapping>
 8022534:	4603      	mov	r3, r0
 8022536:	81fb      	strh	r3, [r7, #14]

            if (result != 0)
 8022538:	89fb      	ldrh	r3, [r7, #14]
 802253a:	2b00      	cmp	r3, #0
 802253c:	d000      	beq.n	8022540 <AL_ControlInd+0xe0>
            {
                break;
 802253e:	e007      	b.n	8022550 <AL_ControlInd+0xf0>
    case SAFEOP_2_SAFEOP:
    case OP_2_OP:
        /* in SAFEOP or OP the SYNCM settings for all SYNCM are checked
           if result is unequal 0, the slave will stay in or
           switch to PREOP and set the ErrorInd Bit (bit 4) of the AL-Status */
        result = CheckSmSettings(nMaxSyncMan);
 8022540:	4ba6      	ldr	r3, [pc, #664]	; (80227dc <AL_ControlInd+0x37c>)
 8022542:	781b      	ldrb	r3, [r3, #0]
 8022544:	4618      	mov	r0, r3
 8022546:	f7ff f85f 	bl	8021608 <CheckSmSettings>
 802254a:	4603      	mov	r3, r0
 802254c:	81fb      	strh	r3, [r7, #14]
        break;
 802254e:	bf00      	nop

    }

    if ( result == 0 )
 8022550:	89fb      	ldrh	r3, [r7, #14]
 8022552:	2b00      	cmp	r3, #0
 8022554:	f040 8220 	bne.w	8022998 <AL_ControlInd+0x538>
    {
        /* execute the corresponding local management service(s) depending on the state transition */
        nEcatStateTrans = 0;
 8022558:	4ba1      	ldr	r3, [pc, #644]	; (80227e0 <AL_ControlInd+0x380>)
 802255a:	2200      	movs	r2, #0
 802255c:	801a      	strh	r2, [r3, #0]
        switch ( stateTrans )
 802255e:	7b3b      	ldrb	r3, [r7, #12]
 8022560:	3b11      	subs	r3, #17
 8022562:	2b77      	cmp	r3, #119	; 0x77
 8022564:	f200 8214 	bhi.w	8022990 <AL_ControlInd+0x530>
 8022568:	a201      	add	r2, pc, #4	; (adr r2, 8022570 <AL_ControlInd+0x110>)
 802256a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802256e:	bf00      	nop
 8022570:	08022947 	.word	0x08022947
 8022574:	08022761 	.word	0x08022761
 8022578:	08022751 	.word	0x08022751
 802257c:	0802298b 	.word	0x0802298b
 8022580:	08022991 	.word	0x08022991
 8022584:	08022991 	.word	0x08022991
 8022588:	08022991 	.word	0x08022991
 802258c:	0802298b 	.word	0x0802298b
 8022590:	08022991 	.word	0x08022991
 8022594:	08022991 	.word	0x08022991
 8022598:	08022991 	.word	0x08022991
 802259c:	08022991 	.word	0x08022991
 80225a0:	08022991 	.word	0x08022991
 80225a4:	08022991 	.word	0x08022991
 80225a8:	08022991 	.word	0x08022991
 80225ac:	08022991 	.word	0x08022991
 80225b0:	08022935 	.word	0x08022935
 80225b4:	0802294b 	.word	0x0802294b
 80225b8:	0802298b 	.word	0x0802298b
 80225bc:	080227ef 	.word	0x080227ef
 80225c0:	08022991 	.word	0x08022991
 80225c4:	08022991 	.word	0x08022991
 80225c8:	08022991 	.word	0x08022991
 80225cc:	0802298b 	.word	0x0802298b
 80225d0:	08022991 	.word	0x08022991
 80225d4:	08022991 	.word	0x08022991
 80225d8:	08022991 	.word	0x08022991
 80225dc:	08022991 	.word	0x08022991
 80225e0:	08022991 	.word	0x08022991
 80225e4:	08022991 	.word	0x08022991
 80225e8:	08022991 	.word	0x08022991
 80225ec:	08022991 	.word	0x08022991
 80225f0:	08022757 	.word	0x08022757
 80225f4:	0802298b 	.word	0x0802298b
 80225f8:	08022991 	.word	0x08022991
 80225fc:	0802298b 	.word	0x0802298b
 8022600:	08022991 	.word	0x08022991
 8022604:	08022991 	.word	0x08022991
 8022608:	08022991 	.word	0x08022991
 802260c:	0802298b 	.word	0x0802298b
 8022610:	08022991 	.word	0x08022991
 8022614:	08022991 	.word	0x08022991
 8022618:	08022991 	.word	0x08022991
 802261c:	08022991 	.word	0x08022991
 8022620:	08022991 	.word	0x08022991
 8022624:	08022991 	.word	0x08022991
 8022628:	08022991 	.word	0x08022991
 802262c:	08022991 	.word	0x08022991
 8022630:	08022917 	.word	0x08022917
 8022634:	080228e9 	.word	0x080228e9
 8022638:	0802298b 	.word	0x0802298b
 802263c:	0802294b 	.word	0x0802294b
 8022640:	08022991 	.word	0x08022991
 8022644:	08022991 	.word	0x08022991
 8022648:	08022991 	.word	0x08022991
 802264c:	08022849 	.word	0x08022849
 8022650:	08022991 	.word	0x08022991
 8022654:	08022991 	.word	0x08022991
 8022658:	08022991 	.word	0x08022991
 802265c:	08022991 	.word	0x08022991
 8022660:	08022991 	.word	0x08022991
 8022664:	08022991 	.word	0x08022991
 8022668:	08022991 	.word	0x08022991
 802266c:	08022991 	.word	0x08022991
 8022670:	08022991 	.word	0x08022991
 8022674:	08022991 	.word	0x08022991
 8022678:	08022991 	.word	0x08022991
 802267c:	08022991 	.word	0x08022991
 8022680:	08022991 	.word	0x08022991
 8022684:	08022991 	.word	0x08022991
 8022688:	08022991 	.word	0x08022991
 802268c:	08022991 	.word	0x08022991
 8022690:	08022991 	.word	0x08022991
 8022694:	08022991 	.word	0x08022991
 8022698:	08022991 	.word	0x08022991
 802269c:	08022991 	.word	0x08022991
 80226a0:	08022991 	.word	0x08022991
 80226a4:	08022991 	.word	0x08022991
 80226a8:	08022991 	.word	0x08022991
 80226ac:	08022991 	.word	0x08022991
 80226b0:	08022991 	.word	0x08022991
 80226b4:	08022991 	.word	0x08022991
 80226b8:	08022991 	.word	0x08022991
 80226bc:	08022991 	.word	0x08022991
 80226c0:	08022991 	.word	0x08022991
 80226c4:	08022991 	.word	0x08022991
 80226c8:	08022991 	.word	0x08022991
 80226cc:	08022991 	.word	0x08022991
 80226d0:	08022991 	.word	0x08022991
 80226d4:	08022991 	.word	0x08022991
 80226d8:	08022991 	.word	0x08022991
 80226dc:	08022991 	.word	0x08022991
 80226e0:	08022991 	.word	0x08022991
 80226e4:	08022991 	.word	0x08022991
 80226e8:	08022991 	.word	0x08022991
 80226ec:	08022991 	.word	0x08022991
 80226f0:	08022991 	.word	0x08022991
 80226f4:	08022991 	.word	0x08022991
 80226f8:	08022991 	.word	0x08022991
 80226fc:	08022991 	.word	0x08022991
 8022700:	08022991 	.word	0x08022991
 8022704:	08022991 	.word	0x08022991
 8022708:	08022991 	.word	0x08022991
 802270c:	08022991 	.word	0x08022991
 8022710:	08022991 	.word	0x08022991
 8022714:	08022991 	.word	0x08022991
 8022718:	08022991 	.word	0x08022991
 802271c:	08022991 	.word	0x08022991
 8022720:	08022991 	.word	0x08022991
 8022724:	08022991 	.word	0x08022991
 8022728:	08022991 	.word	0x08022991
 802272c:	08022991 	.word	0x08022991
 8022730:	080228f9 	.word	0x080228f9
 8022734:	080228cb 	.word	0x080228cb
 8022738:	0802298b 	.word	0x0802298b
 802273c:	080228bb 	.word	0x080228bb
 8022740:	08022991 	.word	0x08022991
 8022744:	08022991 	.word	0x08022991
 8022748:	08022991 	.word	0x08022991
 802274c:	0802294b 	.word	0x0802294b
        {
        case INIT_2_BOOT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 8022750:	2313      	movs	r3, #19
 8022752:	81fb      	strh	r3, [r7, #14]



            break;
 8022754:	e11f      	b.n	8022996 <AL_ControlInd+0x536>

        case BOOT_2_INIT    :
            result = ALSTATUSCODE_BOOTNOTSUPP;
 8022756:	2313      	movs	r3, #19
 8022758:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 802275a:	f7ff fe11 	bl	8022380 <BackToInitTransition>



            break;
 802275e:	e11a      	b.n	8022996 <AL_ControlInd+0x536>
        case INIT_2_PREOP :

           UpdateEEPROMLoadedState();
 8022760:	f7fe fec4 	bl	80214ec <UpdateEEPROMLoadedState>

            if (EepromLoaded == FALSE)
 8022764:	4b1f      	ldr	r3, [pc, #124]	; (80227e4 <AL_ControlInd+0x384>)
 8022766:	781b      	ldrb	r3, [r3, #0]
 8022768:	f083 0301 	eor.w	r3, r3, #1
 802276c:	b2db      	uxtb	r3, r3
 802276e:	2b00      	cmp	r3, #0
 8022770:	d001      	beq.n	8022776 <AL_ControlInd+0x316>
            {
                //return an error if the EEPROM was not loaded correct  (device restart is required after the new EEPORM update)
                result = ALSTATUSCODE_EE_ERROR;
 8022772:	2351      	movs	r3, #81	; 0x51
 8022774:	81fb      	strh	r3, [r7, #14]
            }
            if (result == 0)
 8022776:	89fb      	ldrh	r3, [r7, #14]
 8022778:	2b00      	cmp	r3, #0
 802277a:	d137      	bne.n	80227ec <AL_ControlInd+0x38c>
            {
            /* MBX_StartMailboxHandler (in mailbox.c) checks if the areas of the mailbox
               sync managers SYNCM0 and SYNCM1 overlap each other
              if result is unequal 0, the slave will stay in INIT
              and sets the ErrorInd Bit (bit 4) of the AL-Status */
            result = MBX_StartMailboxHandler();
 802277c:	f000 fefe 	bl	802357c <MBX_StartMailboxHandler>
 8022780:	4603      	mov	r3, r0
 8022782:	81fb      	strh	r3, [r7, #14]
            if (result == 0)
 8022784:	89fb      	ldrh	r3, [r7, #14]
 8022786:	2b00      	cmp	r3, #0
 8022788:	d10c      	bne.n	80227a4 <AL_ControlInd+0x344>
            {
                bApplEsmPending = FALSE;
 802278a:	4b10      	ldr	r3, [pc, #64]	; (80227cc <AL_ControlInd+0x36c>)
 802278c:	2200      	movs	r2, #0
 802278e:	701a      	strb	r2, [r3, #0]
                /* additionally there could be an application specific check (in ecatappl.c)
                   if the state transition from INIT to PREOP should be done
                 if result is unequal 0, the slave will stay in INIT
                 and sets the ErrorInd Bit (bit 4) of the AL-Status */
                result = APPL_StartMailboxHandler();
 8022790:	f002 fdba 	bl	8025308 <APPL_StartMailboxHandler>
 8022794:	4603      	mov	r3, r0
 8022796:	81fb      	strh	r3, [r7, #14]
                if ( result == 0 )
 8022798:	89fb      	ldrh	r3, [r7, #14]
 802279a:	2b00      	cmp	r3, #0
 802279c:	d102      	bne.n	80227a4 <AL_ControlInd+0x344>
                {
                    bMbxRunning = TRUE;
 802279e:	4b12      	ldr	r3, [pc, #72]	; (80227e8 <AL_ControlInd+0x388>)
 80227a0:	2201      	movs	r2, #1
 80227a2:	701a      	strb	r2, [r3, #0]
                }
            }

            if(result != 0 && result != NOERROR_INWORK)
 80227a4:	89fb      	ldrh	r3, [r7, #14]
 80227a6:	2b00      	cmp	r3, #0
 80227a8:	d020      	beq.n	80227ec <AL_ControlInd+0x38c>
 80227aa:	89fb      	ldrh	r3, [r7, #14]
 80227ac:	2bff      	cmp	r3, #255	; 0xff
 80227ae:	d01d      	beq.n	80227ec <AL_ControlInd+0x38c>
            {
                /*Stop APPL Mbx handler if APPL Start Mbx handler was called before*/
                    if (!bApplEsmPending)
 80227b0:	4b06      	ldr	r3, [pc, #24]	; (80227cc <AL_ControlInd+0x36c>)
 80227b2:	781b      	ldrb	r3, [r3, #0]
 80227b4:	f083 0301 	eor.w	r3, r3, #1
 80227b8:	b2db      	uxtb	r3, r3
 80227ba:	2b00      	cmp	r3, #0
 80227bc:	d001      	beq.n	80227c2 <AL_ControlInd+0x362>
                    {
                        APPL_StopMailboxHandler();
 80227be:	f002 fdab 	bl	8025318 <APPL_StopMailboxHandler>
                    }

                 MBX_StopMailboxHandler();
 80227c2:	f000 ff5b 	bl	802367c <MBX_StopMailboxHandler>
            }

            }
            break;
 80227c6:	e0e6      	b.n	8022996 <AL_ControlInd+0x536>
 80227c8:	1fff2aba 	.word	0x1fff2aba
 80227cc:	1fff2a84 	.word	0x1fff2a84
 80227d0:	1fff2a85 	.word	0x1fff2a85
 80227d4:	1fff2ab2 	.word	0x1fff2ab2
 80227d8:	1fff2a86 	.word	0x1fff2a86
 80227dc:	1fff2ac8 	.word	0x1fff2ac8
 80227e0:	1fff2a82 	.word	0x1fff2a82
 80227e4:	1fff18b2 	.word	0x1fff18b2
 80227e8:	1fff2b3a 	.word	0x1fff2b3a
 80227ec:	e0d3      	b.n	8022996 <AL_ControlInd+0x536>

        case PREOP_2_SAFEOP:
            /* start the input handler (function is defined above) */
            result = StartInputHandler();
 80227ee:	f7ff f8e9 	bl	80219c4 <StartInputHandler>
 80227f2:	4603      	mov	r3, r0
 80227f4:	81fb      	strh	r3, [r7, #14]
            if ( result == 0 )
 80227f6:	89fb      	ldrh	r3, [r7, #14]
 80227f8:	2b00      	cmp	r3, #0
 80227fa:	d112      	bne.n	8022822 <AL_ControlInd+0x3c2>
            {
                bApplEsmPending = FALSE;
 80227fc:	4ba8      	ldr	r3, [pc, #672]	; (8022aa0 <AL_ControlInd+0x640>)
 80227fe:	2200      	movs	r2, #0
 8022800:	701a      	strb	r2, [r3, #0]
                result = APPL_StartInputHandler(&u16ALEventMask);
 8022802:	48a8      	ldr	r0, [pc, #672]	; (8022aa4 <AL_ControlInd+0x644>)
 8022804:	f002 fd90 	bl	8025328 <APPL_StartInputHandler>
 8022808:	4603      	mov	r3, r0
 802280a:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 802280c:	89fb      	ldrh	r3, [r7, #14]
 802280e:	2b00      	cmp	r3, #0
 8022810:	d107      	bne.n	8022822 <AL_ControlInd+0x3c2>
                {
/*ECATCHANGE_START(V5.13) ECAT1*/
/*ECATCHANGE_END(V5.13) ECAT1*/
                    /* initialize the AL Event Mask register (0x204) */
                    SetALEventMask( u16ALEventMask );
 8022812:	4ba4      	ldr	r3, [pc, #656]	; (8022aa4 <AL_ControlInd+0x644>)
 8022814:	881b      	ldrh	r3, [r3, #0]
 8022816:	4618      	mov	r0, r3
 8022818:	f7fe fe50 	bl	80214bc <SetALEventMask>

                    bEcatInputUpdateRunning = TRUE;
 802281c:	4ba2      	ldr	r3, [pc, #648]	; (8022aa8 <AL_ControlInd+0x648>)
 802281e:	2201      	movs	r2, #1
 8022820:	701a      	strb	r2, [r3, #0]
                }
            }

            /*if one start input handler returned an error stop the input handler*/
            if(result != 0 && result != NOERROR_INWORK)
 8022822:	89fb      	ldrh	r3, [r7, #14]
 8022824:	2b00      	cmp	r3, #0
 8022826:	d00e      	beq.n	8022846 <AL_ControlInd+0x3e6>
 8022828:	89fb      	ldrh	r3, [r7, #14]
 802282a:	2bff      	cmp	r3, #255	; 0xff
 802282c:	d00b      	beq.n	8022846 <AL_ControlInd+0x3e6>
            {
                if(!bApplEsmPending)
 802282e:	4b9c      	ldr	r3, [pc, #624]	; (8022aa0 <AL_ControlInd+0x640>)
 8022830:	781b      	ldrb	r3, [r3, #0]
 8022832:	f083 0301 	eor.w	r3, r3, #1
 8022836:	b2db      	uxtb	r3, r3
 8022838:	2b00      	cmp	r3, #0
 802283a:	d001      	beq.n	8022840 <AL_ControlInd+0x3e0>
                {
                    /*Call only the APPL stop handler if the APPL start handler was called before*/
                    /*The application can react to the state transition in the function APPL_StopInputHandler */
                    APPL_StopInputHandler();
 802283c:	f002 fd80 	bl	8025340 <APPL_StopInputHandler>
                }

                StopInputHandler();
 8022840:	f7ff fd08 	bl	8022254 <StopInputHandler>
            }
            break;
 8022844:	e0a7      	b.n	8022996 <AL_ControlInd+0x536>
 8022846:	e0a6      	b.n	8022996 <AL_ControlInd+0x536>

        case SAFEOP_2_OP:
/*ECATCHANGE_START(V5.13) ESM2*/
            /*enable SM if error was acknowledged*/
            if (bErrAck)
 8022848:	7b7b      	ldrb	r3, [r7, #13]
 802284a:	2b00      	cmp	r3, #0
 802284c:	d00e      	beq.n	802286c <AL_ControlInd+0x40c>
            {
                if (nPdOutputSize > 0)
 802284e:	4b97      	ldr	r3, [pc, #604]	; (8022aac <AL_ControlInd+0x64c>)
 8022850:	881b      	ldrh	r3, [r3, #0]
 8022852:	2b00      	cmp	r3, #0
 8022854:	d003      	beq.n	802285e <AL_ControlInd+0x3fe>
                {
                    EnableSyncManChannel(PROCESS_DATA_OUT);
 8022856:	2002      	movs	r0, #2
 8022858:	f7fe feac 	bl	80215b4 <EnableSyncManChannel>
 802285c:	e006      	b.n	802286c <AL_ControlInd+0x40c>
                }
                else
                    if (nPdInputSize > 0)
 802285e:	4b94      	ldr	r3, [pc, #592]	; (8022ab0 <AL_ControlInd+0x650>)
 8022860:	881b      	ldrh	r3, [r3, #0]
 8022862:	2b00      	cmp	r3, #0
 8022864:	d002      	beq.n	802286c <AL_ControlInd+0x40c>
                    {
                        EnableSyncManChannel(PROCESS_DATA_IN);
 8022866:	2003      	movs	r0, #3
 8022868:	f7fe fea4 	bl	80215b4 <EnableSyncManChannel>
                    }
            }
            /*ECATCHANGE_END(V5.13) ESM2*/

            /* start the output handler (function is defined above) */
            result = StartOutputHandler();
 802286c:	f7ff fc94 	bl	8022198 <StartOutputHandler>
 8022870:	4603      	mov	r3, r0
 8022872:	81fb      	strh	r3, [r7, #14]
            if(result == 0)
 8022874:	89fb      	ldrh	r3, [r7, #14]
 8022876:	2b00      	cmp	r3, #0
 8022878:	d10c      	bne.n	8022894 <AL_ControlInd+0x434>
            {
                bApplEsmPending = FALSE;
 802287a:	4b89      	ldr	r3, [pc, #548]	; (8022aa0 <AL_ControlInd+0x640>)
 802287c:	2200      	movs	r2, #0
 802287e:	701a      	strb	r2, [r3, #0]
                result = APPL_StartOutputHandler();
 8022880:	f002 fd66 	bl	8025350 <APPL_StartOutputHandler>
 8022884:	4603      	mov	r3, r0
 8022886:	81fb      	strh	r3, [r7, #14]

                if(result == 0)
 8022888:	89fb      	ldrh	r3, [r7, #14]
 802288a:	2b00      	cmp	r3, #0
 802288c:	d102      	bne.n	8022894 <AL_ControlInd+0x434>
                {
                    /*Device is in OPERATINAL*/
                    bEcatOutputUpdateRunning = TRUE;
 802288e:	4b89      	ldr	r3, [pc, #548]	; (8022ab4 <AL_ControlInd+0x654>)
 8022890:	2201      	movs	r2, #1
 8022892:	701a      	strb	r2, [r3, #0]
                }

            }

            if ( result != 0 && result != NOERROR_INWORK)
 8022894:	89fb      	ldrh	r3, [r7, #14]
 8022896:	2b00      	cmp	r3, #0
 8022898:	d00e      	beq.n	80228b8 <AL_ControlInd+0x458>
 802289a:	89fb      	ldrh	r3, [r7, #14]
 802289c:	2bff      	cmp	r3, #255	; 0xff
 802289e:	d00b      	beq.n	80228b8 <AL_ControlInd+0x458>
            {
                    if (!bApplEsmPending)
 80228a0:	4b7f      	ldr	r3, [pc, #508]	; (8022aa0 <AL_ControlInd+0x640>)
 80228a2:	781b      	ldrb	r3, [r3, #0]
 80228a4:	f083 0301 	eor.w	r3, r3, #1
 80228a8:	b2db      	uxtb	r3, r3
 80228aa:	2b00      	cmp	r3, #0
 80228ac:	d001      	beq.n	80228b2 <AL_ControlInd+0x452>
                    {
                        APPL_StopOutputHandler();
 80228ae:	f002 fd57 	bl	8025360 <APPL_StopOutputHandler>
                    }

                StopOutputHandler();
 80228b2:	f7ff fcbf 	bl	8022234 <StopOutputHandler>
            }

            break;
 80228b6:	e06e      	b.n	8022996 <AL_ControlInd+0x536>
 80228b8:	e06d      	b.n	8022996 <AL_ControlInd+0x536>

        case OP_2_SAFEOP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 80228ba:	f002 fd51 	bl	8025360 <APPL_StopOutputHandler>

            StopOutputHandler();
 80228be:	f7ff fcb9 	bl	8022234 <StopOutputHandler>

            bApplEsmPending = FALSE;
 80228c2:	4b77      	ldr	r3, [pc, #476]	; (8022aa0 <AL_ControlInd+0x640>)
 80228c4:	2200      	movs	r2, #0
 80228c6:	701a      	strb	r2, [r3, #0]

            break;
 80228c8:	e065      	b.n	8022996 <AL_ControlInd+0x536>

        case OP_2_PREOP:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 80228ca:	f002 fd49 	bl	8025360 <APPL_StopOutputHandler>
 80228ce:	4603      	mov	r3, r0
 80228d0:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 80228d2:	f7ff fcaf 	bl	8022234 <StopOutputHandler>

            bApplEsmPending = FALSE;
 80228d6:	4b72      	ldr	r3, [pc, #456]	; (8022aa0 <AL_ControlInd+0x640>)
 80228d8:	2200      	movs	r2, #0
 80228da:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 80228dc:	89fb      	ldrh	r3, [r7, #14]
 80228de:	2b00      	cmp	r3, #0
 80228e0:	d000      	beq.n	80228e4 <AL_ControlInd+0x484>
            {
                break;
 80228e2:	e058      	b.n	8022996 <AL_ControlInd+0x536>
            }

            stateTrans = SAFEOP_2_PREOP;
 80228e4:	2342      	movs	r3, #66	; 0x42
 80228e6:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_PREOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 80228e8:	f002 fd2a 	bl	8025340 <APPL_StopInputHandler>
           
            StopInputHandler();
 80228ec:	f7ff fcb2 	bl	8022254 <StopInputHandler>

            bApplEsmPending = FALSE;
 80228f0:	4b6b      	ldr	r3, [pc, #428]	; (8022aa0 <AL_ControlInd+0x640>)
 80228f2:	2200      	movs	r2, #0
 80228f4:	701a      	strb	r2, [r3, #0]

            break;
 80228f6:	e04e      	b.n	8022996 <AL_ControlInd+0x536>

        case OP_2_INIT:
            /* stop the output handler (function is defined above) */
            result = APPL_StopOutputHandler();
 80228f8:	f002 fd32 	bl	8025360 <APPL_StopOutputHandler>
 80228fc:	4603      	mov	r3, r0
 80228fe:	81fb      	strh	r3, [r7, #14]

            StopOutputHandler();
 8022900:	f7ff fc98 	bl	8022234 <StopOutputHandler>

            bApplEsmPending = FALSE;
 8022904:	4b66      	ldr	r3, [pc, #408]	; (8022aa0 <AL_ControlInd+0x640>)
 8022906:	2200      	movs	r2, #0
 8022908:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 802290a:	89fb      	ldrh	r3, [r7, #14]
 802290c:	2b00      	cmp	r3, #0
 802290e:	d000      	beq.n	8022912 <AL_ControlInd+0x4b2>
            {
                break;
 8022910:	e041      	b.n	8022996 <AL_ControlInd+0x536>
            }
            
            stateTrans = SAFEOP_2_INIT;
 8022912:	2341      	movs	r3, #65	; 0x41
 8022914:	733b      	strb	r3, [r7, #12]

        case SAFEOP_2_INIT:
            /* stop the input handler (function is defined above) */
            result = APPL_StopInputHandler();
 8022916:	f002 fd13 	bl	8025340 <APPL_StopInputHandler>
 802291a:	4603      	mov	r3, r0
 802291c:	81fb      	strh	r3, [r7, #14]
            
            StopInputHandler();
 802291e:	f7ff fc99 	bl	8022254 <StopInputHandler>

            bApplEsmPending = FALSE;
 8022922:	4b5f      	ldr	r3, [pc, #380]	; (8022aa0 <AL_ControlInd+0x640>)
 8022924:	2200      	movs	r2, #0
 8022926:	701a      	strb	r2, [r3, #0]

            if (result != 0)
 8022928:	89fb      	ldrh	r3, [r7, #14]
 802292a:	2b00      	cmp	r3, #0
 802292c:	d000      	beq.n	8022930 <AL_ControlInd+0x4d0>
            {
                break;
 802292e:	e032      	b.n	8022996 <AL_ControlInd+0x536>
            }
            stateTrans = PREOP_2_INIT;
 8022930:	2321      	movs	r3, #33	; 0x21
 8022932:	733b      	strb	r3, [r7, #12]

        case PREOP_2_INIT:
            MBX_StopMailboxHandler();
 8022934:	f000 fea2 	bl	802367c <MBX_StopMailboxHandler>
            result = APPL_StopMailboxHandler();
 8022938:	f002 fcee 	bl	8025318 <APPL_StopMailboxHandler>
 802293c:	4603      	mov	r3, r0
 802293e:	81fb      	strh	r3, [r7, #14]

            BackToInitTransition();
 8022940:	f7ff fd1e 	bl	8022380 <BackToInitTransition>
            break;
 8022944:	e027      	b.n	8022996 <AL_ControlInd+0x536>
        case INIT_2_INIT:
            BackToInitTransition();
 8022946:	f7ff fd1b 	bl	8022380 <BackToInitTransition>
        case PREOP_2_PREOP:
        case SAFEOP_2_SAFEOP:
        case OP_2_OP:
            if(bErrAck)
 802294a:	7b7b      	ldrb	r3, [r7, #13]
 802294c:	2b00      	cmp	r3, #0
 802294e:	d004      	beq.n	802295a <AL_ControlInd+0x4fa>
            {
                APPL_AckErrorInd(stateTrans);
 8022950:	7b3b      	ldrb	r3, [r7, #12]
 8022952:	b29b      	uxth	r3, r3
 8022954:	4618      	mov	r0, r3
 8022956:	f002 fccd 	bl	80252f4 <APPL_AckErrorInd>
            }


                /*no local error flag is currently active, enable SM*/
                if ( nAlStatus & (STATE_SAFEOP | STATE_OP))
 802295a:	4b57      	ldr	r3, [pc, #348]	; (8022ab8 <AL_ControlInd+0x658>)
 802295c:	781b      	ldrb	r3, [r3, #0]
 802295e:	f003 030c 	and.w	r3, r3, #12
 8022962:	2b00      	cmp	r3, #0
 8022964:	d00e      	beq.n	8022984 <AL_ControlInd+0x524>
                {
                    if(nPdOutputSize > 0)
 8022966:	4b51      	ldr	r3, [pc, #324]	; (8022aac <AL_ControlInd+0x64c>)
 8022968:	881b      	ldrh	r3, [r3, #0]
 802296a:	2b00      	cmp	r3, #0
 802296c:	d003      	beq.n	8022976 <AL_ControlInd+0x516>
                    {
                        EnableSyncManChannel(PROCESS_DATA_OUT);
 802296e:	2002      	movs	r0, #2
 8022970:	f7fe fe20 	bl	80215b4 <EnableSyncManChannel>
 8022974:	e006      	b.n	8022984 <AL_ControlInd+0x524>
                    }
                    else 
                    if(nPdInputSize > 0)
 8022976:	4b4e      	ldr	r3, [pc, #312]	; (8022ab0 <AL_ControlInd+0x650>)
 8022978:	881b      	ldrh	r3, [r3, #0]
 802297a:	2b00      	cmp	r3, #0
 802297c:	d002      	beq.n	8022984 <AL_ControlInd+0x524>
                    {
                        EnableSyncManChannel(PROCESS_DATA_IN);
 802297e:	2003      	movs	r0, #3
 8022980:	f7fe fe18 	bl	80215b4 <EnableSyncManChannel>
                    }
                }
            
            result = NOERROR_NOSTATECHANGE;
 8022984:	23fe      	movs	r3, #254	; 0xfe
 8022986:	81fb      	strh	r3, [r7, #14]
            break;
 8022988:	e005      	b.n	8022996 <AL_ControlInd+0x536>
        case SAFEOP_2_BOOT:
        case OP_2_BOOT:
        case BOOT_2_PREOP:
        case BOOT_2_SAFEOP:
        case BOOT_2_OP:
            result = ALSTATUSCODE_INVALIDALCONTROL;
 802298a:	2311      	movs	r3, #17
 802298c:	81fb      	strh	r3, [r7, #14]
            break;
 802298e:	e002      	b.n	8022996 <AL_ControlInd+0x536>

        default:
            result = ALSTATUSCODE_UNKNOWNALCONTROL;
 8022990:	2312      	movs	r3, #18
 8022992:	81fb      	strh	r3, [r7, #14]
            break;
 8022994:	bf00      	nop
 8022996:	e024      	b.n	80229e2 <AL_ControlInd+0x582>
    }
    else
    {
        /* the checking of the sync manager settings was not successful
            switch back the state to PREOP or INIT */
        switch (nAlStatus)
 8022998:	4b47      	ldr	r3, [pc, #284]	; (8022ab8 <AL_ControlInd+0x658>)
 802299a:	781b      	ldrb	r3, [r3, #0]
 802299c:	2b04      	cmp	r3, #4
 802299e:	d008      	beq.n	80229b2 <AL_ControlInd+0x552>
 80229a0:	2b08      	cmp	r3, #8
 80229a2:	d002      	beq.n	80229aa <AL_ControlInd+0x54a>
 80229a4:	2b02      	cmp	r3, #2
 80229a6:	d008      	beq.n	80229ba <AL_ControlInd+0x55a>
 80229a8:	e01b      	b.n	80229e2 <AL_ControlInd+0x582>
        {
        case STATE_OP:
            /* stop the output handler (function is defined above) */
            APPL_StopOutputHandler();
 80229aa:	f002 fcd9 	bl	8025360 <APPL_StopOutputHandler>
            StopOutputHandler();
 80229ae:	f7ff fc41 	bl	8022234 <StopOutputHandler>
        case STATE_SAFEOP:
            /* stop the input handler (function is defined above) */
            APPL_StopInputHandler();
 80229b2:	f002 fcc5 	bl	8025340 <APPL_StopInputHandler>

            StopInputHandler();
 80229b6:	f7ff fc4d 	bl	8022254 <StopInputHandler>
        case STATE_PREOP:
            if ( result == ALSTATUSCODE_INVALIDMBXCFGINPREOP )
 80229ba:	89fb      	ldrh	r3, [r7, #14]
 80229bc:	2b16      	cmp	r3, #22
 80229be:	d10d      	bne.n	80229dc <AL_ControlInd+0x57c>
            {
                /* the mailbox sync manager settings were wrong, switch back to INIT */
                MBX_StopMailboxHandler();
 80229c0:	f000 fe5c 	bl	802367c <MBX_StopMailboxHandler>
                APPL_StopMailboxHandler();
 80229c4:	f002 fca8 	bl	8025318 <APPL_StopMailboxHandler>

                /*Disable SM0 (MBX Out)*/
                DisableSyncManChannel(MAILBOX_WRITE);
 80229c8:	2000      	movs	r0, #0
 80229ca:	f7fe fdc9 	bl	8021560 <DisableSyncManChannel>

                /*Disable SM1 (MBX In)*/
                DisableSyncManChannel(MAILBOX_READ);
 80229ce:	2001      	movs	r0, #1
 80229d0:	f7fe fdc6 	bl	8021560 <DisableSyncManChannel>

                nAlStatus = STATE_INIT;
 80229d4:	4b38      	ldr	r3, [pc, #224]	; (8022ab8 <AL_ControlInd+0x658>)
 80229d6:	2201      	movs	r2, #1
 80229d8:	701a      	strb	r2, [r3, #0]
 80229da:	e002      	b.n	80229e2 <AL_ControlInd+0x582>
            }
            else
            {
                nAlStatus = STATE_PREOP;
 80229dc:	4b36      	ldr	r3, [pc, #216]	; (8022ab8 <AL_ControlInd+0x658>)
 80229de:	2202      	movs	r2, #2
 80229e0:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if ( result == NOERROR_INWORK )
 80229e2:	89fb      	ldrh	r3, [r7, #14]
 80229e4:	2bff      	cmp	r3, #255	; 0xff
 80229e6:	d135      	bne.n	8022a54 <AL_ControlInd+0x5f4>
    {
        /* state transition is still in work
            ECAT_StateChange must be called from the application */
        bEcatWaitForAlControlRes = TRUE;
 80229e8:	4b34      	ldr	r3, [pc, #208]	; (8022abc <AL_ControlInd+0x65c>)
 80229ea:	2201      	movs	r2, #1
 80229ec:	701a      	strb	r2, [r3, #0]
        /* state transition has to be stored */
        nEcatStateTrans = stateTrans;
 80229ee:	7b3b      	ldrb	r3, [r7, #12]
 80229f0:	b29a      	uxth	r2, r3
 80229f2:	4b33      	ldr	r3, [pc, #204]	; (8022ac0 <AL_ControlInd+0x660>)
 80229f4:	801a      	strh	r2, [r3, #0]

        /*Init ESM timeout counter (will be decremented with the local 1ms timer)*/
        switch(nEcatStateTrans)
 80229f6:	4b32      	ldr	r3, [pc, #200]	; (8022ac0 <AL_ControlInd+0x660>)
 80229f8:	881b      	ldrh	r3, [r3, #0]
 80229fa:	2b24      	cmp	r3, #36	; 0x24
 80229fc:	d00d      	beq.n	8022a1a <AL_ControlInd+0x5ba>
 80229fe:	2b24      	cmp	r3, #36	; 0x24
 8022a00:	dc03      	bgt.n	8022a0a <AL_ControlInd+0x5aa>
 8022a02:	3b12      	subs	r3, #18
 8022a04:	2b01      	cmp	r3, #1
 8022a06:	d80d      	bhi.n	8022a24 <AL_ControlInd+0x5c4>
 8022a08:	e002      	b.n	8022a10 <AL_ControlInd+0x5b0>
 8022a0a:	2b48      	cmp	r3, #72	; 0x48
 8022a0c:	d005      	beq.n	8022a1a <AL_ControlInd+0x5ba>
 8022a0e:	e009      	b.n	8022a24 <AL_ControlInd+0x5c4>
        {
            case INIT_2_PREOP:
            case INIT_2_BOOT:
                EsmTimeoutCounter = PREOPTIMEOUT;
 8022a10:	4b2c      	ldr	r3, [pc, #176]	; (8022ac4 <AL_ControlInd+0x664>)
 8022a12:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8022a16:	801a      	strh	r2, [r3, #0]
            break;
 8022a18:	e008      	b.n	8022a2c <AL_ControlInd+0x5cc>
            case PREOP_2_SAFEOP:
            case SAFEOP_2_OP:
                EsmTimeoutCounter = SAFEOP2OPTIMEOUT;
 8022a1a:	4b2a      	ldr	r3, [pc, #168]	; (8022ac4 <AL_ControlInd+0x664>)
 8022a1c:	f242 3228 	movw	r2, #9000	; 0x2328
 8022a20:	801a      	strh	r2, [r3, #0]
                break;
 8022a22:	e003      	b.n	8022a2c <AL_ControlInd+0x5cc>
           default:
                EsmTimeoutCounter = 200; //Set default timeout value to 200ms
 8022a24:	4b27      	ldr	r3, [pc, #156]	; (8022ac4 <AL_ControlInd+0x664>)
 8022a26:	22c8      	movs	r2, #200	; 0xc8
 8022a28:	801a      	strh	r2, [r3, #0]
                break;
 8022a2a:	bf00      	nop
        }
        EsmTimeoutCounter -= (INT16) (EsmTimeoutCounter / 10); //subtract 10% from the timeout to react before the master runs into a timeout.
 8022a2c:	4b25      	ldr	r3, [pc, #148]	; (8022ac4 <AL_ControlInd+0x664>)
 8022a2e:	881b      	ldrh	r3, [r3, #0]
 8022a30:	b29a      	uxth	r2, r3
 8022a32:	4b24      	ldr	r3, [pc, #144]	; (8022ac4 <AL_ControlInd+0x664>)
 8022a34:	881b      	ldrh	r3, [r3, #0]
 8022a36:	b21b      	sxth	r3, r3
 8022a38:	4923      	ldr	r1, [pc, #140]	; (8022ac8 <AL_ControlInd+0x668>)
 8022a3a:	fb81 0103 	smull	r0, r1, r1, r3
 8022a3e:	1089      	asrs	r1, r1, #2
 8022a40:	17db      	asrs	r3, r3, #31
 8022a42:	1acb      	subs	r3, r1, r3
 8022a44:	b29b      	uxth	r3, r3
 8022a46:	b29b      	uxth	r3, r3
 8022a48:	1ad3      	subs	r3, r2, r3
 8022a4a:	b29b      	uxth	r3, r3
 8022a4c:	b29a      	uxth	r2, r3
 8022a4e:	4b1d      	ldr	r3, [pc, #116]	; (8022ac4 <AL_ControlInd+0x664>)
 8022a50:	801a      	strh	r2, [r3, #0]
 8022a52:	e074      	b.n	8022b3e <AL_ControlInd+0x6de>

    }
    else if ( alControl != (nAlStatus & STATE_MASK) )
 8022a54:	79fa      	ldrb	r2, [r7, #7]
 8022a56:	4b18      	ldr	r3, [pc, #96]	; (8022ab8 <AL_ControlInd+0x658>)
 8022a58:	781b      	ldrb	r3, [r3, #0]
 8022a5a:	f003 030f 	and.w	r3, r3, #15
 8022a5e:	429a      	cmp	r2, r3
 8022a60:	d064      	beq.n	8022b2c <AL_ControlInd+0x6cc>
    {
        /* The slave state has changed */

        if ( (result != 0 || alStatusCode != 0) && ((alControl | nAlStatus) & STATE_OP) )
 8022a62:	89fb      	ldrh	r3, [r7, #14]
 8022a64:	2b00      	cmp	r3, #0
 8022a66:	d102      	bne.n	8022a6e <AL_ControlInd+0x60e>
 8022a68:	88bb      	ldrh	r3, [r7, #4]
 8022a6a:	2b00      	cmp	r3, #0
 8022a6c:	d035      	beq.n	8022ada <AL_ControlInd+0x67a>
 8022a6e:	4b12      	ldr	r3, [pc, #72]	; (8022ab8 <AL_ControlInd+0x658>)
 8022a70:	781a      	ldrb	r2, [r3, #0]
 8022a72:	79fb      	ldrb	r3, [r7, #7]
 8022a74:	4313      	orrs	r3, r2
 8022a76:	b2db      	uxtb	r3, r3
 8022a78:	f003 0308 	and.w	r3, r3, #8
 8022a7c:	2b00      	cmp	r3, #0
 8022a7e:	d02c      	beq.n	8022ada <AL_ControlInd+0x67a>
        {
            /* the local application requested to leave the state OP so we have to disable the SM2
               and make the state change from OP to SAFEOP by calling StopOutputHandler */

            //only execute StopOutputHandler() if Output update is still running
            if(bEcatOutputUpdateRunning)
 8022a80:	4b0c      	ldr	r3, [pc, #48]	; (8022ab4 <AL_ControlInd+0x654>)
 8022a82:	781b      	ldrb	r3, [r3, #0]
 8022a84:	2b00      	cmp	r3, #0
 8022a86:	d003      	beq.n	8022a90 <AL_ControlInd+0x630>
            {
                APPL_StopOutputHandler();
 8022a88:	f002 fc6a 	bl	8025360 <APPL_StopOutputHandler>

                StopOutputHandler();
 8022a8c:	f7ff fbd2 	bl	8022234 <StopOutputHandler>
            }

            if(nPdOutputSize > 0)
 8022a90:	4b06      	ldr	r3, [pc, #24]	; (8022aac <AL_ControlInd+0x64c>)
 8022a92:	881b      	ldrh	r3, [r3, #0]
 8022a94:	2b00      	cmp	r3, #0
 8022a96:	d019      	beq.n	8022acc <AL_ControlInd+0x66c>
            {
                /* disable the Sync Manager Channel 2 (outputs) */
                DisableSyncManChannel(PROCESS_DATA_OUT);
 8022a98:	2002      	movs	r0, #2
 8022a9a:	f7fe fd61 	bl	8021560 <DisableSyncManChannel>
 8022a9e:	e01c      	b.n	8022ada <AL_ControlInd+0x67a>
 8022aa0:	1fff2a84 	.word	0x1fff2a84
 8022aa4:	1fff2a9e 	.word	0x1fff2a9e
 8022aa8:	1fff2ac2 	.word	0x1fff2ac2
 8022aac:	1fff2a86 	.word	0x1fff2a86
 8022ab0:	1fff2ab2 	.word	0x1fff2ab2
 8022ab4:	1fff2abd 	.word	0x1fff2abd
 8022ab8:	1fff2a85 	.word	0x1fff2a85
 8022abc:	1fff2ab0 	.word	0x1fff2ab0
 8022ac0:	1fff2a82 	.word	0x1fff2a82
 8022ac4:	1fff2aba 	.word	0x1fff2aba
 8022ac8:	66666667 	.word	0x66666667
            }
            else
                if(nPdInputSize > 0)
 8022acc:	4b1d      	ldr	r3, [pc, #116]	; (8022b44 <AL_ControlInd+0x6e4>)
 8022ace:	881b      	ldrh	r3, [r3, #0]
 8022ad0:	2b00      	cmp	r3, #0
 8022ad2:	d002      	beq.n	8022ada <AL_ControlInd+0x67a>
            {
                /*disable Sync Manager 3 (inputs) if no outputs available*/
                DisableSyncManChannel(PROCESS_DATA_IN);
 8022ad4:	2003      	movs	r0, #3
 8022ad6:	f7fe fd43 	bl	8021560 <DisableSyncManChannel>
            }

        }
        if ( result != 0 )
 8022ada:	89fb      	ldrh	r3, [r7, #14]
 8022adc:	2b00      	cmp	r3, #0
 8022ade:	d00e      	beq.n	8022afe <AL_ControlInd+0x69e>
        {
                if (nAlStatus == STATE_OP)
 8022ae0:	4b19      	ldr	r3, [pc, #100]	; (8022b48 <AL_ControlInd+0x6e8>)
 8022ae2:	781b      	ldrb	r3, [r3, #0]
 8022ae4:	2b08      	cmp	r3, #8
 8022ae6:	d102      	bne.n	8022aee <AL_ControlInd+0x68e>
                {
                    nAlStatus = STATE_SAFEOP;
 8022ae8:	4b17      	ldr	r3, [pc, #92]	; (8022b48 <AL_ControlInd+0x6e8>)
 8022aea:	2204      	movs	r2, #4
 8022aec:	701a      	strb	r2, [r3, #0]
                }
            /* save the failed status to be able to decide, if the AL Status Code shall be
               reset in case of a coming successful state transition */
            nAlStatus |= STATE_CHANGE;
 8022aee:	4b16      	ldr	r3, [pc, #88]	; (8022b48 <AL_ControlInd+0x6e8>)
 8022af0:	781b      	ldrb	r3, [r3, #0]
 8022af2:	f043 0310 	orr.w	r3, r3, #16
 8022af6:	b2da      	uxtb	r2, r3
 8022af8:	4b13      	ldr	r3, [pc, #76]	; (8022b48 <AL_ControlInd+0x6e8>)
 8022afa:	701a      	strb	r2, [r3, #0]
 8022afc:	e00b      	b.n	8022b16 <AL_ControlInd+0x6b6>
        }
        else
        {
            /* state transition was successful */
            if ( alStatusCode != 0 )
 8022afe:	88bb      	ldrh	r3, [r7, #4]
 8022b00:	2b00      	cmp	r3, #0
 8022b02:	d005      	beq.n	8022b10 <AL_ControlInd+0x6b0>
            {
                /* state change request from the user */
                result = alStatusCode;
 8022b04:	88bb      	ldrh	r3, [r7, #4]
 8022b06:	81fb      	strh	r3, [r7, #14]
                alControl |= STATE_CHANGE;
 8022b08:	79fb      	ldrb	r3, [r7, #7]
 8022b0a:	f043 0310 	orr.w	r3, r3, #16
 8022b0e:	71fb      	strb	r3, [r7, #7]
            }
            /* acknowledge the new state */
            nAlStatus = alControl;
 8022b10:	4a0d      	ldr	r2, [pc, #52]	; (8022b48 <AL_ControlInd+0x6e8>)
 8022b12:	79fb      	ldrb	r3, [r7, #7]
 8022b14:	7013      	strb	r3, [r2, #0]
        }

        bEcatWaitForAlControlRes = FALSE;
 8022b16:	4b0d      	ldr	r3, [pc, #52]	; (8022b4c <AL_ControlInd+0x6ec>)
 8022b18:	2200      	movs	r2, #0
 8022b1a:	701a      	strb	r2, [r3, #0]

        /* write the AL Status register */
        SetALStatus(nAlStatus, result);
 8022b1c:	4b0a      	ldr	r3, [pc, #40]	; (8022b48 <AL_ControlInd+0x6e8>)
 8022b1e:	781a      	ldrb	r2, [r3, #0]
 8022b20:	89fb      	ldrh	r3, [r7, #14]
 8022b22:	4610      	mov	r0, r2
 8022b24:	4619      	mov	r1, r3
 8022b26:	f7ff fc37 	bl	8022398 <SetALStatus>
 8022b2a:	e008      	b.n	8022b3e <AL_ControlInd+0x6de>
    }
    else
    {
        /* Error acknowledgement without a state transition */

         bEcatWaitForAlControlRes = FALSE;
 8022b2c:	4b07      	ldr	r3, [pc, #28]	; (8022b4c <AL_ControlInd+0x6ec>)
 8022b2e:	2200      	movs	r2, #0
 8022b30:	701a      	strb	r2, [r3, #0]

        /* AL-Status has to be updated and AL-Status-Code has to be reset
           if the the error bit was acknowledged */
        SetALStatus(nAlStatus, 0);
 8022b32:	4b05      	ldr	r3, [pc, #20]	; (8022b48 <AL_ControlInd+0x6e8>)
 8022b34:	781b      	ldrb	r3, [r3, #0]
 8022b36:	4618      	mov	r0, r3
 8022b38:	2100      	movs	r1, #0
 8022b3a:	f7ff fc2d 	bl	8022398 <SetALStatus>
    }
    /*ECATCHANGE_START(V5.13) CIA402 4*/
    /*decouple CIA402 state machine from ESM*/
    /*ECATCHANGE_END(V5.13) CIA402 4*/

}
 8022b3e:	3710      	adds	r7, #16
 8022b40:	46bd      	mov	sp, r7
 8022b42:	bd80      	pop	{r7, pc}
 8022b44:	1fff2ab2 	.word	0x1fff2ab2
 8022b48:	1fff2a85 	.word	0x1fff2a85
 8022b4c:	1fff2ab0 	.word	0x1fff2ab0

08022b50 <AL_ControlRes>:
 \brief    This function is called cyclic if a state transition is pending (bEcatWaitForAlControlRes == TRUE)
 \brief    If the ESM timeout is expired the state transition will be rejected. Otherwise the application specific state transition function is called.
 \brief    If the pending state transition is triggered by the application the transition need to be completed by the application (ECAT_StateChange())
  *////////////////////////////////////////////////////////////////////////////////////////
void AL_ControlRes(void)
{
 8022b50:	b580      	push	{r7, lr}
 8022b52:	b082      	sub	sp, #8
 8022b54:	af00      	add	r7, sp, #0
    if(bEcatWaitForAlControlRes)
 8022b56:	4ba5      	ldr	r3, [pc, #660]	; (8022dec <AL_ControlRes+0x29c>)
 8022b58:	781b      	ldrb	r3, [r3, #0]
 8022b5a:	2b00      	cmp	r3, #0
 8022b5c:	f000 817c 	beq.w	8022e58 <AL_ControlRes+0x308>
    {
        UINT16 result = 0;
 8022b60:	2300      	movs	r3, #0
 8022b62:	807b      	strh	r3, [r7, #2]
        UINT8 Status = 0;
 8022b64:	2300      	movs	r3, #0
 8022b66:	71fb      	strb	r3, [r7, #7]
        UINT16 StatusCode = 0;
 8022b68:	2300      	movs	r3, #0
 8022b6a:	80bb      	strh	r3, [r7, #4]

        if(EsmTimeoutCounter == 0)
 8022b6c:	4ba0      	ldr	r3, [pc, #640]	; (8022df0 <AL_ControlRes+0x2a0>)
 8022b6e:	881b      	ldrh	r3, [r3, #0]
 8022b70:	2b00      	cmp	r3, #0
 8022b72:	f040 809a 	bne.w	8022caa <AL_ControlRes+0x15a>
        {
            Status =  (UINT8)(nEcatStateTrans >> 4);
 8022b76:	4b9f      	ldr	r3, [pc, #636]	; (8022df4 <AL_ControlRes+0x2a4>)
 8022b78:	881b      	ldrh	r3, [r3, #0]
 8022b7a:	091b      	lsrs	r3, r3, #4
 8022b7c:	b29b      	uxth	r3, r3
 8022b7e:	71fb      	strb	r3, [r7, #7]

            /* ESM timeout expired*/
            switch(nEcatStateTrans)
 8022b80:	4b9c      	ldr	r3, [pc, #624]	; (8022df4 <AL_ControlRes+0x2a4>)
 8022b82:	881b      	ldrh	r3, [r3, #0]
 8022b84:	2b24      	cmp	r3, #36	; 0x24
 8022b86:	d021      	beq.n	8022bcc <AL_ControlRes+0x7c>
 8022b88:	2b24      	cmp	r3, #36	; 0x24
 8022b8a:	dc04      	bgt.n	8022b96 <AL_ControlRes+0x46>
 8022b8c:	3b12      	subs	r3, #18
 8022b8e:	2b01      	cmp	r3, #1
 8022b90:	f200 814f 	bhi.w	8022e32 <AL_ControlRes+0x2e2>
 8022b94:	e002      	b.n	8022b9c <AL_ControlRes+0x4c>
 8022b96:	2b48      	cmp	r3, #72	; 0x48
 8022b98:	d030      	beq.n	8022bfc <AL_ControlRes+0xac>
 8022b9a:	e14a      	b.n	8022e32 <AL_ControlRes+0x2e2>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:

                        if (!bApplEsmPending)
 8022b9c:	4b96      	ldr	r3, [pc, #600]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022b9e:	781b      	ldrb	r3, [r3, #0]
 8022ba0:	f083 0301 	eor.w	r3, r3, #1
 8022ba4:	b2db      	uxtb	r3, r3
 8022ba6:	2b00      	cmp	r3, #0
 8022ba8:	d001      	beq.n	8022bae <AL_ControlRes+0x5e>
                        {
                            APPL_StopMailboxHandler();
 8022baa:	f002 fbb5 	bl	8025318 <APPL_StopMailboxHandler>
                        }

                    MBX_StopMailboxHandler();
 8022bae:	f000 fd65 	bl	802367c <MBX_StopMailboxHandler>
                    /*ECATCHANGE_START(V5.13) ESM1*/
                    if((u8LocalErrorState & STATE_MASK) == STATE_INIT)
 8022bb2:	4b92      	ldr	r3, [pc, #584]	; (8022dfc <AL_ControlRes+0x2ac>)
 8022bb4:	781b      	ldrb	r3, [r3, #0]
 8022bb6:	f003 030f 	and.w	r3, r3, #15
 8022bba:	2b01      	cmp	r3, #1
 8022bbc:	d103      	bne.n	8022bc6 <AL_ControlRes+0x76>
                        /*ECATCHANGE_END(V5.13) ESM1*/
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8022bbe:	4b90      	ldr	r3, [pc, #576]	; (8022e00 <AL_ControlRes+0x2b0>)
 8022bc0:	881b      	ldrh	r3, [r3, #0]
 8022bc2:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 8022bc4:	e070      	b.n	8022ca8 <AL_ControlRes+0x158>
                        StatusCode = u16LocalErrorCode;
                    }
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 8022bc6:	2301      	movs	r3, #1
 8022bc8:	80bb      	strh	r3, [r7, #4]
                    }
                break;
 8022bca:	e06d      	b.n	8022ca8 <AL_ControlRes+0x158>
                case PREOP_2_SAFEOP:

                        if (!bApplEsmPending)
 8022bcc:	4b8a      	ldr	r3, [pc, #552]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022bce:	781b      	ldrb	r3, [r3, #0]
 8022bd0:	f083 0301 	eor.w	r3, r3, #1
 8022bd4:	b2db      	uxtb	r3, r3
 8022bd6:	2b00      	cmp	r3, #0
 8022bd8:	d001      	beq.n	8022bde <AL_ControlRes+0x8e>
                        {
                            APPL_StopInputHandler();
 8022bda:	f002 fbb1 	bl	8025340 <APPL_StopInputHandler>
                        }

                    StopInputHandler();
 8022bde:	f7ff fb39 	bl	8022254 <StopInputHandler>
                    
                    /*ECATCHANGE_START(V5.13) ESM1*/
                    if ((u8LocalErrorState & STATE_MASK) == STATE_PREOP)
 8022be2:	4b86      	ldr	r3, [pc, #536]	; (8022dfc <AL_ControlRes+0x2ac>)
 8022be4:	781b      	ldrb	r3, [r3, #0]
 8022be6:	f003 030f 	and.w	r3, r3, #15
 8022bea:	2b02      	cmp	r3, #2
 8022bec:	d103      	bne.n	8022bf6 <AL_ControlRes+0xa6>
                        /*ECATCHANGE_END(V5.13) ESM1*/
                    {
                        /*Set application specified error*/
                        StatusCode = u16LocalErrorCode;
 8022bee:	4b84      	ldr	r3, [pc, #528]	; (8022e00 <AL_ControlRes+0x2b0>)
 8022bf0:	881b      	ldrh	r3, [r3, #0]
 8022bf2:	80bb      	strh	r3, [r7, #4]
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
                    }
                break;
 8022bf4:	e058      	b.n	8022ca8 <AL_ControlRes+0x158>
                        StatusCode = u16LocalErrorCode;
                    }
                    else
                    {
                        /*Set unspecified error*/
                        StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
 8022bf6:	2301      	movs	r3, #1
 8022bf8:	80bb      	strh	r3, [r7, #4]
                    }
                break;
 8022bfa:	e055      	b.n	8022ca8 <AL_ControlRes+0x158>
                case SAFEOP_2_OP:
                    if(bDcSyncActive)
 8022bfc:	4b81      	ldr	r3, [pc, #516]	; (8022e04 <AL_ControlRes+0x2b4>)
 8022bfe:	781b      	ldrb	r3, [r3, #0]
 8022c00:	2b00      	cmp	r3, #0
 8022c02:	d029      	beq.n	8022c58 <AL_ControlRes+0x108>
                    {
                        /*SafeOP to OP timeout expired check which AL status code need to be written*/
                        if(!bDcRunning)
 8022c04:	4b80      	ldr	r3, [pc, #512]	; (8022e08 <AL_ControlRes+0x2b8>)
 8022c06:	781b      	ldrb	r3, [r3, #0]
 8022c08:	f083 0301 	eor.w	r3, r3, #1
 8022c0c:	b2db      	uxtb	r3, r3
 8022c0e:	2b00      	cmp	r3, #0
 8022c10:	d002      	beq.n	8022c18 <AL_ControlRes+0xc8>
                        {
                            /*no Sync0 signal received*/
                            StatusCode = ALSTATUSCODE_NOSYNCERROR;
 8022c12:	232d      	movs	r3, #45	; 0x2d
 8022c14:	80bb      	strh	r3, [r7, #4]
 8022c16:	e037      	b.n	8022c88 <AL_ControlRes+0x138>
                        }
                        else if(!bEcatFirstOutputsReceived && (nPdOutputSize > 0))
 8022c18:	4b7c      	ldr	r3, [pc, #496]	; (8022e0c <AL_ControlRes+0x2bc>)
 8022c1a:	781b      	ldrb	r3, [r3, #0]
 8022c1c:	f083 0301 	eor.w	r3, r3, #1
 8022c20:	b2db      	uxtb	r3, r3
 8022c22:	2b00      	cmp	r3, #0
 8022c24:	d006      	beq.n	8022c34 <AL_ControlRes+0xe4>
 8022c26:	4b7a      	ldr	r3, [pc, #488]	; (8022e10 <AL_ControlRes+0x2c0>)
 8022c28:	881b      	ldrh	r3, [r3, #0]
 8022c2a:	2b00      	cmp	r3, #0
 8022c2c:	d002      	beq.n	8022c34 <AL_ControlRes+0xe4>
                        {
                            /*no process data received*/
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 8022c2e:	231b      	movs	r3, #27
 8022c30:	80bb      	strh	r3, [r7, #4]
 8022c32:	e029      	b.n	8022c88 <AL_ControlRes+0x138>
                        }
/*ECATCHANGE_START(V5.13) ESM3*/
                        else if (!bSmSyncSequenceValid)
 8022c34:	4b77      	ldr	r3, [pc, #476]	; (8022e14 <AL_ControlRes+0x2c4>)
 8022c36:	781b      	ldrb	r3, [r3, #0]
 8022c38:	f083 0301 	eor.w	r3, r3, #1
 8022c3c:	b2db      	uxtb	r3, r3
 8022c3e:	2b00      	cmp	r3, #0
 8022c40:	d002      	beq.n	8022c48 <AL_ControlRes+0xf8>
                        {
                            /*SM/Sync Sequence is not valid*/
                            StatusCode = ALSTATUSCODE_SYNCERROR;
 8022c42:	231a      	movs	r3, #26
 8022c44:	80bb      	strh	r3, [r7, #4]
 8022c46:	e01f      	b.n	8022c88 <AL_ControlRes+0x138>
                        }
                        else
                        {
                            /*Set valid state transition even if timeout expired*/
                            Status = STATE_OP;
 8022c48:	2308      	movs	r3, #8
 8022c4a:	71fb      	strb	r3, [r7, #7]
                            StatusCode = 0;
 8022c4c:	2300      	movs	r3, #0
 8022c4e:	80bb      	strh	r3, [r7, #4]
                            /* Slave is OPERATIONAL */
                            bEcatOutputUpdateRunning = TRUE;
 8022c50:	4b71      	ldr	r3, [pc, #452]	; (8022e18 <AL_ControlRes+0x2c8>)
 8022c52:	2201      	movs	r2, #1
 8022c54:	701a      	strb	r2, [r3, #0]
 8022c56:	e017      	b.n	8022c88 <AL_ControlRes+0x138>
                        }
/*ECATCHANGE_END(V5.13) ESM3*/
                    }
                    else
                    {
                        if (nPdOutputSize > 0)
 8022c58:	4b6d      	ldr	r3, [pc, #436]	; (8022e10 <AL_ControlRes+0x2c0>)
 8022c5a:	881b      	ldrh	r3, [r3, #0]
 8022c5c:	2b00      	cmp	r3, #0
 8022c5e:	d002      	beq.n	8022c66 <AL_ControlRes+0x116>
                        {
                            StatusCode = ALSTATUSCODE_SMWATCHDOG;
 8022c60:	231b      	movs	r3, #27
 8022c62:	80bb      	strh	r3, [r7, #4]
 8022c64:	e010      	b.n	8022c88 <AL_ControlRes+0x138>
                        }
                        else
                        {
                            /*ECATCHANGE_START(V5.13) ESM1*/
                            if ((u8LocalErrorState & STATE_MASK) == STATE_SAFEOP)
 8022c66:	4b65      	ldr	r3, [pc, #404]	; (8022dfc <AL_ControlRes+0x2ac>)
 8022c68:	781b      	ldrb	r3, [r3, #0]
 8022c6a:	f003 030f 	and.w	r3, r3, #15
 8022c6e:	2b04      	cmp	r3, #4
 8022c70:	d103      	bne.n	8022c7a <AL_ControlRes+0x12a>
                            {
                                /*Set application specified error*/
                                StatusCode = u16LocalErrorCode;
 8022c72:	4b63      	ldr	r3, [pc, #396]	; (8022e00 <AL_ControlRes+0x2b0>)
 8022c74:	881b      	ldrh	r3, [r3, #0]
 8022c76:	80bb      	strh	r3, [r7, #4]
 8022c78:	e006      	b.n	8022c88 <AL_ControlRes+0x138>
                            }
                            else
                                /*ECATCHANGE_END(V5.13) ESM1*/
                            {
                                /*Set valid state transition even if timeout expired*/
                                Status = STATE_OP;
 8022c7a:	2308      	movs	r3, #8
 8022c7c:	71fb      	strb	r3, [r7, #7]
                                StatusCode = 0;
 8022c7e:	2300      	movs	r3, #0
 8022c80:	80bb      	strh	r3, [r7, #4]
                                /* Slave is OPERATIONAL */
                                bEcatOutputUpdateRunning = TRUE;
 8022c82:	4b65      	ldr	r3, [pc, #404]	; (8022e18 <AL_ControlRes+0x2c8>)
 8022c84:	2201      	movs	r2, #1
 8022c86:	701a      	strb	r2, [r3, #0]
                            }
                        }
                    }

                    /*Stop handler on failed transition*/
                    if(StatusCode != 0)
 8022c88:	88bb      	ldrh	r3, [r7, #4]
 8022c8a:	2b00      	cmp	r3, #0
 8022c8c:	d00b      	beq.n	8022ca6 <AL_ControlRes+0x156>
                    {
                            if (!bApplEsmPending)
 8022c8e:	4b5a      	ldr	r3, [pc, #360]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022c90:	781b      	ldrb	r3, [r3, #0]
 8022c92:	f083 0301 	eor.w	r3, r3, #1
 8022c96:	b2db      	uxtb	r3, r3
 8022c98:	2b00      	cmp	r3, #0
 8022c9a:	d001      	beq.n	8022ca0 <AL_ControlRes+0x150>
                            {
                                APPL_StopOutputHandler();
 8022c9c:	f002 fb60 	bl	8025360 <APPL_StopOutputHandler>
                            }

                        StopOutputHandler();
 8022ca0:	f7ff fac8 	bl	8022234 <StopOutputHandler>
                    }
                break;
 8022ca4:	e7ff      	b.n	8022ca6 <AL_ControlRes+0x156>
 8022ca6:	bf00      	nop
 8022ca8:	e0c3      	b.n	8022e32 <AL_ControlRes+0x2e2>
            }
        } //ESM timeout
        else
        {
            /*Call application specific transition function and complete transition it the function returns 0*/
            switch(nEcatStateTrans)
 8022caa:	4b52      	ldr	r3, [pc, #328]	; (8022df4 <AL_ControlRes+0x2a4>)
 8022cac:	881b      	ldrh	r3, [r3, #0]
 8022cae:	2b24      	cmp	r3, #36	; 0x24
 8022cb0:	d02a      	beq.n	8022d08 <AL_ControlRes+0x1b8>
 8022cb2:	2b24      	cmp	r3, #36	; 0x24
 8022cb4:	dc04      	bgt.n	8022cc0 <AL_ControlRes+0x170>
 8022cb6:	3b12      	subs	r3, #18
 8022cb8:	2b01      	cmp	r3, #1
 8022cba:	f200 80ba 	bhi.w	8022e32 <AL_ControlRes+0x2e2>
 8022cbe:	e002      	b.n	8022cc6 <AL_ControlRes+0x176>
 8022cc0:	2b48      	cmp	r3, #72	; 0x48
 8022cc2:	d03f      	beq.n	8022d44 <AL_ControlRes+0x1f4>
 8022cc4:	e0b5      	b.n	8022e32 <AL_ControlRes+0x2e2>
            {
                case INIT_2_PREOP:
                case INIT_2_BOOT:
                    if(bApplEsmPending)
 8022cc6:	4b4c      	ldr	r3, [pc, #304]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022cc8:	781b      	ldrb	r3, [r3, #0]
 8022cca:	2b00      	cmp	r3, #0
 8022ccc:	d01b      	beq.n	8022d06 <AL_ControlRes+0x1b6>
                    {
                        bApplEsmPending = FALSE;
 8022cce:	4b4a      	ldr	r3, [pc, #296]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022cd0:	2200      	movs	r2, #0
 8022cd2:	701a      	strb	r2, [r3, #0]
                        /*APPL_StartMailboxHandler() need to be called*/
                        result = APPL_StartMailboxHandler();
 8022cd4:	f002 fb18 	bl	8025308 <APPL_StartMailboxHandler>
 8022cd8:	4603      	mov	r3, r0
 8022cda:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 8022cdc:	887b      	ldrh	r3, [r7, #2]
 8022cde:	2b00      	cmp	r3, #0
 8022ce0:	d109      	bne.n	8022cf6 <AL_ControlRes+0x1a6>
                        {
                            /*The application specific transition was successful => set active mailbox handler indication*/
                            bMbxRunning = TRUE;
 8022ce2:	4b4e      	ldr	r3, [pc, #312]	; (8022e1c <AL_ControlRes+0x2cc>)
 8022ce4:	2201      	movs	r2, #1
 8022ce6:	701a      	strb	r2, [r3, #0]
                            Status =  (UINT8)(nEcatStateTrans & STATE_MASK);
 8022ce8:	4b42      	ldr	r3, [pc, #264]	; (8022df4 <AL_ControlRes+0x2a4>)
 8022cea:	881b      	ldrh	r3, [r3, #0]
 8022cec:	b2db      	uxtb	r3, r3
 8022cee:	f003 030f 	and.w	r3, r3, #15
 8022cf2:	71fb      	strb	r3, [r7, #7]
 8022cf4:	e007      	b.n	8022d06 <AL_ControlRes+0x1b6>
                        else
                        {
                            /*The application specific transition failed.
                            (In pending case the application need to complete the transition)*/

                            if(result != NOERROR_INWORK)
 8022cf6:	887b      	ldrh	r3, [r7, #2]
 8022cf8:	2bff      	cmp	r3, #255	; 0xff
 8022cfa:	d004      	beq.n	8022d06 <AL_ControlRes+0x1b6>
                            {
                                APPL_StopMailboxHandler();
 8022cfc:	f002 fb0c 	bl	8025318 <APPL_StopMailboxHandler>
                                MBX_StopMailboxHandler();
 8022d00:	f000 fcbc 	bl	802367c <MBX_StopMailboxHandler>
                            }
                        }
                    }
                break;
 8022d04:	e095      	b.n	8022e32 <AL_ControlRes+0x2e2>
 8022d06:	e094      	b.n	8022e32 <AL_ControlRes+0x2e2>
                case PREOP_2_SAFEOP:
                    if(bApplEsmPending)
 8022d08:	4b3b      	ldr	r3, [pc, #236]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022d0a:	781b      	ldrb	r3, [r3, #0]
 8022d0c:	2b00      	cmp	r3, #0
 8022d0e:	d018      	beq.n	8022d42 <AL_ControlRes+0x1f2>
                    {
                        bApplEsmPending = FALSE;
 8022d10:	4b39      	ldr	r3, [pc, #228]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022d12:	2200      	movs	r2, #0
 8022d14:	701a      	strb	r2, [r3, #0]
                        result = APPL_StartInputHandler(&u16ALEventMask);
 8022d16:	4842      	ldr	r0, [pc, #264]	; (8022e20 <AL_ControlRes+0x2d0>)
 8022d18:	f002 fb06 	bl	8025328 <APPL_StartInputHandler>
 8022d1c:	4603      	mov	r3, r0
 8022d1e:	807b      	strh	r3, [r7, #2]

                        if(result == 0)
 8022d20:	887b      	ldrh	r3, [r7, #2]
 8022d22:	2b00      	cmp	r3, #0
 8022d24:	d105      	bne.n	8022d32 <AL_ControlRes+0x1e2>
                        {
                            bEcatInputUpdateRunning = TRUE;
 8022d26:	4b3f      	ldr	r3, [pc, #252]	; (8022e24 <AL_ControlRes+0x2d4>)
 8022d28:	2201      	movs	r2, #1
 8022d2a:	701a      	strb	r2, [r3, #0]
                            Status = STATE_SAFEOP;
 8022d2c:	2304      	movs	r3, #4
 8022d2e:	71fb      	strb	r3, [r7, #7]
 8022d30:	e007      	b.n	8022d42 <AL_ControlRes+0x1f2>
                        else
                        {
                            /*The application specific transition failed.
                            (In pending case the application need to complete the transition)*/

                            if(result != NOERROR_INWORK)
 8022d32:	887b      	ldrh	r3, [r7, #2]
 8022d34:	2bff      	cmp	r3, #255	; 0xff
 8022d36:	d004      	beq.n	8022d42 <AL_ControlRes+0x1f2>
                            {
                                APPL_StopInputHandler();
 8022d38:	f002 fb02 	bl	8025340 <APPL_StopInputHandler>
                                StopInputHandler();
 8022d3c:	f7ff fa8a 	bl	8022254 <StopInputHandler>
                            }
                        }
                    }
                break;
 8022d40:	e077      	b.n	8022e32 <AL_ControlRes+0x2e2>
 8022d42:	e076      	b.n	8022e32 <AL_ControlRes+0x2e2>
                case SAFEOP_2_OP:
                   if(bApplEsmPending)
 8022d44:	4b2c      	ldr	r3, [pc, #176]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022d46:	781b      	ldrb	r3, [r3, #0]
 8022d48:	2b00      	cmp	r3, #0
 8022d4a:	d071      	beq.n	8022e30 <AL_ControlRes+0x2e0>
                    {
                        if(bDcSyncActive)
 8022d4c:	4b2d      	ldr	r3, [pc, #180]	; (8022e04 <AL_ControlRes+0x2b4>)
 8022d4e:	781b      	ldrb	r3, [r3, #0]
 8022d50:	2b00      	cmp	r3, #0
 8022d52:	d02a      	beq.n	8022daa <AL_ControlRes+0x25a>
                        {
                            if(i16WaitForPllRunningTimeout > 0 && i16WaitForPllRunningTimeout <= i16WaitForPllRunningCnt)
 8022d54:	4b34      	ldr	r3, [pc, #208]	; (8022e28 <AL_ControlRes+0x2d8>)
 8022d56:	881b      	ldrh	r3, [r3, #0]
 8022d58:	b21b      	sxth	r3, r3
 8022d5a:	2b00      	cmp	r3, #0
 8022d5c:	dd68      	ble.n	8022e30 <AL_ControlRes+0x2e0>
 8022d5e:	4b32      	ldr	r3, [pc, #200]	; (8022e28 <AL_ControlRes+0x2d8>)
 8022d60:	881a      	ldrh	r2, [r3, #0]
 8022d62:	4b32      	ldr	r3, [pc, #200]	; (8022e2c <AL_ControlRes+0x2dc>)
 8022d64:	881b      	ldrh	r3, [r3, #0]
 8022d66:	b212      	sxth	r2, r2
 8022d68:	b21b      	sxth	r3, r3
 8022d6a:	429a      	cmp	r2, r3
 8022d6c:	dc60      	bgt.n	8022e30 <AL_ControlRes+0x2e0>
                            {
                                /*Pll sequence valid for 200ms (set in APPL_StartOutputHandler() )
                                acknowledge state transition to OP */

                                i16WaitForPllRunningTimeout = 0;
 8022d6e:	4b2e      	ldr	r3, [pc, #184]	; (8022e28 <AL_ControlRes+0x2d8>)
 8022d70:	2200      	movs	r2, #0
 8022d72:	801a      	strh	r2, [r3, #0]
                                i16WaitForPllRunningCnt = 0;
 8022d74:	4b2d      	ldr	r3, [pc, #180]	; (8022e2c <AL_ControlRes+0x2dc>)
 8022d76:	2200      	movs	r2, #0
 8022d78:	801a      	strh	r2, [r3, #0]

                                bApplEsmPending = FALSE;
 8022d7a:	4b1f      	ldr	r3, [pc, #124]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022d7c:	2200      	movs	r2, #0
 8022d7e:	701a      	strb	r2, [r3, #0]
                                result = APPL_StartOutputHandler();
 8022d80:	f002 fae6 	bl	8025350 <APPL_StartOutputHandler>
 8022d84:	4603      	mov	r3, r0
 8022d86:	807b      	strh	r3, [r7, #2]

                                if(result == 0)
 8022d88:	887b      	ldrh	r3, [r7, #2]
 8022d8a:	2b00      	cmp	r3, #0
 8022d8c:	d105      	bne.n	8022d9a <AL_ControlRes+0x24a>
                                {
                                    /* Slave is OPERATIONAL */
                                    bEcatOutputUpdateRunning = TRUE;
 8022d8e:	4b22      	ldr	r3, [pc, #136]	; (8022e18 <AL_ControlRes+0x2c8>)
 8022d90:	2201      	movs	r2, #1
 8022d92:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 8022d94:	2308      	movs	r3, #8
 8022d96:	71fb      	strb	r3, [r7, #7]
 8022d98:	e04a      	b.n	8022e30 <AL_ControlRes+0x2e0>
                                }
                                else
                                {
                                    if(result != NOERROR_INWORK)
 8022d9a:	887b      	ldrh	r3, [r7, #2]
 8022d9c:	2bff      	cmp	r3, #255	; 0xff
 8022d9e:	d047      	beq.n	8022e30 <AL_ControlRes+0x2e0>
                                    {
                                        APPL_StopOutputHandler();
 8022da0:	f002 fade 	bl	8025360 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 8022da4:	f7ff fa46 	bl	8022234 <StopOutputHandler>
                                    }
                                }
                            }
                        }       
                    }             
                break;
 8022da8:	e042      	b.n	8022e30 <AL_ControlRes+0x2e0>
                                }
                            }
                        }
                        else
                        {
                            if(nPdOutputSize == 0 || bEcatFirstOutputsReceived)
 8022daa:	4b19      	ldr	r3, [pc, #100]	; (8022e10 <AL_ControlRes+0x2c0>)
 8022dac:	881b      	ldrh	r3, [r3, #0]
 8022dae:	2b00      	cmp	r3, #0
 8022db0:	d003      	beq.n	8022dba <AL_ControlRes+0x26a>
 8022db2:	4b16      	ldr	r3, [pc, #88]	; (8022e0c <AL_ControlRes+0x2bc>)
 8022db4:	781b      	ldrb	r3, [r3, #0]
 8022db6:	2b00      	cmp	r3, #0
 8022db8:	d03a      	beq.n	8022e30 <AL_ControlRes+0x2e0>
                            {
                                bApplEsmPending = FALSE;  
 8022dba:	4b0f      	ldr	r3, [pc, #60]	; (8022df8 <AL_ControlRes+0x2a8>)
 8022dbc:	2200      	movs	r2, #0
 8022dbe:	701a      	strb	r2, [r3, #0]
                                result = APPL_StartOutputHandler();
 8022dc0:	f002 fac6 	bl	8025350 <APPL_StartOutputHandler>
 8022dc4:	4603      	mov	r3, r0
 8022dc6:	807b      	strh	r3, [r7, #2]

                                if(result == 0)
 8022dc8:	887b      	ldrh	r3, [r7, #2]
 8022dca:	2b00      	cmp	r3, #0
 8022dcc:	d105      	bne.n	8022dda <AL_ControlRes+0x28a>
                                {
                                    /* Slave is OPERATIONAL */
                                    bEcatOutputUpdateRunning = TRUE;
 8022dce:	4b12      	ldr	r3, [pc, #72]	; (8022e18 <AL_ControlRes+0x2c8>)
 8022dd0:	2201      	movs	r2, #1
 8022dd2:	701a      	strb	r2, [r3, #0]
                                    Status = STATE_OP;
 8022dd4:	2308      	movs	r3, #8
 8022dd6:	71fb      	strb	r3, [r7, #7]
 8022dd8:	e02a      	b.n	8022e30 <AL_ControlRes+0x2e0>
                                }
                                else
                                {
                                    if(result != NOERROR_INWORK)
 8022dda:	887b      	ldrh	r3, [r7, #2]
 8022ddc:	2bff      	cmp	r3, #255	; 0xff
 8022dde:	d027      	beq.n	8022e30 <AL_ControlRes+0x2e0>
                                    {
                                        APPL_StopOutputHandler();
 8022de0:	f002 fabe 	bl	8025360 <APPL_StopOutputHandler>
                                        StopOutputHandler();
 8022de4:	f7ff fa26 	bl	8022234 <StopOutputHandler>
                                    }
                                }
                            }
                        }       
                    }             
                break;
 8022de8:	e022      	b.n	8022e30 <AL_ControlRes+0x2e0>
 8022dea:	bf00      	nop
 8022dec:	1fff2ab0 	.word	0x1fff2ab0
 8022df0:	1fff2aba 	.word	0x1fff2aba
 8022df4:	1fff2a82 	.word	0x1fff2a82
 8022df8:	1fff2a84 	.word	0x1fff2a84
 8022dfc:	1fff2a8a 	.word	0x1fff2a8a
 8022e00:	1fff2a88 	.word	0x1fff2a88
 8022e04:	1fff2abc 	.word	0x1fff2abc
 8022e08:	1fff2aa0 	.word	0x1fff2aa0
 8022e0c:	1fff2ab8 	.word	0x1fff2ab8
 8022e10:	1fff2a86 	.word	0x1fff2a86
 8022e14:	1fff2ab9 	.word	0x1fff2ab9
 8022e18:	1fff2abd 	.word	0x1fff2abd
 8022e1c:	1fff2b3a 	.word	0x1fff2b3a
 8022e20:	1fff2a9e 	.word	0x1fff2a9e
 8022e24:	1fff2ac2 	.word	0x1fff2ac2
 8022e28:	1fff2a98 	.word	0x1fff2a98
 8022e2c:	1fff2a90 	.word	0x1fff2a90
 8022e30:	bf00      	nop
            }//Switch - transition
        }

        if(Status != 0)
 8022e32:	79fb      	ldrb	r3, [r7, #7]
 8022e34:	2b00      	cmp	r3, #0
 8022e36:	d00f      	beq.n	8022e58 <AL_ControlRes+0x308>
        {
            /*Pending state transition finished => write AL Status and AL Status Code*/
            bEcatWaitForAlControlRes = FALSE;
 8022e38:	4b09      	ldr	r3, [pc, #36]	; (8022e60 <AL_ControlRes+0x310>)
 8022e3a:	2200      	movs	r2, #0
 8022e3c:	701a      	strb	r2, [r3, #0]

            if (StatusCode != 0)
 8022e3e:	88bb      	ldrh	r3, [r7, #4]
 8022e40:	2b00      	cmp	r3, #0
 8022e42:	d003      	beq.n	8022e4c <AL_ControlRes+0x2fc>
            {
                Status |= STATE_CHANGE;
 8022e44:	79fb      	ldrb	r3, [r7, #7]
 8022e46:	f043 0310 	orr.w	r3, r3, #16
 8022e4a:	71fb      	strb	r3, [r7, #7]
            }

            SetALStatus(Status,StatusCode);
 8022e4c:	79fa      	ldrb	r2, [r7, #7]
 8022e4e:	88bb      	ldrh	r3, [r7, #4]
 8022e50:	4610      	mov	r0, r2
 8022e52:	4619      	mov	r1, r3
 8022e54:	f7ff faa0 	bl	8022398 <SetALStatus>
        }
    }// Pending state transition (bEcatWaitForAlControlRes == true)
}
 8022e58:	3708      	adds	r7, #8
 8022e5a:	46bd      	mov	sp, r7
 8022e5c:	bd80      	pop	{r7, pc}
 8022e5e:	bf00      	nop
 8022e60:	1fff2ab0 	.word	0x1fff2ab0

08022e64 <DC_CheckWatchdog>:
 \brief    This function checks the current Sync state and set the local flags
 The analyse of the local flags is handled in "CheckIfEcatError"

*////////////////////////////////////////////////////////////////////////////////////////
void DC_CheckWatchdog(void)
{
 8022e64:	b480      	push	{r7}
 8022e66:	af00      	add	r7, sp, #0

    if(bDcSyncActive && bEcatInputUpdateRunning)
 8022e68:	4b3c      	ldr	r3, [pc, #240]	; (8022f5c <DC_CheckWatchdog+0xf8>)
 8022e6a:	781b      	ldrb	r3, [r3, #0]
 8022e6c:	2b00      	cmp	r3, #0
 8022e6e:	d071      	beq.n	8022f54 <DC_CheckWatchdog+0xf0>
 8022e70:	4b3b      	ldr	r3, [pc, #236]	; (8022f60 <DC_CheckWatchdog+0xfc>)
 8022e72:	781b      	ldrb	r3, [r3, #0]
 8022e74:	2b00      	cmp	r3, #0
 8022e76:	d06d      	beq.n	8022f54 <DC_CheckWatchdog+0xf0>
    {
        /*If Sync0 watchdog is enabled and expired*/
        if((Sync0WdValue > 0) && (Sync0WdCounter >= Sync0WdValue))
 8022e78:	4b3a      	ldr	r3, [pc, #232]	; (8022f64 <DC_CheckWatchdog+0x100>)
 8022e7a:	881b      	ldrh	r3, [r3, #0]
 8022e7c:	2b00      	cmp	r3, #0
 8022e7e:	d009      	beq.n	8022e94 <DC_CheckWatchdog+0x30>
 8022e80:	4b39      	ldr	r3, [pc, #228]	; (8022f68 <DC_CheckWatchdog+0x104>)
 8022e82:	881a      	ldrh	r2, [r3, #0]
 8022e84:	4b37      	ldr	r3, [pc, #220]	; (8022f64 <DC_CheckWatchdog+0x100>)
 8022e86:	881b      	ldrh	r3, [r3, #0]
 8022e88:	429a      	cmp	r2, r3
 8022e8a:	d303      	bcc.n	8022e94 <DC_CheckWatchdog+0x30>
        {
                /*Sync0 watchdog expired*/
                bDcRunning = FALSE;        
 8022e8c:	4b37      	ldr	r3, [pc, #220]	; (8022f6c <DC_CheckWatchdog+0x108>)
 8022e8e:	2200      	movs	r2, #0
 8022e90:	701a      	strb	r2, [r3, #0]
 8022e92:	e00e      	b.n	8022eb2 <DC_CheckWatchdog+0x4e>
        }
        else
        {
            if(Sync0WdCounter < Sync0WdValue)
 8022e94:	4b34      	ldr	r3, [pc, #208]	; (8022f68 <DC_CheckWatchdog+0x104>)
 8022e96:	881a      	ldrh	r2, [r3, #0]
 8022e98:	4b32      	ldr	r3, [pc, #200]	; (8022f64 <DC_CheckWatchdog+0x100>)
 8022e9a:	881b      	ldrh	r3, [r3, #0]
 8022e9c:	429a      	cmp	r2, r3
 8022e9e:	d205      	bcs.n	8022eac <DC_CheckWatchdog+0x48>
            {
                Sync0WdCounter ++;
 8022ea0:	4b31      	ldr	r3, [pc, #196]	; (8022f68 <DC_CheckWatchdog+0x104>)
 8022ea2:	881b      	ldrh	r3, [r3, #0]
 8022ea4:	3301      	adds	r3, #1
 8022ea6:	b29a      	uxth	r2, r3
 8022ea8:	4b2f      	ldr	r3, [pc, #188]	; (8022f68 <DC_CheckWatchdog+0x104>)
 8022eaa:	801a      	strh	r2, [r3, #0]
            }

            bDcRunning = TRUE;
 8022eac:	4b2f      	ldr	r3, [pc, #188]	; (8022f6c <DC_CheckWatchdog+0x108>)
 8022eae:	2201      	movs	r2, #1
 8022eb0:	701a      	strb	r2, [r3, #0]
        }

        if(bDcRunning)
 8022eb2:	4b2e      	ldr	r3, [pc, #184]	; (8022f6c <DC_CheckWatchdog+0x108>)
 8022eb4:	781b      	ldrb	r3, [r3, #0]
 8022eb6:	2b00      	cmp	r3, #0
 8022eb8:	d013      	beq.n	8022ee2 <DC_CheckWatchdog+0x7e>
        {
            /*Check the Sync1 cycle if Sync1 Wd is enabled*/
            if(Sync1WdValue > 0)
 8022eba:	4b2d      	ldr	r3, [pc, #180]	; (8022f70 <DC_CheckWatchdog+0x10c>)
 8022ebc:	881b      	ldrh	r3, [r3, #0]
 8022ebe:	2b00      	cmp	r3, #0
 8022ec0:	d00f      	beq.n	8022ee2 <DC_CheckWatchdog+0x7e>
            {
                if(Sync1WdCounter < Sync1WdValue)
 8022ec2:	4b2c      	ldr	r3, [pc, #176]	; (8022f74 <DC_CheckWatchdog+0x110>)
 8022ec4:	881a      	ldrh	r2, [r3, #0]
 8022ec6:	4b2a      	ldr	r3, [pc, #168]	; (8022f70 <DC_CheckWatchdog+0x10c>)
 8022ec8:	881b      	ldrh	r3, [r3, #0]
 8022eca:	429a      	cmp	r2, r3
 8022ecc:	d206      	bcs.n	8022edc <DC_CheckWatchdog+0x78>
                {
                    Sync1WdCounter ++;
 8022ece:	4b29      	ldr	r3, [pc, #164]	; (8022f74 <DC_CheckWatchdog+0x110>)
 8022ed0:	881b      	ldrh	r3, [r3, #0]
 8022ed2:	3301      	adds	r3, #1
 8022ed4:	b29a      	uxth	r2, r3
 8022ed6:	4b27      	ldr	r3, [pc, #156]	; (8022f74 <DC_CheckWatchdog+0x110>)
 8022ed8:	801a      	strh	r2, [r3, #0]
 8022eda:	e002      	b.n	8022ee2 <DC_CheckWatchdog+0x7e>
                }
                else
                {
                    /*Sync1 watchdog expired*/
                    bDcRunning = FALSE;
 8022edc:	4b23      	ldr	r3, [pc, #140]	; (8022f6c <DC_CheckWatchdog+0x108>)
 8022ede:	2200      	movs	r2, #0
 8022ee0:	701a      	strb	r2, [r3, #0]
                }
            }
        }
        if(bDcRunning)
 8022ee2:	4b22      	ldr	r3, [pc, #136]	; (8022f6c <DC_CheckWatchdog+0x108>)
 8022ee4:	781b      	ldrb	r3, [r3, #0]
 8022ee6:	2b00      	cmp	r3, #0
 8022ee8:	d02d      	beq.n	8022f46 <DC_CheckWatchdog+0xe2>
        {
/*ECATCHANGE_START(V5.13) ESM4*/
           if((sErrorSettings.u16SyncErrorCounterLimit == 0) || (sSyncManOutPar.u16SmEventMissedCounter < sErrorSettings.u16SyncErrorCounterLimit))
 8022eea:	4b23      	ldr	r3, [pc, #140]	; (8022f78 <DC_CheckWatchdog+0x114>)
 8022eec:	891b      	ldrh	r3, [r3, #8]
 8022eee:	2b00      	cmp	r3, #0
 8022ef0:	d005      	beq.n	8022efe <DC_CheckWatchdog+0x9a>
 8022ef2:	4b22      	ldr	r3, [pc, #136]	; (8022f7c <DC_CheckWatchdog+0x118>)
 8022ef4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8022ef6:	4b20      	ldr	r3, [pc, #128]	; (8022f78 <DC_CheckWatchdog+0x114>)
 8022ef8:	891b      	ldrh	r3, [r3, #8]
 8022efa:	429a      	cmp	r2, r3
 8022efc:	d212      	bcs.n	8022f24 <DC_CheckWatchdog+0xc0>
/*ECATCHANGE_END(V5.13) ESM4*/
            {
                bSmSyncSequenceValid = TRUE;
 8022efe:	4b20      	ldr	r3, [pc, #128]	; (8022f80 <DC_CheckWatchdog+0x11c>)
 8022f00:	2201      	movs	r2, #1
 8022f02:	701a      	strb	r2, [r3, #0]

                /*Wait for PLL is active increment the Pll valid counter*/
                if (i16WaitForPllRunningTimeout > 0)
 8022f04:	4b1f      	ldr	r3, [pc, #124]	; (8022f84 <DC_CheckWatchdog+0x120>)
 8022f06:	881b      	ldrh	r3, [r3, #0]
 8022f08:	b21b      	sxth	r3, r3
 8022f0a:	2b00      	cmp	r3, #0
 8022f0c:	dd09      	ble.n	8022f22 <DC_CheckWatchdog+0xbe>
                {
                    i16WaitForPllRunningCnt++;
 8022f0e:	4b1e      	ldr	r3, [pc, #120]	; (8022f88 <DC_CheckWatchdog+0x124>)
 8022f10:	881b      	ldrh	r3, [r3, #0]
 8022f12:	b29b      	uxth	r3, r3
 8022f14:	b29b      	uxth	r3, r3
 8022f16:	3301      	adds	r3, #1
 8022f18:	b29b      	uxth	r3, r3
 8022f1a:	b29a      	uxth	r2, r3
 8022f1c:	4b1a      	ldr	r3, [pc, #104]	; (8022f88 <DC_CheckWatchdog+0x124>)
 8022f1e:	801a      	strh	r2, [r3, #0]
/*ECATCHANGE_END(V5.13) ESM4*/
            {
                bSmSyncSequenceValid = TRUE;

                /*Wait for PLL is active increment the Pll valid counter*/
                if (i16WaitForPllRunningTimeout > 0)
 8022f20:	e010      	b.n	8022f44 <DC_CheckWatchdog+0xe0>
 8022f22:	e00f      	b.n	8022f44 <DC_CheckWatchdog+0xe0>
                {
                    i16WaitForPllRunningCnt++;
                }
            }
            else if (bSmSyncSequenceValid)
 8022f24:	4b16      	ldr	r3, [pc, #88]	; (8022f80 <DC_CheckWatchdog+0x11c>)
 8022f26:	781b      	ldrb	r3, [r3, #0]
 8022f28:	2b00      	cmp	r3, #0
 8022f2a:	d013      	beq.n	8022f54 <DC_CheckWatchdog+0xf0>
            {
                    bSmSyncSequenceValid = FALSE;
 8022f2c:	4b14      	ldr	r3, [pc, #80]	; (8022f80 <DC_CheckWatchdog+0x11c>)
 8022f2e:	2200      	movs	r2, #0
 8022f30:	701a      	strb	r2, [r3, #0]

                /*Wait for PLL is active reset the Pll valid counter*/
                if (i16WaitForPllRunningTimeout > 0)
 8022f32:	4b14      	ldr	r3, [pc, #80]	; (8022f84 <DC_CheckWatchdog+0x120>)
 8022f34:	881b      	ldrh	r3, [r3, #0]
 8022f36:	b21b      	sxth	r3, r3
 8022f38:	2b00      	cmp	r3, #0
 8022f3a:	dd0b      	ble.n	8022f54 <DC_CheckWatchdog+0xf0>
                {
                    i16WaitForPllRunningCnt = 0;
 8022f3c:	4b12      	ldr	r3, [pc, #72]	; (8022f88 <DC_CheckWatchdog+0x124>)
 8022f3e:	2200      	movs	r2, #0
 8022f40:	801a      	strh	r2, [r3, #0]
 8022f42:	e007      	b.n	8022f54 <DC_CheckWatchdog+0xf0>
 8022f44:	e006      	b.n	8022f54 <DC_CheckWatchdog+0xf0>
                }
            }
        }
        else if(bSmSyncSequenceValid)
 8022f46:	4b0e      	ldr	r3, [pc, #56]	; (8022f80 <DC_CheckWatchdog+0x11c>)
 8022f48:	781b      	ldrb	r3, [r3, #0]
 8022f4a:	2b00      	cmp	r3, #0
 8022f4c:	d002      	beq.n	8022f54 <DC_CheckWatchdog+0xf0>
        {
           bSmSyncSequenceValid = FALSE;
 8022f4e:	4b0c      	ldr	r3, [pc, #48]	; (8022f80 <DC_CheckWatchdog+0x11c>)
 8022f50:	2200      	movs	r2, #0
 8022f52:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8022f54:	46bd      	mov	sp, r7
 8022f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f5a:	4770      	bx	lr
 8022f5c:	1fff2abc 	.word	0x1fff2abc
 8022f60:	1fff2ac2 	.word	0x1fff2ac2
 8022f64:	1fff2a94 	.word	0x1fff2a94
 8022f68:	1fff2a8c 	.word	0x1fff2a8c
 8022f6c:	1fff2aa0 	.word	0x1fff2aa0
 8022f70:	1fff2a9a 	.word	0x1fff2a9a
 8022f74:	1fff2abe 	.word	0x1fff2abe
 8022f78:	1fff13d4 	.word	0x1fff13d4
 8022f7c:	1fff2ba4 	.word	0x1fff2ba4
 8022f80:	1fff2ab9 	.word	0x1fff2ab9
 8022f84:	1fff2a98 	.word	0x1fff2a98
 8022f88:	1fff2a90 	.word	0x1fff2a90

08022f8c <CheckIfEcatError>:

 \brief    Checks communication and synchronisation variables and update AL status / AL status code if an error has occurred

*////////////////////////////////////////////////////////////////////////////////////////
void CheckIfEcatError(void)
{
 8022f8c:	b580      	push	{r7, lr}
 8022f8e:	b082      	sub	sp, #8
 8022f90:	af00      	add	r7, sp, #0
   /*if the watchdog is enabled check the process data watchdog in the ESC
   and set the AL status code 0x1B if the watchdog expired*/
   if (EcatWdValue != 0)
 8022f92:	4b20      	ldr	r3, [pc, #128]	; (8023014 <CheckIfEcatError+0x88>)
 8022f94:	881b      	ldrh	r3, [r3, #0]
 8022f96:	2b00      	cmp	r3, #0
 8022f98:	d019      	beq.n	8022fce <CheckIfEcatError+0x42>
   {
      /*watchdog time is set => watchdog is active*/
      UINT16 WdStatusOK = 0;
 8022f9a:	2300      	movs	r3, #0
 8022f9c:	80fb      	strh	r3, [r7, #6]

      HW_EscReadWord(WdStatusOK, ESC_PD_WD_STATE);
 8022f9e:	4b1e      	ldr	r3, [pc, #120]	; (8023018 <CheckIfEcatError+0x8c>)
 8022fa0:	881b      	ldrh	r3, [r3, #0]
 8022fa2:	80fb      	strh	r3, [r7, #6]
      WdStatusOK = SWAPWORD(WdStatusOK);

      if (!(WdStatusOK & ESC_PD_WD_TRIGGER_MASK) && (nPdOutputSize > 0))
 8022fa4:	88fb      	ldrh	r3, [r7, #6]
 8022fa6:	f003 0301 	and.w	r3, r3, #1
 8022faa:	2b00      	cmp	r3, #0
 8022fac:	d10f      	bne.n	8022fce <CheckIfEcatError+0x42>
 8022fae:	4b1b      	ldr	r3, [pc, #108]	; (802301c <CheckIfEcatError+0x90>)
 8022fb0:	881b      	ldrh	r3, [r3, #0]
 8022fb2:	2b00      	cmp	r3, #0
 8022fb4:	d00b      	beq.n	8022fce <CheckIfEcatError+0x42>
      {
         /*The device is in OP state*/

         if (bEcatOutputUpdateRunning
 8022fb6:	4b1a      	ldr	r3, [pc, #104]	; (8023020 <CheckIfEcatError+0x94>)
 8022fb8:	781b      	ldrb	r3, [r3, #0]
 8022fba:	2b00      	cmp	r3, #0
 8022fbc:	d004      	beq.n	8022fc8 <CheckIfEcatError+0x3c>
            )
         {
            AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SMWATCHDOG);
 8022fbe:	2004      	movs	r0, #4
 8022fc0:	211b      	movs	r1, #27
 8022fc2:	f7ff fa4d 	bl	8022460 <AL_ControlInd>
            return;
 8022fc6:	e022      	b.n	802300e <CheckIfEcatError+0x82>
         }

         else
         {
            bEcatFirstOutputsReceived = FALSE;
 8022fc8:	4b16      	ldr	r3, [pc, #88]	; (8023024 <CheckIfEcatError+0x98>)
 8022fca:	2200      	movs	r2, #0
 8022fcc:	701a      	strb	r2, [r3, #0]
         }
      }
   }

   if(bDcSyncActive)
 8022fce:	4b16      	ldr	r3, [pc, #88]	; (8023028 <CheckIfEcatError+0x9c>)
 8022fd0:	781b      	ldrb	r3, [r3, #0]
 8022fd2:	2b00      	cmp	r3, #0
 8022fd4:	d01b      	beq.n	802300e <CheckIfEcatError+0x82>
   {
       if(bEcatOutputUpdateRunning)
 8022fd6:	4b12      	ldr	r3, [pc, #72]	; (8023020 <CheckIfEcatError+0x94>)
 8022fd8:	781b      	ldrb	r3, [r3, #0]
 8022fda:	2b00      	cmp	r3, #0
 8022fdc:	d017      	beq.n	802300e <CheckIfEcatError+0x82>
       {
           /*Slave is in OP state*/
           if(!bDcRunning)
 8022fde:	4b13      	ldr	r3, [pc, #76]	; (802302c <CheckIfEcatError+0xa0>)
 8022fe0:	781b      	ldrb	r3, [r3, #0]
 8022fe2:	f083 0301 	eor.w	r3, r3, #1
 8022fe6:	b2db      	uxtb	r3, r3
 8022fe8:	2b00      	cmp	r3, #0
 8022fea:	d004      	beq.n	8022ff6 <CheckIfEcatError+0x6a>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_FATALSYNCERROR);
 8022fec:	2004      	movs	r0, #4
 8022fee:	212c      	movs	r1, #44	; 0x2c
 8022ff0:	f7ff fa36 	bl	8022460 <AL_ControlInd>
               return;
 8022ff4:	e00b      	b.n	802300e <CheckIfEcatError+0x82>
           }
           else if(!bSmSyncSequenceValid)
 8022ff6:	4b0e      	ldr	r3, [pc, #56]	; (8023030 <CheckIfEcatError+0xa4>)
 8022ff8:	781b      	ldrb	r3, [r3, #0]
 8022ffa:	f083 0301 	eor.w	r3, r3, #1
 8022ffe:	b2db      	uxtb	r3, r3
 8023000:	2b00      	cmp	r3, #0
 8023002:	d004      	beq.n	802300e <CheckIfEcatError+0x82>
           {
               AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SYNCERROR);
 8023004:	2004      	movs	r0, #4
 8023006:	211a      	movs	r1, #26
 8023008:	f7ff fa2a 	bl	8022460 <AL_ControlInd>
               return;
 802300c:	bf00      	nop
           }
        
       }
   }
}
 802300e:	3708      	adds	r7, #8
 8023010:	46bd      	mov	sp, r7
 8023012:	bd80      	pop	{r7, pc}
 8023014:	1fff2ac0 	.word	0x1fff2ac0
 8023018:	54010440 	.word	0x54010440
 802301c:	1fff2a86 	.word	0x1fff2a86
 8023020:	1fff2abd 	.word	0x1fff2abd
 8023024:	1fff2ab8 	.word	0x1fff2ab8
 8023028:	1fff2abc 	.word	0x1fff2abc
 802302c:	1fff2aa0 	.word	0x1fff2aa0
 8023030:	1fff2ab9 	.word	0x1fff2ab9

08023034 <ECAT_Init>:

 \brief    This function initialize the EtherCAT Slave Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Init(void)
{
 8023034:	b580      	push	{r7, lr}
 8023036:	b082      	sub	sp, #8
 8023038:	af00      	add	r7, sp, #0
    UINT8 i;
    /*Get Maximum Number of SyncManagers and supported DPRAM size*/
    HW_EscReadByte(nMaxSyncMan, ESC_SM_CHANNELS_OFFSET);
 802303a:	4b39      	ldr	r3, [pc, #228]	; (8023120 <ECAT_Init+0xec>)
 802303c:	781b      	ldrb	r3, [r3, #0]
 802303e:	b2da      	uxtb	r2, r3
 8023040:	4b38      	ldr	r3, [pc, #224]	; (8023124 <ECAT_Init+0xf0>)
 8023042:	701a      	strb	r2, [r3, #0]

    HW_EscReadWord(nMaxEscAddress, ESC_DPRAM_SIZE_OFFSET);
 8023044:	4b38      	ldr	r3, [pc, #224]	; (8023128 <ECAT_Init+0xf4>)
 8023046:	881b      	ldrh	r3, [r3, #0]
 8023048:	b29a      	uxth	r2, r3
 802304a:	4b38      	ldr	r3, [pc, #224]	; (802312c <ECAT_Init+0xf8>)
 802304c:	801a      	strh	r2, [r3, #0]
    //get max address (register + DPRAM size in Byte (in the register it is stored in KB))
    nMaxEscAddress = (nMaxEscAddress << 10) + 0xFFF;
 802304e:	4b37      	ldr	r3, [pc, #220]	; (802312c <ECAT_Init+0xf8>)
 8023050:	881b      	ldrh	r3, [r3, #0]
 8023052:	029b      	lsls	r3, r3, #10
 8023054:	b29b      	uxth	r3, r3
 8023056:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 802305a:	b29a      	uxth	r2, r3
 802305c:	4b33      	ldr	r3, [pc, #204]	; (802312c <ECAT_Init+0xf8>)
 802305e:	801a      	strh	r2, [r3, #0]


    /* Get EEPROM loaded information */
    UpdateEEPROMLoadedState();
 8023060:	f7fe fa44 	bl	80214ec <UpdateEEPROMLoadedState>

    /* disable all Sync Manager channels */
    for (i = 0; i < nMaxSyncMan; i++)
 8023064:	2300      	movs	r3, #0
 8023066:	71fb      	strb	r3, [r7, #7]
 8023068:	e006      	b.n	8023078 <ECAT_Init+0x44>
    {
        DisableSyncManChannel(i);
 802306a:	79fb      	ldrb	r3, [r7, #7]
 802306c:	4618      	mov	r0, r3
 802306e:	f7fe fa77 	bl	8021560 <DisableSyncManChannel>

    /* Get EEPROM loaded information */
    UpdateEEPROMLoadedState();

    /* disable all Sync Manager channels */
    for (i = 0; i < nMaxSyncMan; i++)
 8023072:	79fb      	ldrb	r3, [r7, #7]
 8023074:	3301      	adds	r3, #1
 8023076:	71fb      	strb	r3, [r7, #7]
 8023078:	4b2a      	ldr	r3, [pc, #168]	; (8023124 <ECAT_Init+0xf0>)
 802307a:	781b      	ldrb	r3, [r3, #0]
 802307c:	79fa      	ldrb	r2, [r7, #7]
 802307e:	429a      	cmp	r2, r3
 8023080:	d3f3      	bcc.n	802306a <ECAT_Init+0x36>
    {
        DisableSyncManChannel(i);
    }

    /* initialize the mailbox handler */
    MBX_Init();
 8023082:	f000 fa01 	bl	8023488 <MBX_Init>

    /* initialize variables */
    bApplEsmPending = FALSE;
 8023086:	4b2a      	ldr	r3, [pc, #168]	; (8023130 <ECAT_Init+0xfc>)
 8023088:	2200      	movs	r2, #0
 802308a:	701a      	strb	r2, [r3, #0]
    bEcatWaitForAlControlRes = FALSE;
 802308c:	4b29      	ldr	r3, [pc, #164]	; (8023134 <ECAT_Init+0x100>)
 802308e:	2200      	movs	r2, #0
 8023090:	701a      	strb	r2, [r3, #0]
    bEcatFirstOutputsReceived = FALSE;
 8023092:	4b29      	ldr	r3, [pc, #164]	; (8023138 <ECAT_Init+0x104>)
 8023094:	2200      	movs	r2, #0
 8023096:	701a      	strb	r2, [r3, #0]
     bEcatOutputUpdateRunning = FALSE;
 8023098:	4b28      	ldr	r3, [pc, #160]	; (802313c <ECAT_Init+0x108>)
 802309a:	2200      	movs	r2, #0
 802309c:	701a      	strb	r2, [r3, #0]
     bEcatInputUpdateRunning = FALSE;
 802309e:	4b28      	ldr	r3, [pc, #160]	; (8023140 <ECAT_Init+0x10c>)
 80230a0:	2200      	movs	r2, #0
 80230a2:	701a      	strb	r2, [r3, #0]
    bWdTrigger = FALSE;
 80230a4:	4b27      	ldr	r3, [pc, #156]	; (8023144 <ECAT_Init+0x110>)
 80230a6:	2200      	movs	r2, #0
 80230a8:	701a      	strb	r2, [r3, #0]
    EcatWdValue = 0;
 80230aa:	4b27      	ldr	r3, [pc, #156]	; (8023148 <ECAT_Init+0x114>)
 80230ac:	2200      	movs	r2, #0
 80230ae:	801a      	strh	r2, [r3, #0]
    Sync0WdCounter = 0;
 80230b0:	4b26      	ldr	r3, [pc, #152]	; (802314c <ECAT_Init+0x118>)
 80230b2:	2200      	movs	r2, #0
 80230b4:	801a      	strh	r2, [r3, #0]
    Sync0WdValue = 0;
 80230b6:	4b26      	ldr	r3, [pc, #152]	; (8023150 <ECAT_Init+0x11c>)
 80230b8:	2200      	movs	r2, #0
 80230ba:	801a      	strh	r2, [r3, #0]
    Sync1WdCounter = 0;
 80230bc:	4b25      	ldr	r3, [pc, #148]	; (8023154 <ECAT_Init+0x120>)
 80230be:	2200      	movs	r2, #0
 80230c0:	801a      	strh	r2, [r3, #0]
    Sync1WdValue = 0;
 80230c2:	4b25      	ldr	r3, [pc, #148]	; (8023158 <ECAT_Init+0x124>)
 80230c4:	2200      	movs	r2, #0
 80230c6:	801a      	strh	r2, [r3, #0]
    bDcSyncActive = FALSE;
 80230c8:	4b24      	ldr	r3, [pc, #144]	; (802315c <ECAT_Init+0x128>)
 80230ca:	2200      	movs	r2, #0
 80230cc:	701a      	strb	r2, [r3, #0]

    /*ECATCHANGE_START(V5.13) ESM1*/
    u8LocalErrorState = 0;
 80230ce:	4b24      	ldr	r3, [pc, #144]	; (8023160 <ECAT_Init+0x12c>)
 80230d0:	2200      	movs	r2, #0
 80230d2:	701a      	strb	r2, [r3, #0]
    /*ECATCHANGE_END(V5.13) ESM1*/
    u16LocalErrorCode = 0x00;
 80230d4:	4b23      	ldr	r3, [pc, #140]	; (8023164 <ECAT_Init+0x130>)
 80230d6:	2200      	movs	r2, #0
 80230d8:	801a      	strh	r2, [r3, #0]

    u16ALEventMask = 0;
 80230da:	4b23      	ldr	r3, [pc, #140]	; (8023168 <ECAT_Init+0x134>)
 80230dc:	2200      	movs	r2, #0
 80230de:	801a      	strh	r2, [r3, #0]
    nPdOutputSize = 0;
 80230e0:	4b22      	ldr	r3, [pc, #136]	; (802316c <ECAT_Init+0x138>)
 80230e2:	2200      	movs	r2, #0
 80230e4:	801a      	strh	r2, [r3, #0]
    nPdInputSize = 0;
 80230e6:	4b22      	ldr	r3, [pc, #136]	; (8023170 <ECAT_Init+0x13c>)
 80230e8:	2200      	movs	r2, #0
 80230ea:	801a      	strh	r2, [r3, #0]

    /* initialize the AL Status register */
    nAlStatus    = STATE_INIT;
 80230ec:	4b21      	ldr	r3, [pc, #132]	; (8023174 <ECAT_Init+0x140>)
 80230ee:	2201      	movs	r2, #1
 80230f0:	701a      	strb	r2, [r3, #0]
    SetALStatus(nAlStatus, 0);
 80230f2:	4b20      	ldr	r3, [pc, #128]	; (8023174 <ECAT_Init+0x140>)
 80230f4:	781b      	ldrb	r3, [r3, #0]
 80230f6:	4618      	mov	r0, r3
 80230f8:	2100      	movs	r1, #0
 80230fa:	f7ff f94d 	bl	8022398 <SetALStatus>
    nEcatStateTrans = 0;
 80230fe:	4b1e      	ldr	r3, [pc, #120]	; (8023178 <ECAT_Init+0x144>)
 8023100:	2200      	movs	r2, #0
 8023102:	801a      	strh	r2, [r3, #0]
    u8EcatErrorLed = LED_OFF;
 8023104:	4b1d      	ldr	r3, [pc, #116]	; (802317c <ECAT_Init+0x148>)
 8023106:	2200      	movs	r2, #0
 8023108:	701a      	strb	r2, [r3, #0]

    bEscIntEnabled = FALSE;
 802310a:	4b1d      	ldr	r3, [pc, #116]	; (8023180 <ECAT_Init+0x14c>)
 802310c:	2200      	movs	r2, #0
 802310e:	701a      	strb	r2, [r3, #0]

    /* initialize the COE part */
    COE_Init();
 8023110:	f7fe f918 	bl	8021344 <COE_Init>

/*ECATCHANGE_START(V5.13) ECAT1*/
/*ECATCHANGE_END(V5.13) ECAT1*/
    /*reset AL event mask*/
    ResetALEventMask(0);
 8023114:	2000      	movs	r0, #0
 8023116:	f7fe f9b9 	bl	802148c <ResetALEventMask>
}
 802311a:	3708      	adds	r7, #8
 802311c:	46bd      	mov	sp, r7
 802311e:	bd80      	pop	{r7, pc}
 8023120:	54010005 	.word	0x54010005
 8023124:	1fff2ac8 	.word	0x1fff2ac8
 8023128:	54010006 	.word	0x54010006
 802312c:	1fff2ab6 	.word	0x1fff2ab6
 8023130:	1fff2a84 	.word	0x1fff2a84
 8023134:	1fff2ab0 	.word	0x1fff2ab0
 8023138:	1fff2ab8 	.word	0x1fff2ab8
 802313c:	1fff2abd 	.word	0x1fff2abd
 8023140:	1fff2ac2 	.word	0x1fff2ac2
 8023144:	1fff2ac4 	.word	0x1fff2ac4
 8023148:	1fff2ac0 	.word	0x1fff2ac0
 802314c:	1fff2a8c 	.word	0x1fff2a8c
 8023150:	1fff2a94 	.word	0x1fff2a94
 8023154:	1fff2abe 	.word	0x1fff2abe
 8023158:	1fff2a9a 	.word	0x1fff2a9a
 802315c:	1fff2abc 	.word	0x1fff2abc
 8023160:	1fff2a8a 	.word	0x1fff2a8a
 8023164:	1fff2a88 	.word	0x1fff2a88
 8023168:	1fff2a9e 	.word	0x1fff2a9e
 802316c:	1fff2a86 	.word	0x1fff2a86
 8023170:	1fff2ab2 	.word	0x1fff2ab2
 8023174:	1fff2a85 	.word	0x1fff2a85
 8023178:	1fff2a82 	.word	0x1fff2a82
 802317c:	1fff2ac9 	.word	0x1fff2ac9
 8023180:	1fff2ac3 	.word	0x1fff2ac3

08023184 <ECAT_Main>:
/**
 \brief        This function has to be called cyclically.
*////////////////////////////////////////////////////////////////////////////////////////

void ECAT_Main(void)
{
 8023184:	b580      	push	{r7, lr}
 8023186:	b082      	sub	sp, #8
 8023188:	af00      	add	r7, sp, #0
    UINT16 ALEventReg;
    UINT16 EscAlControl = 0x0000;
 802318a:	2300      	movs	r3, #0
 802318c:	807b      	strh	r3, [r7, #2]
/*ECATCHANGE_START(V5.13) MBX1*/
    UINT8 sm1Activate = SM_SETTING_ENABLE_VALUE;
 802318e:	2301      	movs	r3, #1
 8023190:	717b      	strb	r3, [r7, #5]
    UINT8 sm1Status = 0; /*SM1 status need to be read (not MBX_READ_EVENT) to handle readframes with invalid CRCs*/
 8023192:	2300      	movs	r3, #0
 8023194:	713b      	strb	r3, [r7, #4]
/*ECATCHANGE_END(V5.13) MBX1*/


    /* check if services are stored in the mailbox */
    MBX_Main();
 8023196:	f000 fdcf 	bl	8023d38 <MBX_Main>


    if ( bMbxRunning )
 802319a:	4b5c      	ldr	r3, [pc, #368]	; (802330c <ECAT_Main+0x188>)
 802319c:	781b      	ldrb	r3, [r3, #0]
 802319e:	2b00      	cmp	r3, #0
 80231a0:	d005      	beq.n	80231ae <ECAT_Main+0x2a>
    {
        /* Slave is at least in PREOP, Mailbox is running */

/*ECATCHANGE_START(V5.13) MBX1*/
        /* get the Activate-Byte of SM 1 (Register 0x80E) to check if a mailbox repeat request was received */
        HW_EscReadByte(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 80231a2:	4b5b      	ldr	r3, [pc, #364]	; (8023310 <ECAT_Main+0x18c>)
 80231a4:	781b      	ldrb	r3, [r3, #0]
 80231a6:	717b      	strb	r3, [r7, #5]

        HW_EscReadByte(sm1Status, (ESC_SYNCMAN_STATUS_OFFSET + SIZEOF_SM_REGISTER));
 80231a8:	4b5a      	ldr	r3, [pc, #360]	; (8023314 <ECAT_Main+0x190>)
 80231aa:	781b      	ldrb	r3, [r3, #0]
 80231ac:	713b      	strb	r3, [r7, #4]
/*ECATCHANGE_END(V5.13) MBX1*/
    }

    /* Read AL Event-Register from ESC */
    ALEventReg = HW_GetALEventRegister();
 80231ae:	f7fe f965 	bl	802147c <HW_GetALEventRegister>
 80231b2:	4603      	mov	r3, r0
 80231b4:	80fb      	strh	r3, [r7, #6]
    ALEventReg = SWAPWORD(ALEventReg);

    if ((ALEventReg & EEPROM_CMD_PENDING)) 
 80231b6:	88fb      	ldrh	r3, [r7, #6]
 80231b8:	f003 0320 	and.w	r3, r3, #32
 80231bc:	2b00      	cmp	r3, #0
 80231be:	d001      	beq.n	80231c4 <ECAT_Main+0x40>
    {
        EEPROM_CommandHandler();
 80231c0:	f7fd ff88 	bl	80210d4 <EEPROM_CommandHandler>
    }

    if ((ALEventReg & AL_CONTROL_EVENT) && !bEcatWaitForAlControlRes)
 80231c4:	88fb      	ldrh	r3, [r7, #6]
 80231c6:	f003 0301 	and.w	r3, r3, #1
 80231ca:	2b00      	cmp	r3, #0
 80231cc:	d014      	beq.n	80231f8 <ECAT_Main+0x74>
 80231ce:	4b52      	ldr	r3, [pc, #328]	; (8023318 <ECAT_Main+0x194>)
 80231d0:	781b      	ldrb	r3, [r3, #0]
 80231d2:	f083 0301 	eor.w	r3, r3, #1
 80231d6:	b2db      	uxtb	r3, r3
 80231d8:	2b00      	cmp	r3, #0
 80231da:	d00d      	beq.n	80231f8 <ECAT_Main+0x74>
    {
        /* AL Control event is set, get the AL Control register sent by the Master to acknowledge the event
          (that the corresponding bit in the AL Event register will be reset) */

        HW_EscReadByte( EscAlControl, ESC_AL_CONTROL_OFFSET);
 80231dc:	4b4f      	ldr	r3, [pc, #316]	; (802331c <ECAT_Main+0x198>)
 80231de:	781b      	ldrb	r3, [r3, #0]
 80231e0:	b2db      	uxtb	r3, r3
 80231e2:	807b      	strh	r3, [r7, #2]



        /* reset AL Control event and the SM Change event (because the Sync Manager settings will be checked
           in AL_ControlInd, too)*/
            ALEventReg &= ~((AL_CONTROL_EVENT) | (SM_CHANGE_EVENT));
 80231e4:	88fb      	ldrh	r3, [r7, #6]
 80231e6:	f023 0311 	bic.w	r3, r3, #17
 80231ea:	80fb      	strh	r3, [r7, #6]

            AL_ControlInd((UINT8)EscAlControl, 0); /* in AL_ControlInd the state transition will be checked and done */
 80231ec:	887b      	ldrh	r3, [r7, #2]
 80231ee:	b2db      	uxtb	r3, r3
 80231f0:	4618      	mov	r0, r3
 80231f2:	2100      	movs	r1, #0
 80231f4:	f7ff f934 	bl	8022460 <AL_ControlInd>

            /* SM-Change-Event was handled too */

    }

    if ( (ALEventReg & SM_CHANGE_EVENT) && !bEcatWaitForAlControlRes && (nAlStatus & STATE_CHANGE) == 0 && (nAlStatus & ~STATE_CHANGE) != STATE_INIT )
 80231f8:	88fb      	ldrh	r3, [r7, #6]
 80231fa:	f003 0310 	and.w	r3, r3, #16
 80231fe:	2b00      	cmp	r3, #0
 8023200:	d01f      	beq.n	8023242 <ECAT_Main+0xbe>
 8023202:	4b45      	ldr	r3, [pc, #276]	; (8023318 <ECAT_Main+0x194>)
 8023204:	781b      	ldrb	r3, [r3, #0]
 8023206:	f083 0301 	eor.w	r3, r3, #1
 802320a:	b2db      	uxtb	r3, r3
 802320c:	2b00      	cmp	r3, #0
 802320e:	d018      	beq.n	8023242 <ECAT_Main+0xbe>
 8023210:	4b43      	ldr	r3, [pc, #268]	; (8023320 <ECAT_Main+0x19c>)
 8023212:	781b      	ldrb	r3, [r3, #0]
 8023214:	f003 0310 	and.w	r3, r3, #16
 8023218:	2b00      	cmp	r3, #0
 802321a:	d112      	bne.n	8023242 <ECAT_Main+0xbe>
 802321c:	4b40      	ldr	r3, [pc, #256]	; (8023320 <ECAT_Main+0x19c>)
 802321e:	781b      	ldrb	r3, [r3, #0]
 8023220:	f023 0310 	bic.w	r3, r3, #16
 8023224:	2b01      	cmp	r3, #1
 8023226:	d00c      	beq.n	8023242 <ECAT_Main+0xbe>
    {
        /* the SM Change event is set (Bit 4 of Register 0x220), when the Byte 6 (Enable, Lo-Byte of Register 0x806, 0x80E, 0x816,...)
           of a Sync Manager channel was written */
        ALEventReg &= ~(SM_CHANGE_EVENT);
 8023228:	88fb      	ldrh	r3, [r7, #6]
 802322a:	f023 0310 	bic.w	r3, r3, #16
 802322e:	80fb      	strh	r3, [r7, #6]

        /* AL_ControlInd is called with the actual state, so that the correct SM settings will be checked */
        AL_ControlInd(nAlStatus & STATE_MASK, 0);
 8023230:	4b3b      	ldr	r3, [pc, #236]	; (8023320 <ECAT_Main+0x19c>)
 8023232:	781b      	ldrb	r3, [r3, #0]
 8023234:	f003 030f 	and.w	r3, r3, #15
 8023238:	b2db      	uxtb	r3, r3
 802323a:	4618      	mov	r0, r3
 802323c:	2100      	movs	r1, #0
 802323e:	f7ff f90f 	bl	8022460 <AL_ControlInd>
    }

    if(bEcatWaitForAlControlRes)
 8023242:	4b35      	ldr	r3, [pc, #212]	; (8023318 <ECAT_Main+0x194>)
 8023244:	781b      	ldrb	r3, [r3, #0]
 8023246:	2b00      	cmp	r3, #0
 8023248:	d001      	beq.n	802324e <ECAT_Main+0xca>
    {
        AL_ControlRes();
 802324a:	f7ff fc81 	bl	8022b50 <AL_ControlRes>
        The SM1 activate Byte (Register 0x80E) was read before reading AL Event register.
        1. Handle Mailbox Read event
        2. Handle repeat toggle request
        3. Handle Mailbox write event
    */
    if ( bMbxRunning )
 802324e:	4b2f      	ldr	r3, [pc, #188]	; (802330c <ECAT_Main+0x188>)
 8023250:	781b      	ldrb	r3, [r3, #0]
 8023252:	2b00      	cmp	r3, #0
 8023254:	d056      	beq.n	8023304 <ECAT_Main+0x180>
    {
        /*SnycManger change event (0x220:4) could be acknowledged by reading the SM1 control register without notification to the local application
        => check if the SyncManger 1 is still enabled*/
            if (!(sm1Activate & SM_SETTING_ENABLE_VALUE))
 8023256:	797b      	ldrb	r3, [r7, #5]
 8023258:	f003 0301 	and.w	r3, r3, #1
 802325c:	2b00      	cmp	r3, #0
 802325e:	d108      	bne.n	8023272 <ECAT_Main+0xee>
            {
                AL_ControlInd(nAlStatus & STATE_MASK, 0);
 8023260:	4b2f      	ldr	r3, [pc, #188]	; (8023320 <ECAT_Main+0x19c>)
 8023262:	781b      	ldrb	r3, [r3, #0]
 8023264:	f003 030f 	and.w	r3, r3, #15
 8023268:	b2db      	uxtb	r3, r3
 802326a:	4618      	mov	r0, r3
 802326c:	2100      	movs	r1, #0
 802326e:	f7ff f8f7 	bl	8022460 <AL_ControlInd>
            }

/*ECATCHANGE_START(V5.13) MBX1*/
        if (((sm1Status & SM_STATUS_MBX_BUFFER_FULL) == 0)
 8023272:	793b      	ldrb	r3, [r7, #4]
 8023274:	f003 0308 	and.w	r3, r3, #8
 8023278:	2b00      	cmp	r3, #0
 802327a:	d116      	bne.n	80232aa <ECAT_Main+0x126>
            && bSendMbxIsFull) 
 802327c:	4b29      	ldr	r3, [pc, #164]	; (8023324 <ECAT_Main+0x1a0>)
 802327e:	781b      	ldrb	r3, [r3, #0]
 8023280:	2b00      	cmp	r3, #0
 8023282:	d012      	beq.n	80232aa <ECAT_Main+0x126>
/*ECATCHANGE_END(V5.13) MBX1*/
        {
            /* SM 1 (Mailbox Read) event is set, when the mailbox was read from the master,
               to acknowledge the event the first byte of the mailbox has to be written,
               by writing the first byte the mailbox is locked, too */
            u8dummy = 0;
 8023284:	4b28      	ldr	r3, [pc, #160]	; (8023328 <ECAT_Main+0x1a4>)
 8023286:	2200      	movs	r2, #0
 8023288:	701a      	strb	r2, [r3, #0]
            HW_EscWriteByte(u8dummy,u16EscAddrSendMbx);
 802328a:	4b28      	ldr	r3, [pc, #160]	; (802332c <ECAT_Main+0x1a8>)
 802328c:	881b      	ldrh	r3, [r3, #0]
 802328e:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8023292:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8023296:	4a24      	ldr	r2, [pc, #144]	; (8023328 <ECAT_Main+0x1a4>)
 8023298:	7812      	ldrb	r2, [r2, #0]
 802329a:	b2d2      	uxtb	r2, r2
 802329c:	701a      	strb	r2, [r3, #0]

            /* the Mailbox Read event in the variable ALEventReg shall be reset before calling
               MBX_MailboxReadInd, where a new mailbox datagram (if available) could be stored in the send mailbox */
            ALEventReg &= ~(MAILBOX_READ_EVENT);
 802329e:	88fb      	ldrh	r3, [r7, #6]
 80232a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80232a4:	80fb      	strh	r3, [r7, #6]
            MBX_MailboxReadInd();
 80232a6:	f000 fafb 	bl	80238a0 <MBX_MailboxReadInd>
        }

            /* bMbxRepeatToggle holds the last state of the Repeat Bit (Bit 1) */

            if (((sm1Activate & SM_SETTING_REPAET_REQ_MASK) && !bMbxRepeatToggle)
 80232aa:	797b      	ldrb	r3, [r7, #5]
 80232ac:	f003 0302 	and.w	r3, r3, #2
 80232b0:	2b00      	cmp	r3, #0
 80232b2:	d006      	beq.n	80232c2 <ECAT_Main+0x13e>
 80232b4:	4b1e      	ldr	r3, [pc, #120]	; (8023330 <ECAT_Main+0x1ac>)
 80232b6:	781b      	ldrb	r3, [r3, #0]
 80232b8:	f083 0301 	eor.w	r3, r3, #1
 80232bc:	b2db      	uxtb	r3, r3
 80232be:	2b00      	cmp	r3, #0
 80232c0:	d108      	bne.n	80232d4 <ECAT_Main+0x150>
                || (!(sm1Activate & SM_SETTING_REPAET_REQ_MASK) && bMbxRepeatToggle))
 80232c2:	797b      	ldrb	r3, [r7, #5]
 80232c4:	f003 0302 	and.w	r3, r3, #2
 80232c8:	2b00      	cmp	r3, #0
 80232ca:	d10c      	bne.n	80232e6 <ECAT_Main+0x162>
 80232cc:	4b18      	ldr	r3, [pc, #96]	; (8023330 <ECAT_Main+0x1ac>)
 80232ce:	781b      	ldrb	r3, [r3, #0]
 80232d0:	2b00      	cmp	r3, #0
 80232d2:	d008      	beq.n	80232e6 <ECAT_Main+0x162>
            {
                /* Repeat Bit (Bit 1) has toggled, there is a repeat request, in MBX_MailboxRepeatReq the correct
                   response will put in the send mailbox again */
                MBX_MailboxRepeatReq();
 80232d4:	f000 fb52 	bl	802397c <MBX_MailboxRepeatReq>
                /* acknowledge the repeat request after the send mailbox was updated by writing the Repeat Bit
                   in the Repeat Ack Bit (Bit 1) of the PDI Ctrl-Byte of SM 1 (Register 0x80F) */
                sm1Activate &= SM_SETTING_REPEAT_ACK;
 80232d8:	797b      	ldrb	r3, [r7, #5]
 80232da:	f003 0302 	and.w	r3, r3, #2
 80232de:	717b      	strb	r3, [r7, #5]
                HW_EscWriteByte(sm1Activate, (ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 80232e0:	4a14      	ldr	r2, [pc, #80]	; (8023334 <ECAT_Main+0x1b0>)
 80232e2:	797b      	ldrb	r3, [r7, #5]
 80232e4:	7013      	strb	r3, [r2, #0]
            }


        /* Reload the AlEvent because it may be changed due to a SM disable, enable in case of an repeat request */
        ALEventReg = HW_GetALEventRegister();
 80232e6:	f7fe f8c9 	bl	802147c <HW_GetALEventRegister>
 80232ea:	4603      	mov	r3, r0
 80232ec:	80fb      	strh	r3, [r7, #6]
        ALEventReg = SWAPWORD(ALEventReg);

        if ( ALEventReg & (MAILBOX_WRITE_EVENT) )
 80232ee:	88fb      	ldrh	r3, [r7, #6]
 80232f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80232f4:	2b00      	cmp	r3, #0
 80232f6:	d005      	beq.n	8023304 <ECAT_Main+0x180>
            /* SM 0 (Mailbox Write) event is set, when the mailbox was written from the master,
               to acknowledge the event the first byte of the mailbox has to be read,
               which will be done in MBX_CheckAndCopyMailbox */
            /* the Mailbox Write event in the variable ALEventReg shall be reset before calling
               MBX_CheckAndCopyMailbox, where the received mailbox datagram will be processed */
            ALEventReg &= ~(MAILBOX_WRITE_EVENT);
 80232f8:	88fb      	ldrh	r3, [r7, #6]
 80232fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80232fe:	80fb      	strh	r3, [r7, #6]
            MBX_CheckAndCopyMailbox();
 8023300:	f000 fbe8 	bl	8023ad4 <MBX_CheckAndCopyMailbox>

        }
    }
}
 8023304:	3708      	adds	r7, #8
 8023306:	46bd      	mov	sp, r7
 8023308:	bd80      	pop	{r7, pc}
 802330a:	bf00      	nop
 802330c:	1fff2b3a 	.word	0x1fff2b3a
 8023310:	5401080e 	.word	0x5401080e
 8023314:	5401080d 	.word	0x5401080d
 8023318:	1fff2ab0 	.word	0x1fff2ab0
 802331c:	54010120 	.word	0x54010120
 8023320:	1fff2a85 	.word	0x1fff2a85
 8023324:	1fff2b39 	.word	0x1fff2b39
 8023328:	1fff2a9c 	.word	0x1fff2a9c
 802332c:	1fff2b4e 	.word	0x1fff2b4e
 8023330:	1fff2b58 	.word	0x1fff2b58
 8023334:	5401080f 	.word	0x5401080f

08023338 <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8023338:	b580      	push	{r7, lr}
 802333a:	b082      	sub	sp, #8
 802333c:	af00      	add	r7, sp, #0
 802333e:	6078      	str	r0, [r7, #4]
 8023340:	460b      	mov	r3, r1
 8023342:	807b      	strh	r3, [r7, #2]
 8023344:	4613      	mov	r3, r2
 8023346:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 8023348:	887b      	ldrh	r3, [r7, #2]
 802334a:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 802334e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8023352:	883a      	ldrh	r2, [r7, #0]
 8023354:	6878      	ldr	r0, [r7, #4]
 8023356:	4619      	mov	r1, r3
 8023358:	f007 f96e 	bl	802a638 <memcpy>
}
 802335c:	3708      	adds	r7, #8
 802335e:	46bd      	mov	sp, r7
 8023360:	bd80      	pop	{r7, pc}
 8023362:	bf00      	nop

08023364 <HW_EscReadMbxMem>:
 * Reads data from the ESC and copies to slave mailbox memory. If the local mailbox memory is also located in the
 * application memory this function is equal to HW_EscRead.
 *
 */
__STATIC_INLINE void HW_EscReadMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8023364:	b580      	push	{r7, lr}
 8023366:	b082      	sub	sp, #8
 8023368:	af00      	add	r7, sp, #0
 802336a:	6078      	str	r0, [r7, #4]
 802336c:	460b      	mov	r3, r1
 802336e:	807b      	strh	r3, [r7, #2]
 8023370:	4613      	mov	r3, r2
 8023372:	803b      	strh	r3, [r7, #0]
  HW_EscRead(pData, Address, Len);
 8023374:	887a      	ldrh	r2, [r7, #2]
 8023376:	883b      	ldrh	r3, [r7, #0]
 8023378:	6878      	ldr	r0, [r7, #4]
 802337a:	4611      	mov	r1, r2
 802337c:	461a      	mov	r2, r3
 802337e:	f7ff ffdb 	bl	8023338 <HW_EscRead>
}
 8023382:	3708      	adds	r7, #8
 8023384:	46bd      	mov	sp, r7
 8023386:	bd80      	pop	{r7, pc}

08023388 <HW_EscWrite>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8023388:	b580      	push	{r7, lr}
 802338a:	b082      	sub	sp, #8
 802338c:	af00      	add	r7, sp, #0
 802338e:	6078      	str	r0, [r7, #4]
 8023390:	460b      	mov	r3, r1
 8023392:	807b      	strh	r3, [r7, #2]
 8023394:	4613      	mov	r3, r2
 8023396:	803b      	strh	r3, [r7, #0]
  memcpy(&pEsc[Address], pData, Len);
 8023398:	887b      	ldrh	r3, [r7, #2]
 802339a:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 802339e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80233a2:	883a      	ldrh	r2, [r7, #0]
 80233a4:	4618      	mov	r0, r3
 80233a6:	6879      	ldr	r1, [r7, #4]
 80233a8:	f007 f946 	bl	802a638 <memcpy>
}
 80233ac:	3708      	adds	r7, #8
 80233ae:	46bd      	mov	sp, r7
 80233b0:	bd80      	pop	{r7, pc}
 80233b2:	bf00      	nop

080233b4 <HW_EscWriteMbxMem>:
 * Writes data from the slave mailbox memory to ESC memory. If the local mailbox memory is also located in the
 * application memory this function is equal to HW_EscWrite.
 *
 */
__STATIC_INLINE void HW_EscWriteMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 80233b4:	b580      	push	{r7, lr}
 80233b6:	b082      	sub	sp, #8
 80233b8:	af00      	add	r7, sp, #0
 80233ba:	6078      	str	r0, [r7, #4]
 80233bc:	460b      	mov	r3, r1
 80233be:	807b      	strh	r3, [r7, #2]
 80233c0:	4613      	mov	r3, r2
 80233c2:	803b      	strh	r3, [r7, #0]
  HW_EscWrite(pData, Address, Len);
 80233c4:	887a      	ldrh	r2, [r7, #2]
 80233c6:	883b      	ldrh	r3, [r7, #0]
 80233c8:	6878      	ldr	r0, [r7, #4]
 80233ca:	4611      	mov	r1, r2
 80233cc:	461a      	mov	r2, r3
 80233ce:	f7ff ffdb 	bl	8023388 <HW_EscWrite>
}
 80233d2:	3708      	adds	r7, #8
 80233d4:	46bd      	mov	sp, r7
 80233d6:	bd80      	pop	{r7, pc}

080233d8 <PutInMbxQueue>:
//
//    PutInMbxQueue
//

UINT8 PutInMbxQueue(TMBX MBXMEM * pMbx, TMBXQUEUE MBXMEM * pQueue)
{
 80233d8:	b480      	push	{r7}
 80233da:	b085      	sub	sp, #20
 80233dc:	af00      	add	r7, sp, #0
 80233de:	6078      	str	r0, [r7, #4]
 80233e0:	6039      	str	r1, [r7, #0]
    UINT16 lastInQueue;
    ENTER_MBX_CRITICAL;


    lastInQueue = pQueue->lastInQueue+1;
 80233e2:	683b      	ldr	r3, [r7, #0]
 80233e4:	885b      	ldrh	r3, [r3, #2]
 80233e6:	3301      	adds	r3, #1
 80233e8:	81fb      	strh	r3, [r7, #14]
    if (lastInQueue == pQueue->maxQueueSize)
 80233ea:	683b      	ldr	r3, [r7, #0]
 80233ec:	889b      	ldrh	r3, [r3, #4]
 80233ee:	89fa      	ldrh	r2, [r7, #14]
 80233f0:	429a      	cmp	r2, r3
 80233f2:	d101      	bne.n	80233f8 <PutInMbxQueue+0x20>
    {
        // Umbruch der Queue
        lastInQueue = 0;
 80233f4:	2300      	movs	r3, #0
 80233f6:	81fb      	strh	r3, [r7, #14]
    }

    if (pQueue->firstInQueue == lastInQueue)
 80233f8:	683b      	ldr	r3, [r7, #0]
 80233fa:	881b      	ldrh	r3, [r3, #0]
 80233fc:	89fa      	ldrh	r2, [r7, #14]
 80233fe:	429a      	cmp	r2, r3
 8023400:	d101      	bne.n	8023406 <PutInMbxQueue+0x2e>
    {
        // Ueberlauf der Queue -> letztes Element wieder herausnehmen
        LEAVE_MBX_CRITICAL;
        return MBXERR_NOMOREMEMORY;
 8023402:	2307      	movs	r3, #7
 8023404:	e00b      	b.n	802341e <PutInMbxQueue+0x46>
    }

    pQueue->queue[pQueue->lastInQueue] = pMbx;
 8023406:	683b      	ldr	r3, [r7, #0]
 8023408:	885b      	ldrh	r3, [r3, #2]
 802340a:	461a      	mov	r2, r3
 802340c:	683b      	ldr	r3, [r7, #0]
 802340e:	3202      	adds	r2, #2
 8023410:	6879      	ldr	r1, [r7, #4]
 8023412:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pQueue->lastInQueue = lastInQueue;
 8023416:	683b      	ldr	r3, [r7, #0]
 8023418:	89fa      	ldrh	r2, [r7, #14]
 802341a:	805a      	strh	r2, [r3, #2]

    LEAVE_MBX_CRITICAL;

    return 0;
 802341c:	2300      	movs	r3, #0
}
 802341e:	4618      	mov	r0, r3
 8023420:	3714      	adds	r7, #20
 8023422:	46bd      	mov	sp, r7
 8023424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023428:	4770      	bx	lr
 802342a:	bf00      	nop

0802342c <GetOutOfMbxQueue>:
//
//    GetOutOfMbxQueue
//

TMBX MBXMEM * GetOutOfMbxQueue(TMBXQUEUE MBXMEM * pQueue)
{
 802342c:	b480      	push	{r7}
 802342e:	b085      	sub	sp, #20
 8023430:	af00      	add	r7, sp, #0
 8023432:	6078      	str	r0, [r7, #4]
    TMBX MBXMEM * pMbx;
    ENTER_MBX_CRITICAL;

    if (pQueue->firstInQueue != pQueue->lastInQueue)
 8023434:	687b      	ldr	r3, [r7, #4]
 8023436:	881a      	ldrh	r2, [r3, #0]
 8023438:	687b      	ldr	r3, [r7, #4]
 802343a:	885b      	ldrh	r3, [r3, #2]
 802343c:	429a      	cmp	r2, r3
 802343e:	d019      	beq.n	8023474 <GetOutOfMbxQueue+0x48>
    {
        // Queue ist nicht leer
        UINT16 firstInQueue = pQueue->firstInQueue;
 8023440:	687b      	ldr	r3, [r7, #4]
 8023442:	881b      	ldrh	r3, [r3, #0]
 8023444:	817b      	strh	r3, [r7, #10]
        pMbx = pQueue->queue[firstInQueue];
 8023446:	897a      	ldrh	r2, [r7, #10]
 8023448:	687b      	ldr	r3, [r7, #4]
 802344a:	3202      	adds	r2, #2
 802344c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023450:	60fb      	str	r3, [r7, #12]
        firstInQueue++;
 8023452:	897b      	ldrh	r3, [r7, #10]
 8023454:	3301      	adds	r3, #1
 8023456:	817b      	strh	r3, [r7, #10]
        pQueue->firstInQueue = firstInQueue;
 8023458:	687b      	ldr	r3, [r7, #4]
 802345a:	897a      	ldrh	r2, [r7, #10]
 802345c:	801a      	strh	r2, [r3, #0]
        
        if (pQueue->firstInQueue == pQueue->maxQueueSize)
 802345e:	687b      	ldr	r3, [r7, #4]
 8023460:	881a      	ldrh	r2, [r3, #0]
 8023462:	687b      	ldr	r3, [r7, #4]
 8023464:	889b      	ldrh	r3, [r3, #4]
 8023466:	429a      	cmp	r2, r3
 8023468:	d103      	bne.n	8023472 <GetOutOfMbxQueue+0x46>
        {
            // Umbruch der Queue
            pQueue->firstInQueue = 0;
 802346a:	687b      	ldr	r3, [r7, #4]
 802346c:	2200      	movs	r2, #0
 802346e:	801a      	strh	r2, [r3, #0]
 8023470:	e002      	b.n	8023478 <GetOutOfMbxQueue+0x4c>
 8023472:	e001      	b.n	8023478 <GetOutOfMbxQueue+0x4c>
        }
    }
    else
    {
        pMbx = 0;
 8023474:	2300      	movs	r3, #0
 8023476:	60fb      	str	r3, [r7, #12]
    }


    LEAVE_MBX_CRITICAL;

    return pMbx;
 8023478:	68fb      	ldr	r3, [r7, #12]
}
 802347a:	4618      	mov	r0, r3
 802347c:	3714      	adds	r7, #20
 802347e:	46bd      	mov	sp, r7
 8023480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023484:	4770      	bx	lr
 8023486:	bf00      	nop

08023488 <MBX_Init>:
/**
 \brief    This function intialize the Mailbox Interface.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Init(void)
{
 8023488:	b480      	push	{r7}
 802348a:	b083      	sub	sp, #12
 802348c:	af00      	add	r7, sp, #0
    
    u16ReceiveMbxSize = MIN_MBX_SIZE;
 802348e:	4b29      	ldr	r3, [pc, #164]	; (8023534 <MBX_Init+0xac>)
 8023490:	2224      	movs	r2, #36	; 0x24
 8023492:	801a      	strh	r2, [r3, #0]
    u16SendMbxSize = MAX_MBX_SIZE;
 8023494:	4b28      	ldr	r3, [pc, #160]	; (8023538 <MBX_Init+0xb0>)
 8023496:	2280      	movs	r2, #128	; 0x80
 8023498:	801a      	strh	r2, [r3, #0]
    u16EscAddrReceiveMbx = MIN_MBX_WRITE_ADDRESS;
 802349a:	4b28      	ldr	r3, [pc, #160]	; (802353c <MBX_Init+0xb4>)
 802349c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80234a0:	801a      	strh	r2, [r3, #0]
    u16EscAddrSendMbx = MIN_MBX_READ_ADDRESS;
 80234a2:	4b27      	ldr	r3, [pc, #156]	; (8023540 <MBX_Init+0xb8>)
 80234a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80234a8:	801a      	strh	r2, [r3, #0]

    sMbxReceiveQueue.firstInQueue    = 0;
 80234aa:	4b26      	ldr	r3, [pc, #152]	; (8023544 <MBX_Init+0xbc>)
 80234ac:	2200      	movs	r2, #0
 80234ae:	801a      	strh	r2, [r3, #0]
    sMbxReceiveQueue.lastInQueue     = 0;
 80234b0:	4b24      	ldr	r3, [pc, #144]	; (8023544 <MBX_Init+0xbc>)
 80234b2:	2200      	movs	r2, #0
 80234b4:	805a      	strh	r2, [r3, #2]
    sMbxReceiveQueue.maxQueueSize = MAX_MBX_QUEUE_SIZE;
 80234b6:	4b23      	ldr	r3, [pc, #140]	; (8023544 <MBX_Init+0xbc>)
 80234b8:	220a      	movs	r2, #10
 80234ba:	809a      	strh	r2, [r3, #4]
    sMbxSendQueue.firstInQueue        = 0;
 80234bc:	4b22      	ldr	r3, [pc, #136]	; (8023548 <MBX_Init+0xc0>)
 80234be:	2200      	movs	r2, #0
 80234c0:	801a      	strh	r2, [r3, #0]
    sMbxSendQueue.lastInQueue         = 0;
 80234c2:	4b21      	ldr	r3, [pc, #132]	; (8023548 <MBX_Init+0xc0>)
 80234c4:	2200      	movs	r2, #0
 80234c6:	805a      	strh	r2, [r3, #2]
    sMbxSendQueue.maxQueueSize     = MAX_MBX_QUEUE_SIZE;
 80234c8:	4b1f      	ldr	r3, [pc, #124]	; (8023548 <MBX_Init+0xc0>)
 80234ca:	220a      	movs	r2, #10
 80234cc:	809a      	strh	r2, [r3, #4]
    psWriteMbx  = NULL;
 80234ce:	4b1f      	ldr	r3, [pc, #124]	; (802354c <MBX_Init+0xc4>)
 80234d0:	2200      	movs	r2, #0
 80234d2:	601a      	str	r2, [r3, #0]


    psRepeatMbx = NULL;
 80234d4:	4b1e      	ldr	r3, [pc, #120]	; (8023550 <MBX_Init+0xc8>)
 80234d6:	2200      	movs	r2, #0
 80234d8:	601a      	str	r2, [r3, #0]
    psReadMbx    = NULL;
 80234da:	4b1e      	ldr	r3, [pc, #120]	; (8023554 <MBX_Init+0xcc>)
 80234dc:	2200      	movs	r2, #0
 80234de:	601a      	str	r2, [r3, #0]
    psStoreMbx    = NULL;
 80234e0:	4b1d      	ldr	r3, [pc, #116]	; (8023558 <MBX_Init+0xd0>)
 80234e2:	2200      	movs	r2, #0
 80234e4:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 80234e6:	4b1d      	ldr	r3, [pc, #116]	; (802355c <MBX_Init+0xd4>)
 80234e8:	2200      	movs	r2, #0
 80234ea:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x80F bit 2)*/
    {
        UINT8 sm1Activate = 0;
 80234ec:	2300      	movs	r3, #0
 80234ee:	71fb      	strb	r3, [r7, #7]
        HW_EscReadByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 80234f0:	4b1b      	ldr	r3, [pc, #108]	; (8023560 <MBX_Init+0xd8>)
 80234f2:	781b      	ldrb	r3, [r3, #0]
 80234f4:	71fb      	strb	r3, [r7, #7]
        sm1Activate &= ~0x02;
 80234f6:	79fb      	ldrb	r3, [r7, #7]
 80234f8:	f023 0302 	bic.w	r3, r3, #2
 80234fc:	71fb      	strb	r3, [r7, #7]
        HW_EscWriteByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 80234fe:	4a18      	ldr	r2, [pc, #96]	; (8023560 <MBX_Init+0xd8>)
 8023500:	79fb      	ldrb	r3, [r7, #7]
 8023502:	7013      	strb	r3, [r2, #0]
    }
    bMbxRunning = FALSE;
 8023504:	4b17      	ldr	r3, [pc, #92]	; (8023564 <MBX_Init+0xdc>)
 8023506:	2200      	movs	r2, #0
 8023508:	701a      	strb	r2, [r3, #0]
    bSendMbxIsFull = FALSE;
 802350a:	4b17      	ldr	r3, [pc, #92]	; (8023568 <MBX_Init+0xe0>)
 802350c:	2200      	movs	r2, #0
 802350e:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 8023510:	4b16      	ldr	r3, [pc, #88]	; (802356c <MBX_Init+0xe4>)
 8023512:	2200      	movs	r2, #0
 8023514:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 8023516:	4b16      	ldr	r3, [pc, #88]	; (8023570 <MBX_Init+0xe8>)
 8023518:	2200      	movs	r2, #0
 802351a:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter = 0;
 802351c:	4b15      	ldr	r3, [pc, #84]	; (8023574 <MBX_Init+0xec>)
 802351e:	2200      	movs	r2, #0
 8023520:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter    = 0;
 8023522:	4b15      	ldr	r3, [pc, #84]	; (8023578 <MBX_Init+0xf0>)
 8023524:	2200      	movs	r2, #0
 8023526:	701a      	strb	r2, [r3, #0]
}
 8023528:	370c      	adds	r7, #12
 802352a:	46bd      	mov	sp, r7
 802352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023530:	4770      	bx	lr
 8023532:	bf00      	nop
 8023534:	1fff2b56 	.word	0x1fff2b56
 8023538:	1fff2b44 	.word	0x1fff2b44
 802353c:	1fff2b3c 	.word	0x1fff2b3c
 8023540:	1fff2b4e 	.word	0x1fff2b4e
 8023544:	1fff2b04 	.word	0x1fff2b04
 8023548:	1fff2ad0 	.word	0x1fff2ad0
 802354c:	1fff2b50 	.word	0x1fff2b50
 8023550:	1fff2b5c 	.word	0x1fff2b5c
 8023554:	1fff2b48 	.word	0x1fff2b48
 8023558:	1fff2b40 	.word	0x1fff2b40
 802355c:	1fff2b58 	.word	0x1fff2b58
 8023560:	5401080f 	.word	0x5401080f
 8023564:	1fff2b3a 	.word	0x1fff2b3a
 8023568:	1fff2b39 	.word	0x1fff2b39
 802356c:	1fff2b4c 	.word	0x1fff2b4c
 8023570:	1fff2b55 	.word	0x1fff2b55
 8023574:	1fff2b54 	.word	0x1fff2b54
 8023578:	1fff2acc 	.word	0x1fff2acc

0802357c <MBX_StartMailboxHandler>:
 \brief     it is checked if the mailbox areas overlaps each other
 \brief     and the Sync Manager channels 0 and 1 are enabled.
 \brief     This function shall only be called if mailbox is supported.
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 MBX_StartMailboxHandler(void)
{
 802357c:	b580      	push	{r7, lr}
 802357e:	b082      	sub	sp, #8
 8023580:	af00      	add	r7, sp, #0
    UINT16 result = 0;
 8023582:	2300      	movs	r3, #0
 8023584:	80fb      	strh	r3, [r7, #6]
    
    /* get address of the receive mailbox sync manager (SM0) */
    TSYNCMAN ESCMEM * pSyncMan = (TSYNCMAN ESCMEM *)GetSyncMan(MAILBOX_WRITE);
 8023586:	2000      	movs	r0, #0
 8023588:	f7fd ffd2 	bl	8021530 <GetSyncMan>
 802358c:	6038      	str	r0, [r7, #0]

    /* store size of the receive mailbox */
    u16ReceiveMbxSize     = pSyncMan->Length;
 802358e:	683b      	ldr	r3, [r7, #0]
 8023590:	885b      	ldrh	r3, [r3, #2]
 8023592:	b29a      	uxth	r2, r3
 8023594:	4b33      	ldr	r3, [pc, #204]	; (8023664 <MBX_StartMailboxHandler+0xe8>)
 8023596:	801a      	strh	r2, [r3, #0]
    /* store the address of the receive mailbox */
    u16EscAddrReceiveMbx = pSyncMan->PhysicalStartAddress;
 8023598:	683b      	ldr	r3, [r7, #0]
 802359a:	881b      	ldrh	r3, [r3, #0]
 802359c:	b29a      	uxth	r2, r3
 802359e:	4b32      	ldr	r3, [pc, #200]	; (8023668 <MBX_StartMailboxHandler+0xec>)
 80235a0:	801a      	strh	r2, [r3, #0]

    /* get address of the send mailbox sync manager (SM1) */
    pSyncMan =(TSYNCMAN ESCMEM *) GetSyncMan(MAILBOX_READ);
 80235a2:	2001      	movs	r0, #1
 80235a4:	f7fd ffc4 	bl	8021530 <GetSyncMan>
 80235a8:	6038      	str	r0, [r7, #0]

    /* store the size of the send mailbox */
    u16SendMbxSize = pSyncMan->Length;
 80235aa:	683b      	ldr	r3, [r7, #0]
 80235ac:	885b      	ldrh	r3, [r3, #2]
 80235ae:	b29a      	uxth	r2, r3
 80235b0:	4b2e      	ldr	r3, [pc, #184]	; (802366c <MBX_StartMailboxHandler+0xf0>)
 80235b2:	801a      	strh	r2, [r3, #0]
    /* store the address of the send mailbox */
    u16EscAddrSendMbx = pSyncMan->PhysicalStartAddress;
 80235b4:	683b      	ldr	r3, [r7, #0]
 80235b6:	881b      	ldrh	r3, [r3, #0]
 80235b8:	b29a      	uxth	r2, r3
 80235ba:	4b2d      	ldr	r3, [pc, #180]	; (8023670 <MBX_StartMailboxHandler+0xf4>)
 80235bc:	801a      	strh	r2, [r3, #0]

    // HBu 02.05.06: it should be checked if there are overlaps in the sync manager areas
    if ((u16EscAddrReceiveMbx + u16ReceiveMbxSize) > u16EscAddrSendMbx && (u16EscAddrReceiveMbx < (u16EscAddrSendMbx + u16SendMbxSize)))
 80235be:	4b2a      	ldr	r3, [pc, #168]	; (8023668 <MBX_StartMailboxHandler+0xec>)
 80235c0:	881b      	ldrh	r3, [r3, #0]
 80235c2:	461a      	mov	r2, r3
 80235c4:	4b27      	ldr	r3, [pc, #156]	; (8023664 <MBX_StartMailboxHandler+0xe8>)
 80235c6:	881b      	ldrh	r3, [r3, #0]
 80235c8:	4413      	add	r3, r2
 80235ca:	4a29      	ldr	r2, [pc, #164]	; (8023670 <MBX_StartMailboxHandler+0xf4>)
 80235cc:	8812      	ldrh	r2, [r2, #0]
 80235ce:	4293      	cmp	r3, r2
 80235d0:	dd0c      	ble.n	80235ec <MBX_StartMailboxHandler+0x70>
 80235d2:	4b25      	ldr	r3, [pc, #148]	; (8023668 <MBX_StartMailboxHandler+0xec>)
 80235d4:	881b      	ldrh	r3, [r3, #0]
 80235d6:	461a      	mov	r2, r3
 80235d8:	4b25      	ldr	r3, [pc, #148]	; (8023670 <MBX_StartMailboxHandler+0xf4>)
 80235da:	881b      	ldrh	r3, [r3, #0]
 80235dc:	4619      	mov	r1, r3
 80235de:	4b23      	ldr	r3, [pc, #140]	; (802366c <MBX_StartMailboxHandler+0xf0>)
 80235e0:	881b      	ldrh	r3, [r3, #0]
 80235e2:	440b      	add	r3, r1
 80235e4:	429a      	cmp	r2, r3
 80235e6:	da01      	bge.n	80235ec <MBX_StartMailboxHandler+0x70>
    {
        return ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 80235e8:	2316      	movs	r3, #22
 80235ea:	e037      	b.n	802365c <MBX_StartMailboxHandler+0xe0>
    }


    /* enable the receive mailbox sync manager channel */
    EnableSyncManChannel(MAILBOX_WRITE);
 80235ec:	2000      	movs	r0, #0
 80235ee:	f7fd ffe1 	bl	80215b4 <EnableSyncManChannel>
    /* enable the send mailbox sync manager channel */
    EnableSyncManChannel(MAILBOX_READ);
 80235f2:	2001      	movs	r0, #1
 80235f4:	f7fd ffde 	bl	80215b4 <EnableSyncManChannel>

        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 80235f8:	4b1a      	ldr	r3, [pc, #104]	; (8023664 <MBX_StartMailboxHandler+0xe8>)
 80235fa:	881b      	ldrh	r3, [r3, #0]
 80235fc:	4618      	mov	r0, r3
 80235fe:	f006 fffb 	bl	802a5f8 <malloc>
 8023602:	4603      	mov	r3, r0
 8023604:	461a      	mov	r2, r3
 8023606:	4b1b      	ldr	r3, [pc, #108]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 8023608:	601a      	str	r2, [r3, #0]
        if(psWriteMbx == NULL)
 802360a:	4b1a      	ldr	r3, [pc, #104]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 802360c:	681b      	ldr	r3, [r3, #0]
 802360e:	2b00      	cmp	r3, #0
 8023610:	d118      	bne.n	8023644 <MBX_StartMailboxHandler+0xc8>
        {
            bNoMbxMemoryAvailable = TRUE;
 8023612:	4b19      	ldr	r3, [pc, #100]	; (8023678 <MBX_StartMailboxHandler+0xfc>)
 8023614:	2201      	movs	r2, #1
 8023616:	701a      	strb	r2, [r3, #0]

            //check if at least enough memory for an mailbox error is available (other wise stop the state transition)
            psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 8023618:	200a      	movs	r0, #10
 802361a:	f006 ffed 	bl	802a5f8 <malloc>
 802361e:	4603      	mov	r3, r0
 8023620:	461a      	mov	r2, r3
 8023622:	4b14      	ldr	r3, [pc, #80]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 8023624:	601a      	str	r2, [r3, #0]
            if(psWriteMbx == NULL)
 8023626:	4b13      	ldr	r3, [pc, #76]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 8023628:	681b      	ldr	r3, [r3, #0]
 802362a:	2b00      	cmp	r3, #0
 802362c:	d101      	bne.n	8023632 <MBX_StartMailboxHandler+0xb6>
            {
                result = ALSTATUSCODE_NOMEMORY;
 802362e:	2302      	movs	r3, #2
 8023630:	80fb      	strh	r3, [r7, #6]
            }

            APPL_FreeMailboxBuffer(psWriteMbx);
 8023632:	4b10      	ldr	r3, [pc, #64]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 8023634:	681b      	ldr	r3, [r3, #0]
 8023636:	4618      	mov	r0, r3
 8023638:	f006 ffe6 	bl	802a608 <free>
            psWriteMbx = NULL;
 802363c:	4b0d      	ldr	r3, [pc, #52]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 802363e:	2200      	movs	r2, #0
 8023640:	601a      	str	r2, [r3, #0]
 8023642:	e00a      	b.n	802365a <MBX_StartMailboxHandler+0xde>
        }
        else
        {
            bNoMbxMemoryAvailable = FALSE;
 8023644:	4b0c      	ldr	r3, [pc, #48]	; (8023678 <MBX_StartMailboxHandler+0xfc>)
 8023646:	2200      	movs	r2, #0
 8023648:	701a      	strb	r2, [r3, #0]
            APPL_FreeMailboxBuffer(psWriteMbx);
 802364a:	4b0a      	ldr	r3, [pc, #40]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 802364c:	681b      	ldr	r3, [r3, #0]
 802364e:	4618      	mov	r0, r3
 8023650:	f006 ffda 	bl	802a608 <free>
            psWriteMbx = NULL;
 8023654:	4b07      	ldr	r3, [pc, #28]	; (8023674 <MBX_StartMailboxHandler+0xf8>)
 8023656:	2200      	movs	r2, #0
 8023658:	601a      	str	r2, [r3, #0]
        }

    return result;
 802365a:	88fb      	ldrh	r3, [r7, #6]
}
 802365c:	4618      	mov	r0, r3
 802365e:	3708      	adds	r7, #8
 8023660:	46bd      	mov	sp, r7
 8023662:	bd80      	pop	{r7, pc}
 8023664:	1fff2b56 	.word	0x1fff2b56
 8023668:	1fff2b3c 	.word	0x1fff2b3c
 802366c:	1fff2b44 	.word	0x1fff2b44
 8023670:	1fff2b4e 	.word	0x1fff2b4e
 8023674:	1fff2b50 	.word	0x1fff2b50
 8023678:	1fff2b38 	.word	0x1fff2b38

0802367c <MBX_StopMailboxHandler>:
 \brief  local management service Stop Mailbox Handler
 \brief  the Sync Manager channels 0 and 1 are disabled
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_StopMailboxHandler(void)
{
 802367c:	b580      	push	{r7, lr}
 802367e:	b082      	sub	sp, #8
 8023680:	af00      	add	r7, sp, #0
    TMBX MBXMEM * pMbx;

    /* mailbox handler is stopped */
    bMbxRunning = FALSE;
 8023682:	4b3f      	ldr	r3, [pc, #252]	; (8023780 <MBX_StopMailboxHandler+0x104>)
 8023684:	2200      	movs	r2, #0
 8023686:	701a      	strb	r2, [r3, #0]
    /* disable the receive mailbox sync manager channel */
    DisableSyncManChannel(MAILBOX_WRITE);
 8023688:	2000      	movs	r0, #0
 802368a:	f7fd ff69 	bl	8021560 <DisableSyncManChannel>
    /* disable the send mailbox sync manager channel */
    DisableSyncManChannel(MAILBOX_READ);
 802368e:	2001      	movs	r0, #1
 8023690:	f7fd ff66 	bl	8021560 <DisableSyncManChannel>
    /* initialize variables again */


    if (psRepeatMbx != NULL)
 8023694:	4b3b      	ldr	r3, [pc, #236]	; (8023784 <MBX_StopMailboxHandler+0x108>)
 8023696:	681b      	ldr	r3, [r3, #0]
 8023698:	2b00      	cmp	r3, #0
 802369a:	d004      	beq.n	80236a6 <MBX_StopMailboxHandler+0x2a>
    {
        APPL_FreeMailboxBuffer(psRepeatMbx);
 802369c:	4b39      	ldr	r3, [pc, #228]	; (8023784 <MBX_StopMailboxHandler+0x108>)
 802369e:	681b      	ldr	r3, [r3, #0]
 80236a0:	4618      	mov	r0, r3
 80236a2:	f006 ffb1 	bl	802a608 <free>
    }

    if (psStoreMbx != NULL && psStoreMbx != psRepeatMbx)
 80236a6:	4b38      	ldr	r3, [pc, #224]	; (8023788 <MBX_StopMailboxHandler+0x10c>)
 80236a8:	681b      	ldr	r3, [r3, #0]
 80236aa:	2b00      	cmp	r3, #0
 80236ac:	d00a      	beq.n	80236c4 <MBX_StopMailboxHandler+0x48>
 80236ae:	4b36      	ldr	r3, [pc, #216]	; (8023788 <MBX_StopMailboxHandler+0x10c>)
 80236b0:	681a      	ldr	r2, [r3, #0]
 80236b2:	4b34      	ldr	r3, [pc, #208]	; (8023784 <MBX_StopMailboxHandler+0x108>)
 80236b4:	681b      	ldr	r3, [r3, #0]
 80236b6:	429a      	cmp	r2, r3
 80236b8:	d004      	beq.n	80236c4 <MBX_StopMailboxHandler+0x48>
    {
        APPL_FreeMailboxBuffer(psStoreMbx);
 80236ba:	4b33      	ldr	r3, [pc, #204]	; (8023788 <MBX_StopMailboxHandler+0x10c>)
 80236bc:	681b      	ldr	r3, [r3, #0]
 80236be:	4618      	mov	r0, r3
 80236c0:	f006 ffa2 	bl	802a608 <free>
    }

    if (psReadMbx != NULL && psReadMbx != psRepeatMbx && psReadMbx != psStoreMbx)
 80236c4:	4b31      	ldr	r3, [pc, #196]	; (802378c <MBX_StopMailboxHandler+0x110>)
 80236c6:	681b      	ldr	r3, [r3, #0]
 80236c8:	2b00      	cmp	r3, #0
 80236ca:	d010      	beq.n	80236ee <MBX_StopMailboxHandler+0x72>
 80236cc:	4b2f      	ldr	r3, [pc, #188]	; (802378c <MBX_StopMailboxHandler+0x110>)
 80236ce:	681a      	ldr	r2, [r3, #0]
 80236d0:	4b2c      	ldr	r3, [pc, #176]	; (8023784 <MBX_StopMailboxHandler+0x108>)
 80236d2:	681b      	ldr	r3, [r3, #0]
 80236d4:	429a      	cmp	r2, r3
 80236d6:	d00a      	beq.n	80236ee <MBX_StopMailboxHandler+0x72>
 80236d8:	4b2c      	ldr	r3, [pc, #176]	; (802378c <MBX_StopMailboxHandler+0x110>)
 80236da:	681a      	ldr	r2, [r3, #0]
 80236dc:	4b2a      	ldr	r3, [pc, #168]	; (8023788 <MBX_StopMailboxHandler+0x10c>)
 80236de:	681b      	ldr	r3, [r3, #0]
 80236e0:	429a      	cmp	r2, r3
 80236e2:	d004      	beq.n	80236ee <MBX_StopMailboxHandler+0x72>
    {
        APPL_FreeMailboxBuffer(psReadMbx);
 80236e4:	4b29      	ldr	r3, [pc, #164]	; (802378c <MBX_StopMailboxHandler+0x110>)
 80236e6:	681b      	ldr	r3, [r3, #0]
 80236e8:	4618      	mov	r0, r3
 80236ea:	f006 ff8d 	bl	802a608 <free>
    }


    SDOS_ClearPendingResponse();
 80236ee:	f002 fd61 	bl	80261b4 <SDOS_ClearPendingResponse>



    psWriteMbx = NULL;
 80236f2:	4b27      	ldr	r3, [pc, #156]	; (8023790 <MBX_StopMailboxHandler+0x114>)
 80236f4:	2200      	movs	r2, #0
 80236f6:	601a      	str	r2, [r3, #0]
    psRepeatMbx = NULL;
 80236f8:	4b22      	ldr	r3, [pc, #136]	; (8023784 <MBX_StopMailboxHandler+0x108>)
 80236fa:	2200      	movs	r2, #0
 80236fc:	601a      	str	r2, [r3, #0]
    psReadMbx = NULL;
 80236fe:	4b23      	ldr	r3, [pc, #140]	; (802378c <MBX_StopMailboxHandler+0x110>)
 8023700:	2200      	movs	r2, #0
 8023702:	601a      	str	r2, [r3, #0]
    psStoreMbx = NULL;
 8023704:	4b20      	ldr	r3, [pc, #128]	; (8023788 <MBX_StopMailboxHandler+0x10c>)
 8023706:	2200      	movs	r2, #0
 8023708:	601a      	str	r2, [r3, #0]

    bMbxRepeatToggle    = FALSE;
 802370a:	4b22      	ldr	r3, [pc, #136]	; (8023794 <MBX_StopMailboxHandler+0x118>)
 802370c:	2200      	movs	r2, #0
 802370e:	701a      	strb	r2, [r3, #0]
    /*Reset Repeat acknowledge bit of SyncManager1 (0x080F bit 2)*/
    {
        UINT8 sm1Activate = 0;
 8023710:	2300      	movs	r3, #0
 8023712:	71fb      	strb	r3, [r7, #7]
        HW_EscReadByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 8023714:	4b20      	ldr	r3, [pc, #128]	; (8023798 <MBX_StopMailboxHandler+0x11c>)
 8023716:	781b      	ldrb	r3, [r3, #0]
 8023718:	71fb      	strb	r3, [r7, #7]
        sm1Activate &= ~0x02;
 802371a:	79fb      	ldrb	r3, [r7, #7]
 802371c:	f023 0302 	bic.w	r3, r3, #2
 8023720:	71fb      	strb	r3, [r7, #7]
        HW_EscWriteByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 8023722:	4a1d      	ldr	r2, [pc, #116]	; (8023798 <MBX_StopMailboxHandler+0x11c>)
 8023724:	79fb      	ldrb	r3, [r7, #7]
 8023726:	7013      	strb	r3, [r2, #0]
    }
    bSendMbxIsFull         = FALSE;
 8023728:	4b1c      	ldr	r3, [pc, #112]	; (802379c <MBX_StopMailboxHandler+0x120>)
 802372a:	2200      	movs	r2, #0
 802372c:	701a      	strb	r2, [r3, #0]
    bReceiveMbxIsLocked = FALSE;
 802372e:	4b1c      	ldr	r3, [pc, #112]	; (80237a0 <MBX_StopMailboxHandler+0x124>)
 8023730:	2200      	movs	r2, #0
 8023732:	701a      	strb	r2, [r3, #0]
    u8MailboxSendReqStored    = 0;
 8023734:	4b1b      	ldr	r3, [pc, #108]	; (80237a4 <MBX_StopMailboxHandler+0x128>)
 8023736:	2200      	movs	r2, #0
 8023738:	701a      	strb	r2, [r3, #0]
    u8MbxWriteCounter         = 0;
 802373a:	4b1b      	ldr	r3, [pc, #108]	; (80237a8 <MBX_StopMailboxHandler+0x12c>)
 802373c:	2200      	movs	r2, #0
 802373e:	701a      	strb	r2, [r3, #0]
    u8MbxReadCounter        = 0;
 8023740:	4b1a      	ldr	r3, [pc, #104]	; (80237ac <MBX_StopMailboxHandler+0x130>)
 8023742:	2200      	movs	r2, #0
 8023744:	701a      	strb	r2, [r3, #0]

    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 8023746:	481a      	ldr	r0, [pc, #104]	; (80237b0 <MBX_StopMailboxHandler+0x134>)
 8023748:	f7ff fe70 	bl	802342c <GetOutOfMbxQueue>
 802374c:	6038      	str	r0, [r7, #0]
        if (pMbx)
 802374e:	683b      	ldr	r3, [r7, #0]
 8023750:	2b00      	cmp	r3, #0
 8023752:	d002      	beq.n	802375a <MBX_StopMailboxHandler+0xde>
        {
            APPL_FreeMailboxBuffer(pMbx);
 8023754:	6838      	ldr	r0, [r7, #0]
 8023756:	f006 ff57 	bl	802a608 <free>
        }
    } while (pMbx != NULL);
 802375a:	683b      	ldr	r3, [r7, #0]
 802375c:	2b00      	cmp	r3, #0
 802375e:	d1f2      	bne.n	8023746 <MBX_StopMailboxHandler+0xca>
    
    do
    {
        pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 8023760:	4814      	ldr	r0, [pc, #80]	; (80237b4 <MBX_StopMailboxHandler+0x138>)
 8023762:	f7ff fe63 	bl	802342c <GetOutOfMbxQueue>
 8023766:	6038      	str	r0, [r7, #0]
        if (pMbx)
 8023768:	683b      	ldr	r3, [r7, #0]
 802376a:	2b00      	cmp	r3, #0
 802376c:	d002      	beq.n	8023774 <MBX_StopMailboxHandler+0xf8>
        {
            APPL_FreeMailboxBuffer(pMbx);
 802376e:	6838      	ldr	r0, [r7, #0]
 8023770:	f006 ff4a 	bl	802a608 <free>
        }
    } while (pMbx != NULL);
 8023774:	683b      	ldr	r3, [r7, #0]
 8023776:	2b00      	cmp	r3, #0
 8023778:	d1f2      	bne.n	8023760 <MBX_StopMailboxHandler+0xe4>

}
 802377a:	3708      	adds	r7, #8
 802377c:	46bd      	mov	sp, r7
 802377e:	bd80      	pop	{r7, pc}
 8023780:	1fff2b3a 	.word	0x1fff2b3a
 8023784:	1fff2b5c 	.word	0x1fff2b5c
 8023788:	1fff2b40 	.word	0x1fff2b40
 802378c:	1fff2b48 	.word	0x1fff2b48
 8023790:	1fff2b50 	.word	0x1fff2b50
 8023794:	1fff2b58 	.word	0x1fff2b58
 8023798:	5401080f 	.word	0x5401080f
 802379c:	1fff2b39 	.word	0x1fff2b39
 80237a0:	1fff2b4c 	.word	0x1fff2b4c
 80237a4:	1fff2b55 	.word	0x1fff2b55
 80237a8:	1fff2b54 	.word	0x1fff2b54
 80237ac:	1fff2acc 	.word	0x1fff2acc
 80237b0:	1fff2b04 	.word	0x1fff2b04
 80237b4:	1fff2ad0 	.word	0x1fff2ad0

080237b8 <MailboxServiceInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MailboxServiceInd(TMBX MBXMEM *pMbx)
{
 80237b8:	b580      	push	{r7, lr}
 80237ba:	b084      	sub	sp, #16
 80237bc:	af00      	add	r7, sp, #0
 80237be:	6078      	str	r0, [r7, #4]
    UINT8 result;


    switch ( (pMbx->MbxHeader.Flags[MBX_OFFS_TYPE] & MBX_MASK_TYPE) >> MBX_SHIFT_TYPE )
 80237c0:	687b      	ldr	r3, [r7, #4]
 80237c2:	795b      	ldrb	r3, [r3, #5]
 80237c4:	f003 030f 	and.w	r3, r3, #15
 80237c8:	2b03      	cmp	r3, #3
 80237ca:	d105      	bne.n	80237d8 <MailboxServiceInd+0x20>
    {
    case MBX_TYPE_COE:
        /* CoE datagram received */
        result = COE_ServiceInd((TCOEMBX MBXMEM *) pMbx);
 80237cc:	6878      	ldr	r0, [r7, #4]
 80237ce:	f7fd fdc9 	bl	8021364 <COE_ServiceInd>
 80237d2:	4603      	mov	r3, r0
 80237d4:	73fb      	strb	r3, [r7, #15]
        break;
 80237d6:	e002      	b.n	80237de <MailboxServiceInd+0x26>

    default:

        result = MBXERR_UNSUPPORTEDPROTOCOL;
 80237d8:	2302      	movs	r3, #2
 80237da:	73fb      	strb	r3, [r7, #15]
        break;
 80237dc:	bf00      	nop
    }

    return result;
 80237de:	7bfb      	ldrb	r3, [r7, #15]
}
 80237e0:	4618      	mov	r0, r3
 80237e2:	3710      	adds	r7, #16
 80237e4:	46bd      	mov	sp, r7
 80237e6:	bd80      	pop	{r7, pc}

080237e8 <MBX_MailboxWriteInd>:
 \brief    The function checks the mailbox header for the requested service and calls the
 \brief    corresponding XXXX_ServiceInd-function
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxWriteInd(TMBX MBXMEM *pMbx)
{
 80237e8:	b580      	push	{r7, lr}
 80237ea:	b084      	sub	sp, #16
 80237ec:	af00      	add	r7, sp, #0
 80237ee:	6078      	str	r0, [r7, #4]
    UINT8 result = 0;
 80237f0:	2300      	movs	r3, #0
 80237f2:	73fb      	strb	r3, [r7, #15]
    UINT8 mbxCounter = pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] >> MBX_SHIFT_COUNTER;
 80237f4:	687b      	ldr	r3, [r7, #4]
 80237f6:	795b      	ldrb	r3, [r3, #5]
 80237f8:	091b      	lsrs	r3, r3, #4
 80237fa:	73bb      	strb	r3, [r7, #14]
    UINT16 MbxLen = SWAPWORD(pMbx->MbxHeader.Length);
 80237fc:	687b      	ldr	r3, [r7, #4]
 80237fe:	881b      	ldrh	r3, [r3, #0]
 8023800:	81bb      	strh	r3, [r7, #12]

    if(MbxLen > MAX_MBX_SIZE)
 8023802:	89bb      	ldrh	r3, [r7, #12]
 8023804:	2b80      	cmp	r3, #128	; 0x80
 8023806:	d914      	bls.n	8023832 <MBX_MailboxWriteInd+0x4a>
    {
        /* Mailbox error response: size specified in mailbox header too large*/
        pMbx->MbxHeader.Length     = 4;
 8023808:	687b      	ldr	r3, [r7, #4]
 802380a:	2204      	movs	r2, #4
 802380c:	801a      	strh	r2, [r3, #0]
        pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 802380e:	687b      	ldr	r3, [r7, #4]
 8023810:	795b      	ldrb	r3, [r3, #5]
 8023812:	f023 030f 	bic.w	r3, r3, #15
 8023816:	b2da      	uxtb	r2, r3
 8023818:	687b      	ldr	r3, [r7, #4]
 802381a:	715a      	strb	r2, [r3, #5]
        pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 802381c:	687b      	ldr	r3, [r7, #4]
 802381e:	2201      	movs	r2, #1
 8023820:	80da      	strh	r2, [r3, #6]
        pMbx->Data[1]                        = SWAPWORD(MBXERR_INVALIDSIZE);
 8023822:	687b      	ldr	r3, [r7, #4]
 8023824:	2208      	movs	r2, #8
 8023826:	811a      	strh	r2, [r3, #8]
        MBX_MailboxSendReq(pMbx, 0);
 8023828:	6878      	ldr	r0, [r7, #4]
 802382a:	2100      	movs	r1, #0
 802382c:	f000 f8e8 	bl	8023a00 <MBX_MailboxSendReq>
 8023830:	e02f      	b.n	8023892 <MBX_MailboxWriteInd+0xaa>
    else
    /* if the mailbox datagram counter (Bit 4-6 of Byte 5 of the mailbox header) is unequal zero,
       the master supports the mailbox data link layer,
        in that case a repeated mailbox write request will be detected, if the counter is unequal zero
        and unchanged */
    if ( mbxCounter == 0 || mbxCounter != u8MbxWriteCounter )
 8023832:	7bbb      	ldrb	r3, [r7, #14]
 8023834:	2b00      	cmp	r3, #0
 8023836:	d004      	beq.n	8023842 <MBX_MailboxWriteInd+0x5a>
 8023838:	4b17      	ldr	r3, [pc, #92]	; (8023898 <MBX_MailboxWriteInd+0xb0>)
 802383a:	781b      	ldrb	r3, [r3, #0]
 802383c:	7bba      	ldrb	r2, [r7, #14]
 802383e:	429a      	cmp	r2, r3
 8023840:	d022      	beq.n	8023888 <MBX_MailboxWriteInd+0xa0>
    {
        /* new mailbox service received */
        /* mbxCounter = 0: old EtherCAT master */
        /* new MBX service received, store the new mailbox counter */
        u8MbxWriteCounter = mbxCounter;
 8023842:	4a15      	ldr	r2, [pc, #84]	; (8023898 <MBX_MailboxWriteInd+0xb0>)
 8023844:	7bbb      	ldrb	r3, [r7, #14]
 8023846:	7013      	strb	r3, [r2, #0]

        {
            /* check the protocol type and call the XXXX_ServiceInd-function */

            result = PutInMbxQueue(pMbx, &sMbxReceiveQueue);
 8023848:	6878      	ldr	r0, [r7, #4]
 802384a:	4914      	ldr	r1, [pc, #80]	; (802389c <MBX_MailboxWriteInd+0xb4>)
 802384c:	f7ff fdc4 	bl	80233d8 <PutInMbxQueue>
 8023850:	4603      	mov	r3, r0
 8023852:	73fb      	strb	r3, [r7, #15]
        }

        if ( result != 0 )
 8023854:	7bfb      	ldrb	r3, [r7, #15]
 8023856:	2b00      	cmp	r3, #0
 8023858:	d015      	beq.n	8023886 <MBX_MailboxWriteInd+0x9e>
        {
            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 802385a:	687b      	ldr	r3, [r7, #4]
 802385c:	2204      	movs	r2, #4
 802385e:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~MBX_MASK_TYPE;
 8023860:	687b      	ldr	r3, [r7, #4]
 8023862:	795b      	ldrb	r3, [r3, #5]
 8023864:	f023 030f 	bic.w	r3, r3, #15
 8023868:	b2da      	uxtb	r2, r3
 802386a:	687b      	ldr	r3, [r7, #4]
 802386c:	715a      	strb	r2, [r3, #5]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 802386e:	687b      	ldr	r3, [r7, #4]
 8023870:	2201      	movs	r2, #1
 8023872:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 8023874:	7bfb      	ldrb	r3, [r7, #15]
 8023876:	b29a      	uxth	r2, r3
 8023878:	687b      	ldr	r3, [r7, #4]
 802387a:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 802387c:	6878      	ldr	r0, [r7, #4]
 802387e:	2100      	movs	r1, #0
 8023880:	f000 f8be 	bl	8023a00 <MBX_MailboxSendReq>
            /* check the protocol type and call the XXXX_ServiceInd-function */

            result = PutInMbxQueue(pMbx, &sMbxReceiveQueue);
        }

        if ( result != 0 )
 8023884:	e005      	b.n	8023892 <MBX_MailboxWriteInd+0xaa>
 8023886:	e004      	b.n	8023892 <MBX_MailboxWriteInd+0xaa>
        }
    }
    else
    {
        // the mailbox buffer has to be freed here
        APPL_FreeMailboxBuffer(pMbx);
 8023888:	6878      	ldr	r0, [r7, #4]
 802388a:	f006 febd 	bl	802a608 <free>
        pMbx = NULL;
 802388e:	2300      	movs	r3, #0
 8023890:	607b      	str	r3, [r7, #4]

    }
}
 8023892:	3710      	adds	r7, #16
 8023894:	46bd      	mov	sp, r7
 8023896:	bd80      	pop	{r7, pc}
 8023898:	1fff2b54 	.word	0x1fff2b54
 802389c:	1fff2b04 	.word	0x1fff2b04

080238a0 <MBX_MailboxReadInd>:
/**
 \brief This function is called when the Master has read the Send-Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxReadInd(void)
{
 80238a0:	b580      	push	{r7, lr}
 80238a2:	b082      	sub	sp, #8
 80238a4:	af00      	add	r7, sp, #0
    bSendMbxIsFull = FALSE;
 80238a6:	4b2e      	ldr	r3, [pc, #184]	; (8023960 <MBX_MailboxReadInd+0xc0>)
 80238a8:	2200      	movs	r2, #0
 80238aa:	701a      	strb	r2, [r3, #0]

    // HBu 02.05.06: the pointer psRepeatMbx is only free if there is no stored
    //               mailbox service from the last repeat
    if (psRepeatMbx && psStoreMbx == NULL)
 80238ac:	4b2d      	ldr	r3, [pc, #180]	; (8023964 <MBX_MailboxReadInd+0xc4>)
 80238ae:	681b      	ldr	r3, [r3, #0]
 80238b0:	2b00      	cmp	r3, #0
 80238b2:	d011      	beq.n	80238d8 <MBX_MailboxReadInd+0x38>
 80238b4:	4b2c      	ldr	r3, [pc, #176]	; (8023968 <MBX_MailboxReadInd+0xc8>)
 80238b6:	681b      	ldr	r3, [r3, #0]
 80238b8:	2b00      	cmp	r3, #0
 80238ba:	d10d      	bne.n	80238d8 <MBX_MailboxReadInd+0x38>
    {
        /* the last sent service is not stored for repeat any longer */
/*ECATCHANGE_START(V5.13) MBX3*/
        if (psReadMbx != psRepeatMbx)
 80238bc:	4b2b      	ldr	r3, [pc, #172]	; (802396c <MBX_MailboxReadInd+0xcc>)
 80238be:	681a      	ldr	r2, [r3, #0]
 80238c0:	4b28      	ldr	r3, [pc, #160]	; (8023964 <MBX_MailboxReadInd+0xc4>)
 80238c2:	681b      	ldr	r3, [r3, #0]
 80238c4:	429a      	cmp	r2, r3
 80238c6:	d007      	beq.n	80238d8 <MBX_MailboxReadInd+0x38>
        {
            APPL_FreeMailboxBuffer(psRepeatMbx);
 80238c8:	4b26      	ldr	r3, [pc, #152]	; (8023964 <MBX_MailboxReadInd+0xc4>)
 80238ca:	681b      	ldr	r3, [r3, #0]
 80238cc:	4618      	mov	r0, r3
 80238ce:	f006 fe9b 	bl	802a608 <free>
            psRepeatMbx = NULL;
 80238d2:	4b24      	ldr	r3, [pc, #144]	; (8023964 <MBX_MailboxReadInd+0xc4>)
 80238d4:	2200      	movs	r2, #0
 80238d6:	601a      	str	r2, [r3, #0]
/*ECATCHANGE_END(V5.13) MBX3*/

    }

    /* the actual sent service has to be stored for repeat */
    psRepeatMbx = psReadMbx;
 80238d8:	4b24      	ldr	r3, [pc, #144]	; (802396c <MBX_MailboxReadInd+0xcc>)
 80238da:	681b      	ldr	r3, [r3, #0]
 80238dc:	4a21      	ldr	r2, [pc, #132]	; (8023964 <MBX_MailboxReadInd+0xc4>)
 80238de:	6013      	str	r3, [r2, #0]

      if ( psStoreMbx )
 80238e0:	4b21      	ldr	r3, [pc, #132]	; (8023968 <MBX_MailboxReadInd+0xc8>)
 80238e2:	681b      	ldr	r3, [r3, #0]
 80238e4:	2b00      	cmp	r3, #0
 80238e6:	d008      	beq.n	80238fa <MBX_MailboxReadInd+0x5a>
      {
        /* there was a buffer stored */
        MBX_CopyToSendMailbox(psStoreMbx);
 80238e8:	4b1f      	ldr	r3, [pc, #124]	; (8023968 <MBX_MailboxReadInd+0xc8>)
 80238ea:	681b      	ldr	r3, [r3, #0]
 80238ec:	4618      	mov	r0, r3
 80238ee:	f000 f995 	bl	8023c1c <MBX_CopyToSendMailbox>
        /* no more buffer to be stored any more */
        psStoreMbx = NULL;
 80238f2:	4b1d      	ldr	r3, [pc, #116]	; (8023968 <MBX_MailboxReadInd+0xc8>)
 80238f4:	2200      	movs	r2, #0
 80238f6:	601a      	str	r2, [r3, #0]
 80238f8:	e009      	b.n	802390e <MBX_MailboxReadInd+0x6e>
      }
      else
    {
        TMBX MBXMEM* pMbx = GetOutOfMbxQueue(&sMbxSendQueue);
 80238fa:	481d      	ldr	r0, [pc, #116]	; (8023970 <MBX_MailboxReadInd+0xd0>)
 80238fc:	f7ff fd96 	bl	802342c <GetOutOfMbxQueue>
 8023900:	6078      	str	r0, [r7, #4]

        
        if (pMbx)
 8023902:	687b      	ldr	r3, [r7, #4]
 8023904:	2b00      	cmp	r3, #0
 8023906:	d002      	beq.n	802390e <MBX_MailboxReadInd+0x6e>
        {
            MBX_CopyToSendMailbox(pMbx);
 8023908:	6878      	ldr	r0, [r7, #4]
 802390a:	f000 f987 	bl	8023c1c <MBX_CopyToSendMailbox>
        }
    }

      if ( u8MailboxSendReqStored )
 802390e:	4b19      	ldr	r3, [pc, #100]	; (8023974 <MBX_MailboxReadInd+0xd4>)
 8023910:	781b      	ldrb	r3, [r3, #0]
 8023912:	2b00      	cmp	r3, #0
 8023914:	d020      	beq.n	8023958 <MBX_MailboxReadInd+0xb8>
    {
        /* there are mailbox services stored to be sent */
        if ( u8MailboxSendReqStored & COE_SERVICE )
 8023916:	4b17      	ldr	r3, [pc, #92]	; (8023974 <MBX_MailboxReadInd+0xd4>)
 8023918:	781b      	ldrb	r3, [r3, #0]
 802391a:	f003 0302 	and.w	r3, r3, #2
 802391e:	2b00      	cmp	r3, #0
 8023920:	d01a      	beq.n	8023958 <MBX_MailboxReadInd+0xb8>
        {
           UINT8 result = 0;
 8023922:	2300      	movs	r3, #0
 8023924:	70fb      	strb	r3, [r7, #3]
            /* reset the flag indicating that CoE service to be sent was stored */
            u8MailboxSendReqStored &= ~COE_SERVICE;
 8023926:	4b13      	ldr	r3, [pc, #76]	; (8023974 <MBX_MailboxReadInd+0xd4>)
 8023928:	781b      	ldrb	r3, [r3, #0]
 802392a:	f023 0302 	bic.w	r3, r3, #2
 802392e:	b2da      	uxtb	r2, r3
 8023930:	4b10      	ldr	r3, [pc, #64]	; (8023974 <MBX_MailboxReadInd+0xd4>)
 8023932:	701a      	strb	r2, [r3, #0]

            /* call CoE function that will send the stored CoE service */
            result = COE_ContinueInd(psWriteMbx);
 8023934:	4b10      	ldr	r3, [pc, #64]	; (8023978 <MBX_MailboxReadInd+0xd8>)
 8023936:	681b      	ldr	r3, [r3, #0]
 8023938:	4618      	mov	r0, r3
 802393a:	f7fd fd4b 	bl	80213d4 <COE_ContinueInd>
 802393e:	4603      	mov	r3, r0
 8023940:	70fb      	strb	r3, [r7, #3]

            if (result != 0)
 8023942:	78fb      	ldrb	r3, [r7, #3]
 8023944:	2b00      	cmp	r3, #0
 8023946:	d007      	beq.n	8023958 <MBX_MailboxReadInd+0xb8>
            {
                /*Set the pending CoE indication is an error occurred during the continue indication*/
                u8MailboxSendReqStored |= COE_SERVICE;
 8023948:	4b0a      	ldr	r3, [pc, #40]	; (8023974 <MBX_MailboxReadInd+0xd4>)
 802394a:	781b      	ldrb	r3, [r3, #0]
 802394c:	f043 0302 	orr.w	r3, r3, #2
 8023950:	b2da      	uxtb	r2, r3
 8023952:	4b08      	ldr	r3, [pc, #32]	; (8023974 <MBX_MailboxReadInd+0xd4>)
 8023954:	701a      	strb	r2, [r3, #0]
 8023956:	e7ff      	b.n	8023958 <MBX_MailboxReadInd+0xb8>
/*ECATCHANGE_END(V5.13) EOE1*/

        {
        }
    }
}
 8023958:	3708      	adds	r7, #8
 802395a:	46bd      	mov	sp, r7
 802395c:	bd80      	pop	{r7, pc}
 802395e:	bf00      	nop
 8023960:	1fff2b39 	.word	0x1fff2b39
 8023964:	1fff2b5c 	.word	0x1fff2b5c
 8023968:	1fff2b40 	.word	0x1fff2b40
 802396c:	1fff2b48 	.word	0x1fff2b48
 8023970:	1fff2ad0 	.word	0x1fff2ad0
 8023974:	1fff2b55 	.word	0x1fff2b55
 8023978:	1fff2b50 	.word	0x1fff2b50

0802397c <MBX_MailboxRepeatReq>:
 \brief This function is called if the Master has requested a resending of the last
 \brief sent mailbox
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_MailboxRepeatReq(void)
{
 802397c:	b580      	push	{r7, lr}
 802397e:	b082      	sub	sp, #8
 8023980:	af00      	add	r7, sp, #0
    if (psRepeatMbx)
 8023982:	4b1a      	ldr	r3, [pc, #104]	; (80239ec <MBX_MailboxRepeatReq+0x70>)
 8023984:	681b      	ldr	r3, [r3, #0]
 8023986:	2b00      	cmp	r3, #0
 8023988:	d01d      	beq.n	80239c6 <MBX_MailboxRepeatReq+0x4a>
    {
        TMBX MBXMEM *pMbx = psRepeatMbx;
 802398a:	4b18      	ldr	r3, [pc, #96]	; (80239ec <MBX_MailboxRepeatReq+0x70>)
 802398c:	681b      	ldr	r3, [r3, #0]
 802398e:	607b      	str	r3, [r7, #4]
        /* HBu 13.10.06: if a repeat request is received (again) before the previously repeated mailbox telegram
           was read from the master (psStoreMbx != NULL) the next mailbox telegram to be sent is still in the
            read mailbox so it has not to updated exchanged */
        ENTER_MBX_CRITICAL;

       if (bSendMbxIsFull && psStoreMbx == NULL)
 8023990:	4b17      	ldr	r3, [pc, #92]	; (80239f0 <MBX_MailboxRepeatReq+0x74>)
 8023992:	781b      	ldrb	r3, [r3, #0]
 8023994:	2b00      	cmp	r3, #0
 8023996:	d010      	beq.n	80239ba <MBX_MailboxRepeatReq+0x3e>
 8023998:	4b16      	ldr	r3, [pc, #88]	; (80239f4 <MBX_MailboxRepeatReq+0x78>)
 802399a:	681b      	ldr	r3, [r3, #0]
 802399c:	2b00      	cmp	r3, #0
 802399e:	d10c      	bne.n	80239ba <MBX_MailboxRepeatReq+0x3e>
        {
            /* mailbox is full, take the buffer off */
            DisableSyncManChannel(MAILBOX_READ);
 80239a0:	2001      	movs	r0, #1
 80239a2:	f7fd fddd 	bl	8021560 <DisableSyncManChannel>

            /* store the buffer to be sent next */
            psStoreMbx = psReadMbx;
 80239a6:	4b14      	ldr	r3, [pc, #80]	; (80239f8 <MBX_MailboxRepeatReq+0x7c>)
 80239a8:	681b      	ldr	r3, [r3, #0]
 80239aa:	4a12      	ldr	r2, [pc, #72]	; (80239f4 <MBX_MailboxRepeatReq+0x78>)
 80239ac:	6013      	str	r3, [r2, #0]
            /* enable the mailbox again */
            EnableSyncManChannel(MAILBOX_READ);
 80239ae:	2001      	movs	r0, #1
 80239b0:	f7fd fe00 	bl	80215b4 <EnableSyncManChannel>

            /* HBu 15.02.06: flag has to be reset otherwise the mailbox service
                             will not be copied by MBX_CopyToSendMailbox */
            bSendMbxIsFull = FALSE;
 80239b4:	4b0e      	ldr	r3, [pc, #56]	; (80239f0 <MBX_MailboxRepeatReq+0x74>)
 80239b6:	2200      	movs	r2, #0
 80239b8:	701a      	strb	r2, [r3, #0]
        }


        MBX_CopyToSendMailbox(pMbx);
 80239ba:	6878      	ldr	r0, [r7, #4]
 80239bc:	f000 f92e 	bl	8023c1c <MBX_CopyToSendMailbox>
        // HBu 17.06.06: psRepeatMbx has to be set to 0, when it was repeated, otherwise it would be returned twice
        // to the empty queue (MAILBOX_QUEUE=1) or a buffer get lost, if the the next repeat request will happen before
        // the repeated buffer was read
        psRepeatMbx = NULL;
 80239c0:	4b0a      	ldr	r3, [pc, #40]	; (80239ec <MBX_MailboxRepeatReq+0x70>)
 80239c2:	2200      	movs	r2, #0
 80239c4:	601a      	str	r2, [r3, #0]
        LEAVE_MBX_CRITICAL;
    }

    // Repeat was finished, toggle the acknowledge bit
    bMbxRepeatToggle = !bMbxRepeatToggle;
 80239c6:	4b0d      	ldr	r3, [pc, #52]	; (80239fc <MBX_MailboxRepeatReq+0x80>)
 80239c8:	781b      	ldrb	r3, [r3, #0]
 80239ca:	2b00      	cmp	r3, #0
 80239cc:	bf14      	ite	ne
 80239ce:	2301      	movne	r3, #1
 80239d0:	2300      	moveq	r3, #0
 80239d2:	b2db      	uxtb	r3, r3
 80239d4:	f083 0301 	eor.w	r3, r3, #1
 80239d8:	b2db      	uxtb	r3, r3
 80239da:	f003 0301 	and.w	r3, r3, #1
 80239de:	b2da      	uxtb	r2, r3
 80239e0:	4b06      	ldr	r3, [pc, #24]	; (80239fc <MBX_MailboxRepeatReq+0x80>)
 80239e2:	701a      	strb	r2, [r3, #0]
}
 80239e4:	3708      	adds	r7, #8
 80239e6:	46bd      	mov	sp, r7
 80239e8:	bd80      	pop	{r7, pc}
 80239ea:	bf00      	nop
 80239ec:	1fff2b5c 	.word	0x1fff2b5c
 80239f0:	1fff2b39 	.word	0x1fff2b39
 80239f4:	1fff2b40 	.word	0x1fff2b40
 80239f8:	1fff2b48 	.word	0x1fff2b48
 80239fc:	1fff2b58 	.word	0x1fff2b58

08023a00 <MBX_MailboxSendReq>:

 \brief        This function puts a new Mailbox service in the Send Mailbox
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_MailboxSendReq( TMBX MBXMEM * pMbx, UINT8 flags )
{
 8023a00:	b580      	push	{r7, lr}
 8023a02:	b084      	sub	sp, #16
 8023a04:	af00      	add	r7, sp, #0
 8023a06:	6078      	str	r0, [r7, #4]
 8023a08:	460b      	mov	r3, r1
 8023a0a:	70fb      	strb	r3, [r7, #3]
    UINT8 result = 0;
 8023a0c:	2300      	movs	r3, #0
 8023a0e:	73fb      	strb	r3, [r7, #15]

    /* HBu 06.02.06: in INIT-state a mailbox send request shall be refused */
    if ( (nAlStatus & STATE_MASK) == STATE_INIT )
 8023a10:	4b2c      	ldr	r3, [pc, #176]	; (8023ac4 <MBX_MailboxSendReq+0xc4>)
 8023a12:	781b      	ldrb	r3, [r3, #0]
 8023a14:	f003 030f 	and.w	r3, r3, #15
 8023a18:	2b01      	cmp	r3, #1
 8023a1a:	d101      	bne.n	8023a20 <MBX_MailboxSendReq+0x20>
    {
        return ERROR_INVALIDSTATE;
 8023a1c:	23f0      	movs	r3, #240	; 0xf0
 8023a1e:	e04d      	b.n	8023abc <MBX_MailboxSendReq+0xbc>

    ENTER_MBX_CRITICAL;

    /* the counter in the mailbox header has to be incremented with every new mailbox service to be sent
       if the mailbox data link layer is supported (software switch MAILBOX_REPEAT_SUPPORTED set)*/
    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] &= ~MBX_MASK_COUNTER;
 8023a20:	687b      	ldr	r3, [r7, #4]
 8023a22:	795b      	ldrb	r3, [r3, #5]
 8023a24:	f003 030f 	and.w	r3, r3, #15
 8023a28:	b2da      	uxtb	r2, r3
 8023a2a:	687b      	ldr	r3, [r7, #4]
 8023a2c:	715a      	strb	r2, [r3, #5]
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    /* u8MbxCounter holds the actual counter for the mailbox header, only the values
       1-7 are allowed if the mailbox data link layer is supported  */
    if ( (u8MbxReadCounter & 0x07) == 0 )
 8023a2e:	4b26      	ldr	r3, [pc, #152]	; (8023ac8 <MBX_MailboxSendReq+0xc8>)
 8023a30:	781b      	ldrb	r3, [r3, #0]
 8023a32:	f003 0307 	and.w	r3, r3, #7
 8023a36:	2b00      	cmp	r3, #0
 8023a38:	d102      	bne.n	8023a40 <MBX_MailboxSendReq+0x40>
    {
        u8MbxReadCounter = 1;
 8023a3a:	4b23      	ldr	r3, [pc, #140]	; (8023ac8 <MBX_MailboxSendReq+0xc8>)
 8023a3c:	2201      	movs	r2, #1
 8023a3e:	701a      	strb	r2, [r3, #0]
    }

    pMbx->MbxHeader.Flags[MBX_OFFS_COUNTER] |= u8MbxReadCounter << MBX_SHIFT_COUNTER;
 8023a40:	687b      	ldr	r3, [r7, #4]
 8023a42:	795b      	ldrb	r3, [r3, #5]
 8023a44:	b2da      	uxtb	r2, r3
 8023a46:	4b20      	ldr	r3, [pc, #128]	; (8023ac8 <MBX_MailboxSendReq+0xc8>)
 8023a48:	781b      	ldrb	r3, [r3, #0]
 8023a4a:	011b      	lsls	r3, r3, #4
 8023a4c:	b2db      	uxtb	r3, r3
 8023a4e:	4313      	orrs	r3, r2
 8023a50:	b2db      	uxtb	r3, r3
 8023a52:	b2da      	uxtb	r2, r3
 8023a54:	687b      	ldr	r3, [r7, #4]
 8023a56:	715a      	strb	r2, [r3, #5]

    /* try to copy the mailbox command in the ESC */
    if ( MBX_CopyToSendMailbox(pMbx) != 0 )
 8023a58:	6878      	ldr	r0, [r7, #4]
 8023a5a:	f000 f8df 	bl	8023c1c <MBX_CopyToSendMailbox>
 8023a5e:	4603      	mov	r3, r0
 8023a60:	2b00      	cmp	r3, #0
 8023a62:	d014      	beq.n	8023a8e <MBX_MailboxSendReq+0x8e>
    {
        /* no success, send mailbox was full, set flag  */
        result = PutInMbxQueue(pMbx, &sMbxSendQueue);
 8023a64:	6878      	ldr	r0, [r7, #4]
 8023a66:	4919      	ldr	r1, [pc, #100]	; (8023acc <MBX_MailboxSendReq+0xcc>)
 8023a68:	f7ff fcb6 	bl	80233d8 <PutInMbxQueue>
 8023a6c:	4603      	mov	r3, r0
 8023a6e:	73fb      	strb	r3, [r7, #15]
        if (result != 0)
 8023a70:	7bfb      	ldrb	r3, [r7, #15]
 8023a72:	2b00      	cmp	r3, #0
 8023a74:	d004      	beq.n	8023a80 <MBX_MailboxSendReq+0x80>
        {
            flags |= FRAGMENTS_FOLLOW;
 8023a76:	78fb      	ldrb	r3, [r7, #3]
 8023a78:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8023a7c:	70fb      	strb	r3, [r7, #3]
 8023a7e:	e00c      	b.n	8023a9a <MBX_MailboxSendReq+0x9a>
        }
        else
        {
            u8MbxReadCounter++;
 8023a80:	4b11      	ldr	r3, [pc, #68]	; (8023ac8 <MBX_MailboxSendReq+0xc8>)
 8023a82:	781b      	ldrb	r3, [r3, #0]
 8023a84:	3301      	adds	r3, #1
 8023a86:	b2da      	uxtb	r2, r3
 8023a88:	4b0f      	ldr	r3, [pc, #60]	; (8023ac8 <MBX_MailboxSendReq+0xc8>)
 8023a8a:	701a      	strb	r2, [r3, #0]
 8023a8c:	e005      	b.n	8023a9a <MBX_MailboxSendReq+0x9a>
        }
    }
    /* HBu 13.02.06: Repeat-Counter was incremented too much if the mailbox service could not be sent */
    else
    {
        u8MbxReadCounter++;
 8023a8e:	4b0e      	ldr	r3, [pc, #56]	; (8023ac8 <MBX_MailboxSendReq+0xc8>)
 8023a90:	781b      	ldrb	r3, [r3, #0]
 8023a92:	3301      	adds	r3, #1
 8023a94:	b2da      	uxtb	r2, r3
 8023a96:	4b0c      	ldr	r3, [pc, #48]	; (8023ac8 <MBX_MailboxSendReq+0xc8>)
 8023a98:	701a      	strb	r2, [r3, #0]
    }

    if ( flags & FRAGMENTS_FOLLOW )
 8023a9a:	78fb      	ldrb	r3, [r7, #3]
 8023a9c:	b25b      	sxtb	r3, r3
 8023a9e:	2b00      	cmp	r3, #0
 8023aa0:	da0b      	bge.n	8023aba <MBX_MailboxSendReq+0xba>
    {
        /* store the mailbox service that the corresponding XXX_ContinueInd function will
           be called when the send mailbox will have been read by the master because there
           are mailbox commands to be sent for this service */
        u8MailboxSendReqStored |= (flags & ((UINT8) ~FRAGMENTS_FOLLOW));
 8023aa2:	78fb      	ldrb	r3, [r7, #3]
 8023aa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8023aa8:	b2da      	uxtb	r2, r3
 8023aaa:	4b09      	ldr	r3, [pc, #36]	; (8023ad0 <MBX_MailboxSendReq+0xd0>)
 8023aac:	781b      	ldrb	r3, [r3, #0]
 8023aae:	b2db      	uxtb	r3, r3
 8023ab0:	4313      	orrs	r3, r2
 8023ab2:	b2db      	uxtb	r3, r3
 8023ab4:	b2da      	uxtb	r2, r3
 8023ab6:	4b06      	ldr	r3, [pc, #24]	; (8023ad0 <MBX_MailboxSendReq+0xd0>)
 8023ab8:	701a      	strb	r2, [r3, #0]
    }

    LEAVE_MBX_CRITICAL;

    return result;
 8023aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8023abc:	4618      	mov	r0, r3
 8023abe:	3710      	adds	r7, #16
 8023ac0:	46bd      	mov	sp, r7
 8023ac2:	bd80      	pop	{r7, pc}
 8023ac4:	1fff2a85 	.word	0x1fff2a85
 8023ac8:	1fff2acc 	.word	0x1fff2acc
 8023acc:	1fff2ad0 	.word	0x1fff2ad0
 8023ad0:	1fff2b55 	.word	0x1fff2b55

08023ad4 <MBX_CheckAndCopyMailbox>:

        Also the contents of the Receive Mailbox will be copied in the variable sMbx.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_CheckAndCopyMailbox( void )
{
 8023ad4:	b580      	push	{r7, lr}
 8023ad6:	b084      	sub	sp, #16
 8023ad8:	af00      	add	r7, sp, #0
    UINT16 mbxLen;

    /* get the size of the received mailbox command and acknowledge the event*/
    HW_EscReadWord(mbxLen,u16EscAddrReceiveMbx);
 8023ada:	4b46      	ldr	r3, [pc, #280]	; (8023bf4 <MBX_CheckAndCopyMailbox+0x120>)
 8023adc:	881b      	ldrh	r3, [r3, #0]
 8023ade:	085b      	lsrs	r3, r3, #1
 8023ae0:	b29b      	uxth	r3, r3
 8023ae2:	005b      	lsls	r3, r3, #1
 8023ae4:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8023ae8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8023aec:	881b      	ldrh	r3, [r3, #0]
 8023aee:	81fb      	strh	r3, [r7, #14]
    
    /* the size has to be swapped here, all other bytes of the mailbox service will be swapped later */
    mbxLen = SWAPWORD(mbxLen);

    if(bNoMbxMemoryAvailable == TRUE)
 8023af0:	4b41      	ldr	r3, [pc, #260]	; (8023bf8 <MBX_CheckAndCopyMailbox+0x124>)
 8023af2:	781b      	ldrb	r3, [r3, #0]
 8023af4:	2b00      	cmp	r3, #0
 8023af6:	d023      	beq.n	8023b40 <MBX_CheckAndCopyMailbox+0x6c>
    {
        /* Return a no memory error in case of any mailbox request*/
        TMBX MBXMEM *pMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(10); /* a mailbox error datagram length*/
 8023af8:	200a      	movs	r0, #10
 8023afa:	f006 fd7d 	bl	802a5f8 <malloc>
 8023afe:	4603      	mov	r3, r0
 8023b00:	60bb      	str	r3, [r7, #8]

        if(pMbx != NULL)
 8023b02:	68bb      	ldr	r3, [r7, #8]
 8023b04:	2b00      	cmp	r3, #0
 8023b06:	d01b      	beq.n	8023b40 <MBX_CheckAndCopyMailbox+0x6c>
        {
            HMEMSET(pMbx,0x00,10);
 8023b08:	68b8      	ldr	r0, [r7, #8]
 8023b0a:	2100      	movs	r1, #0
 8023b0c:	220a      	movs	r2, #10
 8023b0e:	f006 fd9e 	bl	802a64e <memset>

            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 8023b12:	68bb      	ldr	r3, [r7, #8]
 8023b14:	2204      	movs	r2, #4
 8023b16:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 8023b18:	68bb      	ldr	r3, [r7, #8]
 8023b1a:	795b      	ldrb	r3, [r3, #5]
 8023b1c:	f023 030f 	bic.w	r3, r3, #15
 8023b20:	b2da      	uxtb	r2, r3
 8023b22:	68bb      	ldr	r3, [r7, #8]
 8023b24:	715a      	strb	r2, [r3, #5]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 8023b26:	68bb      	ldr	r3, [r7, #8]
 8023b28:	2201      	movs	r2, #1
 8023b2a:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(MBXERR_NOMOREMEMORY);
 8023b2c:	68bb      	ldr	r3, [r7, #8]
 8023b2e:	2207      	movs	r2, #7
 8023b30:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 8023b32:	68b8      	ldr	r0, [r7, #8]
 8023b34:	2100      	movs	r1, #0
 8023b36:	f7ff ff63 	bl	8023a00 <MBX_MailboxSendReq>

            APPL_FreeMailboxBuffer(pMbx);
 8023b3a:	68b8      	ldr	r0, [r7, #8]
 8023b3c:	f006 fd64 	bl	802a608 <free>
        }
    }
    /* the length of the mailbox data is in the first two bytes of the mailbox,
       so the length of the mailbox header has to be added */
    mbxLen += MBX_HEADER_SIZE;
 8023b40:	89fb      	ldrh	r3, [r7, #14]
 8023b42:	3306      	adds	r3, #6
 8023b44:	81fb      	strh	r3, [r7, #14]

    /* in this example there are only two mailbox buffers available in the firmware (one for processing and
       one to stored the last sent response for a possible repeat request), so a
       received mailbox service can only be processed if a free buffer is available */
    if ( ( bSendMbxIsFull )                /* a received mailbox service will not be processed
 8023b46:	4b2d      	ldr	r3, [pc, #180]	; (8023bfc <MBX_CheckAndCopyMailbox+0x128>)
 8023b48:	781b      	ldrb	r3, [r3, #0]
 8023b4a:	2b00      	cmp	r3, #0
 8023b4c:	d103      	bne.n	8023b56 <MBX_CheckAndCopyMailbox+0x82>
                                                    as long as the send mailbox is still full
                                                    (waits to be read from the master) */
        ||( u8MailboxSendReqStored )    /* a mailbox service to be sent is still stored
 8023b4e:	4b2c      	ldr	r3, [pc, #176]	; (8023c00 <MBX_CheckAndCopyMailbox+0x12c>)
 8023b50:	781b      	ldrb	r3, [r3, #0]
 8023b52:	2b00      	cmp	r3, #0
 8023b54:	d003      	beq.n	8023b5e <MBX_CheckAndCopyMailbox+0x8a>
                                                    until all stored mailbox services are sent */
        )
    {
        /* set flag that the processing of the mailbox service will be checked in the
            function MBX_Main (called from ECAT_Main) */
        bReceiveMbxIsLocked = TRUE;
 8023b56:	4b2b      	ldr	r3, [pc, #172]	; (8023c04 <MBX_CheckAndCopyMailbox+0x130>)
 8023b58:	2201      	movs	r2, #1
 8023b5a:	701a      	strb	r2, [r3, #0]
 8023b5c:	e046      	b.n	8023bec <MBX_CheckAndCopyMailbox+0x118>
    }
    else
    {
        /* received mailbox command can be processed, reset flag */
        bReceiveMbxIsLocked = FALSE;
 8023b5e:	4b29      	ldr	r3, [pc, #164]	; (8023c04 <MBX_CheckAndCopyMailbox+0x130>)
 8023b60:	2200      	movs	r2, #0
 8023b62:	701a      	strb	r2, [r3, #0]

        /* if the read mailbox size is too big for the buffer, set the copy size to the maximum buffer size, otherwise
           memory could be overwritten,
           the evaluation of the mailbox size will be done in the mailbox protocols called from MBX_WriteMailboxInd */

        if (mbxLen > u16ReceiveMbxSize)
 8023b64:	4b28      	ldr	r3, [pc, #160]	; (8023c08 <MBX_CheckAndCopyMailbox+0x134>)
 8023b66:	881b      	ldrh	r3, [r3, #0]
 8023b68:	89fa      	ldrh	r2, [r7, #14]
 8023b6a:	429a      	cmp	r2, r3
 8023b6c:	d902      	bls.n	8023b74 <MBX_CheckAndCopyMailbox+0xa0>
        {
            mbxLen = u16ReceiveMbxSize;
 8023b6e:	4b26      	ldr	r3, [pc, #152]	; (8023c08 <MBX_CheckAndCopyMailbox+0x134>)
 8023b70:	881b      	ldrh	r3, [r3, #0]
 8023b72:	81fb      	strh	r3, [r7, #14]
        }

        psWriteMbx = (TMBX MBXMEM *) APPL_AllocMailboxBuffer(u16ReceiveMbxSize);
 8023b74:	4b24      	ldr	r3, [pc, #144]	; (8023c08 <MBX_CheckAndCopyMailbox+0x134>)
 8023b76:	881b      	ldrh	r3, [r3, #0]
 8023b78:	4618      	mov	r0, r3
 8023b7a:	f006 fd3d 	bl	802a5f8 <malloc>
 8023b7e:	4603      	mov	r3, r0
 8023b80:	461a      	mov	r2, r3
 8023b82:	4b22      	ldr	r3, [pc, #136]	; (8023c0c <MBX_CheckAndCopyMailbox+0x138>)
 8023b84:	601a      	str	r2, [r3, #0]

        /* if there is no more memory for mailbox buffer, the mailbox should not be read */
        if (psWriteMbx == NULL)
 8023b86:	4b21      	ldr	r3, [pc, #132]	; (8023c0c <MBX_CheckAndCopyMailbox+0x138>)
 8023b88:	681b      	ldr	r3, [r3, #0]
 8023b8a:	2b00      	cmp	r3, #0
 8023b8c:	d103      	bne.n	8023b96 <MBX_CheckAndCopyMailbox+0xc2>
        {
            /* set flag that the processing of the mailbox service will be checked in the
                function MBX_Main (called from ECAT_Main) */
            bReceiveMbxIsLocked = TRUE;
 8023b8e:	4b1d      	ldr	r3, [pc, #116]	; (8023c04 <MBX_CheckAndCopyMailbox+0x130>)
 8023b90:	2201      	movs	r2, #1
 8023b92:	701a      	strb	r2, [r3, #0]
            return;
 8023b94:	e02a      	b.n	8023bec <MBX_CheckAndCopyMailbox+0x118>
        }
        /* copy the mailbox header and data*/
        HW_EscReadMbxMem((MEM_ADDR MBXMEM *) psWriteMbx,u16EscAddrReceiveMbx,mbxLen);
 8023b96:	4b1d      	ldr	r3, [pc, #116]	; (8023c0c <MBX_CheckAndCopyMailbox+0x138>)
 8023b98:	6819      	ldr	r1, [r3, #0]
 8023b9a:	4b16      	ldr	r3, [pc, #88]	; (8023bf4 <MBX_CheckAndCopyMailbox+0x120>)
 8023b9c:	881a      	ldrh	r2, [r3, #0]
 8023b9e:	89fb      	ldrh	r3, [r7, #14]
 8023ba0:	4608      	mov	r0, r1
 8023ba2:	4611      	mov	r1, r2
 8023ba4:	461a      	mov	r2, r3
 8023ba6:	f7ff fbdd 	bl	8023364 <HW_EscReadMbxMem>


        {
        /*Read Control and Status of SyncManager 0 to check if the buffer is unlocked*/
        VARVOLATILE UINT8 smstate = 0x00;
 8023baa:	2300      	movs	r3, #0
 8023bac:	71fb      	strb	r3, [r7, #7]
        HW_EscReadByte(smstate,ESC_SYNCMAN_STATUS_OFFSET);
 8023bae:	4b18      	ldr	r3, [pc, #96]	; (8023c10 <MBX_CheckAndCopyMailbox+0x13c>)
 8023bb0:	781b      	ldrb	r3, [r3, #0]
 8023bb2:	b2db      	uxtb	r3, r3
 8023bb4:	71fb      	strb	r3, [r7, #7]

        if(smstate & SM_STATUS_MBX_BUFFER_FULL)
 8023bb6:	79fb      	ldrb	r3, [r7, #7]
 8023bb8:	b2db      	uxtb	r3, r3
 8023bba:	f003 0308 	and.w	r3, r3, #8
 8023bbe:	2b00      	cmp	r3, #0
 8023bc0:	d00f      	beq.n	8023be2 <MBX_CheckAndCopyMailbox+0x10e>
        {
            /*Unlock the mailbox SyncManger buffer*/
            u8dummy = 0;
 8023bc2:	4b14      	ldr	r3, [pc, #80]	; (8023c14 <MBX_CheckAndCopyMailbox+0x140>)
 8023bc4:	2200      	movs	r2, #0
 8023bc6:	701a      	strb	r2, [r3, #0]
            HW_EscReadByte(u8dummy,(u16EscAddrReceiveMbx + u16ReceiveMbxSize - 1));
 8023bc8:	4b0a      	ldr	r3, [pc, #40]	; (8023bf4 <MBX_CheckAndCopyMailbox+0x120>)
 8023bca:	881b      	ldrh	r3, [r3, #0]
 8023bcc:	461a      	mov	r2, r3
 8023bce:	4b0e      	ldr	r3, [pc, #56]	; (8023c08 <MBX_CheckAndCopyMailbox+0x134>)
 8023bd0:	881b      	ldrh	r3, [r3, #0]
 8023bd2:	4413      	add	r3, r2
 8023bd4:	461a      	mov	r2, r3
 8023bd6:	4b10      	ldr	r3, [pc, #64]	; (8023c18 <MBX_CheckAndCopyMailbox+0x144>)
 8023bd8:	4413      	add	r3, r2
 8023bda:	781b      	ldrb	r3, [r3, #0]
 8023bdc:	b2da      	uxtb	r2, r3
 8023bde:	4b0d      	ldr	r3, [pc, #52]	; (8023c14 <MBX_CheckAndCopyMailbox+0x140>)
 8023be0:	701a      	strb	r2, [r3, #0]
        }

        }

        /* in MBX_MailboxWriteInd the mailbox protocol will be processed */
        MBX_MailboxWriteInd( psWriteMbx );
 8023be2:	4b0a      	ldr	r3, [pc, #40]	; (8023c0c <MBX_CheckAndCopyMailbox+0x138>)
 8023be4:	681b      	ldr	r3, [r3, #0]
 8023be6:	4618      	mov	r0, r3
 8023be8:	f7ff fdfe 	bl	80237e8 <MBX_MailboxWriteInd>

    }
}
 8023bec:	3710      	adds	r7, #16
 8023bee:	46bd      	mov	sp, r7
 8023bf0:	bd80      	pop	{r7, pc}
 8023bf2:	bf00      	nop
 8023bf4:	1fff2b3c 	.word	0x1fff2b3c
 8023bf8:	1fff2b38 	.word	0x1fff2b38
 8023bfc:	1fff2b39 	.word	0x1fff2b39
 8023c00:	1fff2b55 	.word	0x1fff2b55
 8023c04:	1fff2b4c 	.word	0x1fff2b4c
 8023c08:	1fff2b56 	.word	0x1fff2b56
 8023c0c:	1fff2b50 	.word	0x1fff2b50
 8023c10:	54010805 	.word	0x54010805
 8023c14:	1fff2a9c 	.word	0x1fff2a9c
 8023c18:	5400ffff 	.word	0x5400ffff

08023c1c <MBX_CopyToSendMailbox>:

 \brief    This function copies data to the Send Mailbox.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 MBX_CopyToSendMailbox( TMBX MBXMEM *pMbx )
{
 8023c1c:	b580      	push	{r7, lr}
 8023c1e:	b084      	sub	sp, #16
 8023c20:	af00      	add	r7, sp, #0
 8023c22:	6078      	str	r0, [r7, #4]
    if ( (nAlStatus & STATE_MASK) == STATE_INIT)
 8023c24:	4b3a      	ldr	r3, [pc, #232]	; (8023d10 <MBX_CopyToSendMailbox+0xf4>)
 8023c26:	781b      	ldrb	r3, [r3, #0]
 8023c28:	f003 030f 	and.w	r3, r3, #15
 8023c2c:	2b01      	cmp	r3, #1
 8023c2e:	d101      	bne.n	8023c34 <MBX_CopyToSendMailbox+0x18>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 8023c30:	23f0      	movs	r3, #240	; 0xf0
 8023c32:	e069      	b.n	8023d08 <MBX_CopyToSendMailbox+0xec>
    }


    if ( !bMbxRunning )
 8023c34:	4b37      	ldr	r3, [pc, #220]	; (8023d14 <MBX_CopyToSendMailbox+0xf8>)
 8023c36:	781b      	ldrb	r3, [r3, #0]
 8023c38:	f083 0301 	eor.w	r3, r3, #1
 8023c3c:	b2db      	uxtb	r3, r3
 8023c3e:	2b00      	cmp	r3, #0
 8023c40:	d001      	beq.n	8023c46 <MBX_CopyToSendMailbox+0x2a>
    {
        /* the mailbox is disabled if the slave is in the INIT state */
        return( ERROR_INVALIDSTATE );
 8023c42:	23f0      	movs	r3, #240	; 0xf0
 8023c44:	e060      	b.n	8023d08 <MBX_CopyToSendMailbox+0xec>
    }

    if ( bSendMbxIsFull )
 8023c46:	4b34      	ldr	r3, [pc, #208]	; (8023d18 <MBX_CopyToSendMailbox+0xfc>)
 8023c48:	781b      	ldrb	r3, [r3, #0]
 8023c4a:	2b00      	cmp	r3, #0
 8023c4c:	d001      	beq.n	8023c52 <MBX_CopyToSendMailbox+0x36>
    {
        /* mailbox service cannot be sent because the send mailbox is still full */
        return MBXERR_NOMOREMEMORY;
 8023c4e:	2307      	movs	r3, #7
 8023c50:	e05a      	b.n	8023d08 <MBX_CopyToSendMailbox+0xec>
    }
    else
    {
        /* the variable mbxSize contains the size of the mailbox data to be sent */
        UINT16 mbxSize = pMbx->MbxHeader.Length;
 8023c52:	687b      	ldr	r3, [r7, #4]
 8023c54:	881b      	ldrh	r3, [r3, #0]
 8023c56:	81bb      	strh	r3, [r7, #12]
/*ECATCHANGE_START(V5.13) MBX2*/
        /*Reset the not used mailbox memory*/
        {
            UINT16 LastUsedAddr = u16EscAddrSendMbx + mbxSize + MBX_HEADER_SIZE;
 8023c58:	4b30      	ldr	r3, [pc, #192]	; (8023d1c <MBX_CopyToSendMailbox+0x100>)
 8023c5a:	881a      	ldrh	r2, [r3, #0]
 8023c5c:	89bb      	ldrh	r3, [r7, #12]
 8023c5e:	4413      	add	r3, r2
 8023c60:	b29b      	uxth	r3, r3
 8023c62:	3306      	adds	r3, #6
 8023c64:	81fb      	strh	r3, [r7, #14]
            UINT16 LastAddrToReset = (u16EscAddrSendMbx + u16SendMbxSize);
 8023c66:	4b2d      	ldr	r3, [pc, #180]	; (8023d1c <MBX_CopyToSendMailbox+0x100>)
 8023c68:	881a      	ldrh	r2, [r3, #0]
 8023c6a:	4b2d      	ldr	r3, [pc, #180]	; (8023d20 <MBX_CopyToSendMailbox+0x104>)
 8023c6c:	881b      	ldrh	r3, [r3, #0]
 8023c6e:	4413      	add	r3, r2
 8023c70:	817b      	strh	r3, [r7, #10]
            LastAddrToReset = LastAddrToReset - 1;
 8023c72:	897b      	ldrh	r3, [r7, #10]
 8023c74:	3b01      	subs	r3, #1
 8023c76:	817b      	strh	r3, [r7, #10]
            u8dummy = 0;
 8023c78:	4b2a      	ldr	r3, [pc, #168]	; (8023d24 <MBX_CopyToSendMailbox+0x108>)
 8023c7a:	2200      	movs	r2, #0
 8023c7c:	701a      	strb	r2, [r3, #0]

            /*clear all unused bytes*/
            while (LastUsedAddr < LastAddrToReset) /*reset all bytes until the second last valid address*/
 8023c7e:	e00b      	b.n	8023c98 <MBX_CopyToSendMailbox+0x7c>
            {
                HW_EscWriteByte(u8dummy, LastUsedAddr);
 8023c80:	89fb      	ldrh	r3, [r7, #14]
 8023c82:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8023c86:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8023c8a:	4a26      	ldr	r2, [pc, #152]	; (8023d24 <MBX_CopyToSendMailbox+0x108>)
 8023c8c:	7812      	ldrb	r2, [r2, #0]
 8023c8e:	b2d2      	uxtb	r2, r2
 8023c90:	701a      	strb	r2, [r3, #0]
                LastUsedAddr = LastUsedAddr + 1;
 8023c92:	89fb      	ldrh	r3, [r7, #14]
 8023c94:	3301      	adds	r3, #1
 8023c96:	81fb      	strh	r3, [r7, #14]
            UINT16 LastAddrToReset = (u16EscAddrSendMbx + u16SendMbxSize);
            LastAddrToReset = LastAddrToReset - 1;
            u8dummy = 0;

            /*clear all unused bytes*/
            while (LastUsedAddr < LastAddrToReset) /*reset all bytes until the second last valid address*/
 8023c98:	89fa      	ldrh	r2, [r7, #14]
 8023c9a:	897b      	ldrh	r3, [r7, #10]
 8023c9c:	429a      	cmp	r2, r3
 8023c9e:	d3ef      	bcc.n	8023c80 <MBX_CopyToSendMailbox+0x64>
                LastUsedAddr = LastUsedAddr + 1;
            }
        }
/*ECATCHANGE_END(V5.13) MBX2*/

        HW_EscWriteMbxMem((MEM_ADDR *)pMbx, u16EscAddrSendMbx, (mbxSize + MBX_HEADER_SIZE));
 8023ca0:	4b1e      	ldr	r3, [pc, #120]	; (8023d1c <MBX_CopyToSendMailbox+0x100>)
 8023ca2:	881a      	ldrh	r2, [r3, #0]
 8023ca4:	89bb      	ldrh	r3, [r7, #12]
 8023ca6:	3306      	adds	r3, #6
 8023ca8:	b29b      	uxth	r3, r3
 8023caa:	6878      	ldr	r0, [r7, #4]
 8023cac:	4611      	mov	r1, r2
 8023cae:	461a      	mov	r2, r3
 8023cb0:	f7ff fb80 	bl	80233b4 <HW_EscWriteMbxMem>


        {
        /*Read Control and Status of SyncManager 1 to check if the buffer is still marked as empty*/
        VARVOLATILE UINT8 smstate = 0x00;
 8023cb4:	2300      	movs	r3, #0
 8023cb6:	727b      	strb	r3, [r7, #9]
        HW_EscReadByte(smstate,(ESC_SYNCMAN_STATUS_OFFSET + SIZEOF_SM_REGISTER));
 8023cb8:	4b1b      	ldr	r3, [pc, #108]	; (8023d28 <MBX_CopyToSendMailbox+0x10c>)
 8023cba:	781b      	ldrb	r3, [r3, #0]
 8023cbc:	b2db      	uxtb	r3, r3
 8023cbe:	727b      	strb	r3, [r7, #9]

        if(!(smstate & SM_STATUS_MBX_BUFFER_FULL))
 8023cc0:	7a7b      	ldrb	r3, [r7, #9]
 8023cc2:	b2db      	uxtb	r3, r3
 8023cc4:	f003 0308 	and.w	r3, r3, #8
 8023cc8:	2b00      	cmp	r3, #0
 8023cca:	d10f      	bne.n	8023cec <MBX_CopyToSendMailbox+0xd0>
        {
            

            /*Write last Byte to trigger mailbox full flag*/
            u8dummy = 0;
 8023ccc:	4b15      	ldr	r3, [pc, #84]	; (8023d24 <MBX_CopyToSendMailbox+0x108>)
 8023cce:	2200      	movs	r2, #0
 8023cd0:	701a      	strb	r2, [r3, #0]
            HW_EscWriteByte(u8dummy, (u16EscAddrSendMbx + u16SendMbxSize - 1));
 8023cd2:	4b12      	ldr	r3, [pc, #72]	; (8023d1c <MBX_CopyToSendMailbox+0x100>)
 8023cd4:	881b      	ldrh	r3, [r3, #0]
 8023cd6:	461a      	mov	r2, r3
 8023cd8:	4b11      	ldr	r3, [pc, #68]	; (8023d20 <MBX_CopyToSendMailbox+0x104>)
 8023cda:	881b      	ldrh	r3, [r3, #0]
 8023cdc:	4413      	add	r3, r2
 8023cde:	461a      	mov	r2, r3
 8023ce0:	4b12      	ldr	r3, [pc, #72]	; (8023d2c <MBX_CopyToSendMailbox+0x110>)
 8023ce2:	4413      	add	r3, r2
 8023ce4:	4a0f      	ldr	r2, [pc, #60]	; (8023d24 <MBX_CopyToSendMailbox+0x108>)
 8023ce6:	7812      	ldrb	r2, [r2, #0]
 8023ce8:	b2d2      	uxtb	r2, r2
 8023cea:	701a      	strb	r2, [r3, #0]
            the other one the actual service to be sent (psReadMbx),
            there is no buffer available for a mailbox receive service
            until the last sent buffer was read from the master
            the exception is after the INIT2PREOP transition, in that
            case there is no last sent service (psReadMbx = 0) */
        if ( psReadMbx )
 8023cec:	4b10      	ldr	r3, [pc, #64]	; (8023d30 <MBX_CopyToSendMailbox+0x114>)
 8023cee:	681b      	ldr	r3, [r3, #0]
 8023cf0:	2b00      	cmp	r3, #0
 8023cf2:	d002      	beq.n	8023cfa <MBX_CopyToSendMailbox+0xde>
        {
            psWriteMbx = NULL;
 8023cf4:	4b0f      	ldr	r3, [pc, #60]	; (8023d34 <MBX_CopyToSendMailbox+0x118>)
 8023cf6:	2200      	movs	r2, #0
 8023cf8:	601a      	str	r2, [r3, #0]
        }
        psReadMbx = pMbx;
 8023cfa:	4a0d      	ldr	r2, [pc, #52]	; (8023d30 <MBX_CopyToSendMailbox+0x114>)
 8023cfc:	687b      	ldr	r3, [r7, #4]
 8023cfe:	6013      	str	r3, [r2, #0]

        /* set flag that send mailbox is full now */
        bSendMbxIsFull = TRUE;
 8023d00:	4b05      	ldr	r3, [pc, #20]	; (8023d18 <MBX_CopyToSendMailbox+0xfc>)
 8023d02:	2201      	movs	r2, #1
 8023d04:	701a      	strb	r2, [r3, #0]


        return 0;
 8023d06:	2300      	movs	r3, #0
    }
}
 8023d08:	4618      	mov	r0, r3
 8023d0a:	3710      	adds	r7, #16
 8023d0c:	46bd      	mov	sp, r7
 8023d0e:	bd80      	pop	{r7, pc}
 8023d10:	1fff2a85 	.word	0x1fff2a85
 8023d14:	1fff2b3a 	.word	0x1fff2b3a
 8023d18:	1fff2b39 	.word	0x1fff2b39
 8023d1c:	1fff2b4e 	.word	0x1fff2b4e
 8023d20:	1fff2b44 	.word	0x1fff2b44
 8023d24:	1fff2a9c 	.word	0x1fff2a9c
 8023d28:	5401080d 	.word	0x5401080d
 8023d2c:	5400ffff 	.word	0x5400ffff
 8023d30:	1fff2b48 	.word	0x1fff2b48
 8023d34:	1fff2b50 	.word	0x1fff2b50

08023d38 <MBX_Main>:
 \brief    This function is called cyclically to check if a received Mailbox service was
             stored.
*////////////////////////////////////////////////////////////////////////////////////////

void MBX_Main(void)
{
 8023d38:	b580      	push	{r7, lr}
 8023d3a:	b082      	sub	sp, #8
 8023d3c:	af00      	add	r7, sp, #0
    TMBX MBXMEM *pMbx = NULL;
 8023d3e:	2300      	movs	r3, #0
 8023d40:	603b      	str	r3, [r7, #0]

    do
    {
        UINT8 result = 0;
 8023d42:	2300      	movs	r3, #0
 8023d44:	71fb      	strb	r3, [r7, #7]

        pMbx = GetOutOfMbxQueue(&sMbxReceiveQueue);
 8023d46:	4818      	ldr	r0, [pc, #96]	; (8023da8 <MBX_Main+0x70>)
 8023d48:	f7ff fb70 	bl	802342c <GetOutOfMbxQueue>
 8023d4c:	6038      	str	r0, [r7, #0]
        if ( pMbx )
 8023d4e:	683b      	ldr	r3, [r7, #0]
 8023d50:	2b00      	cmp	r3, #0
 8023d52:	d004      	beq.n	8023d5e <MBX_Main+0x26>
        {
            result = MailboxServiceInd(pMbx);
 8023d54:	6838      	ldr	r0, [r7, #0]
 8023d56:	f7ff fd2f 	bl	80237b8 <MailboxServiceInd>
 8023d5a:	4603      	mov	r3, r0
 8023d5c:	71fb      	strb	r3, [r7, #7]
        }

        if ( result != 0 )
 8023d5e:	79fb      	ldrb	r3, [r7, #7]
 8023d60:	2b00      	cmp	r3, #0
 8023d62:	d014      	beq.n	8023d8e <MBX_Main+0x56>
        {
            /* Mailbox error response: type 0 (mailbox service protocol) */
            pMbx->MbxHeader.Length     = 4;
 8023d64:	683b      	ldr	r3, [r7, #0]
 8023d66:	2204      	movs	r2, #4
 8023d68:	801a      	strh	r2, [r3, #0]
            pMbx->MbxHeader.Flags[MBX_OFFS_TYPE]        &= ~(MBX_MASK_TYPE);
 8023d6a:	683b      	ldr	r3, [r7, #0]
 8023d6c:	795b      	ldrb	r3, [r3, #5]
 8023d6e:	f023 030f 	bic.w	r3, r3, #15
 8023d72:	b2da      	uxtb	r2, r3
 8023d74:	683b      	ldr	r3, [r7, #0]
 8023d76:	715a      	strb	r2, [r3, #5]
            pMbx->Data[0]                        = SWAPWORD(MBXSERVICE_MBXERRORCMD);
 8023d78:	683b      	ldr	r3, [r7, #0]
 8023d7a:	2201      	movs	r2, #1
 8023d7c:	80da      	strh	r2, [r3, #6]
            pMbx->Data[1]                        = SWAPWORD(result);
 8023d7e:	79fb      	ldrb	r3, [r7, #7]
 8023d80:	b29a      	uxth	r2, r3
 8023d82:	683b      	ldr	r3, [r7, #0]
 8023d84:	811a      	strh	r2, [r3, #8]
            MBX_MailboxSendReq(pMbx, 0);
 8023d86:	6838      	ldr	r0, [r7, #0]
 8023d88:	2100      	movs	r1, #0
 8023d8a:	f7ff fe39 	bl	8023a00 <MBX_MailboxSendReq>
        }
    }
    while ( pMbx != NULL );
 8023d8e:	683b      	ldr	r3, [r7, #0]
 8023d90:	2b00      	cmp	r3, #0
 8023d92:	d1d6      	bne.n	8023d42 <MBX_Main+0xa>


    if (bReceiveMbxIsLocked)
 8023d94:	4b05      	ldr	r3, [pc, #20]	; (8023dac <MBX_Main+0x74>)
 8023d96:	781b      	ldrb	r3, [r3, #0]
 8023d98:	2b00      	cmp	r3, #0
 8023d9a:	d001      	beq.n	8023da0 <MBX_Main+0x68>
    {
        /* the work on the receive mailbox is locked, check if it can be unlocked (if all
           mailbox commands has been sent */
        MBX_CheckAndCopyMailbox();
 8023d9c:	f7ff fe9a 	bl	8023ad4 <MBX_CheckAndCopyMailbox>
    if (u8MailboxSendReqStored)
    {
        /* there are mailbox services stored to be sent */
    }
/*ECATCHANGE_END(V5.13) EOE1*/
}
 8023da0:	3708      	adds	r7, #8
 8023da2:	46bd      	mov	sp, r7
 8023da4:	bd80      	pop	{r7, pc}
 8023da6:	bf00      	nop
 8023da8:	1fff2b04 	.word	0x1fff2b04
 8023dac:	1fff2b4c 	.word	0x1fff2b4c

08023db0 <OBJ_GetObjectHandle>:
             and returns a handle if found.

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TOBJECT OBJMEM *  OBJ_GetObjectHandle( UINT16 index )
{
 8023db0:	b580      	push	{r7, lr}
 8023db2:	b084      	sub	sp, #16
 8023db4:	af00      	add	r7, sp, #0
 8023db6:	4603      	mov	r3, r0
 8023db8:	80fb      	strh	r3, [r7, #6]
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8023dba:	f7fc fa2d 	bl	8020218 <COE_GetObjectDictionary>
 8023dbe:	60f8      	str	r0, [r7, #12]

    while (pObjEntry!= NULL)
 8023dc0:	e009      	b.n	8023dd6 <OBJ_GetObjectHandle+0x26>
    {
        
        if (pObjEntry->Index == index)
 8023dc2:	68fb      	ldr	r3, [r7, #12]
 8023dc4:	891b      	ldrh	r3, [r3, #8]
 8023dc6:	88fa      	ldrh	r2, [r7, #6]
 8023dc8:	429a      	cmp	r2, r3
 8023dca:	d101      	bne.n	8023dd0 <OBJ_GetObjectHandle+0x20>
        {
            return pObjEntry;
 8023dcc:	68fb      	ldr	r3, [r7, #12]
 8023dce:	e006      	b.n	8023dde <OBJ_GetObjectHandle+0x2e>
        }
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8023dd0:	68fb      	ldr	r3, [r7, #12]
 8023dd2:	685b      	ldr	r3, [r3, #4]
 8023dd4:	60fb      	str	r3, [r7, #12]

OBJCONST TOBJECT OBJMEM *  OBJ_GetObjectHandle( UINT16 index )
{
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();

    while (pObjEntry!= NULL)
 8023dd6:	68fb      	ldr	r3, [r7, #12]
 8023dd8:	2b00      	cmp	r3, #0
 8023dda:	d1f2      	bne.n	8023dc2 <OBJ_GetObjectHandle+0x12>
        {
            return pObjEntry;
        }
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
    }
    return 0;
 8023ddc:	2300      	movs	r3, #0
}
 8023dde:	4618      	mov	r0, r3
 8023de0:	3710      	adds	r7, #16
 8023de2:	46bd      	mov	sp, r7
 8023de4:	bd80      	pop	{r7, pc}
 8023de6:	bf00      	nop

08023de8 <OBJ_GetObjectLength>:

 \brief     This function returns the size of the requested entry. If bCompleteaccess is set the size of the complete object is returned (the returned size is byte packed, gaps based on the used platform/compiler are not taken into account)

*////////////////////////////////////////////////////////////////////////////////////////
UINT32 OBJ_GetObjectLength( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 bCompleteAccess)
{
 8023de8:	b480      	push	{r7}
 8023dea:	b085      	sub	sp, #20
 8023dec:	af00      	add	r7, sp, #0
 8023dee:	603a      	str	r2, [r7, #0]
 8023df0:	461a      	mov	r2, r3
 8023df2:	4603      	mov	r3, r0
 8023df4:	80fb      	strh	r3, [r7, #6]
 8023df6:	460b      	mov	r3, r1
 8023df8:	717b      	strb	r3, [r7, #5]
 8023dfa:	4613      	mov	r3, r2
 8023dfc:	713b      	strb	r3, [r7, #4]
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8023dfe:	683b      	ldr	r3, [r7, #0]
 8023e00:	899b      	ldrh	r3, [r3, #12]
 8023e02:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8023e06:	121b      	asrs	r3, r3, #8
 8023e08:	727b      	strb	r3, [r7, #9]
    
    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8023e0a:	683b      	ldr	r3, [r7, #0]
 8023e0c:	899b      	ldrh	r3, [r3, #12]
 8023e0e:	723b      	strb	r3, [r7, #8]
    UINT32 size = 0;
 8023e10:	2300      	movs	r3, #0
 8023e12:	60fb      	str	r3, [r7, #12]

    if ( bCompleteAccess )
 8023e14:	793b      	ldrb	r3, [r7, #4]
 8023e16:	2b00      	cmp	r3, #0
 8023e18:	d044      	beq.n	8023ea4 <OBJ_GetObjectLength+0xbc>
    {
        if ( objCode == OBJCODE_VAR )
 8023e1a:	7a7b      	ldrb	r3, [r7, #9]
 8023e1c:	2b07      	cmp	r3, #7
 8023e1e:	d101      	bne.n	8023e24 <OBJ_GetObjectLength+0x3c>
        {
            return 0;
 8023e20:	2300      	movs	r3, #0
 8023e22:	e068      	b.n	8023ef6 <OBJ_GetObjectLength+0x10e>
        }
        else if ((objCode == OBJCODE_ARR)
 8023e24:	7a7b      	ldrb	r3, [r7, #9]
 8023e26:	2b08      	cmp	r3, #8
 8023e28:	d118      	bne.n	8023e5c <OBJ_GetObjectLength+0x74>
            )
        {

            /* we have to get the maxSubindex from the actual value of subindex 0,
                which is stored as UINT16 at the beginning of the object's variable */
            maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 8023e2a:	683b      	ldr	r3, [r7, #0]
 8023e2c:	699b      	ldr	r3, [r3, #24]
 8023e2e:	881b      	ldrh	r3, [r3, #0]
 8023e30:	723b      	strb	r3, [r7, #8]


            size = pObjEntry->pEntryDesc[1].BitLength *maxSubindex;
 8023e32:	683b      	ldr	r3, [r7, #0]
 8023e34:	691b      	ldr	r3, [r3, #16]
 8023e36:	3306      	adds	r3, #6
 8023e38:	885b      	ldrh	r3, [r3, #2]
 8023e3a:	461a      	mov	r2, r3
 8023e3c:	7a3b      	ldrb	r3, [r7, #8]
 8023e3e:	fb03 f302 	mul.w	r3, r3, r2
 8023e42:	60fb      	str	r3, [r7, #12]

/* no padding required: Bit entries within an array object may overlap byte borders*/

            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 8023e44:	68fb      	ldr	r3, [r7, #12]
 8023e46:	3307      	adds	r3, #7
 8023e48:	08db      	lsrs	r3, r3, #3
 8023e4a:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 8023e4c:	797b      	ldrb	r3, [r7, #5]
 8023e4e:	2b00      	cmp	r3, #0
 8023e50:	d102      	bne.n	8023e58 <OBJ_GetObjectLength+0x70>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 8023e52:	68fb      	ldr	r3, [r7, #12]
 8023e54:	3302      	adds	r3, #2
 8023e56:	60fb      	str	r3, [r7, #12]
            }
            return size;
 8023e58:	68fb      	ldr	r3, [r7, #12]
 8023e5a:	e04c      	b.n	8023ef6 <OBJ_GetObjectLength+0x10e>
/*ECATCHANGE_START(V5.13) COE1*/
            UINT16 i;
/*ECATCHANGE_END(V5.13) COE1*/

            /* add the sizes of all entries */
            for (i = 1; i <= maxSubindex; i++)
 8023e5c:	2301      	movs	r3, #1
 8023e5e:	817b      	strh	r3, [r7, #10]
 8023e60:	e00f      	b.n	8023e82 <OBJ_GetObjectLength+0x9a>
            {
                size += pObjEntry->pEntryDesc[i].BitLength;
 8023e62:	683b      	ldr	r3, [r7, #0]
 8023e64:	6919      	ldr	r1, [r3, #16]
 8023e66:	897a      	ldrh	r2, [r7, #10]
 8023e68:	4613      	mov	r3, r2
 8023e6a:	005b      	lsls	r3, r3, #1
 8023e6c:	4413      	add	r3, r2
 8023e6e:	005b      	lsls	r3, r3, #1
 8023e70:	440b      	add	r3, r1
 8023e72:	885b      	ldrh	r3, [r3, #2]
 8023e74:	461a      	mov	r2, r3
 8023e76:	68fb      	ldr	r3, [r7, #12]
 8023e78:	4413      	add	r3, r2
 8023e7a:	60fb      	str	r3, [r7, #12]
/*ECATCHANGE_START(V5.13) COE1*/
            UINT16 i;
/*ECATCHANGE_END(V5.13) COE1*/

            /* add the sizes of all entries */
            for (i = 1; i <= maxSubindex; i++)
 8023e7c:	897b      	ldrh	r3, [r7, #10]
 8023e7e:	3301      	adds	r3, #1
 8023e80:	817b      	strh	r3, [r7, #10]
 8023e82:	7a3b      	ldrb	r3, [r7, #8]
 8023e84:	b29b      	uxth	r3, r3
 8023e86:	897a      	ldrh	r2, [r7, #10]
 8023e88:	429a      	cmp	r2, r3
 8023e8a:	d9ea      	bls.n	8023e62 <OBJ_GetObjectLength+0x7a>
            {
                size += pObjEntry->pEntryDesc[i].BitLength;
            }
            /* we have to convert the size in bytes */
            size = BIT2BYTE(size);
 8023e8c:	68fb      	ldr	r3, [r7, #12]
 8023e8e:	3307      	adds	r3, #7
 8023e90:	08db      	lsrs	r3, r3, #3
 8023e92:	60fb      	str	r3, [r7, #12]

            if ( subindex == 0 )
 8023e94:	797b      	ldrb	r3, [r7, #5]
 8023e96:	2b00      	cmp	r3, #0
 8023e98:	d102      	bne.n	8023ea0 <OBJ_GetObjectLength+0xb8>
            {
                /* add size for subindex 0 (is transmitted as UINT16) */
                size += 2;
 8023e9a:	68fb      	ldr	r3, [r7, #12]
 8023e9c:	3302      	adds	r3, #2
 8023e9e:	60fb      	str	r3, [r7, #12]
            }
            return size;
 8023ea0:	68fb      	ldr	r3, [r7, #12]
 8023ea2:	e028      	b.n	8023ef6 <OBJ_GetObjectLength+0x10e>
        }
    }
    else
    {
        if ( objCode == OBJCODE_VAR )
 8023ea4:	7a7b      	ldrb	r3, [r7, #9]
 8023ea6:	2b07      	cmp	r3, #7
 8023ea8:	d105      	bne.n	8023eb6 <OBJ_GetObjectLength+0xce>
        {

            return (BIT2BYTE(pObjEntry->pEntryDesc->BitLength));
 8023eaa:	683b      	ldr	r3, [r7, #0]
 8023eac:	691b      	ldr	r3, [r3, #16]
 8023eae:	885b      	ldrh	r3, [r3, #2]
 8023eb0:	3307      	adds	r3, #7
 8023eb2:	10db      	asrs	r3, r3, #3
 8023eb4:	e01f      	b.n	8023ef6 <OBJ_GetObjectLength+0x10e>

        }
        else if ( subindex == 0 )
 8023eb6:	797b      	ldrb	r3, [r7, #5]
 8023eb8:	2b00      	cmp	r3, #0
 8023eba:	d101      	bne.n	8023ec0 <OBJ_GetObjectLength+0xd8>
        {
            /* for single access subindex 0 is transmitted as UINT8 */
            return 1;
 8023ebc:	2301      	movs	r3, #1
 8023ebe:	e01a      	b.n	8023ef6 <OBJ_GetObjectLength+0x10e>
        }
        else if((objCode == OBJCODE_ARR)
 8023ec0:	7a7b      	ldrb	r3, [r7, #9]
 8023ec2:	2b08      	cmp	r3, #8
 8023ec4:	d106      	bne.n	8023ed4 <OBJ_GetObjectLength+0xec>
            )
        {
            return (BIT2BYTE(pObjEntry->pEntryDesc[1].BitLength));
 8023ec6:	683b      	ldr	r3, [r7, #0]
 8023ec8:	691b      	ldr	r3, [r3, #16]
 8023eca:	3306      	adds	r3, #6
 8023ecc:	885b      	ldrh	r3, [r3, #2]
 8023ece:	3307      	adds	r3, #7
 8023ed0:	10db      	asrs	r3, r3, #3
 8023ed2:	e010      	b.n	8023ef6 <OBJ_GetObjectLength+0x10e>
        }
        else
        {
            {
                if (maxSubindex < subindex)
 8023ed4:	7a3a      	ldrb	r2, [r7, #8]
 8023ed6:	797b      	ldrb	r3, [r7, #5]
 8023ed8:	429a      	cmp	r2, r3
 8023eda:	d201      	bcs.n	8023ee0 <OBJ_GetObjectLength+0xf8>
                {
                    return 0;
 8023edc:	2300      	movs	r3, #0
 8023ede:	e00a      	b.n	8023ef6 <OBJ_GetObjectLength+0x10e>

                }
                else
                {
                    return (BIT2BYTE(pObjEntry->pEntryDesc[subindex].BitLength));
 8023ee0:	683b      	ldr	r3, [r7, #0]
 8023ee2:	6919      	ldr	r1, [r3, #16]
 8023ee4:	797a      	ldrb	r2, [r7, #5]
 8023ee6:	4613      	mov	r3, r2
 8023ee8:	005b      	lsls	r3, r3, #1
 8023eea:	4413      	add	r3, r2
 8023eec:	005b      	lsls	r3, r3, #1
 8023eee:	440b      	add	r3, r1
 8023ef0:	885b      	ldrh	r3, [r3, #2]
 8023ef2:	3307      	adds	r3, #7
 8023ef4:	10db      	asrs	r3, r3, #3
                }
            }
        }
    }
}
 8023ef6:	4618      	mov	r0, r3
 8023ef8:	3714      	adds	r7, #20
 8023efa:	46bd      	mov	sp, r7
 8023efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023f00:	4770      	bx	lr
 8023f02:	bf00      	nop

08023f04 <OBJ_CopyNumberToString>:
         which shall be initialized with 000

*////////////////////////////////////////////////////////////////////////////////////////

void OBJ_CopyNumberToString(UCHAR MBXMEM *pStr, UINT8 Number)
{
 8023f04:	b490      	push	{r4, r7}
 8023f06:	b084      	sub	sp, #16
 8023f08:	af00      	add	r7, sp, #0
 8023f0a:	6078      	str	r0, [r7, #4]
 8023f0c:	460b      	mov	r3, r1
 8023f0e:	70fb      	strb	r3, [r7, #3]
    UINT8 Modulo;

    pStr[2] = '0';
 8023f10:	687b      	ldr	r3, [r7, #4]
 8023f12:	3302      	adds	r3, #2
 8023f14:	2230      	movs	r2, #48	; 0x30
 8023f16:	701a      	strb	r2, [r3, #0]
    pStr[0] += (Number / 100);
 8023f18:	687b      	ldr	r3, [r7, #4]
 8023f1a:	781a      	ldrb	r2, [r3, #0]
 8023f1c:	78fb      	ldrb	r3, [r7, #3]
 8023f1e:	491c      	ldr	r1, [pc, #112]	; (8023f90 <OBJ_CopyNumberToString+0x8c>)
 8023f20:	fba1 1303 	umull	r1, r3, r1, r3
 8023f24:	095b      	lsrs	r3, r3, #5
 8023f26:	b2db      	uxtb	r3, r3
 8023f28:	4413      	add	r3, r2
 8023f2a:	b2da      	uxtb	r2, r3
 8023f2c:	687b      	ldr	r3, [r7, #4]
 8023f2e:	701a      	strb	r2, [r3, #0]
    Modulo = Number % 100;
 8023f30:	78fb      	ldrb	r3, [r7, #3]
 8023f32:	4a17      	ldr	r2, [pc, #92]	; (8023f90 <OBJ_CopyNumberToString+0x8c>)
 8023f34:	fba2 1203 	umull	r1, r2, r2, r3
 8023f38:	0952      	lsrs	r2, r2, #5
 8023f3a:	2164      	movs	r1, #100	; 0x64
 8023f3c:	fb01 f202 	mul.w	r2, r1, r2
 8023f40:	1a9b      	subs	r3, r3, r2
 8023f42:	73fb      	strb	r3, [r7, #15]
    pStr[1] += (Modulo / 10);
 8023f44:	687b      	ldr	r3, [r7, #4]
 8023f46:	3301      	adds	r3, #1
 8023f48:	687a      	ldr	r2, [r7, #4]
 8023f4a:	3201      	adds	r2, #1
 8023f4c:	7811      	ldrb	r1, [r2, #0]
 8023f4e:	7bfa      	ldrb	r2, [r7, #15]
 8023f50:	4810      	ldr	r0, [pc, #64]	; (8023f94 <OBJ_CopyNumberToString+0x90>)
 8023f52:	fba0 0202 	umull	r0, r2, r0, r2
 8023f56:	08d2      	lsrs	r2, r2, #3
 8023f58:	b2d2      	uxtb	r2, r2
 8023f5a:	440a      	add	r2, r1
 8023f5c:	b2d2      	uxtb	r2, r2
 8023f5e:	701a      	strb	r2, [r3, #0]
    pStr[2] += (Modulo % 10);
 8023f60:	687b      	ldr	r3, [r7, #4]
 8023f62:	1c98      	adds	r0, r3, #2
 8023f64:	687b      	ldr	r3, [r7, #4]
 8023f66:	3302      	adds	r3, #2
 8023f68:	781c      	ldrb	r4, [r3, #0]
 8023f6a:	7bfa      	ldrb	r2, [r7, #15]
 8023f6c:	4b09      	ldr	r3, [pc, #36]	; (8023f94 <OBJ_CopyNumberToString+0x90>)
 8023f6e:	fba3 1302 	umull	r1, r3, r3, r2
 8023f72:	08d9      	lsrs	r1, r3, #3
 8023f74:	460b      	mov	r3, r1
 8023f76:	009b      	lsls	r3, r3, #2
 8023f78:	440b      	add	r3, r1
 8023f7a:	005b      	lsls	r3, r3, #1
 8023f7c:	1ad3      	subs	r3, r2, r3
 8023f7e:	b2db      	uxtb	r3, r3
 8023f80:	4423      	add	r3, r4
 8023f82:	b2db      	uxtb	r3, r3
 8023f84:	7003      	strb	r3, [r0, #0]
}
 8023f86:	3710      	adds	r7, #16
 8023f88:	46bd      	mov	sp, r7
 8023f8a:	bc90      	pop	{r4, r7}
 8023f8c:	4770      	bx	lr
 8023f8e:	bf00      	nop
 8023f90:	51eb851f 	.word	0x51eb851f
 8023f94:	cccccccd 	.word	0xcccccccd

08023f98 <OBJ_GetNoOfObjects>:
 \brief    The function counts the number of objects of the requested list type

*////////////////////////////////////////////////////////////////////////////////////////

UINT16    OBJ_GetNoOfObjects(UINT8 listType)
{
 8023f98:	b580      	push	{r7, lr}
 8023f9a:	b086      	sub	sp, #24
 8023f9c:	af00      	add	r7, sp, #0
 8023f9e:	4603      	mov	r3, r0
 8023fa0:	71fb      	strb	r3, [r7, #7]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    
    UINT16 listFlags = 0x0020 << listType;
 8023fa2:	79fb      	ldrb	r3, [r7, #7]
 8023fa4:	2220      	movs	r2, #32
 8023fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8023faa:	81bb      	strh	r3, [r7, #12]
    
    /* set pObjEntry to the beginning of the object dictionary */
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8023fac:	f7fc f934 	bl	8020218 <COE_GetObjectDictionary>
 8023fb0:	6178      	str	r0, [r7, #20]
    UINT16 n = 0;
 8023fb2:	2300      	movs	r3, #0
 8023fb4:	827b      	strh	r3, [r7, #18]


    while (pObjEntry != NULL)
 8023fb6:	e032      	b.n	802401e <OBJ_GetNoOfObjects+0x86>
    {
        /* count the objects of the requested list type */
        if ( pObjEntry->Index >= 0x1000 )
 8023fb8:	697b      	ldr	r3, [r7, #20]
 8023fba:	891b      	ldrh	r3, [r3, #8]
 8023fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8023fc0:	d32a      	bcc.n	8024018 <OBJ_GetNoOfObjects+0x80>
        {
            UINT8 t = listType;
 8023fc2:	79fb      	ldrb	r3, [r7, #7]
 8023fc4:	747b      	strb	r3, [r7, #17]
            if ( t )
 8023fc6:	7c7b      	ldrb	r3, [r7, #17]
 8023fc8:	2b00      	cmp	r3, #0
 8023fca:	d01f      	beq.n	802400c <OBJ_GetNoOfObjects+0x74>
            {
                UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8023fcc:	697b      	ldr	r3, [r7, #20]
 8023fce:	899b      	ldrh	r3, [r3, #12]
 8023fd0:	72fb      	strb	r3, [r7, #11]
                UINT16 i = 0;
 8023fd2:	2300      	movs	r3, #0
 8023fd4:	81fb      	strh	r3, [r7, #14]

                while ( t && i <= maxSubindex )
 8023fd6:	e011      	b.n	8023ffc <OBJ_GetNoOfObjects+0x64>
                {
                    if ( OBJ_GetEntryDesc(pObjEntry,(UINT8) i)->ObjAccess & listFlags )
 8023fd8:	89fb      	ldrh	r3, [r7, #14]
 8023fda:	b2db      	uxtb	r3, r3
 8023fdc:	6978      	ldr	r0, [r7, #20]
 8023fde:	4619      	mov	r1, r3
 8023fe0:	f000 f934 	bl	802424c <OBJ_GetEntryDesc>
 8023fe4:	4603      	mov	r3, r0
 8023fe6:	889a      	ldrh	r2, [r3, #4]
 8023fe8:	89bb      	ldrh	r3, [r7, #12]
 8023fea:	4013      	ands	r3, r2
 8023fec:	b29b      	uxth	r3, r3
 8023fee:	2b00      	cmp	r3, #0
 8023ff0:	d001      	beq.n	8023ff6 <OBJ_GetNoOfObjects+0x5e>
                    {
                        t = 0;
 8023ff2:	2300      	movs	r3, #0
 8023ff4:	747b      	strb	r3, [r7, #17]
                    }
                    i++;
 8023ff6:	89fb      	ldrh	r3, [r7, #14]
 8023ff8:	3301      	adds	r3, #1
 8023ffa:	81fb      	strh	r3, [r7, #14]
            if ( t )
            {
                UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
                UINT16 i = 0;

                while ( t && i <= maxSubindex )
 8023ffc:	7c7b      	ldrb	r3, [r7, #17]
 8023ffe:	2b00      	cmp	r3, #0
 8024000:	d004      	beq.n	802400c <OBJ_GetNoOfObjects+0x74>
 8024002:	7afb      	ldrb	r3, [r7, #11]
 8024004:	b29b      	uxth	r3, r3
 8024006:	89fa      	ldrh	r2, [r7, #14]
 8024008:	429a      	cmp	r2, r3
 802400a:	d9e5      	bls.n	8023fd8 <OBJ_GetNoOfObjects+0x40>
                        t = 0;
                    }
                    i++;
                }
            }
            if ( !t )
 802400c:	7c7b      	ldrb	r3, [r7, #17]
 802400e:	2b00      	cmp	r3, #0
 8024010:	d102      	bne.n	8024018 <OBJ_GetNoOfObjects+0x80>
            {
                /* object from listType found */
                n++;
 8024012:	8a7b      	ldrh	r3, [r7, #18]
 8024014:	3301      	adds	r3, #1
 8024016:	827b      	strh	r3, [r7, #18]
            }
        }
        /* next object in object dictionary */
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 8024018:	697b      	ldr	r3, [r7, #20]
 802401a:	685b      	ldr	r3, [r3, #4]
 802401c:	617b      	str	r3, [r7, #20]
    /* set pObjEntry to the beginning of the object dictionary */
    OBJCONST TOBJECT OBJMEM * pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
    UINT16 n = 0;


    while (pObjEntry != NULL)
 802401e:	697b      	ldr	r3, [r7, #20]
 8024020:	2b00      	cmp	r3, #0
 8024022:	d1c9      	bne.n	8023fb8 <OBJ_GetNoOfObjects+0x20>
        }
        /* next object in object dictionary */
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
    }

    return n;
 8024024:	8a7b      	ldrh	r3, [r7, #18]
}
 8024026:	4618      	mov	r0, r3
 8024028:	3718      	adds	r7, #24
 802402a:	46bd      	mov	sp, r7
 802402c:	bd80      	pop	{r7, pc}
 802402e:	bf00      	nop

08024030 <OBJ_GetObjectList>:

 \brief    The function copies (the part of) the object list in the mailbox buffer

*////////////////////////////////////////////////////////////////////////////////////////
UINT16    OBJ_GetObjectList(UINT16 listType, UINT16 *pIndex, UINT16 size, UINT16 MBXMEM *pData,UINT8 *pAbort)
{
 8024030:	b580      	push	{r7, lr}
 8024032:	b088      	sub	sp, #32
 8024034:	af00      	add	r7, sp, #0
 8024036:	60b9      	str	r1, [r7, #8]
 8024038:	607b      	str	r3, [r7, #4]
 802403a:	4603      	mov	r3, r0
 802403c:	81fb      	strh	r3, [r7, #14]
 802403e:	4613      	mov	r3, r2
 8024040:	81bb      	strh	r3, [r7, #12]
    /* the variable listFlags contains the mask used for the ObjAccess in the Entry-Desc
       see the structure TSDOINFOENTRYDESC in sdoserv.h, listType = 0 indicates that
       all objects has to be counted */
    UINT16 listFlags = 0x0020 << listType;
 8024042:	89fb      	ldrh	r3, [r7, #14]
 8024044:	2220      	movs	r2, #32
 8024046:	fa02 f303 	lsl.w	r3, r2, r3
 802404a:	82fb      	strh	r3, [r7, #22]
    OBJCONST TOBJECT OBJMEM * pObjEntry;


    if ( pIndex[0] == 0x1000 )
 802404c:	68bb      	ldr	r3, [r7, #8]
 802404e:	881b      	ldrh	r3, [r3, #0]
 8024050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8024054:	d10c      	bne.n	8024070 <OBJ_GetObjectList+0x40>
    {
        /* beginning of object list, set pObjEntry to the beginning of the object dictionary */
       pObjEntry = (OBJCONST TOBJECT OBJMEM *) COE_GetObjectDictionary();
 8024056:	f7fc f8df 	bl	8020218 <COE_GetObjectDictionary>
 802405a:	61f8      	str	r0, [r7, #28]
        // set abort code if no object dictionary is available
        if((pObjEntry == NULL) && (pAbort != NULL))
 802405c:	69fb      	ldr	r3, [r7, #28]
 802405e:	2b00      	cmp	r3, #0
 8024060:	d109      	bne.n	8024076 <OBJ_GetObjectList+0x46>
 8024062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024064:	2b00      	cmp	r3, #0
 8024066:	d006      	beq.n	8024076 <OBJ_GetObjectList+0x46>
        {
            *pAbort = ABORTIDX_NO_OBJECT_DICTIONARY_IS_PRESENT;
 8024068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802406a:	221b      	movs	r2, #27
 802406c:	701a      	strb	r2, [r3, #0]
 802406e:	e002      	b.n	8024076 <OBJ_GetObjectList+0x46>
        }
    }
    else
    {
        /* next fragment, the next object to be handled was stored in pSdoInfoObjEntry */
        pObjEntry = pSdoInfoObjEntry;
 8024070:	4b2d      	ldr	r3, [pc, #180]	; (8024128 <OBJ_GetObjectList+0xf8>)
 8024072:	681b      	ldr	r3, [r3, #0]
 8024074:	61fb      	str	r3, [r7, #28]
    }

    if ( pObjEntry != NULL )
 8024076:	69fb      	ldr	r3, [r7, #28]
 8024078:	2b00      	cmp	r3, #0
 802407a:	d040      	beq.n	80240fe <OBJ_GetObjectList+0xce>
    {
        while (pObjEntry != NULL && size > 1 )
 802407c:	e039      	b.n	80240f2 <OBJ_GetObjectList+0xc2>
        {
            /* get the next index of the requested object list if there is enough space in the mailbox buffer */
            if ( pObjEntry->Index >= 0x1000 )
 802407e:	69fb      	ldr	r3, [r7, #28]
 8024080:	891b      	ldrh	r3, [r3, #8]
 8024082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8024086:	d331      	bcc.n	80240ec <OBJ_GetObjectList+0xbc>
            {
                /* UINT8 was changed to UINT16 */
                UINT16 t = listType;
 8024088:	89fb      	ldrh	r3, [r7, #14]
 802408a:	837b      	strh	r3, [r7, #26]
                if ( t )
 802408c:	8b7b      	ldrh	r3, [r7, #26]
 802408e:	2b00      	cmp	r3, #0
 8024090:	d01f      	beq.n	80240d2 <OBJ_GetObjectList+0xa2>
                {
                    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8024092:	69fb      	ldr	r3, [r7, #28]
 8024094:	899b      	ldrh	r3, [r3, #12]
 8024096:	757b      	strb	r3, [r7, #21]
/*ECATCHANGE_START(V5.13) COE1*/
                    UINT16 i = 0;
 8024098:	2300      	movs	r3, #0
 802409a:	833b      	strh	r3, [r7, #24]
/*ECATCHANGE_END(V5.13) COE1*/

                    while ( t && i <= maxSubindex )
 802409c:	e011      	b.n	80240c2 <OBJ_GetObjectList+0x92>
                    {
                        if ( OBJ_GetEntryDesc(pObjEntry, (UINT8)i)->ObjAccess & listFlags )
 802409e:	8b3b      	ldrh	r3, [r7, #24]
 80240a0:	b2db      	uxtb	r3, r3
 80240a2:	69f8      	ldr	r0, [r7, #28]
 80240a4:	4619      	mov	r1, r3
 80240a6:	f000 f8d1 	bl	802424c <OBJ_GetEntryDesc>
 80240aa:	4603      	mov	r3, r0
 80240ac:	889a      	ldrh	r2, [r3, #4]
 80240ae:	8afb      	ldrh	r3, [r7, #22]
 80240b0:	4013      	ands	r3, r2
 80240b2:	b29b      	uxth	r3, r3
 80240b4:	2b00      	cmp	r3, #0
 80240b6:	d001      	beq.n	80240bc <OBJ_GetObjectList+0x8c>
                        {
                            t = 0;
 80240b8:	2300      	movs	r3, #0
 80240ba:	837b      	strh	r3, [r7, #26]
                        }
                        i++;
 80240bc:	8b3b      	ldrh	r3, [r7, #24]
 80240be:	3301      	adds	r3, #1
 80240c0:	833b      	strh	r3, [r7, #24]
                    UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
/*ECATCHANGE_START(V5.13) COE1*/
                    UINT16 i = 0;
/*ECATCHANGE_END(V5.13) COE1*/

                    while ( t && i <= maxSubindex )
 80240c2:	8b7b      	ldrh	r3, [r7, #26]
 80240c4:	2b00      	cmp	r3, #0
 80240c6:	d004      	beq.n	80240d2 <OBJ_GetObjectList+0xa2>
 80240c8:	7d7b      	ldrb	r3, [r7, #21]
 80240ca:	b29b      	uxth	r3, r3
 80240cc:	8b3a      	ldrh	r2, [r7, #24]
 80240ce:	429a      	cmp	r2, r3
 80240d0:	d9e5      	bls.n	802409e <OBJ_GetObjectList+0x6e>
                            t = 0;
                        }
                        i++;
                    }
                }
                if ( !t )
 80240d2:	8b7b      	ldrh	r3, [r7, #26]
 80240d4:	2b00      	cmp	r3, #0
 80240d6:	d109      	bne.n	80240ec <OBJ_GetObjectList+0xbc>
                {
                    /* store the index in the mailbox buffer */
                    *pData = SWAPWORD(pObjEntry->Index);
 80240d8:	69fb      	ldr	r3, [r7, #28]
 80240da:	891a      	ldrh	r2, [r3, #8]
 80240dc:	687b      	ldr	r3, [r7, #4]
 80240de:	801a      	strh	r2, [r3, #0]
                    pData++;
 80240e0:	687b      	ldr	r3, [r7, #4]
 80240e2:	3302      	adds	r3, #2
 80240e4:	607b      	str	r3, [r7, #4]
                    size -= 2;
 80240e6:	89bb      	ldrh	r3, [r7, #12]
 80240e8:	3b02      	subs	r3, #2
 80240ea:	81bb      	strh	r3, [r7, #12]
                }
            }
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
 80240ec:	69fb      	ldr	r3, [r7, #28]
 80240ee:	685b      	ldr	r3, [r3, #4]
 80240f0:	61fb      	str	r3, [r7, #28]
        pObjEntry = pSdoInfoObjEntry;
    }

    if ( pObjEntry != NULL )
    {
        while (pObjEntry != NULL && size > 1 )
 80240f2:	69fb      	ldr	r3, [r7, #28]
 80240f4:	2b00      	cmp	r3, #0
 80240f6:	d002      	beq.n	80240fe <OBJ_GetObjectList+0xce>
 80240f8:	89bb      	ldrh	r3, [r7, #12]
 80240fa:	2b01      	cmp	r3, #1
 80240fc:	d8bf      	bhi.n	802407e <OBJ_GetObjectList+0x4e>
        pObjEntry = (TOBJECT OBJMEM *) pObjEntry->pNext;
        }
    }

        /* return the next Index to be handled */
        if(pObjEntry != NULL)
 80240fe:	69fb      	ldr	r3, [r7, #28]
 8024100:	2b00      	cmp	r3, #0
 8024102:	d004      	beq.n	802410e <OBJ_GetObjectList+0xde>
        {
            pIndex[0] = pObjEntry->Index;
 8024104:	69fb      	ldr	r3, [r7, #28]
 8024106:	891a      	ldrh	r2, [r3, #8]
 8024108:	68bb      	ldr	r3, [r7, #8]
 802410a:	801a      	strh	r2, [r3, #0]
 802410c:	e003      	b.n	8024116 <OBJ_GetObjectList+0xe6>
        }
        else
        {
            /*last entry reached*/
            pIndex[0] = 0xFFFF;
 802410e:	68bb      	ldr	r3, [r7, #8]
 8024110:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024114:	801a      	strh	r2, [r3, #0]
        }

    /* store object description pointer and index for next fragment */
    pSdoInfoObjEntry = pObjEntry;
 8024116:	4a04      	ldr	r2, [pc, #16]	; (8024128 <OBJ_GetObjectList+0xf8>)
 8024118:	69fb      	ldr	r3, [r7, #28]
 802411a:	6013      	str	r3, [r2, #0]

    /* return the size of the available mailbox buffer which was not copied to */
    return size;
 802411c:	89bb      	ldrh	r3, [r7, #12]
}
 802411e:	4618      	mov	r0, r3
 8024120:	3720      	adds	r7, #32
 8024122:	46bd      	mov	sp, r7
 8024124:	bd80      	pop	{r7, pc}
 8024126:	bf00      	nop
 8024128:	1fff2c0c 	.word	0x1fff2c0c

0802412c <OBJ_GetDesc>:
                0xFF                                            <br>
            }
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetDesc( UINT16 index, UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData )
{
 802412c:	b590      	push	{r4, r7, lr}
 802412e:	b08d      	sub	sp, #52	; 0x34
 8024130:	af00      	add	r7, sp, #0
 8024132:	60ba      	str	r2, [r7, #8]
 8024134:	607b      	str	r3, [r7, #4]
 8024136:	4603      	mov	r3, r0
 8024138:	81fb      	strh	r3, [r7, #14]
 802413a:	460b      	mov	r3, r1
 802413c:	737b      	strb	r3, [r7, #13]
    UINT16 strSize = 0;
 802413e:	2300      	movs	r3, #0
 8024140:	85fb      	strh	r3, [r7, #46]	; 0x2e
    OBJCONST UCHAR OBJMEM * pDesc = (OBJCONST UCHAR OBJMEM *) pObjEntry->pName;
 8024142:	68bb      	ldr	r3, [r7, #8]
 8024144:	695b      	ldr	r3, [r3, #20]
 8024146:	627b      	str	r3, [r7, #36]	; 0x24
/* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8024148:	68bb      	ldr	r3, [r7, #8]
 802414a:	899b      	ldrh	r3, [r3, #12]
 802414c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8024150:	121b      	asrs	r3, r3, #8
 8024152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23



    if ( (subindex == 0) || (objCode == OBJCODE_VAR) )
 8024156:	7b7b      	ldrb	r3, [r7, #13]
 8024158:	2b00      	cmp	r3, #0
 802415a:	d003      	beq.n	8024164 <OBJ_GetDesc+0x38>
 802415c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8024160:	2b07      	cmp	r3, #7
 8024162:	d10f      	bne.n	8024184 <OBJ_GetDesc+0x58>
    {
        // Get object description length
       strSize = (UINT16) OBJSTRLEN((OBJCONST CHAR OBJMEM *) pDesc);
 8024164:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8024166:	f006 fb25 	bl	802a7b4 <strlen>
 802416a:	4603      	mov	r3, r0
 802416c:	85fb      	strh	r3, [r7, #46]	; 0x2e

        // If there is a pointer given, copy data:
        if ( pData )
 802416e:	687b      	ldr	r3, [r7, #4]
 8024170:	2b00      	cmp	r3, #0
 8024172:	d006      	beq.n	8024182 <OBJ_GetDesc+0x56>
        {
            OBJTOMBXSTRCPY( pData, pDesc, strSize );
 8024174:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024176:	6878      	ldr	r0, [r7, #4]
 8024178:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802417a:	461a      	mov	r2, r3
 802417c:	f006 fa5c 	bl	802a638 <memcpy>
    {
        // Get object description length
       strSize = (UINT16) OBJSTRLEN((OBJCONST CHAR OBJMEM *) pDesc);

        // If there is a pointer given, copy data:
        if ( pData )
 8024180:	e05d      	b.n	802423e <OBJ_GetDesc+0x112>
 8024182:	e05c      	b.n	802423e <OBJ_GetDesc+0x112>
            OBJTOMBXSTRCPY( pData, pDesc, strSize );
        }
    }
    else
    {
        if ( objCode == OBJCODE_REC )
 8024184:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8024188:	2b09      	cmp	r3, #9
 802418a:	d13a      	bne.n	8024202 <OBJ_GetDesc+0xd6>
        {
            {
            // get pointer to description of subindex 1 :
            // 16bit variable to avoid overflow if subindex 0xFF is read
            UINT16 i = 1;
 802418c:	2301      	movs	r3, #1
 802418e:	85bb      	strh	r3, [r7, #44]	; 0x2c
            UINT16 tmpSubindex = subindex;
 8024190:	7b7b      	ldrb	r3, [r7, #13]
 8024192:	843b      	strh	r3, [r7, #32]

            {

            OBJCONST UCHAR OBJMEM * pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pDesc );
 8024194:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8024196:	f006 fb0d 	bl	802a7b4 <strlen>
 802419a:	4603      	mov	r3, r0
 802419c:	3301      	adds	r3, #1
 802419e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80241a0:	4413      	add	r3, r2
 80241a2:	62bb      	str	r3, [r7, #40]	; 0x28
            while (( i <= tmpSubindex )
 80241a4:	e021      	b.n	80241ea <OBJ_GetDesc+0xbe>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE 
/* ECATCHANGE_START(V5.13) COE9*/
/* ECATCHANGE_END(V5.13) COE9*/
                    ))
            {
                if ( i == tmpSubindex )
 80241a6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80241a8:	8c3b      	ldrh	r3, [r7, #32]
 80241aa:	429a      	cmp	r2, r3
 80241ac:	d112      	bne.n	80241d4 <OBJ_GetDesc+0xa8>
                {
                   strSize = (UINT16) OBJSTRLEN((OBJCONST CHAR OBJMEM *) pSubDesc);
 80241ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80241b0:	f006 fb00 	bl	802a7b4 <strlen>
 80241b4:	4603      	mov	r3, r0
 80241b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    if ( pData && strSize )
 80241b8:	687b      	ldr	r3, [r7, #4]
 80241ba:	2b00      	cmp	r3, #0
 80241bc:	d009      	beq.n	80241d2 <OBJ_GetDesc+0xa6>
 80241be:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80241c0:	2b00      	cmp	r3, #0
 80241c2:	d006      	beq.n	80241d2 <OBJ_GetDesc+0xa6>
                    {
                        OBJTOMBXSTRCPY( pData, pSubDesc, strSize );
 80241c4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80241c6:	6878      	ldr	r0, [r7, #4]
 80241c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80241ca:	461a      	mov	r2, r3
 80241cc:	f006 fa34 	bl	802a638 <memcpy>
                    }
                    break;
 80241d0:	e017      	b.n	8024202 <OBJ_GetDesc+0xd6>
 80241d2:	e016      	b.n	8024202 <OBJ_GetDesc+0xd6>
                }
                else
                {
                    i++;
 80241d4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80241d6:	3301      	adds	r3, #1
 80241d8:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pSubDesc );
 80241da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80241dc:	f006 faea 	bl	802a7b4 <strlen>
 80241e0:	4603      	mov	r3, r0
 80241e2:	3301      	adds	r3, #1
 80241e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80241e6:	4413      	add	r3, r2
 80241e8:	62bb      	str	r3, [r7, #40]	; 0x28
            UINT16 tmpSubindex = subindex;

            {

            OBJCONST UCHAR OBJMEM * pSubDesc = (OBJCONST UCHAR OBJMEM *) OBJGETNEXTSTR( pDesc );
            while (( i <= tmpSubindex )
 80241ea:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80241ec:	8c3b      	ldrh	r3, [r7, #32]
 80241ee:	429a      	cmp	r2, r3
 80241f0:	d807      	bhi.n	8024202 <OBJ_GetDesc+0xd6>
                &&( pSubDesc[0] != 0xFF && pSubDesc[0] != 0xFE 
 80241f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80241f4:	781b      	ldrb	r3, [r3, #0]
 80241f6:	2bff      	cmp	r3, #255	; 0xff
 80241f8:	d003      	beq.n	8024202 <OBJ_GetDesc+0xd6>
 80241fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80241fc:	781b      	ldrb	r3, [r3, #0]
 80241fe:	2bfe      	cmp	r3, #254	; 0xfe
 8024200:	d1d1      	bne.n	80241a6 <OBJ_GetDesc+0x7a>
            }
            }
            }
        }

        if ( strSize == 0 )
 8024202:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024204:	2b00      	cmp	r3, #0
 8024206:	d11a      	bne.n	802423e <OBJ_GetDesc+0x112>
        {
            // no string found for subindex x -> name is Subindex x
            strSize =    12;
 8024208:	230c      	movs	r3, #12
 802420a:	85fb      	strh	r3, [r7, #46]	; 0x2e

            if ( pData )
 802420c:	687b      	ldr	r3, [r7, #4]
 802420e:	2b00      	cmp	r3, #0
 8024210:	d015      	beq.n	802423e <OBJ_GetDesc+0x112>
            {
                UCHAR OBJMEM         TmpDescr[13];
                /* ECATCHANGE_START(V5.13) COE4*/
                MEMCPY(TmpDescr, aSubindexDesc, SIZEOF(TmpDescr));
 8024212:	4b0d      	ldr	r3, [pc, #52]	; (8024248 <OBJ_GetDesc+0x11c>)
 8024214:	f107 0410 	add.w	r4, r7, #16
 8024218:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 802421a:	c407      	stmia	r4!, {r0, r1, r2}
 802421c:	7023      	strb	r3, [r4, #0]
                /* ECATCHANGE_END(V5.13) COE4*/
                
                OBJ_CopyNumberToString( &TmpDescr[9], subindex );
 802421e:	f107 0310 	add.w	r3, r7, #16
 8024222:	f103 0209 	add.w	r2, r3, #9
 8024226:	7b7b      	ldrb	r3, [r7, #13]
 8024228:	4610      	mov	r0, r2
 802422a:	4619      	mov	r1, r3
 802422c:	f7ff fe6a 	bl	8023f04 <OBJ_CopyNumberToString>
                MBXSTRCPY( pData, TmpDescr, SIZEOF(TmpDescr) );
 8024230:	f107 0310 	add.w	r3, r7, #16
 8024234:	6878      	ldr	r0, [r7, #4]
 8024236:	4619      	mov	r1, r3
 8024238:	220d      	movs	r2, #13
 802423a:	f006 f9fd 	bl	802a638 <memcpy>
            }
        }
    }

    return strSize;
 802423e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
 8024240:	4618      	mov	r0, r3
 8024242:	3734      	adds	r7, #52	; 0x34
 8024244:	46bd      	mov	sp, r7
 8024246:	bd90      	pop	{r4, r7, pc}
 8024248:	1fff13e0 	.word	0x1fff13e0

0802424c <OBJ_GetEntryDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOENTRYDESC OBJMEM * OBJ_GetEntryDesc(OBJCONST TOBJECT OBJMEM * pObjEntry, UINT8 Subindex)
{
 802424c:	b480      	push	{r7}
 802424e:	b085      	sub	sp, #20
 8024250:	af00      	add	r7, sp, #0
 8024252:	6078      	str	r0, [r7, #4]
 8024254:	460b      	mov	r3, r1
 8024256:	70fb      	strb	r3, [r7, #3]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8024258:	687b      	ldr	r3, [r7, #4]
 802425a:	899b      	ldrh	r3, [r3, #12]
 802425c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8024260:	121b      	asrs	r3, r3, #8
 8024262:	72fb      	strb	r3, [r7, #11]

    if ((objCode == OBJCODE_ARR)
 8024264:	7afb      	ldrb	r3, [r7, #11]
 8024266:	2b08      	cmp	r3, #8
 8024268:	d10b      	bne.n	8024282 <OBJ_GetEntryDesc+0x36>
        )
    {
        /* object is an array */
        if ( Subindex == 0 )
 802426a:	78fb      	ldrb	r3, [r7, #3]
 802426c:	2b00      	cmp	r3, #0
 802426e:	d103      	bne.n	8024278 <OBJ_GetEntryDesc+0x2c>
        {
            /* subindex 0 has a description */
            pEntry = &pObjEntry->pEntryDesc[0];
 8024270:	687b      	ldr	r3, [r7, #4]
 8024272:	691b      	ldr	r3, [r3, #16]
 8024274:	60fb      	str	r3, [r7, #12]
 8024276:	e00d      	b.n	8024294 <OBJ_GetEntryDesc+0x48>
        }
        else
        {
            /* and all other elements have the same description */
            pEntry = &pObjEntry->pEntryDesc[1];
 8024278:	687b      	ldr	r3, [r7, #4]
 802427a:	691b      	ldr	r3, [r3, #16]
 802427c:	3306      	adds	r3, #6
 802427e:	60fb      	str	r3, [r7, #12]
 8024280:	e008      	b.n	8024294 <OBJ_GetEntryDesc+0x48>
    }
    else
    {
        {
            /* object is a variable or a record return the corresponding entry */
            pEntry = &pObjEntry->pEntryDesc[Subindex];
 8024282:	687b      	ldr	r3, [r7, #4]
 8024284:	6919      	ldr	r1, [r3, #16]
 8024286:	78fa      	ldrb	r2, [r7, #3]
 8024288:	4613      	mov	r3, r2
 802428a:	005b      	lsls	r3, r3, #1
 802428c:	4413      	add	r3, r2
 802428e:	005b      	lsls	r3, r3, #1
 8024290:	440b      	add	r3, r1
 8024292:	60fb      	str	r3, [r7, #12]
        }
    }

    return pEntry;
 8024294:	68fb      	ldr	r3, [r7, #12]
}
 8024296:	4618      	mov	r0, r3
 8024298:	3714      	adds	r7, #20
 802429a:	46bd      	mov	sp, r7
 802429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242a0:	4770      	bx	lr
 80242a2:	bf00      	nop

080242a4 <OBJ_GetObjDesc>:
         to define the object dictionary independent of the sdoserv-files

*////////////////////////////////////////////////////////////////////////////////////////

OBJCONST TSDOINFOOBJDESC OBJMEM * OBJ_GetObjDesc(OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 80242a4:	b480      	push	{r7}
 80242a6:	b083      	sub	sp, #12
 80242a8:	af00      	add	r7, sp, #0
 80242aa:	6078      	str	r0, [r7, #4]
    return &pObjEntry->ObjDesc;
 80242ac:	687b      	ldr	r3, [r7, #4]
 80242ae:	330a      	adds	r3, #10
}
 80242b0:	4618      	mov	r0, r3
 80242b2:	370c      	adds	r7, #12
 80242b4:	46bd      	mov	sp, r7
 80242b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242ba:	4770      	bx	lr

080242bc <OBJ_GetEntryOffset>:

 \brief    This function calculates the bit offset of the entry in the object's variable
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 OBJ_GetEntryOffset(UINT8 subindex, OBJCONST TOBJECT OBJMEM * pObjEntry)
{
 80242bc:	b480      	push	{r7}
 80242be:	b087      	sub	sp, #28
 80242c0:	af00      	add	r7, sp, #0
 80242c2:	4603      	mov	r3, r0
 80242c4:	6039      	str	r1, [r7, #0]
 80242c6:	71fb      	strb	r3, [r7, #7]
    UINT16 i;
    /* bitOffset will be initialized with the bit offset of subindex 1 */
    UINT16 bitOffset = 0;
 80242c8:	2300      	movs	r3, #0
 80242ca:	82bb      	strh	r3, [r7, #20]
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 80242cc:	683b      	ldr	r3, [r7, #0]
 80242ce:	899b      	ldrh	r3, [r3, #12]
 80242d0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80242d4:	121b      	asrs	r3, r3, #8
 80242d6:	73fb      	strb	r3, [r7, #15]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;

    
    if(subindex > 0)
 80242d8:	79fb      	ldrb	r3, [r7, #7]
 80242da:	2b00      	cmp	r3, #0
 80242dc:	d002      	beq.n	80242e4 <OBJ_GetEntryOffset+0x28>
    {
        /*subindex 1 has an offset of 16Bit (even if Si0 is only an UINT8) */
        bitOffset +=16;
 80242de:	8abb      	ldrh	r3, [r7, #20]
 80242e0:	3310      	adds	r3, #16
 80242e2:	82bb      	strh	r3, [r7, #20]
    }

    if (objCode == OBJCODE_VAR)
 80242e4:	7bfb      	ldrb	r3, [r7, #15]
 80242e6:	2b07      	cmp	r3, #7
 80242e8:	d101      	bne.n	80242ee <OBJ_GetEntryOffset+0x32>
    {
        return 0;
 80242ea:	2300      	movs	r3, #0
 80242ec:	e0a9      	b.n	8024442 <OBJ_GetEntryOffset+0x186>
    }

    for (i = 1; i <= subindex; i++)
 80242ee:	2301      	movs	r3, #1
 80242f0:	82fb      	strh	r3, [r7, #22]
 80242f2:	e09f      	b.n	8024434 <OBJ_GetEntryOffset+0x178>
    {
        /* get the entry description */
        if ((objCode == OBJCODE_ARR)
 80242f4:	7bfb      	ldrb	r3, [r7, #15]
 80242f6:	2b08      	cmp	r3, #8
 80242f8:	d104      	bne.n	8024304 <OBJ_GetEntryOffset+0x48>
           )
           {
            pEntry = &pObjEntry->pEntryDesc[1];
 80242fa:	683b      	ldr	r3, [r7, #0]
 80242fc:	691b      	ldr	r3, [r3, #16]
 80242fe:	3306      	adds	r3, #6
 8024300:	613b      	str	r3, [r7, #16]
 8024302:	e008      	b.n	8024316 <OBJ_GetEntryOffset+0x5a>
           }
        else
        {
            pEntry = &pObjEntry->pEntryDesc[i];
 8024304:	683b      	ldr	r3, [r7, #0]
 8024306:	6919      	ldr	r1, [r3, #16]
 8024308:	8afa      	ldrh	r2, [r7, #22]
 802430a:	4613      	mov	r3, r2
 802430c:	005b      	lsls	r3, r3, #1
 802430e:	4413      	add	r3, r2
 8024310:	005b      	lsls	r3, r3, #1
 8024312:	440b      	add	r3, r1
 8024314:	613b      	str	r3, [r7, #16]
        }

        switch (pEntry->DataType)
 8024316:	693b      	ldr	r3, [r7, #16]
 8024318:	881b      	ldrh	r3, [r3, #0]
 802431a:	2b15      	cmp	r3, #21
 802431c:	d06b      	beq.n	80243f6 <OBJ_GetEntryOffset+0x13a>
 802431e:	2b15      	cmp	r3, #21
 8024320:	dc0f      	bgt.n	8024342 <OBJ_GetEntryOffset+0x86>
 8024322:	2b08      	cmp	r3, #8
 8024324:	dc08      	bgt.n	8024338 <OBJ_GetEntryOffset+0x7c>
 8024326:	2b07      	cmp	r3, #7
 8024328:	da43      	bge.n	80243b2 <OBJ_GetEntryOffset+0xf6>
 802432a:	2b04      	cmp	r3, #4
 802432c:	d041      	beq.n	80243b2 <OBJ_GetEntryOffset+0xf6>
 802432e:	2b06      	cmp	r3, #6
 8024330:	d020      	beq.n	8024374 <OBJ_GetEntryOffset+0xb8>
 8024332:	2b03      	cmp	r3, #3
 8024334:	d01e      	beq.n	8024374 <OBJ_GetEntryOffset+0xb8>
 8024336:	e06e      	b.n	8024416 <OBJ_GetEntryOffset+0x15a>
 8024338:	2b0b      	cmp	r3, #11
 802433a:	d01b      	beq.n	8024374 <OBJ_GetEntryOffset+0xb8>
 802433c:	2b11      	cmp	r3, #17
 802433e:	d05a      	beq.n	80243f6 <OBJ_GetEntryOffset+0x13a>
 8024340:	e069      	b.n	8024416 <OBJ_GetEntryOffset+0x15a>
 8024342:	2b2e      	cmp	r3, #46	; 0x2e
 8024344:	d016      	beq.n	8024374 <OBJ_GetEntryOffset+0xb8>
 8024346:	2b2e      	cmp	r3, #46	; 0x2e
 8024348:	dc06      	bgt.n	8024358 <OBJ_GetEntryOffset+0x9c>
 802434a:	2b1f      	cmp	r3, #31
 802434c:	d012      	beq.n	8024374 <OBJ_GetEntryOffset+0xb8>
 802434e:	2b20      	cmp	r3, #32
 8024350:	d02f      	beq.n	80243b2 <OBJ_GetEntryOffset+0xf6>
 8024352:	2b1b      	cmp	r3, #27
 8024354:	d04f      	beq.n	80243f6 <OBJ_GetEntryOffset+0x13a>
 8024356:	e05e      	b.n	8024416 <OBJ_GetEntryOffset+0x15a>
 8024358:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 802435c:	d00a      	beq.n	8024374 <OBJ_GetEntryOffset+0xb8>
 802435e:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 8024362:	dc02      	bgt.n	802436a <OBJ_GetEntryOffset+0xae>
 8024364:	2b2f      	cmp	r3, #47	; 0x2f
 8024366:	d024      	beq.n	80243b2 <OBJ_GetEntryOffset+0xf6>
 8024368:	e055      	b.n	8024416 <OBJ_GetEntryOffset+0x15a>
 802436a:	f2a3 2362 	subw	r3, r3, #610	; 0x262
 802436e:	2b01      	cmp	r3, #1
 8024370:	d851      	bhi.n	8024416 <OBJ_GetEntryOffset+0x15a>
 8024372:	e01e      	b.n	80243b2 <OBJ_GetEntryOffset+0xf6>
        case    DEFTYPE_ARRAY_OF_INT :

#if OBJ_WORD_ALIGN    || OBJ_DWORD_ALIGN
            /* the 16-bit variables in the structure are word-aligned,
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
 8024374:	8abb      	ldrh	r3, [r7, #20]
 8024376:	330f      	adds	r3, #15
 8024378:	b29b      	uxth	r3, r3
 802437a:	f023 030f 	bic.w	r3, r3, #15
 802437e:	82bb      	strh	r3, [r7, #20]
#endif


            if (i < subindex)
 8024380:	79fb      	ldrb	r3, [r7, #7]
 8024382:	b29b      	uxth	r3, r3
 8024384:	8afa      	ldrh	r2, [r7, #22]
 8024386:	429a      	cmp	r2, r3
 8024388:	d212      	bcs.n	80243b0 <OBJ_GetEntryOffset+0xf4>
            {
                if((pEntry->DataType == DEFTYPE_UNICODE_STRING)
 802438a:	693b      	ldr	r3, [r7, #16]
 802438c:	881b      	ldrh	r3, [r3, #0]
 802438e:	2b0b      	cmp	r3, #11
 8024390:	d004      	beq.n	802439c <OBJ_GetEntryOffset+0xe0>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_INT))
 8024392:	693b      	ldr	r3, [r7, #16]
 8024394:	881b      	ldrh	r3, [r3, #0]
 8024396:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 802439a:	d105      	bne.n	80243a8 <OBJ_GetEntryOffset+0xec>
                {
                    bitOffset += pEntry->BitLength;
 802439c:	693b      	ldr	r3, [r7, #16]
 802439e:	885a      	ldrh	r2, [r3, #2]
 80243a0:	8abb      	ldrh	r3, [r7, #20]
 80243a2:	4413      	add	r3, r2
 80243a4:	82bb      	strh	r3, [r7, #20]
 80243a6:	e003      	b.n	80243b0 <OBJ_GetEntryOffset+0xf4>
                }
                else
                {
                    bitOffset += 16;
 80243a8:	8abb      	ldrh	r3, [r7, #20]
 80243aa:	3310      	adds	r3, #16
 80243ac:	82bb      	strh	r3, [r7, #20]
                }
            }
            break;
 80243ae:	e03e      	b.n	802442e <OBJ_GetEntryOffset+0x172>
 80243b0:	e03d      	b.n	802442e <OBJ_GetEntryOffset+0x172>
        case    DEFTYPE_ARRAY_OF_DINT :
        case    DEFTYPE_ARRAY_OF_UDINT:
#if OBJ_DWORD_ALIGN
            /* the 32-bit variables in the structure are dword-aligned,
               align the actual bitOffset to a dword */
            bitOffset = (bitOffset+31) & 0xFFE0;
 80243b2:	8abb      	ldrh	r3, [r7, #20]
 80243b4:	331f      	adds	r3, #31
 80243b6:	b29b      	uxth	r3, r3
 80243b8:	f023 031f 	bic.w	r3, r3, #31
 80243bc:	82bb      	strh	r3, [r7, #20]
            /* the 32-bit variables in the structure are word-aligned,
               align the actual bitOffset to a word */
            bitOffset = (bitOffset+15) & 0xFFF0;
#endif

            if (i < subindex)
 80243be:	79fb      	ldrb	r3, [r7, #7]
 80243c0:	b29b      	uxth	r3, r3
 80243c2:	8afa      	ldrh	r2, [r7, #22]
 80243c4:	429a      	cmp	r2, r3
 80243c6:	d215      	bcs.n	80243f4 <OBJ_GetEntryOffset+0x138>
            {
                if((pEntry->DataType == DEFTYPE_ARRAY_OF_DINT)
 80243c8:	693b      	ldr	r3, [r7, #16]
 80243ca:	881b      	ldrh	r3, [r3, #0]
 80243cc:	f240 2262 	movw	r2, #610	; 0x262
 80243d0:	4293      	cmp	r3, r2
 80243d2:	d005      	beq.n	80243e0 <OBJ_GetEntryOffset+0x124>
                    ||(pEntry->DataType == DEFTYPE_ARRAY_OF_UDINT))
 80243d4:	693b      	ldr	r3, [r7, #16]
 80243d6:	881b      	ldrh	r3, [r3, #0]
 80243d8:	f240 2263 	movw	r2, #611	; 0x263
 80243dc:	4293      	cmp	r3, r2
 80243de:	d105      	bne.n	80243ec <OBJ_GetEntryOffset+0x130>
                {
                    bitOffset += pEntry->BitLength;
 80243e0:	693b      	ldr	r3, [r7, #16]
 80243e2:	885a      	ldrh	r2, [r3, #2]
 80243e4:	8abb      	ldrh	r3, [r7, #20]
 80243e6:	4413      	add	r3, r2
 80243e8:	82bb      	strh	r3, [r7, #20]
 80243ea:	e003      	b.n	80243f4 <OBJ_GetEntryOffset+0x138>
                }
                else
                {
                   bitOffset += 32;
 80243ec:	8abb      	ldrh	r3, [r7, #20]
 80243ee:	3320      	adds	r3, #32
 80243f0:	82bb      	strh	r3, [r7, #20]
                }
            }
            break;
 80243f2:	e01c      	b.n	802442e <OBJ_GetEntryOffset+0x172>
 80243f4:	e01b      	b.n	802442e <OBJ_GetEntryOffset+0x172>
        case DEFTYPE_INTEGER64:
        case DEFTYPE_UNSIGNED64:
#if OBJ_DWORD_ALIGN
            /* the 64-bit variables in the structure are dword-aligned,
               align the actual bitOffset to a dword */
            bitOffset = (bitOffset + 31) & 0xFFE0;
 80243f6:	8abb      	ldrh	r3, [r7, #20]
 80243f8:	331f      	adds	r3, #31
 80243fa:	b29b      	uxth	r3, r3
 80243fc:	f023 031f 	bic.w	r3, r3, #31
 8024400:	82bb      	strh	r3, [r7, #20]
            /* the 64-bit variables in the structure are word-aligned,
               align the actual bitOffset to a word */
            bitOffset = (bitOffset + 15) & 0xFFF0;
#endif

            if (i < subindex)
 8024402:	79fb      	ldrb	r3, [r7, #7]
 8024404:	b29b      	uxth	r3, r3
 8024406:	8afa      	ldrh	r2, [r7, #22]
 8024408:	429a      	cmp	r2, r3
 802440a:	d203      	bcs.n	8024414 <OBJ_GetEntryOffset+0x158>
            {

                bitOffset += 64;
 802440c:	8abb      	ldrh	r3, [r7, #20]
 802440e:	3340      	adds	r3, #64	; 0x40
 8024410:	82bb      	strh	r3, [r7, #20]
            }
            break;
 8024412:	e00c      	b.n	802442e <OBJ_GetEntryOffset+0x172>
 8024414:	e00b      	b.n	802442e <OBJ_GetEntryOffset+0x172>
        default:
            /* align the actual bitOffset to a byte */
            if (i < subindex)
 8024416:	79fb      	ldrb	r3, [r7, #7]
 8024418:	b29b      	uxth	r3, r3
 802441a:	8afa      	ldrh	r2, [r7, #22]
 802441c:	429a      	cmp	r2, r3
 802441e:	d205      	bcs.n	802442c <OBJ_GetEntryOffset+0x170>
            {
                bitOffset += pEntry->BitLength;
 8024420:	693b      	ldr	r3, [r7, #16]
 8024422:	885a      	ldrh	r2, [r3, #2]
 8024424:	8abb      	ldrh	r3, [r7, #20]
 8024426:	4413      	add	r3, r2
 8024428:	82bb      	strh	r3, [r7, #20]
            }
            break;
 802442a:	e7ff      	b.n	802442c <OBJ_GetEntryOffset+0x170>
 802442c:	bf00      	nop
    if (objCode == OBJCODE_VAR)
    {
        return 0;
    }

    for (i = 1; i <= subindex; i++)
 802442e:	8afb      	ldrh	r3, [r7, #22]
 8024430:	3301      	adds	r3, #1
 8024432:	82fb      	strh	r3, [r7, #22]
 8024434:	79fb      	ldrb	r3, [r7, #7]
 8024436:	b29b      	uxth	r3, r3
 8024438:	8afa      	ldrh	r2, [r7, #22]
 802443a:	429a      	cmp	r2, r3
 802443c:	f67f af5a 	bls.w	80242f4 <OBJ_GetEntryOffset+0x38>
            }
            break;
        }
    }

    return bitOffset;
 8024440:	8abb      	ldrh	r3, [r7, #20]
}
 8024442:	4618      	mov	r0, r3
 8024444:	371c      	adds	r7, #28
 8024446:	46bd      	mov	sp, r7
 8024448:	f85d 7b04 	ldr.w	r7, [sp], #4
 802444c:	4770      	bx	lr
 802444e:	bf00      	nop

08024450 <CheckSyncTypeValue>:
 \return    result                Result of the value validation

 \brief    Checks if the new Sync type value is valid
*////////////////////////////////////////////////////////////////////////////////////////
UINT8 CheckSyncTypeValue(UINT16 index, UINT16 NewSyncType)
{
 8024450:	b480      	push	{r7}
 8024452:	b083      	sub	sp, #12
 8024454:	af00      	add	r7, sp, #0
 8024456:	4603      	mov	r3, r0
 8024458:	460a      	mov	r2, r1
 802445a:	80fb      	strh	r3, [r7, #6]
 802445c:	4613      	mov	r3, r2
 802445e:	80bb      	strh	r3, [r7, #4]
    switch (NewSyncType)
 8024460:	88bb      	ldrh	r3, [r7, #4]
 8024462:	2b22      	cmp	r3, #34	; 0x22
 8024464:	f200 80bb 	bhi.w	80245de <CheckSyncTypeValue+0x18e>
 8024468:	a201      	add	r2, pc, #4	; (adr r2, 8024470 <CheckSyncTypeValue+0x20>)
 802446a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802446e:	bf00      	nop
 8024470:	080244fd 	.word	0x080244fd
 8024474:	08024501 	.word	0x08024501
 8024478:	08024573 	.word	0x08024573
 802447c:	080245a9 	.word	0x080245a9
 8024480:	080245df 	.word	0x080245df
 8024484:	080245df 	.word	0x080245df
 8024488:	080245df 	.word	0x080245df
 802448c:	080245df 	.word	0x080245df
 8024490:	080245df 	.word	0x080245df
 8024494:	080245df 	.word	0x080245df
 8024498:	080245df 	.word	0x080245df
 802449c:	080245df 	.word	0x080245df
 80244a0:	080245df 	.word	0x080245df
 80244a4:	080245df 	.word	0x080245df
 80244a8:	080245df 	.word	0x080245df
 80244ac:	080245df 	.word	0x080245df
 80244b0:	080245df 	.word	0x080245df
 80244b4:	080245df 	.word	0x080245df
 80244b8:	080245df 	.word	0x080245df
 80244bc:	080245df 	.word	0x080245df
 80244c0:	080245df 	.word	0x080245df
 80244c4:	080245df 	.word	0x080245df
 80244c8:	080245df 	.word	0x080245df
 80244cc:	080245df 	.word	0x080245df
 80244d0:	080245df 	.word	0x080245df
 80244d4:	080245df 	.word	0x080245df
 80244d8:	080245df 	.word	0x080245df
 80244dc:	080245df 	.word	0x080245df
 80244e0:	080245df 	.word	0x080245df
 80244e4:	080245df 	.word	0x080245df
 80244e8:	080245df 	.word	0x080245df
 80244ec:	080245df 	.word	0x080245df
 80244f0:	080245df 	.word	0x080245df
 80244f4:	080245df 	.word	0x080245df
 80244f8:	0802454f 	.word	0x0802454f
    {
    case SYNCTYPE_FREERUN:
        return 0; //free run sync mode is always accepted
 80244fc:	2300      	movs	r3, #0
 80244fe:	e06f      	b.n	80245e0 <CheckSyncTypeValue+0x190>

    case SYNCTYPE_SM_SYNCHRON:
        if ((index == 0x1C32) 
 8024500:	88fb      	ldrh	r3, [r7, #6]
 8024502:	f641 4232 	movw	r2, #7218	; 0x1c32
 8024506:	4293      	cmp	r3, r2
 8024508:	d10b      	bne.n	8024522 <CheckSyncTypeValue+0xd2>
            && (nPdOutputSize > 0) 
 802450a:	4b38      	ldr	r3, [pc, #224]	; (80245ec <CheckSyncTypeValue+0x19c>)
 802450c:	881b      	ldrh	r3, [r3, #0]
 802450e:	2b00      	cmp	r3, #0
 8024510:	d007      	beq.n	8024522 <CheckSyncTypeValue+0xd2>
            && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0))
 8024512:	4b37      	ldr	r3, [pc, #220]	; (80245f0 <CheckSyncTypeValue+0x1a0>)
 8024514:	899b      	ldrh	r3, [r3, #12]
 8024516:	f003 0302 	and.w	r3, r3, #2
 802451a:	2b00      	cmp	r3, #0
 802451c:	dd01      	ble.n	8024522 <CheckSyncTypeValue+0xd2>
        {
            /*SyncManager sync mode is supported and output process data is configured*/
            return 0;
 802451e:	2300      	movs	r3, #0
 8024520:	e05e      	b.n	80245e0 <CheckSyncTypeValue+0x190>
        }
        else
        if ((index == 0x1C33) 
 8024522:	88fb      	ldrh	r3, [r7, #6]
 8024524:	f641 4233 	movw	r2, #7219	; 0x1c33
 8024528:	4293      	cmp	r3, r2
 802452a:	d10f      	bne.n	802454c <CheckSyncTypeValue+0xfc>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 802452c:	4b31      	ldr	r3, [pc, #196]	; (80245f4 <CheckSyncTypeValue+0x1a4>)
 802452e:	899b      	ldrh	r3, [r3, #12]
 8024530:	f003 0302 	and.w	r3, r3, #2
 8024534:	2b00      	cmp	r3, #0
 8024536:	dd09      	ble.n	802454c <CheckSyncTypeValue+0xfc>
            && (nPdOutputSize == 0) 
 8024538:	4b2c      	ldr	r3, [pc, #176]	; (80245ec <CheckSyncTypeValue+0x19c>)
 802453a:	881b      	ldrh	r3, [r3, #0]
 802453c:	2b00      	cmp	r3, #0
 802453e:	d105      	bne.n	802454c <CheckSyncTypeValue+0xfc>
            && (nPdInputSize > 0))
 8024540:	4b2d      	ldr	r3, [pc, #180]	; (80245f8 <CheckSyncTypeValue+0x1a8>)
 8024542:	881b      	ldrh	r3, [r3, #0]
 8024544:	2b00      	cmp	r3, #0
 8024546:	d001      	beq.n	802454c <CheckSyncTypeValue+0xfc>
            {
                /*SyncManager sync mode is supported and input only shall be configured*/
                return 0;
 8024548:	2300      	movs	r3, #0
 802454a:	e049      	b.n	80245e0 <CheckSyncTypeValue+0x190>
            }
        break;
 802454c:	e047      	b.n	80245de <CheckSyncTypeValue+0x18e>

    case SYNCTYPE_SM2_SYNCHRON:
        if ((index == 0x1C33) 
 802454e:	88fb      	ldrh	r3, [r7, #6]
 8024550:	f641 4233 	movw	r2, #7219	; 0x1c33
 8024554:	4293      	cmp	r3, r2
 8024556:	d10b      	bne.n	8024570 <CheckSyncTypeValue+0x120>
            && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_SYNCHRONSUPP) > 0)
 8024558:	4b26      	ldr	r3, [pc, #152]	; (80245f4 <CheckSyncTypeValue+0x1a4>)
 802455a:	899b      	ldrh	r3, [r3, #12]
 802455c:	f003 0302 	and.w	r3, r3, #2
 8024560:	2b00      	cmp	r3, #0
 8024562:	dd05      	ble.n	8024570 <CheckSyncTypeValue+0x120>
            && (nPdOutputSize > 0))
 8024564:	4b21      	ldr	r3, [pc, #132]	; (80245ec <CheckSyncTypeValue+0x19c>)
 8024566:	881b      	ldrh	r3, [r3, #0]
 8024568:	2b00      	cmp	r3, #0
 802456a:	d001      	beq.n	8024570 <CheckSyncTypeValue+0x120>
            {
                /*SyncManager sync mode is supported and outputs are defined*/
                return 0;
 802456c:	2300      	movs	r3, #0
 802456e:	e037      	b.n	80245e0 <CheckSyncTypeValue+0x190>
            }
        break;
 8024570:	e035      	b.n	80245de <CheckSyncTypeValue+0x18e>

    case SYNCTYPE_DCSYNC0:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 8024572:	88fb      	ldrh	r3, [r7, #6]
 8024574:	f641 4232 	movw	r2, #7218	; 0x1c32
 8024578:	4293      	cmp	r3, r2
 802457a:	d107      	bne.n	802458c <CheckSyncTypeValue+0x13c>
 802457c:	4b1c      	ldr	r3, [pc, #112]	; (80245f0 <CheckSyncTypeValue+0x1a0>)
 802457e:	899b      	ldrh	r3, [r3, #12]
 8024580:	f003 0304 	and.w	r3, r3, #4
 8024584:	2b00      	cmp	r3, #0
 8024586:	dd01      	ble.n	802458c <CheckSyncTypeValue+0x13c>
        {
            return 0;
 8024588:	2300      	movs	r3, #0
 802458a:	e029      	b.n	80245e0 <CheckSyncTypeValue+0x190>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC0SUPP) > 0))
 802458c:	88fb      	ldrh	r3, [r7, #6]
 802458e:	f641 4233 	movw	r2, #7219	; 0x1c33
 8024592:	4293      	cmp	r3, r2
 8024594:	d107      	bne.n	80245a6 <CheckSyncTypeValue+0x156>
 8024596:	4b17      	ldr	r3, [pc, #92]	; (80245f4 <CheckSyncTypeValue+0x1a4>)
 8024598:	899b      	ldrh	r3, [r3, #12]
 802459a:	f003 0304 	and.w	r3, r3, #4
 802459e:	2b00      	cmp	r3, #0
 80245a0:	dd01      	ble.n	80245a6 <CheckSyncTypeValue+0x156>
        {
            return 0;
 80245a2:	2300      	movs	r3, #0
 80245a4:	e01c      	b.n	80245e0 <CheckSyncTypeValue+0x190>
        }
        break;
 80245a6:	e01a      	b.n	80245de <CheckSyncTypeValue+0x18e>

    case SYNCTYPE_DCSYNC1:
        if ((index == 0x1C32) && ((sSyncManOutPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 80245a8:	88fb      	ldrh	r3, [r7, #6]
 80245aa:	f641 4232 	movw	r2, #7218	; 0x1c32
 80245ae:	4293      	cmp	r3, r2
 80245b0:	d107      	bne.n	80245c2 <CheckSyncTypeValue+0x172>
 80245b2:	4b0f      	ldr	r3, [pc, #60]	; (80245f0 <CheckSyncTypeValue+0x1a0>)
 80245b4:	899b      	ldrh	r3, [r3, #12]
 80245b6:	f003 0308 	and.w	r3, r3, #8
 80245ba:	2b00      	cmp	r3, #0
 80245bc:	dd01      	ble.n	80245c2 <CheckSyncTypeValue+0x172>
        {
            return 0;
 80245be:	2300      	movs	r3, #0
 80245c0:	e00e      	b.n	80245e0 <CheckSyncTypeValue+0x190>
        }
        else
        if ((index == 0x1C33) && ((sSyncManInPar.u16SyncTypesSupported & SYNCTYPE_DCSYNC1SUPP) > 0))
 80245c2:	88fb      	ldrh	r3, [r7, #6]
 80245c4:	f641 4233 	movw	r2, #7219	; 0x1c33
 80245c8:	4293      	cmp	r3, r2
 80245ca:	d107      	bne.n	80245dc <CheckSyncTypeValue+0x18c>
 80245cc:	4b09      	ldr	r3, [pc, #36]	; (80245f4 <CheckSyncTypeValue+0x1a4>)
 80245ce:	899b      	ldrh	r3, [r3, #12]
 80245d0:	f003 0308 	and.w	r3, r3, #8
 80245d4:	2b00      	cmp	r3, #0
 80245d6:	dd01      	ble.n	80245dc <CheckSyncTypeValue+0x18c>
        {
            return 0;
 80245d8:	2300      	movs	r3, #0
 80245da:	e001      	b.n	80245e0 <CheckSyncTypeValue+0x190>
        }
        break;
 80245dc:	bf00      	nop
    } //switch 
    return ABORTIDX_VALUE_EXCEEDED;
 80245de:	2312      	movs	r3, #18

}
 80245e0:	4618      	mov	r0, r3
 80245e2:	370c      	adds	r7, #12
 80245e4:	46bd      	mov	sp, r7
 80245e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80245ea:	4770      	bx	lr
 80245ec:	1fff2a86 	.word	0x1fff2a86
 80245f0:	1fff2ba4 	.word	0x1fff2ba4
 80245f4:	1fff2b60 	.word	0x1fff2b60
 80245f8:	1fff2ab2 	.word	0x1fff2ab2

080245fc <OBJ_Read>:

 \brief    This function reads the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Read( UINT16 index, UINT8 subindex, UINT32 objSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 80245fc:	b590      	push	{r4, r7, lr}
 80245fe:	b091      	sub	sp, #68	; 0x44
 8024600:	af02      	add	r7, sp, #8
 8024602:	60ba      	str	r2, [r7, #8]
 8024604:	607b      	str	r3, [r7, #4]
 8024606:	4603      	mov	r3, r0
 8024608:	81fb      	strh	r3, [r7, #14]
 802460a:	460b      	mov	r3, r1
 802460c:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 802460e:	7b7b      	ldrb	r3, [r7, #13]
 8024610:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8024612:	687b      	ldr	r3, [r7, #4]
 8024614:	899b      	ldrh	r3, [r3, #12]
 8024616:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 802461a:	121b      	asrs	r3, r3, #8
 802461c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    UINT16 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8024620:	687b      	ldr	r3, [r7, #4]
 8024622:	899b      	ldrh	r3, [r3, #12]
 8024624:	b2db      	uxtb	r3, r3
 8024626:	86bb      	strh	r3, [r7, #52]	; 0x34
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    /* lastSubindex is used for complete access to make loop over the requested entries
    to be read, we initialize this variable with the requested subindex that only
    one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 8024628:	7b7b      	ldrb	r3, [r7, #13]
 802462a:	867b      	strh	r3, [r7, #50]	; 0x32

    if ( objCode != OBJCODE_VAR && index >= 0x1000 )
 802462c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8024630:	2b07      	cmp	r3, #7
 8024632:	d008      	beq.n	8024646 <OBJ_Read+0x4a>
 8024634:	89fb      	ldrh	r3, [r7, #14]
 8024636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802463a:	d304      	bcc.n	8024646 <OBJ_Read+0x4a>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
        actual value of subindex 0, which is stored as UINT16 at the beginning of the
        object's variable */
        maxSubindex = (*((UINT16 *) (pObjEntry->pVarPtr))) & 0x00FF;
 802463c:	687b      	ldr	r3, [r7, #4]
 802463e:	699b      	ldr	r3, [r3, #24]
 8024640:	881b      	ldrh	r3, [r3, #0]
 8024642:	b2db      	uxtb	r3, r3
 8024644:	86bb      	strh	r3, [r7, #52]	; 0x34

    }

    if ( bCompleteAccess )
 8024646:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 802464a:	2b00      	cmp	r3, #0
 802464c:	d00c      	beq.n	8024668 <OBJ_Read+0x6c>
    {
        if ( objCode == OBJCODE_VAR || index < 0x1000 )
 802464e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8024652:	2b07      	cmp	r3, #7
 8024654:	d003      	beq.n	802465e <OBJ_Read+0x62>
 8024656:	89fb      	ldrh	r3, [r7, #14]
 8024658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802465c:	d201      	bcs.n	8024662 <OBJ_Read+0x66>
        {
            /* complete access is not supported with simple objects or ENUM descriptions */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 802465e:	2305      	movs	r3, #5
 8024660:	e2b0      	b.n	8024bc4 <OBJ_Read+0x5c8>
        }


        /* we read until the maximum subindex */
        lastSubindex = maxSubindex;
 8024662:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8024664:	867b      	strh	r3, [r7, #50]	; 0x32
 8024666:	e02d      	b.n	80246c4 <OBJ_Read+0xc8>
    }
    else
        if ( subindex > maxSubindex )
 8024668:	7b7b      	ldrb	r3, [r7, #13]
 802466a:	b29b      	uxth	r3, r3
 802466c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 802466e:	429a      	cmp	r2, r3
 8024670:	d201      	bcs.n	8024676 <OBJ_Read+0x7a>
        {
            /* the maximum subindex is reached */
            return ABORTIDX_SUBINDEX_NOT_EXISTING;
 8024672:	2311      	movs	r3, #17
 8024674:	e2a6      	b.n	8024bc4 <OBJ_Read+0x5c8>
        }
        else
        {
            /* get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 8024676:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024678:	b2db      	uxtb	r3, r3
 802467a:	6878      	ldr	r0, [r7, #4]
 802467c:	4619      	mov	r1, r3
 802467e:	f7ff fde5 	bl	802424c <OBJ_GetEntryDesc>
 8024682:	6278      	str	r0, [r7, #36]	; 0x24

            /*Check access only for non-align entries*/
            if(pEntry->ObjAccess != 0x0)
 8024684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024686:	889b      	ldrh	r3, [r3, #4]
 8024688:	2b00      	cmp	r3, #0
 802468a:	d019      	beq.n	80246c0 <OBJ_Read+0xc4>
            {
                /* check if we have read access (bits 0-2 (PREOP, SAFEOP, OP) of ObjAccess)
                by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
                if (0 == (((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) & (nAlStatus & STATE_MASK)))
 802468c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802468e:	889b      	ldrh	r3, [r3, #4]
 8024690:	b2db      	uxtb	r3, r3
 8024692:	f003 0307 	and.w	r3, r3, #7
 8024696:	b2db      	uxtb	r3, r3
 8024698:	005b      	lsls	r3, r3, #1
 802469a:	b2db      	uxtb	r3, r3
 802469c:	461a      	mov	r2, r3
 802469e:	4ba7      	ldr	r3, [pc, #668]	; (802493c <OBJ_Read+0x340>)
 80246a0:	781b      	ldrb	r3, [r3, #0]
 80246a2:	f003 030f 	and.w	r3, r3, #15
 80246a6:	4013      	ands	r3, r2
 80246a8:	2b00      	cmp	r3, #0
 80246aa:	d10b      	bne.n	80246c4 <OBJ_Read+0xc8>
                {
                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 80246ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80246ae:	889b      	ldrh	r3, [r3, #4]
 80246b0:	f003 0307 	and.w	r3, r3, #7
 80246b4:	2b00      	cmp	r3, #0
 80246b6:	d101      	bne.n	80246bc <OBJ_Read+0xc0>
                    {
                        /* it is a write only entry */
                        return ABORTIDX_WRITE_ONLY_ENTRY;
 80246b8:	2306      	movs	r3, #6
 80246ba:	e283      	b.n	8024bc4 <OBJ_Read+0x5c8>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 80246bc:	231a      	movs	r3, #26
 80246be:	e281      	b.n	8024bc4 <OBJ_Read+0x5c8>
                    }
                }
            }
            else
            {
                return ABORTIDX_UNSUPPORTED_ACCESS;
 80246c0:	2305      	movs	r3, #5
 80246c2:	e27f      	b.n	8024bc4 <OBJ_Read+0x5c8>
            }

        }

    /* ECATCHANGE_START(V5.13) COE4*/
        if (pAPPL_CoeReadInd != NULL)
 80246c4:	4b9e      	ldr	r3, [pc, #632]	; (8024940 <OBJ_Read+0x344>)
 80246c6:	681b      	ldr	r3, [r3, #0]
 80246c8:	2b00      	cmp	r3, #0
 80246ca:	d00b      	beq.n	80246e4 <OBJ_Read+0xe8>
        {
            pAPPL_CoeReadInd(index, subindex, bCompleteAccess);
 80246cc:	4b9c      	ldr	r3, [pc, #624]	; (8024940 <OBJ_Read+0x344>)
 80246ce:	681b      	ldr	r3, [r3, #0]
 80246d0:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80246d4:	2a00      	cmp	r2, #0
 80246d6:	bf14      	ite	ne
 80246d8:	2201      	movne	r2, #1
 80246da:	2200      	moveq	r2, #0
 80246dc:	b2d2      	uxtb	r2, r2
 80246de:	89f8      	ldrh	r0, [r7, #14]
 80246e0:	7b79      	ldrb	r1, [r7, #13]
 80246e2:	4798      	blx	r3
        }
        /* ECATCHANGE_END(V5.13) COE4*/

        if ( pObjEntry->Read != NULL )
 80246e4:	687b      	ldr	r3, [r7, #4]
 80246e6:	69db      	ldr	r3, [r3, #28]
 80246e8:	2b00      	cmp	r3, #0
 80246ea:	d00d      	beq.n	8024708 <OBJ_Read+0x10c>
        {
            /* Read function is defined, we call the object specific read function */
            return pObjEntry->Read(index, subindex, objSize, pData, bCompleteAccess);
 80246ec:	687b      	ldr	r3, [r7, #4]
 80246ee:	69dc      	ldr	r4, [r3, #28]
 80246f0:	89f9      	ldrh	r1, [r7, #14]
 80246f2:	7b7a      	ldrb	r2, [r7, #13]
 80246f4:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80246f8:	9300      	str	r3, [sp, #0]
 80246fa:	4608      	mov	r0, r1
 80246fc:	4611      	mov	r1, r2
 80246fe:	68ba      	ldr	r2, [r7, #8]
 8024700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024702:	47a0      	blx	r4
 8024704:	4603      	mov	r3, r0
 8024706:	e25d      	b.n	8024bc4 <OBJ_Read+0x5c8>
        }
        else if ( index < 0x1000 && subindex != 0 )
 8024708:	89fb      	ldrh	r3, [r7, #14]
 802470a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802470e:	d232      	bcs.n	8024776 <OBJ_Read+0x17a>
 8024710:	7b7b      	ldrb	r3, [r7, #13]
 8024712:	2b00      	cmp	r3, #0
 8024714:	d02f      	beq.n	8024776 <OBJ_Read+0x17a>
        {
            /* an ENUM description is read */
            UINT16 size;
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 8024716:	687b      	ldr	r3, [r7, #4]
 8024718:	699b      	ldr	r3, [r3, #24]
 802471a:	623b      	str	r3, [r7, #32]
            CHAR **p;

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 802471c:	7b7b      	ldrb	r3, [r7, #13]
 802471e:	6878      	ldr	r0, [r7, #4]
 8024720:	4619      	mov	r1, r3
 8024722:	f7ff fd93 	bl	802424c <OBJ_GetEntryDesc>
 8024726:	6278      	str	r0, [r7, #36]	; 0x24
            size = BIT2BYTE(pEntry->BitLength);
 8024728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802472a:	885b      	ldrh	r3, [r3, #2]
 802472c:	3307      	adds	r3, #7
 802472e:	10db      	asrs	r3, r3, #3
 8024730:	83fb      	strh	r3, [r7, #30]

            p = (CHAR **) pVarPtr;
 8024732:	6a3b      	ldr	r3, [r7, #32]
 8024734:	61bb      	str	r3, [r7, #24]
            pVarPtr = (UINT16 MBXMEM *)p[subindex-1];
 8024736:	7b7b      	ldrb	r3, [r7, #13]
 8024738:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 802473c:	3b01      	subs	r3, #1
 802473e:	009b      	lsls	r3, r3, #2
 8024740:	69ba      	ldr	r2, [r7, #24]
 8024742:	4413      	add	r3, r2
 8024744:	681b      	ldr	r3, [r3, #0]
 8024746:	623b      	str	r3, [r7, #32]
            /*ECATCHANGE_START(V5.13) */
            {
            // Get enum value (first 32Bit)
/*ECATCHANGE_START(V5.13) */

            pData[0] = pVarPtr[0];
 8024748:	6a3b      	ldr	r3, [r7, #32]
 802474a:	881a      	ldrh	r2, [r3, #0]
 802474c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802474e:	801a      	strh	r2, [r3, #0]
            pData[1] = pVarPtr[1];
 8024750:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024752:	3302      	adds	r3, #2
 8024754:	6a3a      	ldr	r2, [r7, #32]
 8024756:	8852      	ldrh	r2, [r2, #2]
 8024758:	801a      	strh	r2, [r3, #0]
            pData += 2;
 802475a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802475c:	3304      	adds	r3, #4
 802475e:	64bb      	str	r3, [r7, #72]	; 0x48
            pVarPtr += 2;
 8024760:	6a3b      	ldr	r3, [r7, #32]
 8024762:	3304      	adds	r3, #4
 8024764:	623b      	str	r3, [r7, #32]
/*ECATCHANGE_END(V5.13) */

            // Get enum description
            OBJTOMBXSTRCPY(pData,pVarPtr,size-4);
 8024766:	8bfb      	ldrh	r3, [r7, #30]
 8024768:	3b04      	subs	r3, #4
 802476a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 802476c:	6a39      	ldr	r1, [r7, #32]
 802476e:	461a      	mov	r2, r3
 8024770:	f005 ff62 	bl	802a638 <memcpy>
        {
            /* Read function is defined, we call the object specific read function */
            return pObjEntry->Read(index, subindex, objSize, pData, bCompleteAccess);
        }
        else if ( index < 0x1000 && subindex != 0 )
        {
 8024774:	e225      	b.n	8024bc2 <OBJ_Read+0x5c6>
            OBJTOMBXSTRCPY(pData,pVarPtr,size-4);
            }
        }
        else
        {
            UINT8 bRead = 0x0;
 8024776:	2300      	movs	r3, #0
 8024778:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
            UINT8 result = 0;
 802477c:	2300      	movs	r3, #0
 802477e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30


            /* a variable object is read */
            for (i = subindex; i <= lastSubindex; i++)
 8024782:	7b7b      	ldrb	r3, [r7, #13]
 8024784:	86fb      	strh	r3, [r7, #54]	; 0x36
 8024786:	e210      	b.n	8024baa <OBJ_Read+0x5ae>
            {
                /* if only a single entry is requested, this loop will only be done once */
                UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 8024788:	687b      	ldr	r3, [r7, #4]
 802478a:	699b      	ldr	r3, [r3, #24]
 802478c:	617b      	str	r3, [r7, #20]
                UINT16 bitOffset = 0;
 802478e:	2300      	movs	r3, #0
 8024790:	85fb      	strh	r3, [r7, #46]	; 0x2e

                
                if (i == 0)
 8024792:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024794:	2b00      	cmp	r3, #0
 8024796:	d00b      	beq.n	80247b0 <OBJ_Read+0x1b4>
                {
                    /* subindex 0 is requested, the entry's data is at the beginning of the object's variable */
                }
                else if ( index >= 0x1000 )
 8024798:	89fb      	ldrh	r3, [r7, #14]
 802479a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802479e:	d307      	bcc.n	80247b0 <OBJ_Read+0x1b4>
                {
                    /* subindex 1-n of an variable object is requested, we get the offset of the variable here */
                    bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 80247a0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80247a2:	b2db      	uxtb	r3, r3
 80247a4:	4618      	mov	r0, r3
 80247a6:	6879      	ldr	r1, [r7, #4]
 80247a8:	f7ff fd88 	bl	80242bc <OBJ_GetEntryOffset>
 80247ac:	4603      	mov	r3, r0
 80247ae:	85fb      	strh	r3, [r7, #46]	; 0x2e
                }

                /* we increment the variable pointer to the corresponding word address */
                pVarPtr += (bitOffset >> 4);
 80247b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80247b2:	091b      	lsrs	r3, r3, #4
 80247b4:	b29b      	uxth	r3, r3
 80247b6:	005b      	lsls	r3, r3, #1
 80247b8:	697a      	ldr	r2, [r7, #20]
 80247ba:	4413      	add	r3, r2
 80247bc:	617b      	str	r3, [r7, #20]

                /* get the corresponding entry description */
                pEntry = OBJ_GetEntryDesc(pObjEntry, (UINT8)i);
 80247be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80247c0:	b2db      	uxtb	r3, r3
 80247c2:	6878      	ldr	r0, [r7, #4]
 80247c4:	4619      	mov	r1, r3
 80247c6:	f7ff fd41 	bl	802424c <OBJ_GetEntryDesc>
 80247ca:	6278      	str	r0, [r7, #36]	; 0x24
                if (0 != (((UINT8) ((pEntry->ObjAccess & ACCESS_READ)<<1)) & (nAlStatus & STATE_MASK)) )
 80247cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80247ce:	889b      	ldrh	r3, [r3, #4]
 80247d0:	b2db      	uxtb	r3, r3
 80247d2:	f003 0307 	and.w	r3, r3, #7
 80247d6:	b2db      	uxtb	r3, r3
 80247d8:	005b      	lsls	r3, r3, #1
 80247da:	b2db      	uxtb	r3, r3
 80247dc:	461a      	mov	r2, r3
 80247de:	4b57      	ldr	r3, [pc, #348]	; (802493c <OBJ_Read+0x340>)
 80247e0:	781b      	ldrb	r3, [r3, #0]
 80247e2:	f003 030f 	and.w	r3, r3, #15
 80247e6:	4013      	ands	r3, r2
 80247e8:	2b00      	cmp	r3, #0
 80247ea:	f000 8197 	beq.w	8024b1c <OBJ_Read+0x520>
                {
                    if ( i == subindex                                     /* requested entry */
 80247ee:	7b7b      	ldrb	r3, [r7, #13]
 80247f0:	b29b      	uxth	r3, r3
 80247f2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80247f4:	429a      	cmp	r2, r3
 80247f6:	d00a      	beq.n	802480e <OBJ_Read+0x212>
                        || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 80247f8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80247fc:	2b00      	cmp	r3, #0
 80247fe:	f000 818c 	beq.w	8024b1a <OBJ_Read+0x51e>
 8024802:	7b7b      	ldrb	r3, [r7, #13]
 8024804:	b29b      	uxth	r3, r3
 8024806:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8024808:	429a      	cmp	r2, r3
 802480a:	f0c0 8186 	bcc.w	8024b1a <OBJ_Read+0x51e>
                    {
                        UINT16 bitMask;

                        /* we have to copy the entry */
                        if ( i == 0 && objCode != OBJCODE_VAR )
 802480e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024810:	2b00      	cmp	r3, #0
 8024812:	d10a      	bne.n	802482a <OBJ_Read+0x22e>
 8024814:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8024818:	2b07      	cmp	r3, #7
 802481a:	d006      	beq.n	802482a <OBJ_Read+0x22e>
                        {
                            /* we read subindex 0 of an array or record */
                            {
                                pData[0] = SWAPWORD((UINT16)maxSubindex);
 802481c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802481e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8024820:	801a      	strh	r2, [r3, #0]
                            }

                            /* we increment the destination pointer by 2 because the subindex 0 will be
                            transmitted as UINT16 for a complete access */
                            pData++;
 8024822:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024824:	3302      	adds	r3, #2
 8024826:	64bb      	str	r3, [r7, #72]	; 0x48
 8024828:	e177      	b.n	8024b1a <OBJ_Read+0x51e>
                        }
                        else
                        {
                            UINT16 dataType = pEntry->DataType;
 802482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802482c:	881b      	ldrh	r3, [r3, #0]
 802482e:	85bb      	strh	r3, [r7, #44]	; 0x2c
                            
                            if (pEntry->DataType >= 0x700)
 8024830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024832:	881b      	ldrh	r3, [r3, #0]
 8024834:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8024838:	d315      	bcc.n	8024866 <OBJ_Read+0x26a>
                            {
                                /* the ENUM data types are defined from index 0x700 in this example
                                convert in standard data type for the read access */
                                if ( pEntry->BitLength <= 8 )
 802483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802483c:	885b      	ldrh	r3, [r3, #2]
 802483e:	2b08      	cmp	r3, #8
 8024840:	d804      	bhi.n	802484c <OBJ_Read+0x250>
                                {
                                    dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 8024842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024844:	885b      	ldrh	r3, [r3, #2]
 8024846:	332f      	adds	r3, #47	; 0x2f
 8024848:	85bb      	strh	r3, [r7, #44]	; 0x2c
 802484a:	e00c      	b.n	8024866 <OBJ_Read+0x26a>
                                }
                                else if ( pEntry->BitLength == 16 )
 802484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802484e:	885b      	ldrh	r3, [r3, #2]
 8024850:	2b10      	cmp	r3, #16
 8024852:	d102      	bne.n	802485a <OBJ_Read+0x25e>
                                {
                                    dataType = DEFTYPE_UNSIGNED16;
 8024854:	2306      	movs	r3, #6
 8024856:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8024858:	e005      	b.n	8024866 <OBJ_Read+0x26a>
                                }
                                else if ( pEntry->BitLength == 32 )
 802485a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802485c:	885b      	ldrh	r3, [r3, #2]
 802485e:	2b20      	cmp	r3, #32
 8024860:	d101      	bne.n	8024866 <OBJ_Read+0x26a>
                                {
                                    dataType = DEFTYPE_UNSIGNED32;
 8024862:	2307      	movs	r3, #7
 8024864:	85bb      	strh	r3, [r7, #44]	; 0x2c
                                }
                            }

                            switch (dataType)
 8024866:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8024868:	2b11      	cmp	r3, #17
 802486a:	f000 80e2 	beq.w	8024a32 <OBJ_Read+0x436>
 802486e:	2b11      	cmp	r3, #17
 8024870:	dc1e      	bgt.n	80248b0 <OBJ_Read+0x2b4>
 8024872:	2b05      	cmp	r3, #5
 8024874:	d068      	beq.n	8024948 <OBJ_Read+0x34c>
 8024876:	2b05      	cmp	r3, #5
 8024878:	dc0d      	bgt.n	8024896 <OBJ_Read+0x29a>
 802487a:	2b02      	cmp	r3, #2
 802487c:	dc04      	bgt.n	8024888 <OBJ_Read+0x28c>
 802487e:	2b01      	cmp	r3, #1
 8024880:	da62      	bge.n	8024948 <OBJ_Read+0x34c>
 8024882:	2b00      	cmp	r3, #0
 8024884:	d03b      	beq.n	80248fe <OBJ_Read+0x302>
 8024886:	e142      	b.n	8024b0e <OBJ_Read+0x512>
 8024888:	2b03      	cmp	r3, #3
 802488a:	f000 80af 	beq.w	80249ec <OBJ_Read+0x3f0>
 802488e:	2b04      	cmp	r3, #4
 8024890:	f000 80bb 	beq.w	8024a0a <OBJ_Read+0x40e>
 8024894:	e13b      	b.n	8024b0e <OBJ_Read+0x512>
 8024896:	2b08      	cmp	r3, #8
 8024898:	dc03      	bgt.n	80248a2 <OBJ_Read+0x2a6>
 802489a:	2b07      	cmp	r3, #7
 802489c:	f280 80b5 	bge.w	8024a0a <OBJ_Read+0x40e>
 80248a0:	e0a4      	b.n	80249ec <OBJ_Read+0x3f0>
 80248a2:	2b09      	cmp	r3, #9
 80248a4:	f000 810b 	beq.w	8024abe <OBJ_Read+0x4c2>
 80248a8:	2b0b      	cmp	r3, #11
 80248aa:	f300 8130 	bgt.w	8024b0e <OBJ_Read+0x512>
 80248ae:	e0de      	b.n	8024a6e <OBJ_Read+0x472>
 80248b0:	2b2d      	cmp	r3, #45	; 0x2d
 80248b2:	d049      	beq.n	8024948 <OBJ_Read+0x34c>
 80248b4:	2b2d      	cmp	r3, #45	; 0x2d
 80248b6:	dc11      	bgt.n	80248dc <OBJ_Read+0x2e0>
 80248b8:	2b1e      	cmp	r3, #30
 80248ba:	d045      	beq.n	8024948 <OBJ_Read+0x34c>
 80248bc:	2b1e      	cmp	r3, #30
 80248be:	dc06      	bgt.n	80248ce <OBJ_Read+0x2d2>
 80248c0:	2b15      	cmp	r3, #21
 80248c2:	f000 80b6 	beq.w	8024a32 <OBJ_Read+0x436>
 80248c6:	2b1b      	cmp	r3, #27
 80248c8:	f000 80b3 	beq.w	8024a32 <OBJ_Read+0x436>
 80248cc:	e11f      	b.n	8024b0e <OBJ_Read+0x512>
 80248ce:	2b1f      	cmp	r3, #31
 80248d0:	f000 808c 	beq.w	80249ec <OBJ_Read+0x3f0>
 80248d4:	2b20      	cmp	r3, #32
 80248d6:	f000 8098 	beq.w	8024a0a <OBJ_Read+0x40e>
 80248da:	e118      	b.n	8024b0e <OBJ_Read+0x512>
 80248dc:	2b37      	cmp	r3, #55	; 0x37
 80248de:	dc08      	bgt.n	80248f2 <OBJ_Read+0x2f6>
 80248e0:	2b30      	cmp	r3, #48	; 0x30
 80248e2:	da31      	bge.n	8024948 <OBJ_Read+0x34c>
 80248e4:	2b2e      	cmp	r3, #46	; 0x2e
 80248e6:	f000 8081 	beq.w	80249ec <OBJ_Read+0x3f0>
 80248ea:	2b2f      	cmp	r3, #47	; 0x2f
 80248ec:	f000 808d 	beq.w	8024a0a <OBJ_Read+0x40e>
 80248f0:	e10d      	b.n	8024b0e <OBJ_Read+0x512>
 80248f2:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 80248f6:	2b03      	cmp	r3, #3
 80248f8:	f200 8109 	bhi.w	8024b0e <OBJ_Read+0x512>
 80248fc:	e0b7      	b.n	8024a6e <OBJ_Read+0x472>
                            {
                            case DEFTYPE_NULL:
                                if(bCompleteAccess)
 80248fe:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024902:	2b00      	cmp	r3, #0
 8024904:	d01e      	beq.n	8024944 <OBJ_Read+0x348>
                                {
                                    /*Handle alignment entry*/
                                    if (((pEntry->BitLength & 0xF) > 0)
 8024906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024908:	885b      	ldrh	r3, [r3, #2]
 802490a:	f003 030f 	and.w	r3, r3, #15
 802490e:	2b00      	cmp	r3, #0
 8024910:	dd0a      	ble.n	8024928 <OBJ_Read+0x32c>
                                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8024912:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8024916:	8852      	ldrh	r2, [r2, #2]
 8024918:	4413      	add	r3, r2
 802491a:	f003 030f 	and.w	r3, r3, #15
 802491e:	2b00      	cmp	r3, #0
 8024920:	d102      	bne.n	8024928 <OBJ_Read+0x32c>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 8024922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024924:	3302      	adds	r3, #2
 8024926:	64bb      	str	r3, [r7, #72]	; 0x48
                                    }

                                    /*increment WORD offset*/
                                    pData += ((pEntry->BitLength & 0xF0) >> 4);
 8024928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802492a:	885b      	ldrh	r3, [r3, #2]
 802492c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8024930:	111b      	asrs	r3, r3, #4
 8024932:	005b      	lsls	r3, r3, #1
 8024934:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024936:	4413      	add	r3, r2
 8024938:	64bb      	str	r3, [r7, #72]	; 0x48
                                }
                                else
                                {
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                                }
                                break;
 802493a:	e0ea      	b.n	8024b12 <OBJ_Read+0x516>
 802493c:	1fff2a85 	.word	0x1fff2a85
 8024940:	1fff28fc 	.word	0x1fff28fc
                                    /*increment WORD offset*/
                                    pData += ((pEntry->BitLength & 0xF0) >> 4);
                                }
                                else
                                {
                                    return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8024944:	2318      	movs	r3, #24
 8024946:	e13d      	b.n	8024bc4 <OBJ_Read+0x5c8>
                            case    DEFTYPE_INTEGER8:
                            case    DEFTYPE_UNSIGNED8:
                            case    DEFTYPE_BYTE :
                                {
                                    /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                                    UINT16 TmpValue = 0x0000;
 8024948:	2300      	movs	r3, #0
 802494a:	827b      	strh	r3, [r7, #18]

                                    
                                    bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 802494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802494e:	885b      	ldrh	r3, [r3, #2]
 8024950:	461a      	mov	r2, r3
 8024952:	4b9e      	ldr	r3, [pc, #632]	; (8024bcc <OBJ_Read+0x5d0>)
 8024954:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8024958:	461a      	mov	r2, r3
 802495a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802495c:	f003 030f 	and.w	r3, r3, #15
 8024960:	fa02 f303 	lsl.w	r3, r2, r3
 8024964:	823b      	strh	r3, [r7, #16]

                                    /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                                    TmpValue = SWAPWORD(pVarPtr[0]);
 8024966:	697b      	ldr	r3, [r7, #20]
 8024968:	881b      	ldrh	r3, [r3, #0]
 802496a:	827b      	strh	r3, [r7, #18]

                                    /*Clear pData if the first bits within the WORD memory will be copied*/
                                    if ((bitOffset & 0x0F) == 0) 
 802496c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802496e:	f003 030f 	and.w	r3, r3, #15
 8024972:	2b00      	cmp	r3, #0
 8024974:	d102      	bne.n	802497c <OBJ_Read+0x380>
                                    {
                                        pData[0] = 0;
 8024976:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024978:	2200      	movs	r2, #0
 802497a:	801a      	strh	r2, [r3, #0]
                                    }

                                    pData[0] = SWAPWORD(pData[0]);
 802497c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802497e:	881a      	ldrh	r2, [r3, #0]
 8024980:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024982:	801a      	strh	r2, [r3, #0]

                                    if (bCompleteAccess) 
 8024984:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024988:	2b00      	cmp	r3, #0
 802498a:	d00a      	beq.n	80249a2 <OBJ_Read+0x3a6>
                                    {
                                        /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                        pData[0] |= TmpValue & bitMask;
 802498c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802498e:	881a      	ldrh	r2, [r3, #0]
 8024990:	8a79      	ldrh	r1, [r7, #18]
 8024992:	8a3b      	ldrh	r3, [r7, #16]
 8024994:	400b      	ands	r3, r1
 8024996:	b29b      	uxth	r3, r3
 8024998:	4313      	orrs	r3, r2
 802499a:	b29a      	uxth	r2, r3
 802499c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802499e:	801a      	strh	r2, [r3, #0]
 80249a0:	e013      	b.n	80249ca <OBJ_Read+0x3ce>
                                    }
                                    else
                                    {
                                        /*Shift Bits to the beginning of the mailbox memory*/
                                        pData[0] |= ((TmpValue & bitMask) >> (bitOffset & 0x0F));
 80249a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80249a4:	881b      	ldrh	r3, [r3, #0]
 80249a6:	b299      	uxth	r1, r3
 80249a8:	8a7a      	ldrh	r2, [r7, #18]
 80249aa:	8a3b      	ldrh	r3, [r7, #16]
 80249ac:	4013      	ands	r3, r2
 80249ae:	b29b      	uxth	r3, r3
 80249b0:	461a      	mov	r2, r3
 80249b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80249b4:	f003 030f 	and.w	r3, r3, #15
 80249b8:	fa42 f303 	asr.w	r3, r2, r3
 80249bc:	b29b      	uxth	r3, r3
 80249be:	460a      	mov	r2, r1
 80249c0:	4313      	orrs	r3, r2
 80249c2:	b29b      	uxth	r3, r3
 80249c4:	b29a      	uxth	r2, r3
 80249c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80249c8:	801a      	strh	r2, [r3, #0]
                                    }

                                    pData[0] = SWAPWORD(pData[0]);
 80249ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80249cc:	881a      	ldrh	r2, [r3, #0]
 80249ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80249d0:	801a      	strh	r2, [r3, #0]
                                    if ( ((bitOffset + pEntry->BitLength) & 0x0F) == 0 )
 80249d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80249d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80249d6:	8852      	ldrh	r2, [r2, #2]
 80249d8:	4413      	add	r3, r2
 80249da:	f003 030f 	and.w	r3, r3, #15
 80249de:	2b00      	cmp	r3, #0
 80249e0:	d103      	bne.n	80249ea <OBJ_Read+0x3ee>
                                    {
                                        /* we have reached the UINT16 border */
                                        pData++;
 80249e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80249e4:	3302      	adds	r3, #2
 80249e6:	64bb      	str	r3, [r7, #72]	; 0x48
                                    }

                                }
                                break;
 80249e8:	e093      	b.n	8024b12 <OBJ_Read+0x516>
 80249ea:	e092      	b.n	8024b12 <OBJ_Read+0x516>
                            case    DEFTYPE_INTEGER16:
                            case    DEFTYPE_UNSIGNED16:
                            case    DEFTYPE_BITARR16:
                            case    DEFTYPE_WORD:

                                if(bitOffset & 0xF)
 80249ec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80249ee:	f003 030f 	and.w	r3, r3, #15
 80249f2:	2b00      	cmp	r3, #0
 80249f4:	d001      	beq.n	80249fa <OBJ_Read+0x3fe>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 80249f6:	2305      	movs	r3, #5
 80249f8:	e0e4      	b.n	8024bc4 <OBJ_Read+0x5c8>
                                }
                                /* in this example the objects are defined in that way,
                                that the 16 bit type are always starting at an exact WORD offset */
                                pData[0] = SWAPWORD(pVarPtr[0]);
 80249fa:	697b      	ldr	r3, [r7, #20]
 80249fc:	881a      	ldrh	r2, [r3, #0]
 80249fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a00:	801a      	strh	r2, [r3, #0]
                                pData++;
 8024a02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a04:	3302      	adds	r3, #2
 8024a06:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 8024a08:	e083      	b.n	8024b12 <OBJ_Read+0x516>
                            case    DEFTYPE_UNSIGNED32:
                            case    DEFTYPE_INTEGER32:
                            case    DEFTYPE_REAL32:
                            case    DEFTYPE_BITARR32:
                            case    DEFTYPE_DWORD:
                                if(bitOffset & 0xF)
 8024a0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024a0c:	f003 030f 	and.w	r3, r3, #15
 8024a10:	2b00      	cmp	r3, #0
 8024a12:	d001      	beq.n	8024a18 <OBJ_Read+0x41c>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8024a14:	2305      	movs	r3, #5
 8024a16:	e0d5      	b.n	8024bc4 <OBJ_Read+0x5c8>
                                }

                                /* in this example the objects are defined in that way,
                                that the 32 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 8024a18:	697b      	ldr	r3, [r7, #20]
 8024a1a:	881a      	ldrh	r2, [r3, #0]
 8024a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a1e:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 8024a20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a22:	3302      	adds	r3, #2
 8024a24:	697a      	ldr	r2, [r7, #20]
 8024a26:	8852      	ldrh	r2, [r2, #2]
 8024a28:	801a      	strh	r2, [r3, #0]
                                pData += 2;
 8024a2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a2c:	3304      	adds	r3, #4
 8024a2e:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 8024a30:	e06f      	b.n	8024b12 <OBJ_Read+0x516>
                            case    DEFTYPE_REAL64:
                            case 	DEFTYPE_INTEGER64:
                            case    DEFTYPE_UNSIGNED64:
                                if(bitOffset & 0xF)
 8024a32:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024a34:	f003 030f 	and.w	r3, r3, #15
 8024a38:	2b00      	cmp	r3, #0
 8024a3a:	d001      	beq.n	8024a40 <OBJ_Read+0x444>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8024a3c:	2305      	movs	r3, #5
 8024a3e:	e0c1      	b.n	8024bc4 <OBJ_Read+0x5c8>
                                }

                                /* in this example the objects are defined in that way,
                                that the 64 bit type are always starting at an exact WORD offset */
                                pData[0] = pVarPtr[0];
 8024a40:	697b      	ldr	r3, [r7, #20]
 8024a42:	881a      	ldrh	r2, [r3, #0]
 8024a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a46:	801a      	strh	r2, [r3, #0]
                                pData[1] = pVarPtr[1];
 8024a48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a4a:	3302      	adds	r3, #2
 8024a4c:	697a      	ldr	r2, [r7, #20]
 8024a4e:	8852      	ldrh	r2, [r2, #2]
 8024a50:	801a      	strh	r2, [r3, #0]
                                pData[2] = pVarPtr[2];
 8024a52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a54:	3304      	adds	r3, #4
 8024a56:	697a      	ldr	r2, [r7, #20]
 8024a58:	8892      	ldrh	r2, [r2, #4]
 8024a5a:	801a      	strh	r2, [r3, #0]
                                pData[3] = pVarPtr[3];
 8024a5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a5e:	3306      	adds	r3, #6
 8024a60:	697a      	ldr	r2, [r7, #20]
 8024a62:	88d2      	ldrh	r2, [r2, #6]
 8024a64:	801a      	strh	r2, [r3, #0]
                                pData += 4;
 8024a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024a68:	3308      	adds	r3, #8
 8024a6a:	64bb      	str	r3, [r7, #72]	; 0x48
                                break;
 8024a6c:	e051      	b.n	8024b12 <OBJ_Read+0x516>
                            case DEFTYPE_ARRAY_OF_INT :
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:

                                if(bitOffset & 0xF)
 8024a6e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024a70:	f003 030f 	and.w	r3, r3, #15
 8024a74:	2b00      	cmp	r3, #0
 8024a76:	d001      	beq.n	8024a7c <OBJ_Read+0x480>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8024a78:	2305      	movs	r3, #5
 8024a7a:	e0a3      	b.n	8024bc4 <OBJ_Read+0x5c8>
                                }

                                OBJTOMBXMEMCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 8024a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024a7e:	885b      	ldrh	r3, [r3, #2]
 8024a80:	3307      	adds	r3, #7
 8024a82:	10db      	asrs	r3, r3, #3
 8024a84:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8024a86:	6979      	ldr	r1, [r7, #20]
 8024a88:	461a      	mov	r2, r3
 8024a8a:	f005 fdd5 	bl	802a638 <memcpy>

                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 8024a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024a90:	885b      	ldrh	r3, [r3, #2]
 8024a92:	f023 030f 	bic.w	r3, r3, #15
 8024a96:	330f      	adds	r3, #15
 8024a98:	111b      	asrs	r3, r3, #4
 8024a9a:	005b      	lsls	r3, r3, #1
 8024a9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024a9e:	4413      	add	r3, r2
 8024aa0:	64bb      	str	r3, [r7, #72]	; 0x48
                                
                                if((pEntry->BitLength & 0xF) != 0)
 8024aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024aa4:	885b      	ldrh	r3, [r3, #2]
 8024aa6:	f003 030f 	and.w	r3, r3, #15
 8024aaa:	2b00      	cmp	r3, #0
 8024aac:	d006      	beq.n	8024abc <OBJ_Read+0x4c0>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 8024aae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024ab0:	881b      	ldrh	r3, [r3, #0]
 8024ab2:	b2db      	uxtb	r3, r3
 8024ab4:	b29a      	uxth	r2, r3
 8024ab6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024ab8:	801a      	strh	r2, [r3, #0]
                                }

                                break;
 8024aba:	e02a      	b.n	8024b12 <OBJ_Read+0x516>
 8024abc:	e029      	b.n	8024b12 <OBJ_Read+0x516>
                            case    DEFTYPE_VISIBLESTRING:
                                if(bitOffset & 0xF)
 8024abe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024ac0:	f003 030f 	and.w	r3, r3, #15
 8024ac4:	2b00      	cmp	r3, #0
 8024ac6:	d001      	beq.n	8024acc <OBJ_Read+0x4d0>
                                {
                                    /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                    return ABORTIDX_UNSUPPORTED_ACCESS;
 8024ac8:	2305      	movs	r3, #5
 8024aca:	e07b      	b.n	8024bc4 <OBJ_Read+0x5c8>
                                }

                                /* in this example the objects are defined in that way,
                                that these types are always starting at an even WORD offset */
                                OBJTOMBXSTRCPY(pData, pVarPtr, BIT2BYTE(pEntry->BitLength));
 8024acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024ace:	885b      	ldrh	r3, [r3, #2]
 8024ad0:	3307      	adds	r3, #7
 8024ad2:	10db      	asrs	r3, r3, #3
 8024ad4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8024ad6:	6979      	ldr	r1, [r7, #20]
 8024ad8:	461a      	mov	r2, r3
 8024ada:	f005 fdad 	bl	802a638 <memcpy>
                                pData += BIT2WORD((pEntry->BitLength & ~0xF));
 8024ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024ae0:	885b      	ldrh	r3, [r3, #2]
 8024ae2:	f023 030f 	bic.w	r3, r3, #15
 8024ae6:	330f      	adds	r3, #15
 8024ae8:	111b      	asrs	r3, r3, #4
 8024aea:	005b      	lsls	r3, r3, #1
 8024aec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024aee:	4413      	add	r3, r2
 8024af0:	64bb      	str	r3, [r7, #72]	; 0x48

                                if((pEntry->BitLength & 0xF) != 0)
 8024af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024af4:	885b      	ldrh	r3, [r3, #2]
 8024af6:	f003 030f 	and.w	r3, r3, #15
 8024afa:	2b00      	cmp	r3, #0
 8024afc:	d006      	beq.n	8024b0c <OBJ_Read+0x510>
                                {
                                    /*current entry has an odd word length => clear last byte of next word*/
                                    *pData &= 0xFF;
 8024afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b00:	881b      	ldrh	r3, [r3, #0]
 8024b02:	b2db      	uxtb	r3, r3
 8024b04:	b29a      	uxth	r2, r3
 8024b06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b08:	801a      	strh	r2, [r3, #0]
                                }
                                
                                break;
 8024b0a:	e002      	b.n	8024b12 <OBJ_Read+0x516>
 8024b0c:	e001      	b.n	8024b12 <OBJ_Read+0x516>
                            default:
                                /* other data types are not supported from this example */
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8024b0e:	2318      	movs	r3, #24
 8024b10:	e058      	b.n	8024bc4 <OBJ_Read+0x5c8>
                            } //switch (deftype)

                            bRead = 1;
 8024b12:	2301      	movs	r3, #1
 8024b14:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8024b18:	e044      	b.n	8024ba4 <OBJ_Read+0x5a8>
 8024b1a:	e043      	b.n	8024ba4 <OBJ_Read+0x5a8>
                    }
                }
                else
                {
                    /*No access to current object entry => shift pData if required*/
                    UINT8 cnt = 0;
 8024b1c:	2300      	movs	r3, #0
 8024b1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

                    /*If this entry is the first in the 16Bit block clear the memory*/
                    if ((bitOffset & 0x0F) == 0) 
 8024b22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024b24:	f003 030f 	and.w	r3, r3, #15
 8024b28:	2b00      	cmp	r3, #0
 8024b2a:	d102      	bne.n	8024b32 <OBJ_Read+0x536>
                    {
                        *pData = 0;
 8024b2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b2e:	2200      	movs	r2, #0
 8024b30:	801a      	strh	r2, [r3, #0]
                    }

                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 8024b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024b34:	885b      	ldrh	r3, [r3, #2]
 8024b36:	f003 030f 	and.w	r3, r3, #15
 8024b3a:	2b00      	cmp	r3, #0
 8024b3c:	dd0d      	ble.n	8024b5a <OBJ_Read+0x55e>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8024b3e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8024b42:	8852      	ldrh	r2, [r2, #2]
 8024b44:	4413      	add	r3, r2
 8024b46:	f003 030f 	and.w	r3, r3, #15
 8024b4a:	2b00      	cmp	r3, #0
 8024b4c:	d105      	bne.n	8024b5a <OBJ_Read+0x55e>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 8024b4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b50:	3302      	adds	r3, #2
 8024b52:	64bb      	str	r3, [r7, #72]	; 0x48
                        
                        /*Clear new buffer*/
                        *pData = 0;
 8024b54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b56:	2200      	movs	r2, #0
 8024b58:	801a      	strh	r2, [r3, #0]
                    }

                    /*increment WORD offset*/
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 8024b5a:	2300      	movs	r3, #0
 8024b5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8024b60:	e00a      	b.n	8024b78 <OBJ_Read+0x57c>
                    {
                        
                        /*current 16Bit are skipped => clear current buffer */
                        pData++;
 8024b62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b64:	3302      	adds	r3, #2
 8024b66:	64bb      	str	r3, [r7, #72]	; 0x48

                        /*Clear new buffer*/
                        *pData = 0;
 8024b68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024b6a:	2200      	movs	r2, #0
 8024b6c:	801a      	strh	r2, [r3, #0]
                        /*Clear new buffer*/
                        *pData = 0;
                    }

                    /*increment WORD offset*/
                    for(cnt = 0; cnt <((pEntry->BitLength & 0xF0) >> 4); cnt++)
 8024b6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8024b72:	3301      	adds	r3, #1
 8024b74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8024b78:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8024b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024b7e:	885b      	ldrh	r3, [r3, #2]
 8024b80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8024b84:	111b      	asrs	r3, r3, #4
 8024b86:	429a      	cmp	r2, r3
 8024b88:	dbeb      	blt.n	8024b62 <OBJ_Read+0x566>


                    

                    /* we don't have read access */
                    if ( (pEntry->ObjAccess & ACCESS_READ) == 0 )
 8024b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024b8c:	889b      	ldrh	r3, [r3, #4]
 8024b8e:	f003 0307 	and.w	r3, r3, #7
 8024b92:	2b00      	cmp	r3, #0
 8024b94:	d103      	bne.n	8024b9e <OBJ_Read+0x5a2>
                    {
                        /* it is a write only entry */
                        result = ABORTIDX_WRITE_ONLY_ENTRY;
 8024b96:	2306      	movs	r3, #6
 8024b98:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8024b9c:	e002      	b.n	8024ba4 <OBJ_Read+0x5a8>
                    }
                    else
                    {
                        /* we don't have read access in this state */
                        result = ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 8024b9e:	231a      	movs	r3, #26
 8024ba0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
            UINT8 bRead = 0x0;
            UINT8 result = 0;


            /* a variable object is read */
            for (i = subindex; i <= lastSubindex; i++)
 8024ba4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024ba6:	3301      	adds	r3, #1
 8024ba8:	86fb      	strh	r3, [r7, #54]	; 0x36
 8024baa:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8024bac:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8024bae:	429a      	cmp	r2, r3
 8024bb0:	f67f adea 	bls.w	8024788 <OBJ_Read+0x18c>
                        result = ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
                    }
                }
            }

            if(bRead == 0)
 8024bb4:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8024bb8:	2b00      	cmp	r3, #0
 8024bba:	d102      	bne.n	8024bc2 <OBJ_Read+0x5c6>
            {
                return result;
 8024bbc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8024bc0:	e000      	b.n	8024bc4 <OBJ_Read+0x5c8>
            }
        }

    return 0;
 8024bc2:	2300      	movs	r3, #0
}
 8024bc4:	4618      	mov	r0, r3
 8024bc6:	373c      	adds	r7, #60	; 0x3c
 8024bc8:	46bd      	mov	sp, r7
 8024bca:	bd90      	pop	{r4, r7, pc}
 8024bcc:	0802b1bc 	.word	0x0802b1bc

08024bd0 <OBJ_Write>:

 \brief    This function writes the requested object
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 OBJ_Write( UINT16 index, UINT8 subindex, UINT32 dataSize, OBJCONST TOBJECT OBJMEM * pObjEntry, UINT16 MBXMEM * pData, UINT8 bCompleteAccess )
{
 8024bd0:	b590      	push	{r4, r7, lr}
 8024bd2:	b091      	sub	sp, #68	; 0x44
 8024bd4:	af02      	add	r7, sp, #8
 8024bd6:	60ba      	str	r2, [r7, #8]
 8024bd8:	607b      	str	r3, [r7, #4]
 8024bda:	4603      	mov	r3, r0
 8024bdc:	81fb      	strh	r3, [r7, #14]
 8024bde:	460b      	mov	r3, r1
 8024be0:	737b      	strb	r3, [r7, #13]
    UINT16 i = subindex;
 8024be2:	7b7b      	ldrb	r3, [r7, #13]
 8024be4:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* get the information of ObjCode and MaxSubindex in local variables to support different types of microcontroller */
    UINT8 objCode = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8024be6:	687b      	ldr	r3, [r7, #4]
 8024be8:	899b      	ldrh	r3, [r3, #12]
 8024bea:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8024bee:	121b      	asrs	r3, r3, #8
 8024bf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    UINT16 maxSubindex = 0;
 8024bf4:	2300      	movs	r3, #0
 8024bf6:	86bb      	strh	r3, [r7, #52]	; 0x34
    UINT16 maxConfiguredSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT; //required to check if value for Subindex0 is valid
 8024bf8:	687b      	ldr	r3, [r7, #4]
 8024bfa:	899b      	ldrh	r3, [r3, #12]
 8024bfc:	b2db      	uxtb	r3, r3
 8024bfe:	843b      	strh	r3, [r7, #32]
    OBJCONST TSDOINFOENTRYDESC OBJMEM *pEntry;
    BOOL bClearSubindex0Required = FALSE;
 8024c00:	2300      	movs	r3, #0
 8024c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    /* lastSubindex is used for complete access to make loop over the requested entries
       to be read, we initialize this variable with the requested subindex that only
       one loop will be done for a single access */
    UINT16 lastSubindex = subindex;
 8024c06:	7b7b      	ldrb	r3, [r7, #13]
 8024c08:	863b      	strh	r3, [r7, #48]	; 0x30

    /* if subindex 0 is writable, the maximum subindex should be checked in an object specific function,
        because for the PDO mapping and PDO assign the object shall only be written if subindex 0 is 0. */
    if ( objCode != OBJCODE_VAR )
 8024c0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8024c0e:	2b07      	cmp	r3, #7
 8024c10:	d028      	beq.n	8024c64 <OBJ_Write+0x94>
    {
        /* if the object is an array or record we have to get the maxSubindex from the
           actual value of subindex 0, which is stored as UINT16 at the beginning of the
            object's variable */
        maxSubindex = (UINT8) ((UINT16 MBXMEM *) (pObjEntry->pVarPtr))[0];
 8024c12:	687b      	ldr	r3, [r7, #4]
 8024c14:	699b      	ldr	r3, [r3, #24]
 8024c16:	881b      	ldrh	r3, [r3, #0]
 8024c18:	b2db      	uxtb	r3, r3
 8024c1a:	86bb      	strh	r3, [r7, #52]	; 0x34

        /*If the subindex0 of a PDO assign or PDO mapping object is 0 the maximum subindex is specified by the object description*/
        if(maxSubindex == 0 && (IS_PDO_ASSIGN(index) || IS_RX_PDO(index) || IS_TX_PDO(index) || (index == 0xF030)))
 8024c1c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8024c1e:	2b00      	cmp	r3, #0
 8024c20:	d120      	bne.n	8024c64 <OBJ_Write+0x94>
 8024c22:	89fb      	ldrh	r3, [r7, #14]
 8024c24:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8024c28:	4293      	cmp	r3, r2
 8024c2a:	d904      	bls.n	8024c36 <OBJ_Write+0x66>
 8024c2c:	89fb      	ldrh	r3, [r7, #14]
 8024c2e:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8024c32:	4293      	cmp	r3, r2
 8024c34:	d914      	bls.n	8024c60 <OBJ_Write+0x90>
 8024c36:	89fb      	ldrh	r3, [r7, #14]
 8024c38:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8024c3c:	d303      	bcc.n	8024c46 <OBJ_Write+0x76>
 8024c3e:	89fb      	ldrh	r3, [r7, #14]
 8024c40:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8024c44:	d30c      	bcc.n	8024c60 <OBJ_Write+0x90>
 8024c46:	89fb      	ldrh	r3, [r7, #14]
 8024c48:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8024c4c:	d303      	bcc.n	8024c56 <OBJ_Write+0x86>
 8024c4e:	89fb      	ldrh	r3, [r7, #14]
 8024c50:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8024c54:	d304      	bcc.n	8024c60 <OBJ_Write+0x90>
 8024c56:	89fb      	ldrh	r3, [r7, #14]
 8024c58:	f24f 0230 	movw	r2, #61488	; 0xf030
 8024c5c:	4293      	cmp	r3, r2
 8024c5e:	d101      	bne.n	8024c64 <OBJ_Write+0x94>
        {
            maxSubindex = maxConfiguredSubindex;
 8024c60:	8c3b      	ldrh	r3, [r7, #32]
 8024c62:	86bb      	strh	r3, [r7, #52]	; 0x34
        }
    }


    if ( bCompleteAccess )
 8024c64:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024c68:	2b00      	cmp	r3, #0
 8024c6a:	d012      	beq.n	8024c92 <OBJ_Write+0xc2>
    {
        if ( objCode == OBJCODE_VAR )
 8024c6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8024c70:	2b07      	cmp	r3, #7
 8024c72:	d101      	bne.n	8024c78 <OBJ_Write+0xa8>
        {
            /* complete access is not supported with simple objects */
            return ABORTIDX_UNSUPPORTED_ACCESS;
 8024c74:	2305      	movs	r3, #5
 8024c76:	e337      	b.n	80252e8 <OBJ_Write+0x718>
        }

        if ((subindex == 0) && (dataSize > 0))
 8024c78:	7b7b      	ldrb	r3, [r7, #13]
 8024c7a:	2b00      	cmp	r3, #0
 8024c7c:	d106      	bne.n	8024c8c <OBJ_Write+0xbc>
 8024c7e:	68bb      	ldr	r3, [r7, #8]
 8024c80:	2b00      	cmp	r3, #0
 8024c82:	d003      	beq.n	8024c8c <OBJ_Write+0xbc>
        {
            /* we change the subindex 0 */
            maxSubindex = (UINT8) SWAPWORD(pData[0]);
 8024c84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024c86:	881b      	ldrh	r3, [r3, #0]
 8024c88:	b2db      	uxtb	r3, r3
 8024c8a:	86bb      	strh	r3, [r7, #52]	; 0x34
        }


        /* we write until the maximum subindex */
        lastSubindex = maxSubindex;
 8024c8c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8024c8e:	863b      	strh	r3, [r7, #48]	; 0x30
 8024c90:	e02a      	b.n	8024ce8 <OBJ_Write+0x118>
    }
    else
    if (subindex > maxSubindex)
 8024c92:	7b7b      	ldrb	r3, [r7, #13]
 8024c94:	b29b      	uxth	r3, r3
 8024c96:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8024c98:	429a      	cmp	r2, r3
 8024c9a:	d201      	bcs.n	8024ca0 <OBJ_Write+0xd0>
    {
        /* the maximum subindex is reached */
        return ABORTIDX_SUBINDEX_NOT_EXISTING;
 8024c9c:	2311      	movs	r3, #17
 8024c9e:	e323      	b.n	80252e8 <OBJ_Write+0x718>
    {
        /* we check the write access for single accesses here, a complete write access
           is allowed if at least one entry is writable (in this case the values for the
            read only entries shall be ignored) */
        /* we get the corresponding entry description */
        pEntry = OBJ_GetEntryDesc(pObjEntry, subindex);
 8024ca0:	7b7b      	ldrb	r3, [r7, #13]
 8024ca2:	6878      	ldr	r0, [r7, #4]
 8024ca4:	4619      	mov	r1, r3
 8024ca6:	f7ff fad1 	bl	802424c <OBJ_GetEntryDesc>
 8024caa:	61f8      	str	r0, [r7, #28]

        /* check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
           by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
        if (0 == (((UINT8)((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) & (nAlStatus & STATE_MASK) ))
 8024cac:	69fb      	ldr	r3, [r7, #28]
 8024cae:	889b      	ldrh	r3, [r3, #4]
 8024cb0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8024cb4:	109b      	asrs	r3, r3, #2
 8024cb6:	b2db      	uxtb	r3, r3
 8024cb8:	461a      	mov	r2, r3
 8024cba:	4b9d      	ldr	r3, [pc, #628]	; (8024f30 <OBJ_Write+0x360>)
 8024cbc:	781b      	ldrb	r3, [r3, #0]
 8024cbe:	f003 030f 	and.w	r3, r3, #15
 8024cc2:	4013      	ands	r3, r2
 8024cc4:	2b00      	cmp	r3, #0
 8024cc6:	d10f      	bne.n	8024ce8 <OBJ_Write+0x118>
        {
            /* we don't have write access */
            if ( (pEntry->ObjAccess & ACCESS_WRITE) == 0 )
 8024cc8:	69fb      	ldr	r3, [r7, #28]
 8024cca:	889b      	ldrh	r3, [r3, #4]
 8024ccc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8024cd0:	2b00      	cmp	r3, #0
 8024cd2:	d107      	bne.n	8024ce4 <OBJ_Write+0x114>
            {
                if (pEntry->ObjAccess == 0)
 8024cd4:	69fb      	ldr	r3, [r7, #28]
 8024cd6:	889b      	ldrh	r3, [r3, #4]
 8024cd8:	2b00      	cmp	r3, #0
 8024cda:	d101      	bne.n	8024ce0 <OBJ_Write+0x110>
                {
                        return ABORTIDX_UNSUPPORTED_ACCESS;
 8024cdc:	2305      	movs	r3, #5
 8024cde:	e303      	b.n	80252e8 <OBJ_Write+0x718>
                }
                else
                {
                        /* it is a read only entry */
                        return ABORTIDX_READ_ONLY_ENTRY;
 8024ce0:	2307      	movs	r3, #7
 8024ce2:	e301      	b.n	80252e8 <OBJ_Write+0x718>
                }
            }
            else
            {
                /* we don't have write access in this state */
                return ABORTIDX_IN_THIS_STATE_DATA_CANNOT_BE_READ_OR_STORED;
 8024ce4:	231a      	movs	r3, #26
 8024ce6:	e2ff      	b.n	80252e8 <OBJ_Write+0x718>

    }

    /* Subindex 0 shall be set to zero if a single PDO / PDO assign entry is written
    or a complete access without subindex0 is requested */
    if((subindex > 0) &&
 8024ce8:	7b7b      	ldrb	r3, [r7, #13]
 8024cea:	2b00      	cmp	r3, #0
 8024cec:	d029      	beq.n	8024d42 <OBJ_Write+0x172>
 8024cee:	89fb      	ldrh	r3, [r7, #14]
 8024cf0:	f641 420f 	movw	r2, #7183	; 0x1c0f
 8024cf4:	4293      	cmp	r3, r2
 8024cf6:	d904      	bls.n	8024d02 <OBJ_Write+0x132>
        (IS_PDO_ASSIGN(index) || IS_RX_PDO(index)|| IS_TX_PDO(index) || (index == 0xF030))
 8024cf8:	89fb      	ldrh	r3, [r7, #14]
 8024cfa:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8024cfe:	4293      	cmp	r3, r2
 8024d00:	d914      	bls.n	8024d2c <OBJ_Write+0x15c>
 8024d02:	89fb      	ldrh	r3, [r7, #14]
 8024d04:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8024d08:	d303      	bcc.n	8024d12 <OBJ_Write+0x142>
 8024d0a:	89fb      	ldrh	r3, [r7, #14]
 8024d0c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8024d10:	d30c      	bcc.n	8024d2c <OBJ_Write+0x15c>
 8024d12:	89fb      	ldrh	r3, [r7, #14]
 8024d14:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8024d18:	d303      	bcc.n	8024d22 <OBJ_Write+0x152>
 8024d1a:	89fb      	ldrh	r3, [r7, #14]
 8024d1c:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8024d20:	d304      	bcc.n	8024d2c <OBJ_Write+0x15c>
 8024d22:	89fb      	ldrh	r3, [r7, #14]
 8024d24:	f24f 0230 	movw	r2, #61488	; 0xf030
 8024d28:	4293      	cmp	r3, r2
 8024d2a:	d10a      	bne.n	8024d42 <OBJ_Write+0x172>
        )
    {
        /*Check if Subindex0 was cleared before*/
        UINT16 Subindex0 = (*(UINT16 *)pObjEntry->pVarPtr) & 0x00FF;
 8024d2c:	687b      	ldr	r3, [r7, #4]
 8024d2e:	699b      	ldr	r3, [r3, #24]
 8024d30:	881b      	ldrh	r3, [r3, #0]
 8024d32:	b2db      	uxtb	r3, r3
 8024d34:	837b      	strh	r3, [r7, #26]
        if(Subindex0 != 0x00)
 8024d36:	8b7b      	ldrh	r3, [r7, #26]
 8024d38:	2b00      	cmp	r3, #0
 8024d3a:	d002      	beq.n	8024d42 <OBJ_Write+0x172>
        {
            bClearSubindex0Required = TRUE;
 8024d3c:	2301      	movs	r3, #1
 8024d3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        }
    }

    if ( pObjEntry->Write != NULL )
 8024d42:	687b      	ldr	r3, [r7, #4]
 8024d44:	6a1b      	ldr	r3, [r3, #32]
 8024d46:	2b00      	cmp	r3, #0
 8024d48:	d024      	beq.n	8024d94 <OBJ_Write+0x1c4>
    {
        /* Write function is defined, we call the object specific write function */
        /* ECATCHANGE_START(V5.13) COE4*/
        UINT8 result = 0;
 8024d4a:	2300      	movs	r3, #0
 8024d4c:	767b      	strb	r3, [r7, #25]

        result = pObjEntry->Write(index, subindex, dataSize, pData, bCompleteAccess);
 8024d4e:	687b      	ldr	r3, [r7, #4]
 8024d50:	6a1c      	ldr	r4, [r3, #32]
 8024d52:	89f9      	ldrh	r1, [r7, #14]
 8024d54:	7b7a      	ldrb	r2, [r7, #13]
 8024d56:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024d5a:	9300      	str	r3, [sp, #0]
 8024d5c:	4608      	mov	r0, r1
 8024d5e:	4611      	mov	r1, r2
 8024d60:	68ba      	ldr	r2, [r7, #8]
 8024d62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024d64:	47a0      	blx	r4
 8024d66:	4603      	mov	r3, r0
 8024d68:	767b      	strb	r3, [r7, #25]

        if ((result == 0) && (pAPPL_CoeWriteInd != NULL))
 8024d6a:	7e7b      	ldrb	r3, [r7, #25]
 8024d6c:	2b00      	cmp	r3, #0
 8024d6e:	d10f      	bne.n	8024d90 <OBJ_Write+0x1c0>
 8024d70:	4b70      	ldr	r3, [pc, #448]	; (8024f34 <OBJ_Write+0x364>)
 8024d72:	681b      	ldr	r3, [r3, #0]
 8024d74:	2b00      	cmp	r3, #0
 8024d76:	d00b      	beq.n	8024d90 <OBJ_Write+0x1c0>
        {
            pAPPL_CoeWriteInd(index, subindex, bCompleteAccess);
 8024d78:	4b6e      	ldr	r3, [pc, #440]	; (8024f34 <OBJ_Write+0x364>)
 8024d7a:	681b      	ldr	r3, [r3, #0]
 8024d7c:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8024d80:	2a00      	cmp	r2, #0
 8024d82:	bf14      	ite	ne
 8024d84:	2201      	movne	r2, #1
 8024d86:	2200      	moveq	r2, #0
 8024d88:	b2d2      	uxtb	r2, r2
 8024d8a:	89f8      	ldrh	r0, [r7, #14]
 8024d8c:	7b79      	ldrb	r1, [r7, #13]
 8024d8e:	4798      	blx	r3
        }
        
        return result;
 8024d90:	7e7b      	ldrb	r3, [r7, #25]
 8024d92:	e2a9      	b.n	80252e8 <OBJ_Write+0x718>
        /* ECATCHANGE_END(V5.13) COE4*/
    }
    else
    {
        UINT8 bWritten = 0;
 8024d94:	2300      	movs	r3, #0
 8024d96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        UINT8 result = ABORTIDX_READ_ONLY_ENTRY;
 8024d9a:	2307      	movs	r3, #7
 8024d9c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        if (dataSize == 0)
 8024da0:	68bb      	ldr	r3, [r7, #8]
 8024da2:	2b00      	cmp	r3, #0
 8024da4:	d101      	bne.n	8024daa <OBJ_Write+0x1da>
        {
           return 0; //no error
 8024da6:	2300      	movs	r3, #0
 8024da8:	e29e      	b.n	80252e8 <OBJ_Write+0x718>
        }

        /* we use the standard write function */
        for (i = subindex; i <= lastSubindex; i++)
 8024daa:	7b7b      	ldrb	r3, [r7, #13]
 8024dac:	86fb      	strh	r3, [r7, #54]	; 0x36
 8024dae:	e27e      	b.n	80252ae <OBJ_Write+0x6de>
        {
            /* if only a single entry is requested, this loop will only be done once */
            UINT16 MBXMEM *pVarPtr = (UINT16 MBXMEM *) pObjEntry->pVarPtr;
 8024db0:	687b      	ldr	r3, [r7, #4]
 8024db2:	699b      	ldr	r3, [r3, #24]
 8024db4:	62bb      	str	r3, [r7, #40]	; 0x28
            UINT16 bitOffset = 0;
 8024db6:	2300      	movs	r3, #0
 8024db8:	82fb      	strh	r3, [r7, #22]

            /* we get the corresponding entry description */
            pEntry = OBJ_GetEntryDesc(pObjEntry,(UINT8) i);
 8024dba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024dbc:	b2db      	uxtb	r3, r3
 8024dbe:	6878      	ldr	r0, [r7, #4]
 8024dc0:	4619      	mov	r1, r3
 8024dc2:	f7ff fa43 	bl	802424c <OBJ_GetEntryDesc>
 8024dc6:	61f8      	str	r0, [r7, #28]

            /*Get the bitOffset before check the access rights to calculate pData offset*/
            bitOffset = OBJ_GetEntryOffset((UINT8)i, pObjEntry);
 8024dc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024dca:	b2db      	uxtb	r3, r3
 8024dcc:	4618      	mov	r0, r3
 8024dce:	6879      	ldr	r1, [r7, #4]
 8024dd0:	f7ff fa74 	bl	80242bc <OBJ_GetEntryOffset>
 8024dd4:	4603      	mov	r3, r0
 8024dd6:	82fb      	strh	r3, [r7, #22]

            /* we check if we have write access (bits 3-5 (PREOP, SAFEOP, OP) of ObjAccess)
               by comparing with the actual state (bits 1-3 (PREOP, SAFEOP, OP) of AL Status) */
            if (0 != (((UINT8)((pEntry->ObjAccess & ACCESS_WRITE) >> 2)) & (nAlStatus & STATE_MASK) ))
 8024dd8:	69fb      	ldr	r3, [r7, #28]
 8024dda:	889b      	ldrh	r3, [r3, #4]
 8024ddc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8024de0:	109b      	asrs	r3, r3, #2
 8024de2:	b2db      	uxtb	r3, r3
 8024de4:	461a      	mov	r2, r3
 8024de6:	4b52      	ldr	r3, [pc, #328]	; (8024f30 <OBJ_Write+0x360>)
 8024de8:	781b      	ldrb	r3, [r3, #0]
 8024dea:	f003 030f 	and.w	r3, r3, #15
 8024dee:	4013      	ands	r3, r2
 8024df0:	2b00      	cmp	r3, #0
 8024df2:	f000 8236 	beq.w	8025262 <OBJ_Write+0x692>
            {
                /* we have write access for this entry */
                if (i != 0)
 8024df6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024df8:	2b00      	cmp	r3, #0
 8024dfa:	d006      	beq.n	8024e0a <OBJ_Write+0x23a>
                {
                    /* we increment the variable pointer to the corresponding word address */
                    pVarPtr += (bitOffset >> 4);
 8024dfc:	8afb      	ldrh	r3, [r7, #22]
 8024dfe:	091b      	lsrs	r3, r3, #4
 8024e00:	b29b      	uxth	r3, r3
 8024e02:	005b      	lsls	r3, r3, #1
 8024e04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8024e06:	4413      	add	r3, r2
 8024e08:	62bb      	str	r3, [r7, #40]	; 0x28
                }


                if ( i == subindex                                     /* requested entry */
 8024e0a:	7b7b      	ldrb	r3, [r7, #13]
 8024e0c:	b29b      	uxth	r3, r3
 8024e0e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8024e10:	429a      	cmp	r2, r3
 8024e12:	d00a      	beq.n	8024e2a <OBJ_Write+0x25a>
                  || (bCompleteAccess && i >= subindex) )       /* complete access and entry should be read */
 8024e14:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024e18:	2b00      	cmp	r3, #0
 8024e1a:	f000 8245 	beq.w	80252a8 <OBJ_Write+0x6d8>
 8024e1e:	7b7b      	ldrb	r3, [r7, #13]
 8024e20:	b29b      	uxth	r3, r3
 8024e22:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8024e24:	429a      	cmp	r2, r3
 8024e26:	f0c0 823f 	bcc.w	80252a8 <OBJ_Write+0x6d8>
                {
                    UINT16 bitMask;

                    /* we have to copy the entry */
                    if (i == 0 && objCode != OBJCODE_VAR)
 8024e2a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8024e2c:	2b00      	cmp	r3, #0
 8024e2e:	d115      	bne.n	8024e5c <OBJ_Write+0x28c>
 8024e30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8024e34:	2b07      	cmp	r3, #7
 8024e36:	d011      	beq.n	8024e5c <OBJ_Write+0x28c>
                    {
                        /*check if the value for subindex0 is valid */
                        UINT8 NewSubindex0 = (UINT8) SWAPWORD(pData[0]);
 8024e38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024e3a:	881b      	ldrh	r3, [r3, #0]
 8024e3c:	747b      	strb	r3, [r7, #17]
                        
                        if(maxConfiguredSubindex < NewSubindex0)
 8024e3e:	7c7b      	ldrb	r3, [r7, #17]
 8024e40:	b29b      	uxth	r3, r3
 8024e42:	8c3a      	ldrh	r2, [r7, #32]
 8024e44:	429a      	cmp	r2, r3
 8024e46:	d201      	bcs.n	8024e4c <OBJ_Write+0x27c>
                        {
                            return ABORTIDX_VALUE_TOO_GREAT;
 8024e48:	2313      	movs	r3, #19
 8024e4a:	e24d      	b.n	80252e8 <OBJ_Write+0x718>
                        }

                        /* subindex 0 of an array or record shall be written */
                        pVarPtr[0] = SWAPWORD(pData[0]);
 8024e4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024e4e:	881a      	ldrh	r2, [r3, #0]
 8024e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024e52:	801a      	strh	r2, [r3, #0]
                        /* we increment the destination pointer by 2 because the subindex 0 will be
                           transmitted as UINT16 for a complete access */
                        pData++;
 8024e54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024e56:	3302      	adds	r3, #2
 8024e58:	64bb      	str	r3, [r7, #72]	; 0x48
                {
                    UINT16 bitMask;

                    /* we have to copy the entry */
                    if (i == 0 && objCode != OBJCODE_VAR)
                    {
 8024e5a:	e1fe      	b.n	802525a <OBJ_Write+0x68a>
                           transmitted as UINT16 for a complete access */
                        pData++;
                    }
                    else
                    {
                        UINT16 dataType = pEntry->DataType;
 8024e5c:	69fb      	ldr	r3, [r7, #28]
 8024e5e:	881b      	ldrh	r3, [r3, #0]
 8024e60:	84fb      	strh	r3, [r7, #38]	; 0x26
                        if (pEntry->DataType >= 0x700)
 8024e62:	69fb      	ldr	r3, [r7, #28]
 8024e64:	881b      	ldrh	r3, [r3, #0]
 8024e66:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8024e6a:	d315      	bcc.n	8024e98 <OBJ_Write+0x2c8>
                        {
                            /* the ENUM data types are defined from index 0x700 in this example
                               convert in standard data type for the write access */
                            if ( pEntry->BitLength <= 8 )
 8024e6c:	69fb      	ldr	r3, [r7, #28]
 8024e6e:	885b      	ldrh	r3, [r3, #2]
 8024e70:	2b08      	cmp	r3, #8
 8024e72:	d804      	bhi.n	8024e7e <OBJ_Write+0x2ae>
                            {
                                dataType = DEFTYPE_BIT1-1+pEntry->BitLength;
 8024e74:	69fb      	ldr	r3, [r7, #28]
 8024e76:	885b      	ldrh	r3, [r3, #2]
 8024e78:	332f      	adds	r3, #47	; 0x2f
 8024e7a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8024e7c:	e00c      	b.n	8024e98 <OBJ_Write+0x2c8>
                            }
                            else if ( pEntry->BitLength == 16 )
 8024e7e:	69fb      	ldr	r3, [r7, #28]
 8024e80:	885b      	ldrh	r3, [r3, #2]
 8024e82:	2b10      	cmp	r3, #16
 8024e84:	d102      	bne.n	8024e8c <OBJ_Write+0x2bc>
                            {
                                dataType = DEFTYPE_UNSIGNED16;
 8024e86:	2306      	movs	r3, #6
 8024e88:	84fb      	strh	r3, [r7, #38]	; 0x26
 8024e8a:	e005      	b.n	8024e98 <OBJ_Write+0x2c8>
                            }
                            else if ( pEntry->BitLength == 32 )
 8024e8c:	69fb      	ldr	r3, [r7, #28]
 8024e8e:	885b      	ldrh	r3, [r3, #2]
 8024e90:	2b20      	cmp	r3, #32
 8024e92:	d101      	bne.n	8024e98 <OBJ_Write+0x2c8>
                            {
                                dataType = DEFTYPE_UNSIGNED32;
 8024e94:	2307      	movs	r3, #7
 8024e96:	84fb      	strh	r3, [r7, #38]	; 0x26
                            }
                        }

                        switch (dataType)
 8024e98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8024e9a:	2b11      	cmp	r3, #17
 8024e9c:	f000 817d 	beq.w	802519a <OBJ_Write+0x5ca>
 8024ea0:	2b11      	cmp	r3, #17
 8024ea2:	dc1e      	bgt.n	8024ee2 <OBJ_Write+0x312>
 8024ea4:	2b05      	cmp	r3, #5
 8024ea6:	d068      	beq.n	8024f7a <OBJ_Write+0x3aa>
 8024ea8:	2b05      	cmp	r3, #5
 8024eaa:	dc0d      	bgt.n	8024ec8 <OBJ_Write+0x2f8>
 8024eac:	2b02      	cmp	r3, #2
 8024eae:	dc04      	bgt.n	8024eba <OBJ_Write+0x2ea>
 8024eb0:	2b01      	cmp	r3, #1
 8024eb2:	da62      	bge.n	8024f7a <OBJ_Write+0x3aa>
 8024eb4:	2b00      	cmp	r3, #0
 8024eb6:	d03f      	beq.n	8024f38 <OBJ_Write+0x368>
 8024eb8:	e1cd      	b.n	8025256 <OBJ_Write+0x686>
 8024eba:	2b03      	cmp	r3, #3
 8024ebc:	f000 80b7 	beq.w	802502e <OBJ_Write+0x45e>
 8024ec0:	2b04      	cmp	r3, #4
 8024ec2:	f000 8142 	beq.w	802514a <OBJ_Write+0x57a>
 8024ec6:	e1c6      	b.n	8025256 <OBJ_Write+0x686>
 8024ec8:	2b08      	cmp	r3, #8
 8024eca:	dc03      	bgt.n	8024ed4 <OBJ_Write+0x304>
 8024ecc:	2b07      	cmp	r3, #7
 8024ece:	f280 813c 	bge.w	802514a <OBJ_Write+0x57a>
 8024ed2:	e0ac      	b.n	802502e <OBJ_Write+0x45e>
 8024ed4:	2b09      	cmp	r3, #9
 8024ed6:	f000 817e 	beq.w	80251d6 <OBJ_Write+0x606>
 8024eda:	2b0b      	cmp	r3, #11
 8024edc:	f300 81bb 	bgt.w	8025256 <OBJ_Write+0x686>
 8024ee0:	e19e      	b.n	8025220 <OBJ_Write+0x650>
 8024ee2:	2b2d      	cmp	r3, #45	; 0x2d
 8024ee4:	d049      	beq.n	8024f7a <OBJ_Write+0x3aa>
 8024ee6:	2b2d      	cmp	r3, #45	; 0x2d
 8024ee8:	dc11      	bgt.n	8024f0e <OBJ_Write+0x33e>
 8024eea:	2b1e      	cmp	r3, #30
 8024eec:	d045      	beq.n	8024f7a <OBJ_Write+0x3aa>
 8024eee:	2b1e      	cmp	r3, #30
 8024ef0:	dc06      	bgt.n	8024f00 <OBJ_Write+0x330>
 8024ef2:	2b15      	cmp	r3, #21
 8024ef4:	f000 8151 	beq.w	802519a <OBJ_Write+0x5ca>
 8024ef8:	2b1b      	cmp	r3, #27
 8024efa:	f000 814e 	beq.w	802519a <OBJ_Write+0x5ca>
 8024efe:	e1aa      	b.n	8025256 <OBJ_Write+0x686>
 8024f00:	2b1f      	cmp	r3, #31
 8024f02:	f000 8094 	beq.w	802502e <OBJ_Write+0x45e>
 8024f06:	2b20      	cmp	r3, #32
 8024f08:	f000 811f 	beq.w	802514a <OBJ_Write+0x57a>
 8024f0c:	e1a3      	b.n	8025256 <OBJ_Write+0x686>
 8024f0e:	2b37      	cmp	r3, #55	; 0x37
 8024f10:	dc08      	bgt.n	8024f24 <OBJ_Write+0x354>
 8024f12:	2b30      	cmp	r3, #48	; 0x30
 8024f14:	da31      	bge.n	8024f7a <OBJ_Write+0x3aa>
 8024f16:	2b2e      	cmp	r3, #46	; 0x2e
 8024f18:	f000 8089 	beq.w	802502e <OBJ_Write+0x45e>
 8024f1c:	2b2f      	cmp	r3, #47	; 0x2f
 8024f1e:	f000 8114 	beq.w	802514a <OBJ_Write+0x57a>
 8024f22:	e198      	b.n	8025256 <OBJ_Write+0x686>
 8024f24:	f5a3 7318 	sub.w	r3, r3, #608	; 0x260
 8024f28:	2b03      	cmp	r3, #3
 8024f2a:	f200 8194 	bhi.w	8025256 <OBJ_Write+0x686>
 8024f2e:	e177      	b.n	8025220 <OBJ_Write+0x650>
 8024f30:	1fff2a85 	.word	0x1fff2a85
 8024f34:	1fff29c0 	.word	0x1fff29c0
                        {
                        case DEFTYPE_NULL:
                            if(bCompleteAccess)
 8024f38:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024f3c:	2b00      	cmp	r3, #0
 8024f3e:	d01a      	beq.n	8024f76 <OBJ_Write+0x3a6>
                            {
                                /*Handle alignment entry*/
                                if (((pEntry->BitLength & 0xF) > 0)
 8024f40:	69fb      	ldr	r3, [r7, #28]
 8024f42:	885b      	ldrh	r3, [r3, #2]
 8024f44:	f003 030f 	and.w	r3, r3, #15
 8024f48:	2b00      	cmp	r3, #0
 8024f4a:	dd0a      	ble.n	8024f62 <OBJ_Write+0x392>
                                    && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 8024f4c:	8afb      	ldrh	r3, [r7, #22]
 8024f4e:	69fa      	ldr	r2, [r7, #28]
 8024f50:	8852      	ldrh	r2, [r2, #2]
 8024f52:	4413      	add	r3, r2
 8024f54:	f003 030f 	and.w	r3, r3, #15
 8024f58:	2b00      	cmp	r3, #0
 8024f5a:	d102      	bne.n	8024f62 <OBJ_Write+0x392>
                                {
                                    /* we have reached the UINT16 border */
                                    pData++;
 8024f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024f5e:	3302      	adds	r3, #2
 8024f60:	64bb      	str	r3, [r7, #72]	; 0x48
                                }

                                /*increment WORD offset*/
                                pData += ((pEntry->BitLength & 0xF0) >> 4);
 8024f62:	69fb      	ldr	r3, [r7, #28]
 8024f64:	885b      	ldrh	r3, [r3, #2]
 8024f66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8024f6a:	111b      	asrs	r3, r3, #4
 8024f6c:	005b      	lsls	r3, r3, #1
 8024f6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8024f70:	4413      	add	r3, r2
 8024f72:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            else
                            {
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
                            }
                            break;
 8024f74:	e171      	b.n	802525a <OBJ_Write+0x68a>
                                /*increment WORD offset*/
                                pData += ((pEntry->BitLength & 0xF0) >> 4);
                            }
                            else
                            {
                                return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8024f76:	2318      	movs	r3, #24
 8024f78:	e1b6      	b.n	80252e8 <OBJ_Write+0x718>
                        case    DEFTYPE_INTEGER8:
                        case    DEFTYPE_UNSIGNED8:
                        case    DEFTYPE_BYTE :
                        {
                            /* depending on the bitOffset we have to copy the Hi or the Lo-Byte */
                            UINT16 TmpValue = 0x0000;
 8024f7a:	2300      	movs	r3, #0
 8024f7c:	84bb      	strh	r3, [r7, #36]	; 0x24

                            bitMask = cBitMask[pEntry->BitLength] << (bitOffset & 0x0F);
 8024f7e:	69fb      	ldr	r3, [r7, #28]
 8024f80:	885b      	ldrh	r3, [r3, #2]
 8024f82:	461a      	mov	r2, r3
 8024f84:	4ba1      	ldr	r3, [pc, #644]	; (802520c <OBJ_Write+0x63c>)
 8024f86:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8024f8a:	461a      	mov	r2, r3
 8024f8c:	8afb      	ldrh	r3, [r7, #22]
 8024f8e:	f003 030f 	and.w	r3, r3, #15
 8024f92:	fa02 f303 	lsl.w	r3, r2, r3
 8024f96:	82bb      	strh	r3, [r7, #20]

                            /*Swap object data (if required); all masks and offsets are defined for little endian format*/
                            TmpValue = SWAPWORD(pVarPtr[0]);
 8024f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024f9a:	881b      	ldrh	r3, [r3, #0]
 8024f9c:	84bb      	strh	r3, [r7, #36]	; 0x24

                            /*Clear corresponding bits*/
                            TmpValue &= ~bitMask;
 8024f9e:	8abb      	ldrh	r3, [r7, #20]
 8024fa0:	43db      	mvns	r3, r3
 8024fa2:	b29a      	uxth	r2, r3
 8024fa4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8024fa6:	4013      	ands	r3, r2
 8024fa8:	b29b      	uxth	r3, r3
 8024faa:	84bb      	strh	r3, [r7, #36]	; 0x24

                            if (bCompleteAccess) 
 8024fac:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8024fb0:	2b00      	cmp	r3, #0
 8024fb2:	d008      	beq.n	8024fc6 <OBJ_Write+0x3f6>
                            {
                                /*shifting is not required for Complete access because the bits are set to the correct offset by the master*/
                                TmpValue |= (SWAPWORD(pData[0]) & bitMask);
 8024fb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024fb6:	881a      	ldrh	r2, [r3, #0]
 8024fb8:	8abb      	ldrh	r3, [r7, #20]
 8024fba:	4013      	ands	r3, r2
 8024fbc:	b29a      	uxth	r2, r3
 8024fbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8024fc0:	4313      	orrs	r3, r2
 8024fc2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8024fc4:	e023      	b.n	802500e <OBJ_Write+0x43e>
                            }
                            else
                            {
                                if((SWAPWORD(pData[0]) & ~cBitMask[pEntry->BitLength]))
 8024fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024fc8:	881b      	ldrh	r3, [r3, #0]
 8024fca:	461a      	mov	r2, r3
 8024fcc:	69fb      	ldr	r3, [r7, #28]
 8024fce:	885b      	ldrh	r3, [r3, #2]
 8024fd0:	4619      	mov	r1, r3
 8024fd2:	4b8e      	ldr	r3, [pc, #568]	; (802520c <OBJ_Write+0x63c>)
 8024fd4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8024fd8:	43db      	mvns	r3, r3
 8024fda:	4013      	ands	r3, r2
 8024fdc:	2b00      	cmp	r3, #0
 8024fde:	d001      	beq.n	8024fe4 <OBJ_Write+0x414>
                                {
                                    /*written value exceed entry range*/
                                    return ABORTIDX_VALUE_EXCEEDED;
 8024fe0:	2312      	movs	r3, #18
 8024fe2:	e181      	b.n	80252e8 <OBJ_Write+0x718>
                                }
                                else
                                {
                                    /*Shift Bits to corresponding offset within the object memory*/
                                    TmpValue |= ((SWAPWORD(pData[0]) & cBitMask[pEntry->BitLength]) << (bitOffset & 0x0F));
 8024fe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8024fe6:	881a      	ldrh	r2, [r3, #0]
 8024fe8:	69fb      	ldr	r3, [r7, #28]
 8024fea:	885b      	ldrh	r3, [r3, #2]
 8024fec:	4619      	mov	r1, r3
 8024fee:	4b87      	ldr	r3, [pc, #540]	; (802520c <OBJ_Write+0x63c>)
 8024ff0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8024ff4:	4013      	ands	r3, r2
 8024ff6:	b29b      	uxth	r3, r3
 8024ff8:	461a      	mov	r2, r3
 8024ffa:	8afb      	ldrh	r3, [r7, #22]
 8024ffc:	f003 030f 	and.w	r3, r3, #15
 8025000:	fa02 f303 	lsl.w	r3, r2, r3
 8025004:	b29a      	uxth	r2, r3
 8025006:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8025008:	4313      	orrs	r3, r2
 802500a:	b29b      	uxth	r3, r3
 802500c:	84bb      	strh	r3, [r7, #36]	; 0x24
                                }
                            }

                            /*Swap written data to big endian format (if required)*/
                            pVarPtr[0] = SWAPWORD(TmpValue);
 802500e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025010:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8025012:	801a      	strh	r2, [r3, #0]

                            if ( ((bitOffset+pEntry->BitLength) & 0x0F) == 0 )
 8025014:	8afb      	ldrh	r3, [r7, #22]
 8025016:	69fa      	ldr	r2, [r7, #28]
 8025018:	8852      	ldrh	r2, [r2, #2]
 802501a:	4413      	add	r3, r2
 802501c:	f003 030f 	and.w	r3, r3, #15
 8025020:	2b00      	cmp	r3, #0
 8025022:	d103      	bne.n	802502c <OBJ_Write+0x45c>
                            {
                                /* we have reached the UINT16 border */
                                pData++;
 8025024:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8025026:	3302      	adds	r3, #2
 8025028:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                        }
                            break;
 802502a:	e116      	b.n	802525a <OBJ_Write+0x68a>
 802502c:	e115      	b.n	802525a <OBJ_Write+0x68a>
                        case    DEFTYPE_INTEGER16:
                        case    DEFTYPE_UNSIGNED16:
                        case    DEFTYPE_BITARR16:
                        case    DEFTYPE_WORD:
                            if(bitOffset & 0xF)
 802502e:	8afb      	ldrh	r3, [r7, #22]
 8025030:	f003 030f 	and.w	r3, r3, #15
 8025034:	2b00      	cmp	r3, #0
 8025036:	d001      	beq.n	802503c <OBJ_Write+0x46c>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8025038:	2305      	movs	r3, #5
 802503a:	e155      	b.n	80252e8 <OBJ_Write+0x718>
                            }

                            {
                            /* in this example the objects are defined in that way,
                            that the 16 bit type are always starting at an exact WORD offset */
                            UINT16 u16NewData = SWAPWORD(pData[0]);
 802503c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802503e:	881b      	ldrh	r3, [r3, #0]
 8025040:	827b      	strh	r3, [r7, #18]
                            if(bClearSubindex0Required && (pVarPtr[0] != u16NewData))
 8025042:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8025046:	2b00      	cmp	r3, #0
 8025048:	d006      	beq.n	8025058 <OBJ_Write+0x488>
 802504a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802504c:	881b      	ldrh	r3, [r3, #0]
 802504e:	8a7a      	ldrh	r2, [r7, #18]
 8025050:	429a      	cmp	r2, r3
 8025052:	d001      	beq.n	8025058 <OBJ_Write+0x488>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 8025054:	231c      	movs	r3, #28
 8025056:	e147      	b.n	80252e8 <OBJ_Write+0x718>
                            }

                            /*check value if a new PDO assign entry should be written*/
                            if(IS_PDO_ASSIGN(index))  //PDO assign
 8025058:	89fb      	ldrh	r3, [r7, #14]
 802505a:	f641 420f 	movw	r2, #7183	; 0x1c0f
 802505e:	4293      	cmp	r3, r2
 8025060:	d919      	bls.n	8025096 <OBJ_Write+0x4c6>
 8025062:	89fb      	ldrh	r3, [r7, #14]
 8025064:	f641 422f 	movw	r2, #7215	; 0x1c2f
 8025068:	4293      	cmp	r3, r2
 802506a:	d814      	bhi.n	8025096 <OBJ_Write+0x4c6>
                            {
                                if (!IS_RX_PDO(u16NewData) && !IS_TX_PDO(u16NewData) && (u16NewData != 0)) //check if the new assign entry value is valid
 802506c:	8a7b      	ldrh	r3, [r7, #18]
 802506e:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 8025072:	d303      	bcc.n	802507c <OBJ_Write+0x4ac>
 8025074:	8a7b      	ldrh	r3, [r7, #18]
 8025076:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 802507a:	d30c      	bcc.n	8025096 <OBJ_Write+0x4c6>
 802507c:	8a7b      	ldrh	r3, [r7, #18]
 802507e:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 8025082:	d303      	bcc.n	802508c <OBJ_Write+0x4bc>
 8025084:	8a7b      	ldrh	r3, [r7, #18]
 8025086:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 802508a:	d304      	bcc.n	8025096 <OBJ_Write+0x4c6>
 802508c:	8a7b      	ldrh	r3, [r7, #18]
 802508e:	2b00      	cmp	r3, #0
 8025090:	d001      	beq.n	8025096 <OBJ_Write+0x4c6>
                                {
                                    return ABORTIDX_VALUE_EXCEEDED;
 8025092:	2312      	movs	r3, #18
 8025094:	e128      	b.n	80252e8 <OBJ_Write+0x718>
                                }
                            }

                            if(index == 0x1C32 || index == 0x1C33)
 8025096:	89fb      	ldrh	r3, [r7, #14]
 8025098:	f641 4232 	movw	r2, #7218	; 0x1c32
 802509c:	4293      	cmp	r3, r2
 802509e:	d004      	beq.n	80250aa <OBJ_Write+0x4da>
 80250a0:	89fb      	ldrh	r3, [r7, #14]
 80250a2:	f641 4233 	movw	r2, #7219	; 0x1c33
 80250a6:	4293      	cmp	r3, r2
 80250a8:	d148      	bne.n	802513c <OBJ_Write+0x56c>
                            {
                               if (i == 1) /* "Synchronisation type" written */
 80250aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80250ac:	2b01      	cmp	r3, #1
 80250ae:	d117      	bne.n	80250e0 <OBJ_Write+0x510>
                               {
                                  /* The Synchronisation type (0x1C3x.1) was written by the user => the Sync type will not be calculated based on the register settings (if they don't match an error will be returned P_2_S)*/
                                  if (pVarPtr[0] != u16NewData)
 80250b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80250b2:	881b      	ldrh	r3, [r3, #0]
 80250b4:	8a7a      	ldrh	r2, [r7, #18]
 80250b6:	429a      	cmp	r2, r3
 80250b8:	d00f      	beq.n	80250da <OBJ_Write+0x50a>
                                  {
                                     result = CheckSyncTypeValue(index, u16NewData);
 80250ba:	89fa      	ldrh	r2, [r7, #14]
 80250bc:	8a7b      	ldrh	r3, [r7, #18]
 80250be:	4610      	mov	r0, r2
 80250c0:	4619      	mov	r1, r3
 80250c2:	f7ff f9c5 	bl	8024450 <CheckSyncTypeValue>
 80250c6:	4603      	mov	r3, r0
 80250c8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

                                     if (result != 0)
 80250cc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80250d0:	2b00      	cmp	r3, #0
 80250d2:	d002      	beq.n	80250da <OBJ_Write+0x50a>
                                     {
                                        return result;
 80250d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80250d8:	e106      	b.n	80252e8 <OBJ_Write+0x718>
                                     }
                                  }

                                  /* The user may force to current Sync Mode for that reason the flag has also to be set if the same value was written */
                                  bSyncSetByUser = TRUE;
 80250da:	4b4d      	ldr	r3, [pc, #308]	; (8025210 <OBJ_Write+0x640>)
 80250dc:	2201      	movs	r2, #1
 80250de:	701a      	strb	r2, [r3, #0]
                               }

                               if (i == 8) /* "Get Cycle Time" written*/
 80250e0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80250e2:	2b08      	cmp	r3, #8
 80250e4:	d12a      	bne.n	802513c <OBJ_Write+0x56c>
                               {

                                   sSyncManOutPar.u32CalcAndCopyTime = (PD_OUTPUT_CALC_AND_COPY_TIME);
 80250e6:	4b4b      	ldr	r3, [pc, #300]	; (8025214 <OBJ_Write+0x644>)
 80250e8:	2200      	movs	r2, #0
 80250ea:	615a      	str	r2, [r3, #20]
                                   sSyncManOutPar.u32MinCycleTime = (MIN_PD_CYCLE_TIME);
 80250ec:	4b49      	ldr	r3, [pc, #292]	; (8025214 <OBJ_Write+0x644>)
 80250ee:	4a4a      	ldr	r2, [pc, #296]	; (8025218 <OBJ_Write+0x648>)
 80250f0:	611a      	str	r2, [r3, #16]
                                   sSyncManOutPar.u32CycleTime = 0;
 80250f2:	4b48      	ldr	r3, [pc, #288]	; (8025214 <OBJ_Write+0x644>)
 80250f4:	2200      	movs	r2, #0
 80250f6:	605a      	str	r2, [r3, #4]

                                   sSyncManInPar.u32CalcAndCopyTime = (PD_INPUT_CALC_AND_COPY_TIME);
 80250f8:	4b48      	ldr	r3, [pc, #288]	; (802521c <OBJ_Write+0x64c>)
 80250fa:	2200      	movs	r2, #0
 80250fc:	615a      	str	r2, [r3, #20]
                                   sSyncManInPar.u32MinCycleTime = (MIN_PD_CYCLE_TIME);
 80250fe:	4b47      	ldr	r3, [pc, #284]	; (802521c <OBJ_Write+0x64c>)
 8025100:	4a45      	ldr	r2, [pc, #276]	; (8025218 <OBJ_Write+0x648>)
 8025102:	611a      	str	r2, [r3, #16]
                                   sSyncManInPar.u32CycleTime = 0;
 8025104:	4b45      	ldr	r3, [pc, #276]	; (802521c <OBJ_Write+0x64c>)
 8025106:	2200      	movs	r2, #0
 8025108:	605a      	str	r2, [r3, #4]


                                  if ((u16NewData & 0x2) == 0x2)
 802510a:	8a7b      	ldrh	r3, [r7, #18]
 802510c:	f003 0302 	and.w	r3, r3, #2
 8025110:	2b00      	cmp	r3, #0
 8025112:	d013      	beq.n	802513c <OBJ_Write+0x56c>
                                  {
                                     /* reset the error counters*/
                                     sSyncManOutPar.u16CycleExceededCounter = 0;
 8025114:	4b3f      	ldr	r3, [pc, #252]	; (8025214 <OBJ_Write+0x644>)
 8025116:	2200      	movs	r2, #0
 8025118:	855a      	strh	r2, [r3, #42]	; 0x2a
                                     sSyncManOutPar.u16SmEventMissedCounter = 0;
 802511a:	4b3e      	ldr	r3, [pc, #248]	; (8025214 <OBJ_Write+0x644>)
 802511c:	2200      	movs	r2, #0
 802511e:	851a      	strh	r2, [r3, #40]	; 0x28
                                     sSyncManOutPar.u8SyncError = 0;
 8025120:	4b3c      	ldr	r3, [pc, #240]	; (8025214 <OBJ_Write+0x644>)
 8025122:	2200      	movs	r2, #0
 8025124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

                                     sSyncManInPar.u16CycleExceededCounter = 0;
 8025128:	4b3c      	ldr	r3, [pc, #240]	; (802521c <OBJ_Write+0x64c>)
 802512a:	2200      	movs	r2, #0
 802512c:	855a      	strh	r2, [r3, #42]	; 0x2a
                                     sSyncManInPar.u16SmEventMissedCounter = 0;
 802512e:	4b3b      	ldr	r3, [pc, #236]	; (802521c <OBJ_Write+0x64c>)
 8025130:	2200      	movs	r2, #0
 8025132:	851a      	strh	r2, [r3, #40]	; 0x28
                                     sSyncManInPar.u8SyncError = 0;
 8025134:	4b39      	ldr	r3, [pc, #228]	; (802521c <OBJ_Write+0x64c>)
 8025136:	2200      	movs	r2, #0
 8025138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                                  }
                               } /* Subindex 8 written*/
                            }

                            pVarPtr[0] = u16NewData;
 802513c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802513e:	8a7a      	ldrh	r2, [r7, #18]
 8025140:	801a      	strh	r2, [r3, #0]
                            pData++;
 8025142:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8025144:	3302      	adds	r3, #2
 8025146:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 8025148:	e087      	b.n	802525a <OBJ_Write+0x68a>
                        case    DEFTYPE_UNSIGNED32:
                        case    DEFTYPE_INTEGER32:
                        case    DEFTYPE_REAL32:
                        case    DEFTYPE_BITARR32:
                        case    DEFTYPE_DWORD:
                            if(bitOffset & 0xF)
 802514a:	8afb      	ldrh	r3, [r7, #22]
 802514c:	f003 030f 	and.w	r3, r3, #15
 8025150:	2b00      	cmp	r3, #0
 8025152:	d001      	beq.n	8025158 <OBJ_Write+0x588>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 8025154:	2305      	movs	r3, #5
 8025156:	e0c7      	b.n	80252e8 <OBJ_Write+0x718>
                            }
                            {

                            /* in this example the objects are defined in that way,
                               that the 32 bit type are always starting at an exact WORD offset */
                            if(bClearSubindex0Required && 
 8025158:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 802515c:	2b00      	cmp	r3, #0
 802515e:	d00f      	beq.n	8025180 <OBJ_Write+0x5b0>
                                ((pVarPtr[0] != pData[0])
 8025160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025162:	881a      	ldrh	r2, [r3, #0]
 8025164:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8025166:	881b      	ldrh	r3, [r3, #0]
                            }
                            {

                            /* in this example the objects are defined in that way,
                               that the 32 bit type are always starting at an exact WORD offset */
                            if(bClearSubindex0Required && 
 8025168:	429a      	cmp	r2, r3
 802516a:	d107      	bne.n	802517c <OBJ_Write+0x5ac>
                                ((pVarPtr[0] != pData[0])
                                || (pVarPtr[1] != pData[1])))
 802516c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802516e:	3302      	adds	r3, #2
 8025170:	881a      	ldrh	r2, [r3, #0]
 8025172:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8025174:	3302      	adds	r3, #2
 8025176:	881b      	ldrh	r3, [r3, #0]
 8025178:	429a      	cmp	r2, r3
 802517a:	d001      	beq.n	8025180 <OBJ_Write+0x5b0>
                            {
                                /* try to write new data when subindex0 shall be reset*/
                                return ABORTIDX_ENTRY_CANT_BE_WRITTEN_SI0_NOT_0;
 802517c:	231c      	movs	r3, #28
 802517e:	e0b3      	b.n	80252e8 <OBJ_Write+0x718>
                            }

                            pVarPtr[0] = pData[0];
 8025180:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8025182:	881a      	ldrh	r2, [r3, #0]
 8025184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025186:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 8025188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802518a:	3302      	adds	r3, #2
 802518c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 802518e:	8852      	ldrh	r2, [r2, #2]
 8025190:	801a      	strh	r2, [r3, #0]
                            pData += 2;
 8025192:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8025194:	3304      	adds	r3, #4
 8025196:	64bb      	str	r3, [r7, #72]	; 0x48
                            }
                            break;
 8025198:	e05f      	b.n	802525a <OBJ_Write+0x68a>
                        case    DEFTYPE_REAL64:
                        case 	DEFTYPE_INTEGER64:
                        case    DEFTYPE_UNSIGNED64:
                            if(bitOffset & 0xF)
 802519a:	8afb      	ldrh	r3, [r7, #22]
 802519c:	f003 030f 	and.w	r3, r3, #15
 80251a0:	2b00      	cmp	r3, #0
 80251a2:	d001      	beq.n	80251a8 <OBJ_Write+0x5d8>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 80251a4:	2305      	movs	r3, #5
 80251a6:	e09f      	b.n	80252e8 <OBJ_Write+0x718>
                            }
                            /* in this example the objects are defined in that way,
                               that the 64 bit type are always starting at an exact WORD offset */
                            pVarPtr[0] = pData[0];
 80251a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80251aa:	881a      	ldrh	r2, [r3, #0]
 80251ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80251ae:	801a      	strh	r2, [r3, #0]
                            pVarPtr[1] = pData[1];
 80251b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80251b2:	3302      	adds	r3, #2
 80251b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80251b6:	8852      	ldrh	r2, [r2, #2]
 80251b8:	801a      	strh	r2, [r3, #0]
                            pVarPtr[2] = pData[2];
 80251ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80251bc:	3304      	adds	r3, #4
 80251be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80251c0:	8892      	ldrh	r2, [r2, #4]
 80251c2:	801a      	strh	r2, [r3, #0]
                            pVarPtr[3] = pData[3];
 80251c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80251c6:	3306      	adds	r3, #6
 80251c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80251ca:	88d2      	ldrh	r2, [r2, #6]
 80251cc:	801a      	strh	r2, [r3, #0]
                            pData += 4;
 80251ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80251d0:	3308      	adds	r3, #8
 80251d2:	64bb      	str	r3, [r7, #72]	; 0x48
                            break;
 80251d4:	e041      	b.n	802525a <OBJ_Write+0x68a>
                        case    DEFTYPE_VISIBLESTRING:
                            if(bitOffset & 0xF)
 80251d6:	8afb      	ldrh	r3, [r7, #22]
 80251d8:	f003 030f 	and.w	r3, r3, #15
 80251dc:	2b00      	cmp	r3, #0
 80251de:	d001      	beq.n	80251e4 <OBJ_Write+0x614>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 80251e0:	2305      	movs	r3, #5
 80251e2:	e081      	b.n	80252e8 <OBJ_Write+0x718>
                            }

                            OBJTOMBXSTRCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 80251e4:	69fb      	ldr	r3, [r7, #28]
 80251e6:	885b      	ldrh	r3, [r3, #2]
 80251e8:	3307      	adds	r3, #7
 80251ea:	10db      	asrs	r3, r3, #3
 80251ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80251ee:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80251f0:	461a      	mov	r2, r3
 80251f2:	f005 fa21 	bl	802a638 <memcpy>

                            pData += BIT2WORD((pEntry->BitLength)& ~0xF);
 80251f6:	69fb      	ldr	r3, [r7, #28]
 80251f8:	885b      	ldrh	r3, [r3, #2]
 80251fa:	f023 030f 	bic.w	r3, r3, #15
 80251fe:	330f      	adds	r3, #15
 8025200:	111b      	asrs	r3, r3, #4
 8025202:	005b      	lsls	r3, r3, #1
 8025204:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8025206:	4413      	add	r3, r2
 8025208:	64bb      	str	r3, [r7, #72]	; 0x48
                            break;
 802520a:	e026      	b.n	802525a <OBJ_Write+0x68a>
 802520c:	0802b1bc 	.word	0x0802b1bc
 8025210:	1fff2be8 	.word	0x1fff2be8
 8025214:	1fff2ba4 	.word	0x1fff2ba4
 8025218:	0001e848 	.word	0x0001e848
 802521c:	1fff2b60 	.word	0x1fff2b60
                        case    DEFTYPE_UNICODE_STRING:
                            case DEFTYPE_ARRAY_OF_INT :
                            case DEFTYPE_ARRAY_OF_SINT :
                            case DEFTYPE_ARRAY_OF_DINT :
                            case DEFTYPE_ARRAY_OF_UDINT:
                            if(bitOffset & 0xF)
 8025220:	8afb      	ldrh	r3, [r7, #22]
 8025222:	f003 030f 	and.w	r3, r3, #15
 8025226:	2b00      	cmp	r3, #0
 8025228:	d001      	beq.n	802522e <OBJ_Write+0x65e>
                            {
                                /* return an error in case of an odd word offset (to support 16bit data type on odd word addresses an object specific access function need to be implemented and register in the object dictionary, see SSC Application Note)*/
                                return ABORTIDX_UNSUPPORTED_ACCESS;
 802522a:	2305      	movs	r3, #5
 802522c:	e05c      	b.n	80252e8 <OBJ_Write+0x718>
                            }

                            /* in this example the objects are defined in that way,
                               that the other types are always starting at an even byte offset */
                            OBJTOMBXMEMCPY(pVarPtr, pData, BIT2BYTE(pEntry->BitLength));
 802522e:	69fb      	ldr	r3, [r7, #28]
 8025230:	885b      	ldrh	r3, [r3, #2]
 8025232:	3307      	adds	r3, #7
 8025234:	10db      	asrs	r3, r3, #3
 8025236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8025238:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 802523a:	461a      	mov	r2, r3
 802523c:	f005 f9fc 	bl	802a638 <memcpy>
                            pData += BIT2WORD((pEntry->BitLength) & ~0xF);
 8025240:	69fb      	ldr	r3, [r7, #28]
 8025242:	885b      	ldrh	r3, [r3, #2]
 8025244:	f023 030f 	bic.w	r3, r3, #15
 8025248:	330f      	adds	r3, #15
 802524a:	111b      	asrs	r3, r3, #4
 802524c:	005b      	lsls	r3, r3, #1
 802524e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8025250:	4413      	add	r3, r2
 8025252:	64bb      	str	r3, [r7, #72]	; 0x48

                            break;
 8025254:	e001      	b.n	802525a <OBJ_Write+0x68a>
                        default:
                            /* other data types are not supported from this example */
                            return ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 8025256:	2318      	movs	r3, #24
 8025258:	e046      	b.n	80252e8 <OBJ_Write+0x718>
                        }
                    }

                    /* set flag */
                    bWritten = 1;
 802525a:	2301      	movs	r3, #1
 802525c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8025260:	e022      	b.n	80252a8 <OBJ_Write+0x6d8>

                }
            }
            else
            {
                if(i == 0)
 8025262:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8025264:	2b00      	cmp	r3, #0
 8025266:	d103      	bne.n	8025270 <OBJ_Write+0x6a0>
                {
                    /* For SubIndex0 16Bit are reserved even if the BitLength is 8 */
                    pData++;
 8025268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802526a:	3302      	adds	r3, #2
 802526c:	64bb      	str	r3, [r7, #72]	; 0x48
 802526e:	e018      	b.n	80252a2 <OBJ_Write+0x6d2>
                }
                else
                {
                    /*Handle Bit/Byte Offset*/
                    if (((pEntry->BitLength & 0xF) > 0)
 8025270:	69fb      	ldr	r3, [r7, #28]
 8025272:	885b      	ldrh	r3, [r3, #2]
 8025274:	f003 030f 	and.w	r3, r3, #15
 8025278:	2b00      	cmp	r3, #0
 802527a:	dd0a      	ble.n	8025292 <OBJ_Write+0x6c2>
                        && (((bitOffset + pEntry->BitLength) & 0x0F) == 0 ))
 802527c:	8afb      	ldrh	r3, [r7, #22]
 802527e:	69fa      	ldr	r2, [r7, #28]
 8025280:	8852      	ldrh	r2, [r2, #2]
 8025282:	4413      	add	r3, r2
 8025284:	f003 030f 	and.w	r3, r3, #15
 8025288:	2b00      	cmp	r3, #0
 802528a:	d102      	bne.n	8025292 <OBJ_Write+0x6c2>
                    {
                        /* we have reached the UINT16 border */
                        pData++;
 802528c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802528e:	3302      	adds	r3, #2
 8025290:	64bb      	str	r3, [r7, #72]	; 0x48
                    }

                    /*increment WORD offset*/
                    pData += ((pEntry->BitLength & 0xFFF0) >> 4);
 8025292:	69fb      	ldr	r3, [r7, #28]
 8025294:	885b      	ldrh	r3, [r3, #2]
 8025296:	091b      	lsrs	r3, r3, #4
 8025298:	b29b      	uxth	r3, r3
 802529a:	005b      	lsls	r3, r3, #1
 802529c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 802529e:	4413      	add	r3, r2
 80252a0:	64bb      	str	r3, [r7, #72]	; 0x48
                }
                /*If no other entry was written this result will be returned*/
                result = ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
 80252a2:	2318      	movs	r3, #24
 80252a4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
        {
           return 0; //no error
        }

        /* we use the standard write function */
        for (i = subindex; i <= lastSubindex; i++)
 80252a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80252aa:	3301      	adds	r3, #1
 80252ac:	86fb      	strh	r3, [r7, #54]	; 0x36
 80252ae:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80252b0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80252b2:	429a      	cmp	r2, r3
 80252b4:	f67f ad7c 	bls.w	8024db0 <OBJ_Write+0x1e0>
                /*If no other entry was written this result will be returned*/
                result = ABORTIDX_DATA_CANNOT_BE_READ_OR_STORED;
            }
        }

        if (bWritten == 0)
 80252b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80252bc:	2b00      	cmp	r3, #0
 80252be:	d102      	bne.n	80252c6 <OBJ_Write+0x6f6>
        {
            /* we didn't write anything, so we have to return the stored error code */
            return result;
 80252c0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80252c4:	e010      	b.n	80252e8 <OBJ_Write+0x718>
        }
    }

    /* ECATCHANGE_START(V5.13) COE4*/
    if (pAPPL_CoeWriteInd != NULL)
 80252c6:	4b0a      	ldr	r3, [pc, #40]	; (80252f0 <OBJ_Write+0x720>)
 80252c8:	681b      	ldr	r3, [r3, #0]
 80252ca:	2b00      	cmp	r3, #0
 80252cc:	d00b      	beq.n	80252e6 <OBJ_Write+0x716>
    {
        pAPPL_CoeWriteInd(index, subindex, bCompleteAccess);
 80252ce:	4b08      	ldr	r3, [pc, #32]	; (80252f0 <OBJ_Write+0x720>)
 80252d0:	681b      	ldr	r3, [r3, #0]
 80252d2:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80252d6:	2a00      	cmp	r2, #0
 80252d8:	bf14      	ite	ne
 80252da:	2201      	movne	r2, #1
 80252dc:	2200      	moveq	r2, #0
 80252de:	b2d2      	uxtb	r2, r2
 80252e0:	89f8      	ldrh	r0, [r7, #14]
 80252e2:	7b79      	ldrb	r1, [r7, #13]
 80252e4:	4798      	blx	r3
    }
    /* ECATCHANGE_END(V5.13) COE4*/

    return 0;
 80252e6:	2300      	movs	r3, #0
}
 80252e8:	4618      	mov	r0, r3
 80252ea:	373c      	adds	r7, #60	; 0x3c
 80252ec:	46bd      	mov	sp, r7
 80252ee:	bd90      	pop	{r4, r7, pc}
 80252f0:	1fff29c0 	.word	0x1fff29c0

080252f4 <APPL_AckErrorInd>:
 \brief    The function is called when an error state was acknowledged by the master

*////////////////////////////////////////////////////////////////////////////////////////

void    APPL_AckErrorInd(UINT16 stateTrans)
{
 80252f4:	b480      	push	{r7}
 80252f6:	b083      	sub	sp, #12
 80252f8:	af00      	add	r7, sp, #0
 80252fa:	4603      	mov	r3, r0
 80252fc:	80fb      	strh	r3, [r7, #6]

}
 80252fe:	370c      	adds	r7, #12
 8025300:	46bd      	mov	sp, r7
 8025302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025306:	4770      	bx	lr

08025308 <APPL_StartMailboxHandler>:
            until a value unequal NOERROR_INWORK is returned

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartMailboxHandler(void)
{
 8025308:	b480      	push	{r7}
 802530a:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 802530c:	2300      	movs	r3, #0
}
 802530e:	4618      	mov	r0, r3
 8025310:	46bd      	mov	sp, r7
 8025312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025316:	4770      	bx	lr

08025318 <APPL_StopMailboxHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopMailboxHandler(void)
{
 8025318:	b480      	push	{r7}
 802531a:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 802531c:	2300      	movs	r3, #0
}
 802531e:	4618      	mov	r0, r3
 8025320:	46bd      	mov	sp, r7
 8025322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025326:	4770      	bx	lr

08025328 <APPL_StartInputHandler>:
           the state transition immediately, in that case the application need to be complete 
           the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartInputHandler(UINT16 *pIntMask)
{
 8025328:	b480      	push	{r7}
 802532a:	b083      	sub	sp, #12
 802532c:	af00      	add	r7, sp, #0
 802532e:	6078      	str	r0, [r7, #4]
    return ALSTATUSCODE_NOERROR;
 8025330:	2300      	movs	r3, #0
}
 8025332:	4618      	mov	r0, r3
 8025334:	370c      	adds	r7, #12
 8025336:	46bd      	mov	sp, r7
 8025338:	f85d 7b04 	ldr.w	r7, [sp], #4
 802533c:	4770      	bx	lr
 802533e:	bf00      	nop

08025340 <APPL_StopInputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopInputHandler(void)
{
 8025340:	b480      	push	{r7}
 8025342:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8025344:	2300      	movs	r3, #0
}
 8025346:	4618      	mov	r0, r3
 8025348:	46bd      	mov	sp, r7
 802534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802534e:	4770      	bx	lr

08025350 <APPL_StartOutputHandler>:
           the state transition immediately, in that case the application need to be complete 
           the transition by calling ECAT_StateChange.
*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StartOutputHandler(void)
{
 8025350:	b480      	push	{r7}
 8025352:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8025354:	2300      	movs	r3, #0
}
 8025356:	4618      	mov	r0, r3
 8025358:	46bd      	mov	sp, r7
 802535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802535e:	4770      	bx	lr

08025360 <APPL_StopOutputHandler>:
             the state transition.

*////////////////////////////////////////////////////////////////////////////////////////

UINT16 APPL_StopOutputHandler(void)
{
 8025360:	b480      	push	{r7}
 8025362:	af00      	add	r7, sp, #0
    return ALSTATUSCODE_NOERROR;
 8025364:	2300      	movs	r3, #0
}
 8025366:	4618      	mov	r0, r3
 8025368:	46bd      	mov	sp, r7
 802536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802536e:	4770      	bx	lr

08025370 <APPL_GenerateMapping>:

\brief    This function calculates the process data sizes from the actual SM-PDO-Assign
            and PDO mapping
*////////////////////////////////////////////////////////////////////////////////////////
UINT16 APPL_GenerateMapping(UINT16 *pInputSize,UINT16 *pOutputSize)
{
 8025370:	b590      	push	{r4, r7, lr}
 8025372:	b089      	sub	sp, #36	; 0x24
 8025374:	af00      	add	r7, sp, #0
 8025376:	6078      	str	r0, [r7, #4]
 8025378:	6039      	str	r1, [r7, #0]
    UINT16 result = ALSTATUSCODE_NOERROR;
 802537a:	2300      	movs	r3, #0
 802537c:	83fb      	strh	r3, [r7, #30]
    UINT16 InputSize = 0;
 802537e:	2300      	movs	r3, #0
 8025380:	83bb      	strh	r3, [r7, #28]
    UINT16 OutputSize = 0;
 8025382:	2300      	movs	r3, #0
 8025384:	837b      	strh	r3, [r7, #26]

#if COE_SUPPORTED
    UINT16 PDOAssignEntryCnt = 0;
 8025386:	2300      	movs	r3, #0
 8025388:	833b      	strh	r3, [r7, #24]
    OBJCONST TOBJECT OBJMEM * pPDO = NULL;
 802538a:	2300      	movs	r3, #0
 802538c:	613b      	str	r3, [r7, #16]
    UINT16 PDOSubindex0 = 0;
 802538e:	2300      	movs	r3, #0
 8025390:	81fb      	strh	r3, [r7, #14]
    UINT32 *pPDOEntry = NULL;
 8025392:	2300      	movs	r3, #0
 8025394:	60bb      	str	r3, [r7, #8]
    UINT16 PDOEntryCnt = 0;
 8025396:	2300      	movs	r3, #0
 8025398:	82fb      	strh	r3, [r7, #22]
   
#if MAX_PD_OUTPUT_SIZE > 0
    /*Scan object 0x1C12 RXPDO assign*/
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 802539a:	2300      	movs	r3, #0
 802539c:	833b      	strh	r3, [r7, #24]
 802539e:	e03a      	b.n	8025416 <APPL_GenerateMapping+0xa6>
    {
        pPDO = OBJ_GetObjectHandle(sRxPDOassign.aEntries[PDOAssignEntryCnt]);
 80253a0:	8b3b      	ldrh	r3, [r7, #24]
 80253a2:	4a4c      	ldr	r2, [pc, #304]	; (80254d4 <APPL_GenerateMapping+0x164>)
 80253a4:	005b      	lsls	r3, r3, #1
 80253a6:	4413      	add	r3, r2
 80253a8:	885b      	ldrh	r3, [r3, #2]
 80253aa:	4618      	mov	r0, r3
 80253ac:	f7fe fd00 	bl	8023db0 <OBJ_GetObjectHandle>
 80253b0:	6138      	str	r0, [r7, #16]
        if(pPDO != NULL)
 80253b2:	693b      	ldr	r3, [r7, #16]
 80253b4:	2b00      	cmp	r3, #0
 80253b6:	d026      	beq.n	8025406 <APPL_GenerateMapping+0x96>
        {
            PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 80253b8:	693b      	ldr	r3, [r7, #16]
 80253ba:	699b      	ldr	r3, [r3, #24]
 80253bc:	881b      	ldrh	r3, [r3, #0]
 80253be:	81fb      	strh	r3, [r7, #14]
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 80253c0:	2300      	movs	r3, #0
 80253c2:	82fb      	strh	r3, [r7, #22]
 80253c4:	e01a      	b.n	80253fc <APPL_GenerateMapping+0x8c>
            {
                pPDOEntry = (UINT32 *)(((UINT16 *)pPDO->pVarPtr) + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>4));    //goto PDO entry
 80253c6:	693b      	ldr	r3, [r7, #16]
 80253c8:	699c      	ldr	r4, [r3, #24]
 80253ca:	8afb      	ldrh	r3, [r7, #22]
 80253cc:	b2db      	uxtb	r3, r3
 80253ce:	3301      	adds	r3, #1
 80253d0:	b2db      	uxtb	r3, r3
 80253d2:	4618      	mov	r0, r3
 80253d4:	6939      	ldr	r1, [r7, #16]
 80253d6:	f7fe ff71 	bl	80242bc <OBJ_GetEntryOffset>
 80253da:	4603      	mov	r3, r0
 80253dc:	091b      	lsrs	r3, r3, #4
 80253de:	b29b      	uxth	r3, r3
 80253e0:	005b      	lsls	r3, r3, #1
 80253e2:	4423      	add	r3, r4
 80253e4:	60bb      	str	r3, [r7, #8]
                // we increment the expected output size depending on the mapped Entry
                OutputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 80253e6:	68bb      	ldr	r3, [r7, #8]
 80253e8:	681b      	ldr	r3, [r3, #0]
 80253ea:	b29b      	uxth	r3, r3
 80253ec:	b2db      	uxtb	r3, r3
 80253ee:	b29a      	uxth	r2, r3
 80253f0:	8b7b      	ldrh	r3, [r7, #26]
 80253f2:	4413      	add	r3, r2
 80253f4:	837b      	strh	r3, [r7, #26]
    {
        pPDO = OBJ_GetObjectHandle(sRxPDOassign.aEntries[PDOAssignEntryCnt]);
        if(pPDO != NULL)
        {
            PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
            for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 80253f6:	8afb      	ldrh	r3, [r7, #22]
 80253f8:	3301      	adds	r3, #1
 80253fa:	82fb      	strh	r3, [r7, #22]
 80253fc:	8afa      	ldrh	r2, [r7, #22]
 80253fe:	89fb      	ldrh	r3, [r7, #14]
 8025400:	429a      	cmp	r2, r3
 8025402:	d3e0      	bcc.n	80253c6 <APPL_GenerateMapping+0x56>
 8025404:	e004      	b.n	8025410 <APPL_GenerateMapping+0xa0>
            }
        }
        else
        {
            /*assigned PDO was not found in object dictionary. return invalid mapping*/
            OutputSize = 0;
 8025406:	2300      	movs	r3, #0
 8025408:	837b      	strh	r3, [r7, #26]
            result = ALSTATUSCODE_INVALIDOUTPUTMAPPING;
 802540a:	2325      	movs	r3, #37	; 0x25
 802540c:	83fb      	strh	r3, [r7, #30]
            break;
 802540e:	e007      	b.n	8025420 <APPL_GenerateMapping+0xb0>
    UINT32 *pPDOEntry = NULL;
    UINT16 PDOEntryCnt = 0;
   
#if MAX_PD_OUTPUT_SIZE > 0
    /*Scan object 0x1C12 RXPDO assign*/
    for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sRxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 8025410:	8b3b      	ldrh	r3, [r7, #24]
 8025412:	3301      	adds	r3, #1
 8025414:	833b      	strh	r3, [r7, #24]
 8025416:	4b2f      	ldr	r3, [pc, #188]	; (80254d4 <APPL_GenerateMapping+0x164>)
 8025418:	881b      	ldrh	r3, [r3, #0]
 802541a:	8b3a      	ldrh	r2, [r7, #24]
 802541c:	429a      	cmp	r2, r3
 802541e:	d3bf      	bcc.n	80253a0 <APPL_GenerateMapping+0x30>
            result = ALSTATUSCODE_INVALIDOUTPUTMAPPING;
            break;
        }
    }

    OutputSize = (OutputSize + 7) >> 3;
 8025420:	8b7b      	ldrh	r3, [r7, #26]
 8025422:	3307      	adds	r3, #7
 8025424:	10db      	asrs	r3, r3, #3
 8025426:	837b      	strh	r3, [r7, #26]
#endif

#if MAX_PD_INPUT_SIZE > 0
    if(result == 0)
 8025428:	8bfb      	ldrh	r3, [r7, #30]
 802542a:	2b00      	cmp	r3, #0
 802542c:	d142      	bne.n	80254b4 <APPL_GenerateMapping+0x144>
    {
        /*Scan Object 0x1C13 TXPDO assign*/
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 802542e:	2300      	movs	r3, #0
 8025430:	833b      	strh	r3, [r7, #24]
 8025432:	e03a      	b.n	80254aa <APPL_GenerateMapping+0x13a>
        {
            pPDO = OBJ_GetObjectHandle(sTxPDOassign.aEntries[PDOAssignEntryCnt]);
 8025434:	8b3b      	ldrh	r3, [r7, #24]
 8025436:	4a28      	ldr	r2, [pc, #160]	; (80254d8 <APPL_GenerateMapping+0x168>)
 8025438:	005b      	lsls	r3, r3, #1
 802543a:	4413      	add	r3, r2
 802543c:	885b      	ldrh	r3, [r3, #2]
 802543e:	4618      	mov	r0, r3
 8025440:	f7fe fcb6 	bl	8023db0 <OBJ_GetObjectHandle>
 8025444:	6138      	str	r0, [r7, #16]
            if(pPDO != NULL)
 8025446:	693b      	ldr	r3, [r7, #16]
 8025448:	2b00      	cmp	r3, #0
 802544a:	d026      	beq.n	802549a <APPL_GenerateMapping+0x12a>
            {
                PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
 802544c:	693b      	ldr	r3, [r7, #16]
 802544e:	699b      	ldr	r3, [r3, #24]
 8025450:	881b      	ldrh	r3, [r3, #0]
 8025452:	81fb      	strh	r3, [r7, #14]
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 8025454:	2300      	movs	r3, #0
 8025456:	82fb      	strh	r3, [r7, #22]
 8025458:	e01a      	b.n	8025490 <APPL_GenerateMapping+0x120>
                {
                    pPDOEntry = (UINT32 *)(((UINT16 *)pPDO->pVarPtr) + (OBJ_GetEntryOffset((PDOEntryCnt+1),pPDO)>>4));    //goto PDO entry
 802545a:	693b      	ldr	r3, [r7, #16]
 802545c:	699c      	ldr	r4, [r3, #24]
 802545e:	8afb      	ldrh	r3, [r7, #22]
 8025460:	b2db      	uxtb	r3, r3
 8025462:	3301      	adds	r3, #1
 8025464:	b2db      	uxtb	r3, r3
 8025466:	4618      	mov	r0, r3
 8025468:	6939      	ldr	r1, [r7, #16]
 802546a:	f7fe ff27 	bl	80242bc <OBJ_GetEntryOffset>
 802546e:	4603      	mov	r3, r0
 8025470:	091b      	lsrs	r3, r3, #4
 8025472:	b29b      	uxth	r3, r3
 8025474:	005b      	lsls	r3, r3, #1
 8025476:	4423      	add	r3, r4
 8025478:	60bb      	str	r3, [r7, #8]
                    // we increment the expected output size depending on the mapped Entry
                    InputSize += (UINT16) ((*pPDOEntry) & 0xFF);
 802547a:	68bb      	ldr	r3, [r7, #8]
 802547c:	681b      	ldr	r3, [r3, #0]
 802547e:	b29b      	uxth	r3, r3
 8025480:	b2db      	uxtb	r3, r3
 8025482:	b29a      	uxth	r2, r3
 8025484:	8bbb      	ldrh	r3, [r7, #28]
 8025486:	4413      	add	r3, r2
 8025488:	83bb      	strh	r3, [r7, #28]
        {
            pPDO = OBJ_GetObjectHandle(sTxPDOassign.aEntries[PDOAssignEntryCnt]);
            if(pPDO != NULL)
            {
                PDOSubindex0 = *((UINT16 *)pPDO->pVarPtr);
                for(PDOEntryCnt = 0; PDOEntryCnt < PDOSubindex0; PDOEntryCnt++)
 802548a:	8afb      	ldrh	r3, [r7, #22]
 802548c:	3301      	adds	r3, #1
 802548e:	82fb      	strh	r3, [r7, #22]
 8025490:	8afa      	ldrh	r2, [r7, #22]
 8025492:	89fb      	ldrh	r3, [r7, #14]
 8025494:	429a      	cmp	r2, r3
 8025496:	d3e0      	bcc.n	802545a <APPL_GenerateMapping+0xea>
 8025498:	e004      	b.n	80254a4 <APPL_GenerateMapping+0x134>
                }
            }
            else
            {
                /*assigned PDO was not found in object dictionary. return invalid mapping*/
                InputSize = 0;
 802549a:	2300      	movs	r3, #0
 802549c:	83bb      	strh	r3, [r7, #28]
                result = ALSTATUSCODE_INVALIDINPUTMAPPING;
 802549e:	2324      	movs	r3, #36	; 0x24
 80254a0:	83fb      	strh	r3, [r7, #30]
                break;
 80254a2:	e007      	b.n	80254b4 <APPL_GenerateMapping+0x144>

#if MAX_PD_INPUT_SIZE > 0
    if(result == 0)
    {
        /*Scan Object 0x1C13 TXPDO assign*/
        for(PDOAssignEntryCnt = 0; PDOAssignEntryCnt < sTxPDOassign.u16SubIndex0; PDOAssignEntryCnt++)
 80254a4:	8b3b      	ldrh	r3, [r7, #24]
 80254a6:	3301      	adds	r3, #1
 80254a8:	833b      	strh	r3, [r7, #24]
 80254aa:	4b0b      	ldr	r3, [pc, #44]	; (80254d8 <APPL_GenerateMapping+0x168>)
 80254ac:	881b      	ldrh	r3, [r3, #0]
 80254ae:	8b3a      	ldrh	r2, [r7, #24]
 80254b0:	429a      	cmp	r2, r3
 80254b2:	d3bf      	bcc.n	8025434 <APPL_GenerateMapping+0xc4>
                result = ALSTATUSCODE_INVALIDINPUTMAPPING;
                break;
            }
        }
    }
    InputSize = (InputSize + 7) >> 3;
 80254b4:	8bbb      	ldrh	r3, [r7, #28]
 80254b6:	3307      	adds	r3, #7
 80254b8:	10db      	asrs	r3, r3, #3
 80254ba:	83bb      	strh	r3, [r7, #28]
#else
    #warning "Define 'InputSize' and 'OutputSize'."
#endif
#endif

    *pInputSize = InputSize;
 80254bc:	687b      	ldr	r3, [r7, #4]
 80254be:	8bba      	ldrh	r2, [r7, #28]
 80254c0:	801a      	strh	r2, [r3, #0]
    *pOutputSize = OutputSize;
 80254c2:	683b      	ldr	r3, [r7, #0]
 80254c4:	8b7a      	ldrh	r2, [r7, #26]
 80254c6:	801a      	strh	r2, [r3, #0]
    return result;
 80254c8:	8bfb      	ldrh	r3, [r7, #30]
}
 80254ca:	4618      	mov	r0, r3
 80254cc:	3724      	adds	r7, #36	; 0x24
 80254ce:	46bd      	mov	sp, r7
 80254d0:	bd90      	pop	{r4, r7, pc}
 80254d2:	bf00      	nop
 80254d4:	1fff1458 	.word	0x1fff1458
 80254d8:	1fff145c 	.word	0x1fff145c

080254dc <APPL_InputMapping>:

\brief      This function will copies the inputs from the local memory to the ESC memory
            to the hardware
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_InputMapping(UINT16* pData)
{
 80254dc:	b580      	push	{r7, lr}
 80254de:	b082      	sub	sp, #8
 80254e0:	af00      	add	r7, sp, #0
 80254e2:	6078      	str	r0, [r7, #4]
    if (pData != NULL)
 80254e4:	687b      	ldr	r3, [r7, #4]
 80254e6:	2b00      	cmp	r3, #0
 80254e8:	d004      	beq.n	80254f4 <APPL_InputMapping+0x18>
    {
        //  (Txpdo0x6000 -> ESC Buffer)
        //  Txpdo0x6000  APPL_Application 
        memcpy(pData, &Txpdo0x6000.Rxlen_1, sizeof(Txpdo0x6000) - sizeof(UINT16));
 80254ea:	6878      	ldr	r0, [r7, #4]
 80254ec:	4903      	ldr	r1, [pc, #12]	; (80254fc <APPL_InputMapping+0x20>)
 80254ee:	229c      	movs	r2, #156	; 0x9c
 80254f0:	f005 f8a2 	bl	802a638 <memcpy>
    }
}
 80254f4:	3708      	adds	r7, #8
 80254f6:	46bd      	mov	sp, r7
 80254f8:	bd80      	pop	{r7, pc}
 80254fa:	bf00      	nop
 80254fc:	1fff1462 	.word	0x1fff1462

08025500 <APPL_OutputMapping>:
 \brief      Copies the outputs from the ESC memory to the local memory
 \note        Rxpdo 
*/
/////////////////////////////////////////////////////////////////////////////////////////
void APPL_OutputMapping(UINT16* pData)
{
 8025500:	b580      	push	{r7, lr}
 8025502:	b082      	sub	sp, #8
 8025504:	af00      	add	r7, sp, #0
 8025506:	6078      	str	r0, [r7, #4]
    if (pData != NULL)
 8025508:	687b      	ldr	r3, [r7, #4]
 802550a:	2b00      	cmp	r3, #0
 802550c:	d004      	beq.n	8025518 <APPL_OutputMapping+0x18>
    {
        //  (ESC Buffer -> Rxpdo0x7000)
        // APPL_Application 
        memcpy(&Rxpdo0x7000.Txlen_1, pData, sizeof(Rxpdo0x7000) - sizeof(UINT16));
 802550e:	4804      	ldr	r0, [pc, #16]	; (8025520 <APPL_OutputMapping+0x20>)
 8025510:	6879      	ldr	r1, [r7, #4]
 8025512:	229c      	movs	r2, #156	; 0x9c
 8025514:	f005 f890 	bl	802a638 <memcpy>
    }
}
 8025518:	3708      	adds	r7, #8
 802551a:	46bd      	mov	sp, r7
 802551c:	bd80      	pop	{r7, pc}
 802551e:	bf00      	nop
 8025520:	1fff1502 	.word	0x1fff1502

08025524 <APPL_Application>:
/**
\brief    This function will called from the synchronisation ISR 
            or from the mainloop if no synchronisation is supported
*////////////////////////////////////////////////////////////////////////////////////////
void APPL_Application(void)
{
 8025524:	b580      	push	{r7, lr}
 8025526:	af00      	add	r7, sp, #0
	process_app(&Rxpdo0x7000, &Txpdo0x6000);
 8025528:	4802      	ldr	r0, [pc, #8]	; (8025534 <APPL_Application+0x10>)
 802552a:	4903      	ldr	r1, [pc, #12]	; (8025538 <APPL_Application+0x14>)
 802552c:	f004 ff30 	bl	802a390 <process_app>
}
 8025530:	bd80      	pop	{r7, pc}
 8025532:	bf00      	nop
 8025534:	1fff1500 	.word	0x1fff1500
 8025538:	1fff1460 	.word	0x1fff1460

0802553c <WriteSimulateCANFD>:
                               object shall be done or not

 \return    result of the read operation (0 (success) or an abort code (ABORTIDX_.... defined in
            sdosrv.h))
 *////////////////////////////////////////////////////////////////////////////////////////
UINT8 WriteSimulateCANFD(UINT16 index, UINT8 subindex, UINT32 dataSize, UINT16 MBXMEM * pData, UINT8 bCompleteAccess) {
 802553c:	b480      	push	{r7}
 802553e:	b085      	sub	sp, #20
 8025540:	af00      	add	r7, sp, #0
 8025542:	60ba      	str	r2, [r7, #8]
 8025544:	607b      	str	r3, [r7, #4]
 8025546:	4603      	mov	r3, r0
 8025548:	81fb      	strh	r3, [r7, #14]
 802554a:	460b      	mov	r3, r1
 802554c:	737b      	strb	r3, [r7, #13]
#if _WIN32
#pragma message ("Warning: Implement CoE write callback")
#else
 #warning "Implement CoE write callback"
#endif
 return 0;
 802554e:	2300      	movs	r3, #0
}
 8025550:	4618      	mov	r0, r3
 8025552:	3714      	adds	r7, #20
 8025554:	46bd      	mov	sp, r7
 8025556:	f85d 7b04 	ldr.w	r7, [sp], #4
 802555a:	4770      	bx	lr

0802555c <SdoDownloadSegmentInd>:
			the data will be written to the object dictionary. The
			function sends a response by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoDownloadSegmentInd(TDOWNLOADSDOSEGREQMBX MBXMEM * pSdoInd)
{
 802555c:	b5b0      	push	{r4, r5, r7, lr}
 802555e:	b088      	sub	sp, #32
 8025560:	af02      	add	r7, sp, #8
 8025562:	6078      	str	r0, [r7, #4]
	UINT8 abort = 0;
 8025564:	2300      	movs	r3, #0
 8025566:	75fb      	strb	r3, [r7, #23]
	UINT32 bytesToSave = 0;
 8025568:	2300      	movs	r3, #0
 802556a:	613b      	str	r3, [r7, #16]

	if (SWAPWORD(pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle)
 802556c:	687b      	ldr	r3, [r7, #4]
 802556e:	7a1b      	ldrb	r3, [r3, #8]
 8025570:	f003 0310 	and.w	r3, r3, #16
 8025574:	4a86      	ldr	r2, [pc, #536]	; (8025790 <SdoDownloadSegmentInd+0x234>)
 8025576:	7812      	ldrb	r2, [r2, #0]
 8025578:	4293      	cmp	r3, r2
 802557a:	d102      	bne.n	8025582 <SdoDownloadSegmentInd+0x26>
	{
		/* toggle bit has not toggled... */
		abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 802557c:	2301      	movs	r3, #1
 802557e:	75fb      	strb	r3, [r7, #23]
 8025580:	e0bb      	b.n	80256fa <SdoDownloadSegmentInd+0x19e>
	}
	else
	{
		/* maxData contains the maximum data to be received with a SDO-DownloadSegment */
		UINT16 maxData = u16ReceiveMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 8025582:	4b84      	ldr	r3, [pc, #528]	; (8025794 <SdoDownloadSegmentInd+0x238>)
 8025584:	881b      	ldrh	r3, [r3, #0]
 8025586:	3b09      	subs	r3, #9
 8025588:	81fb      	strh	r3, [r7, #14]
		/* the new toggle bit is stored in bSdoSegLastToggle */
		bSdoSegLastToggle = SWAPWORD(pSdoInd->SdoHeader.SegHeader & SEGHEADER_TOGGLE);
 802558a:	687b      	ldr	r3, [r7, #4]
 802558c:	7a1b      	ldrb	r3, [r3, #8]
 802558e:	f003 0310 	and.w	r3, r3, #16
 8025592:	b2da      	uxtb	r2, r3
 8025594:	4b7e      	ldr	r3, [pc, #504]	; (8025790 <SdoDownloadSegmentInd+0x234>)
 8025596:	701a      	strb	r2, [r3, #0]

		/* a SDO-Download Segment is only allowed if a SDO-Download Request was received before,
		   in that case a buffer for the received data was allocated in SDOS_SdoInd before */
		if (pSdoSegData)
 8025598:	4b7f      	ldr	r3, [pc, #508]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 802559a:	681b      	ldr	r3, [r3, #0]
 802559c:	2b00      	cmp	r3, #0
 802559e:	f000 80aa 	beq.w	80256f6 <SdoDownloadSegmentInd+0x19a>
		{
			/* bytesToSave contains the remaining data with this and maybe the following
			   SDO-Download Segment services */
			bytesToSave = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 80255a2:	4b7e      	ldr	r3, [pc, #504]	; (802579c <SdoDownloadSegmentInd+0x240>)
 80255a4:	681a      	ldr	r2, [r3, #0]
 80255a6:	4b7e      	ldr	r3, [pc, #504]	; (80257a0 <SdoDownloadSegmentInd+0x244>)
 80255a8:	681b      	ldr	r3, [r3, #0]
 80255aa:	1ad3      	subs	r3, r2, r3
 80255ac:	613b      	str	r3, [r7, #16]

			if (pSdoInd->SdoHeader.SegHeader & SEGHEADER_NOMOREFOLLOWS)
 80255ae:	687b      	ldr	r3, [r7, #4]
 80255b0:	7a1b      	ldrb	r3, [r3, #8]
 80255b2:	f003 0301 	and.w	r3, r3, #1
 80255b6:	2b00      	cmp	r3, #0
 80255b8:	d02c      	beq.n	8025614 <SdoDownloadSegmentInd+0xb8>
			{
				/* the last segment is received, check if the length of the remaining data is the
				   same as the length of the received data */
				if (bytesToSave <= maxData)
 80255ba:	89fa      	ldrh	r2, [r7, #14]
 80255bc:	693b      	ldr	r3, [r7, #16]
 80255be:	429a      	cmp	r2, r3
 80255c0:	d325      	bcc.n	802560e <SdoDownloadSegmentInd+0xb2>
				{
					UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 80255c2:	687b      	ldr	r3, [r7, #4]
 80255c4:	881b      	ldrh	r3, [r3, #0]
 80255c6:	81bb      	strh	r3, [r7, #12]

					/* for the check it is distinguished if the remaining bytes are less than 8 (in that
					   case 7 data bytes were sent and the SDO-Download Segment header contains the information
						how much bytes are valid (CAN-compatibility)), otherwise the length has to match exactly
						and the SDO-Download Segment-Headerbyte is ignored */
					if (((bytesToSave <= (UINT32)(mbxSize - SEGMENT_NORM_HEADER_SIZE))
 80255c8:	89bb      	ldrh	r3, [r7, #12]
 80255ca:	3b03      	subs	r3, #3
 80255cc:	461a      	mov	r2, r3
 80255ce:	693b      	ldr	r3, [r7, #16]
 80255d0:	429a      	cmp	r2, r3
 80255d2:	d30c      	bcc.n	80255ee <SdoDownloadSegmentInd+0x92>
						&& (bytesToSave == ((UINT16)(MIN_SEGMENTED_DATA - ((pSdoInd->SdoHeader.SegHeader & SEGHEADER_SEGDATASIZE) >> SEGHEADERSHIFT_SEGDATASIZE))))
 80255d4:	687b      	ldr	r3, [r7, #4]
 80255d6:	7a1b      	ldrb	r3, [r3, #8]
 80255d8:	f003 030e 	and.w	r3, r3, #14
 80255dc:	105b      	asrs	r3, r3, #1
 80255de:	b29b      	uxth	r3, r3
 80255e0:	f1c3 0307 	rsb	r3, r3, #7
 80255e4:	b29b      	uxth	r3, r3
 80255e6:	461a      	mov	r2, r3
 80255e8:	693b      	ldr	r3, [r7, #16]
 80255ea:	429a      	cmp	r2, r3
 80255ec:	d008      	beq.n	8025600 <SdoDownloadSegmentInd+0xa4>
						)
						|| ((bytesToSave > MIN_SEGMENTED_DATA)
 80255ee:	693b      	ldr	r3, [r7, #16]
 80255f0:	2b07      	cmp	r3, #7
 80255f2:	d909      	bls.n	8025608 <SdoDownloadSegmentInd+0xac>
							&& (bytesToSave == (UINT32)(mbxSize - SEGMENT_NORM_HEADER_SIZE))
 80255f4:	89bb      	ldrh	r3, [r7, #12]
 80255f6:	3b03      	subs	r3, #3
 80255f8:	461a      	mov	r2, r3
 80255fa:	693b      	ldr	r3, [r7, #16]
 80255fc:	429a      	cmp	r2, r3
 80255fe:	d103      	bne.n	8025608 <SdoDownloadSegmentInd+0xac>
							))
					{
						/* length is correct */
						bSdoSegFollows = FALSE;
 8025600:	4b68      	ldr	r3, [pc, #416]	; (80257a4 <SdoDownloadSegmentInd+0x248>)
 8025602:	2200      	movs	r2, #0
 8025604:	701a      	strb	r2, [r3, #0]
 8025606:	e011      	b.n	802562c <SdoDownloadSegmentInd+0xd0>
					}
					else
					{
						abort = ABORTIDX_PARAM_LENGTH_ERROR;
 8025608:	230e      	movs	r3, #14
 802560a:	75fb      	strb	r3, [r7, #23]
 802560c:	e00e      	b.n	802562c <SdoDownloadSegmentInd+0xd0>
					}
				}
				else
				{
					abort = ABORTIDX_PARAM_LENGTH_ERROR;
 802560e:	230e      	movs	r3, #14
 8025610:	75fb      	strb	r3, [r7, #23]
 8025612:	e00b      	b.n	802562c <SdoDownloadSegmentInd+0xd0>
				}
			}
			else
			{
				/* its not the last segment */
				bSdoSegFollows = TRUE;
 8025614:	4b63      	ldr	r3, [pc, #396]	; (80257a4 <SdoDownloadSegmentInd+0x248>)
 8025616:	2201      	movs	r2, #1
 8025618:	701a      	strb	r2, [r3, #0]
				/* we have to check if we expect less bytes than the maximum size which can be send with a single
				   SDO Download Segment */
				if (bytesToSave <= maxData)
 802561a:	89fa      	ldrh	r2, [r7, #14]
 802561c:	693b      	ldr	r3, [r7, #16]
 802561e:	429a      	cmp	r2, r3
 8025620:	d302      	bcc.n	8025628 <SdoDownloadSegmentInd+0xcc>
				{
					abort = ABORTIDX_PARAM_LENGTH_ERROR;
 8025622:	230e      	movs	r3, #14
 8025624:	75fb      	strb	r3, [r7, #23]
 8025626:	e001      	b.n	802562c <SdoDownloadSegmentInd+0xd0>
				}
				else
				{
					/* length is okay, bytesToSave contains the data size to be copied */
					bytesToSave = maxData;
 8025628:	89fb      	ldrh	r3, [r7, #14]
 802562a:	613b      	str	r3, [r7, #16]
				}
			}

			if (abort == 0)
 802562c:	7dfb      	ldrb	r3, [r7, #23]
 802562e:	2b00      	cmp	r3, #0
 8025630:	d163      	bne.n	80256fa <SdoDownloadSegmentInd+0x19e>
			{
				/* the received data is copied in the buffer */
				MBXMEMCPY(((UINT8*)pSdoSegData) + (nSdoSegBytesToHandle), pSdoInd->SdoHeader.Data, bytesToSave);
 8025632:	4b59      	ldr	r3, [pc, #356]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 8025634:	681a      	ldr	r2, [r3, #0]
 8025636:	4b5a      	ldr	r3, [pc, #360]	; (80257a0 <SdoDownloadSegmentInd+0x244>)
 8025638:	681b      	ldr	r3, [r3, #0]
 802563a:	441a      	add	r2, r3
 802563c:	687b      	ldr	r3, [r7, #4]
 802563e:	3309      	adds	r3, #9
 8025640:	4610      	mov	r0, r2
 8025642:	4619      	mov	r1, r3
 8025644:	693a      	ldr	r2, [r7, #16]
 8025646:	f004 fff7 	bl	802a638 <memcpy>

				if (bSdoSegFollows == FALSE)
 802564a:	4b56      	ldr	r3, [pc, #344]	; (80257a4 <SdoDownloadSegmentInd+0x248>)
 802564c:	781b      	ldrb	r3, [r3, #0]
 802564e:	2b00      	cmp	r3, #0
 8025650:	d153      	bne.n	80256fa <SdoDownloadSegmentInd+0x19e>
				{
					/* it was the last segment, OBJ_Write will called to make the Write-operation */
					abort = OBJ_Write(nSdoSegIndex, nSdoSegSubindex, nSdoSegCompleteSize, pSdoSegObjEntry, (UINT16 MBXMEM *) pSdoSegData, bSdoSegAccess);
 8025652:	4b55      	ldr	r3, [pc, #340]	; (80257a8 <SdoDownloadSegmentInd+0x24c>)
 8025654:	8818      	ldrh	r0, [r3, #0]
 8025656:	4b55      	ldr	r3, [pc, #340]	; (80257ac <SdoDownloadSegmentInd+0x250>)
 8025658:	7819      	ldrb	r1, [r3, #0]
 802565a:	4b50      	ldr	r3, [pc, #320]	; (802579c <SdoDownloadSegmentInd+0x240>)
 802565c:	681d      	ldr	r5, [r3, #0]
 802565e:	4b54      	ldr	r3, [pc, #336]	; (80257b0 <SdoDownloadSegmentInd+0x254>)
 8025660:	681c      	ldr	r4, [r3, #0]
 8025662:	4b4d      	ldr	r3, [pc, #308]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 8025664:	681a      	ldr	r2, [r3, #0]
 8025666:	4b53      	ldr	r3, [pc, #332]	; (80257b4 <SdoDownloadSegmentInd+0x258>)
 8025668:	781b      	ldrb	r3, [r3, #0]
 802566a:	9200      	str	r2, [sp, #0]
 802566c:	9301      	str	r3, [sp, #4]
 802566e:	462a      	mov	r2, r5
 8025670:	4623      	mov	r3, r4
 8025672:	f7ff faad 	bl	8024bd0 <OBJ_Write>
 8025676:	4603      	mov	r3, r0
 8025678:	75fb      	strb	r3, [r7, #23]
					if (abort == ABORTIDX_WORKING)
 802567a:	7dfb      	ldrb	r3, [r7, #23]
 802567c:	2bff      	cmp	r3, #255	; 0xff
 802567e:	d131      	bne.n	80256e4 <SdoDownloadSegmentInd+0x188>
					{
						/* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
						u8PendingSdo = SDO_PENDING_SEG_WRITE;
 8025680:	4b4d      	ldr	r3, [pc, #308]	; (80257b8 <SdoDownloadSegmentInd+0x25c>)
 8025682:	2202      	movs	r2, #2
 8025684:	701a      	strb	r2, [r3, #0]
						bStoreCompleteAccess = bSdoSegAccess;
 8025686:	4b4b      	ldr	r3, [pc, #300]	; (80257b4 <SdoDownloadSegmentInd+0x258>)
 8025688:	781b      	ldrb	r3, [r3, #0]
 802568a:	2b00      	cmp	r3, #0
 802568c:	bf14      	ite	ne
 802568e:	2301      	movne	r3, #1
 8025690:	2300      	moveq	r3, #0
 8025692:	b2da      	uxtb	r2, r3
 8025694:	4b49      	ldr	r3, [pc, #292]	; (80257bc <SdoDownloadSegmentInd+0x260>)
 8025696:	701a      	strb	r2, [r3, #0]
						u8StoreSubindex = nSdoSegSubindex;
 8025698:	4b44      	ldr	r3, [pc, #272]	; (80257ac <SdoDownloadSegmentInd+0x250>)
 802569a:	781a      	ldrb	r2, [r3, #0]
 802569c:	4b48      	ldr	r3, [pc, #288]	; (80257c0 <SdoDownloadSegmentInd+0x264>)
 802569e:	701a      	strb	r2, [r3, #0]
						u16StoreIndex = nSdoSegIndex;
 80256a0:	4b41      	ldr	r3, [pc, #260]	; (80257a8 <SdoDownloadSegmentInd+0x24c>)
 80256a2:	881a      	ldrh	r2, [r3, #0]
 80256a4:	4b47      	ldr	r3, [pc, #284]	; (80257c4 <SdoDownloadSegmentInd+0x268>)
 80256a6:	801a      	strh	r2, [r3, #0]
						u32StoreDataSize = nSdoSegCompleteSize;
 80256a8:	4b3c      	ldr	r3, [pc, #240]	; (802579c <SdoDownloadSegmentInd+0x240>)
 80256aa:	681b      	ldr	r3, [r3, #0]
 80256ac:	4a46      	ldr	r2, [pc, #280]	; (80257c8 <SdoDownloadSegmentInd+0x26c>)
 80256ae:	6013      	str	r3, [r2, #0]
						pStoreData = pSdoSegData;
 80256b0:	4b39      	ldr	r3, [pc, #228]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 80256b2:	681b      	ldr	r3, [r3, #0]
 80256b4:	4a45      	ldr	r2, [pc, #276]	; (80257cc <SdoDownloadSegmentInd+0x270>)
 80256b6:	6013      	str	r3, [r2, #0]

						pSdoPendFunc = pSdoSegObjEntry->Write;
 80256b8:	4b3d      	ldr	r3, [pc, #244]	; (80257b0 <SdoDownloadSegmentInd+0x254>)
 80256ba:	681b      	ldr	r3, [r3, #0]
 80256bc:	6a1b      	ldr	r3, [r3, #32]
 80256be:	4a44      	ldr	r2, [pc, #272]	; (80257d0 <SdoDownloadSegmentInd+0x274>)
 80256c0:	6013      	str	r3, [r2, #0]

						bSdoInWork = TRUE;
 80256c2:	4b44      	ldr	r3, [pc, #272]	; (80257d4 <SdoDownloadSegmentInd+0x278>)
 80256c4:	2201      	movs	r2, #1
 80256c6:	701a      	strb	r2, [r3, #0]
						pSdoResStored = (TINITSDOMBX MBXMEM *) pSdoInd;
 80256c8:	4a43      	ldr	r2, [pc, #268]	; (80257d8 <SdoDownloadSegmentInd+0x27c>)
 80256ca:	687b      	ldr	r3, [r7, #4]
 80256cc:	6013      	str	r3, [r2, #0]

						bSdoSegFollows = FALSE;
 80256ce:	4b35      	ldr	r3, [pc, #212]	; (80257a4 <SdoDownloadSegmentInd+0x248>)
 80256d0:	2200      	movs	r2, #0
 80256d2:	701a      	strb	r2, [r3, #0]
						nSdoSegService = 0;
 80256d4:	4b41      	ldr	r3, [pc, #260]	; (80257dc <SdoDownloadSegmentInd+0x280>)
 80256d6:	2200      	movs	r2, #0
 80256d8:	701a      	strb	r2, [r3, #0]
						nSdoSegBytesToHandle = 0;
 80256da:	4b31      	ldr	r3, [pc, #196]	; (80257a0 <SdoDownloadSegmentInd+0x244>)
 80256dc:	2200      	movs	r2, #0
 80256de:	601a      	str	r2, [r3, #0]

						return ABORTIDX_WORKING;
 80256e0:	23ff      	movs	r3, #255	; 0xff
 80256e2:	e051      	b.n	8025788 <SdoDownloadSegmentInd+0x22c>
					}
					else
					{
						/* the allocated buffer can be released */
						FREEMEM((UINT16 VARMEM *) pSdoSegData);
 80256e4:	4b2c      	ldr	r3, [pc, #176]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 80256e6:	681b      	ldr	r3, [r3, #0]
 80256e8:	4618      	mov	r0, r3
 80256ea:	f004 ff8d 	bl	802a608 <free>
						pSdoSegData = NULL;
 80256ee:	4b2a      	ldr	r3, [pc, #168]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 80256f0:	2200      	movs	r2, #0
 80256f2:	601a      	str	r2, [r3, #0]
 80256f4:	e001      	b.n	80256fa <SdoDownloadSegmentInd+0x19e>
				}
			}
		}
		else
		{
			abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 80256f6:	2303      	movs	r3, #3
 80256f8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (abort == 0)
 80256fa:	7dfb      	ldrb	r3, [r7, #23]
 80256fc:	2b00      	cmp	r3, #0
 80256fe:	d12d      	bne.n	802575c <SdoDownloadSegmentInd+0x200>
	{
		/* send the SDO Download Segment response */
		pSdoInd->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 8025700:	687b      	ldr	r3, [r7, #4]
 8025702:	220a      	movs	r2, #10
 8025704:	801a      	strh	r2, [r3, #0]
		pSdoInd->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 8025706:	687b      	ldr	r3, [r7, #4]
 8025708:	88db      	ldrh	r3, [r3, #6]
 802570a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 802570e:	b29a      	uxth	r2, r3
 8025710:	687b      	ldr	r3, [r7, #4]
 8025712:	80da      	strh	r2, [r3, #6]
		pSdoInd->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 8025714:	687b      	ldr	r3, [r7, #4]
 8025716:	88db      	ldrh	r3, [r3, #6]
 8025718:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 802571c:	b29a      	uxth	r2, r3
 802571e:	687b      	ldr	r3, [r7, #4]
 8025720:	80da      	strh	r2, [r3, #6]
		/* the SDO Download Segment header depends if it was the last segment or not */
		if (bSdoSegLastToggle)
 8025722:	4b1b      	ldr	r3, [pc, #108]	; (8025790 <SdoDownloadSegmentInd+0x234>)
 8025724:	781b      	ldrb	r3, [r3, #0]
 8025726:	2b00      	cmp	r3, #0
 8025728:	d003      	beq.n	8025732 <SdoDownloadSegmentInd+0x1d6>
		{
			pSdoInd->SdoHeader.SegHeader = SWAPWORD(SDOSERVICE_DOWNLOADSEGMENTRES | SEGHEADER_TOGGLE);
 802572a:	687b      	ldr	r3, [r7, #4]
 802572c:	2230      	movs	r2, #48	; 0x30
 802572e:	721a      	strb	r2, [r3, #8]
 8025730:	e002      	b.n	8025738 <SdoDownloadSegmentInd+0x1dc>
		}
		else
		{
			pSdoInd->SdoHeader.SegHeader = SWAPWORD(SDOSERVICE_DOWNLOADSEGMENTRES);
 8025732:	687b      	ldr	r3, [r7, #4]
 8025734:	2220      	movs	r2, #32
 8025736:	721a      	strb	r2, [r3, #8]
		}

		if (bSdoSegFollows == TRUE)
 8025738:	4b1a      	ldr	r3, [pc, #104]	; (80257a4 <SdoDownloadSegmentInd+0x248>)
 802573a:	781b      	ldrb	r3, [r3, #0]
 802573c:	2b01      	cmp	r3, #1
 802573e:	d106      	bne.n	802574e <SdoDownloadSegmentInd+0x1f2>
		{
			/* segments are still expected, nSdoSegBytesToHandle contains the number of received data bytes */
			nSdoSegBytesToHandle += bytesToSave;
 8025740:	4b17      	ldr	r3, [pc, #92]	; (80257a0 <SdoDownloadSegmentInd+0x244>)
 8025742:	681a      	ldr	r2, [r3, #0]
 8025744:	693b      	ldr	r3, [r7, #16]
 8025746:	4413      	add	r3, r2
 8025748:	4a15      	ldr	r2, [pc, #84]	; (80257a0 <SdoDownloadSegmentInd+0x244>)
 802574a:	6013      	str	r3, [r2, #0]
 802574c:	e01b      	b.n	8025786 <SdoDownloadSegmentInd+0x22a>
		}
		else
		{
			/* the last segment was received, the variables are reset */
			nSdoSegBytesToHandle = 0;
 802574e:	4b14      	ldr	r3, [pc, #80]	; (80257a0 <SdoDownloadSegmentInd+0x244>)
 8025750:	2200      	movs	r2, #0
 8025752:	601a      	str	r2, [r3, #0]
			nSdoSegService = 0;
 8025754:	4b21      	ldr	r3, [pc, #132]	; (80257dc <SdoDownloadSegmentInd+0x280>)
 8025756:	2200      	movs	r2, #0
 8025758:	701a      	strb	r2, [r3, #0]
 802575a:	e014      	b.n	8025786 <SdoDownloadSegmentInd+0x22a>
		}
	}
	else
	{
		/* the Abort-Response will be sent in SDOS_SdoInd*/
		bSdoSegFollows = FALSE;
 802575c:	4b11      	ldr	r3, [pc, #68]	; (80257a4 <SdoDownloadSegmentInd+0x248>)
 802575e:	2200      	movs	r2, #0
 8025760:	701a      	strb	r2, [r3, #0]
		nSdoSegService = 0;
 8025762:	4b1e      	ldr	r3, [pc, #120]	; (80257dc <SdoDownloadSegmentInd+0x280>)
 8025764:	2200      	movs	r2, #0
 8025766:	701a      	strb	r2, [r3, #0]
		if (pSdoSegData)
 8025768:	4b0b      	ldr	r3, [pc, #44]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 802576a:	681b      	ldr	r3, [r3, #0]
 802576c:	2b00      	cmp	r3, #0
 802576e:	d007      	beq.n	8025780 <SdoDownloadSegmentInd+0x224>
		{
			/* the memory has to be released if it is not released before.
			In case of AbortIdx_Working the buffer will be freed in SDOS_SdoRes*/
			FREEMEM((UINT16 VARMEM *) pSdoSegData);
 8025770:	4b09      	ldr	r3, [pc, #36]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 8025772:	681b      	ldr	r3, [r3, #0]
 8025774:	4618      	mov	r0, r3
 8025776:	f004 ff47 	bl	802a608 <free>
			pSdoSegData = NULL;
 802577a:	4b07      	ldr	r3, [pc, #28]	; (8025798 <SdoDownloadSegmentInd+0x23c>)
 802577c:	2200      	movs	r2, #0
 802577e:	601a      	str	r2, [r3, #0]
		}

		nSdoSegBytesToHandle = 0;
 8025780:	4b07      	ldr	r3, [pc, #28]	; (80257a0 <SdoDownloadSegmentInd+0x244>)
 8025782:	2200      	movs	r2, #0
 8025784:	601a      	str	r2, [r3, #0]
	}

	return abort;
 8025786:	7dfb      	ldrb	r3, [r7, #23]
}
 8025788:	4618      	mov	r0, r3
 802578a:	3718      	adds	r7, #24
 802578c:	46bd      	mov	sp, r7
 802578e:	bdb0      	pop	{r4, r5, r7, pc}
 8025790:	1fff2c0a 	.word	0x1fff2c0a
 8025794:	1fff2b56 	.word	0x1fff2b56
 8025798:	1fff2c1c 	.word	0x1fff2c1c
 802579c:	1fff2c00 	.word	0x1fff2c00
 80257a0:	1fff2bf8 	.word	0x1fff2bf8
 80257a4:	1fff2bfd 	.word	0x1fff2bfd
 80257a8:	1fff2c20 	.word	0x1fff2c20
 80257ac:	1fff2c38 	.word	0x1fff2c38
 80257b0:	1fff2c34 	.word	0x1fff2c34
 80257b4:	1fff2bfc 	.word	0x1fff2bfc
 80257b8:	1fff2c08 	.word	0x1fff2c08
 80257bc:	1fff2c09 	.word	0x1fff2c09
 80257c0:	1fff2c3c 	.word	0x1fff2c3c
 80257c4:	1fff2c3a 	.word	0x1fff2c3a
 80257c8:	1fff2c18 	.word	0x1fff2c18
 80257cc:	1fff2bf4 	.word	0x1fff2bf4
 80257d0:	1fff2c04 	.word	0x1fff2c04
 80257d4:	1fff18b6 	.word	0x1fff18b6
 80257d8:	1fff2c14 	.word	0x1fff2c14
 80257dc:	1fff2c0b 	.word	0x1fff2c0b

080257e0 <SdoUploadSegmentInd>:
			is received from the master. It prepares and operates the
			response and sends it by itself.
*////////////////////////////////////////////////////////////////////////////////////////

static UINT8 SdoUploadSegmentInd(TUPLOADSDOSEGREQMBX MBXMEM * pSdoInd)
{
 80257e0:	b580      	push	{r7, lr}
 80257e2:	b086      	sub	sp, #24
 80257e4:	af00      	add	r7, sp, #0
 80257e6:	6078      	str	r0, [r7, #4]
	UINT8 abort = 0;
 80257e8:	2300      	movs	r3, #0
 80257ea:	75fb      	strb	r3, [r7, #23]
	TUPLOADSDOSEGRESMBX MBXMEM * pSdoSegRes = (TUPLOADSDOSEGRESMBX MBXMEM *)pSdoInd;
 80257ec:	687b      	ldr	r3, [r7, #4]
 80257ee:	60fb      	str	r3, [r7, #12]

	if (SWAPWORD(pSdoInd->SegHeader & SEGHEADER_TOGGLE) == bSdoSegLastToggle)
 80257f0:	687b      	ldr	r3, [r7, #4]
 80257f2:	7a1b      	ldrb	r3, [r3, #8]
 80257f4:	f003 0310 	and.w	r3, r3, #16
 80257f8:	4a4c      	ldr	r2, [pc, #304]	; (802592c <SdoUploadSegmentInd+0x14c>)
 80257fa:	7812      	ldrb	r2, [r2, #0]
 80257fc:	4293      	cmp	r3, r2
 80257fe:	d102      	bne.n	8025806 <SdoUploadSegmentInd+0x26>
	{
		/* toggle bit has not toggled... */
		abort = ABORTIDX_TOGGLE_BIT_NOT_CHANGED;
 8025800:	2301      	movs	r3, #1
 8025802:	75fb      	strb	r3, [r7, #23]
 8025804:	e08c      	b.n	8025920 <SdoUploadSegmentInd+0x140>
	}
	else
	{
		/* maxData contains the maximum data to be sent with a SDO-Upload Segment response */

		UINT32 size = 0;
 8025806:	2300      	movs	r3, #0
 8025808:	613b      	str	r3, [r7, #16]
		UINT16 maxData;

		{
			maxData = u16SendMbxSize - MBX_HEADER_SIZE - SEGMENT_NORM_HEADER_SIZE;
 802580a:	4b49      	ldr	r3, [pc, #292]	; (8025930 <SdoUploadSegmentInd+0x150>)
 802580c:	881b      	ldrh	r3, [r3, #0]
 802580e:	3b09      	subs	r3, #9
 8025810:	817b      	strh	r3, [r7, #10]
		}

		/* the new toggle bit is stored in bSdoSegLastToggle */
		bSdoSegLastToggle = pSdoInd->SegHeader & SEGHEADER_TOGGLE;
 8025812:	687b      	ldr	r3, [r7, #4]
 8025814:	7a1b      	ldrb	r3, [r3, #8]
 8025816:	f003 0310 	and.w	r3, r3, #16
 802581a:	b2da      	uxtb	r2, r3
 802581c:	4b43      	ldr	r3, [pc, #268]	; (802592c <SdoUploadSegmentInd+0x14c>)
 802581e:	701a      	strb	r2, [r3, #0]

		if (nSdoSegCompleteSize < (nSdoSegBytesToHandle + maxData))
 8025820:	897a      	ldrh	r2, [r7, #10]
 8025822:	4b44      	ldr	r3, [pc, #272]	; (8025934 <SdoUploadSegmentInd+0x154>)
 8025824:	681b      	ldr	r3, [r3, #0]
 8025826:	441a      	add	r2, r3
 8025828:	4b43      	ldr	r3, [pc, #268]	; (8025938 <SdoUploadSegmentInd+0x158>)
 802582a:	681b      	ldr	r3, [r3, #0]
 802582c:	429a      	cmp	r2, r3
 802582e:	d909      	bls.n	8025844 <SdoUploadSegmentInd+0x64>
		{
			/* the remaining data can be send with one SDO Upload Segment response,
			   size contains the data to be copied */
			size = nSdoSegCompleteSize - nSdoSegBytesToHandle;
 8025830:	4b41      	ldr	r3, [pc, #260]	; (8025938 <SdoUploadSegmentInd+0x158>)
 8025832:	681a      	ldr	r2, [r3, #0]
 8025834:	4b3f      	ldr	r3, [pc, #252]	; (8025934 <SdoUploadSegmentInd+0x154>)
 8025836:	681b      	ldr	r3, [r3, #0]
 8025838:	1ad3      	subs	r3, r2, r3
 802583a:	613b      	str	r3, [r7, #16]
			bSdoSegFollows = FALSE;
 802583c:	4b3f      	ldr	r3, [pc, #252]	; (802593c <SdoUploadSegmentInd+0x15c>)
 802583e:	2200      	movs	r2, #0
 8025840:	701a      	strb	r2, [r3, #0]
 8025842:	e004      	b.n	802584e <SdoUploadSegmentInd+0x6e>
		}
		else
		{
			/* more data will follow, size contains the data to be copied */
			size = maxData;
 8025844:	897b      	ldrh	r3, [r7, #10]
 8025846:	613b      	str	r3, [r7, #16]
			bSdoSegFollows = TRUE;
 8025848:	4b3c      	ldr	r3, [pc, #240]	; (802593c <SdoUploadSegmentInd+0x15c>)
 802584a:	2201      	movs	r2, #1
 802584c:	701a      	strb	r2, [r3, #0]
		}

		/* copy the object data in the SDO Upload segment response */
		MBXMEMCPY(pSdoSegRes->SdoHeader.Data, &(((UINT8*)pSdoSegData)[nSdoSegBytesToHandle]), size);
 802584e:	68fb      	ldr	r3, [r7, #12]
 8025850:	f103 0109 	add.w	r1, r3, #9
 8025854:	4b3a      	ldr	r3, [pc, #232]	; (8025940 <SdoUploadSegmentInd+0x160>)
 8025856:	681a      	ldr	r2, [r3, #0]
 8025858:	4b36      	ldr	r3, [pc, #216]	; (8025934 <SdoUploadSegmentInd+0x154>)
 802585a:	681b      	ldr	r3, [r3, #0]
 802585c:	4413      	add	r3, r2
 802585e:	4608      	mov	r0, r1
 8025860:	4619      	mov	r1, r3
 8025862:	693a      	ldr	r2, [r7, #16]
 8025864:	f004 fee8 	bl	802a638 <memcpy>

		/* the SDO Upload Segment header depends if there is still data to be sent */
		pSdoSegRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 8025868:	68fb      	ldr	r3, [r7, #12]
 802586a:	88db      	ldrh	r3, [r3, #6]
 802586c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8025870:	b29a      	uxth	r2, r3
 8025872:	68fb      	ldr	r3, [r7, #12]
 8025874:	80da      	strh	r2, [r3, #6]
		pSdoSegRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 8025876:	68fb      	ldr	r3, [r7, #12]
 8025878:	88db      	ldrh	r3, [r3, #6]
 802587a:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 802587e:	b29a      	uxth	r2, r3
 8025880:	68fb      	ldr	r3, [r7, #12]
 8025882:	80da      	strh	r2, [r3, #6]

		/*Clear SDO header*/
		pSdoSegRes->SdoHeader.SegHeader &= ~SEGHEADER_MASK;
 8025884:	68fb      	ldr	r3, [r7, #12]
 8025886:	2200      	movs	r2, #0
 8025888:	721a      	strb	r2, [r3, #8]
		if (bSdoSegFollows)
 802588a:	4b2c      	ldr	r3, [pc, #176]	; (802593c <SdoUploadSegmentInd+0x15c>)
 802588c:	781b      	ldrb	r3, [r3, #0]
 802588e:	2b00      	cmp	r3, #0
 8025890:	d008      	beq.n	80258a4 <SdoUploadSegmentInd+0xc4>
		{
			pSdoSegRes->SdoHeader.SegHeader |= SWAPWORD(SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle);
 8025892:	68fb      	ldr	r3, [r7, #12]
 8025894:	7a1a      	ldrb	r2, [r3, #8]
 8025896:	4b25      	ldr	r3, [pc, #148]	; (802592c <SdoUploadSegmentInd+0x14c>)
 8025898:	781b      	ldrb	r3, [r3, #0]
 802589a:	4313      	orrs	r3, r2
 802589c:	b2da      	uxtb	r2, r3
 802589e:	68fb      	ldr	r3, [r7, #12]
 80258a0:	721a      	strb	r2, [r3, #8]
 80258a2:	e00a      	b.n	80258ba <SdoUploadSegmentInd+0xda>
		}
		else
		{
			pSdoSegRes->SdoHeader.SegHeader |= SWAPWORD(SDOSERVICE_UPLOADSEGMENTRES | bSdoSegLastToggle | SEGHEADER_NOMOREFOLLOWS);
 80258a4:	68fb      	ldr	r3, [r7, #12]
 80258a6:	7a1a      	ldrb	r2, [r3, #8]
 80258a8:	4b20      	ldr	r3, [pc, #128]	; (802592c <SdoUploadSegmentInd+0x14c>)
 80258aa:	781b      	ldrb	r3, [r3, #0]
 80258ac:	4313      	orrs	r3, r2
 80258ae:	b2db      	uxtb	r3, r3
 80258b0:	f043 0301 	orr.w	r3, r3, #1
 80258b4:	b2da      	uxtb	r2, r3
 80258b6:	68fb      	ldr	r3, [r7, #12]
 80258b8:	721a      	strb	r2, [r3, #8]
		}

				// operate CAN specific flag segDataSize:
				/* HBu 06.02.06: the sizes were wrong */
		if (size < MIN_SEGMENTED_DATA)
 80258ba:	693b      	ldr	r3, [r7, #16]
 80258bc:	2b06      	cmp	r3, #6
 80258be:	d810      	bhi.n	80258e2 <SdoUploadSegmentInd+0x102>
		{
			// at least    MIN_SEGMENTED_DATA bytes have to be send:
			pSdoSegRes->MbxHeader.Length = SEGMENT_NORM_RES_SIZE;
 80258c0:	68fb      	ldr	r3, [r7, #12]
 80258c2:	220a      	movs	r2, #10
 80258c4:	801a      	strh	r2, [r3, #0]
			pSdoSegRes->SdoHeader.SegHeader |= (MIN_SEGMENTED_DATA - size) << SEGHEADERSHIFT_SEGDATASIZE;
 80258c6:	68fb      	ldr	r3, [r7, #12]
 80258c8:	7a1a      	ldrb	r2, [r3, #8]
 80258ca:	693b      	ldr	r3, [r7, #16]
 80258cc:	b2db      	uxtb	r3, r3
 80258ce:	f1c3 0307 	rsb	r3, r3, #7
 80258d2:	b2db      	uxtb	r3, r3
 80258d4:	005b      	lsls	r3, r3, #1
 80258d6:	b2db      	uxtb	r3, r3
 80258d8:	4313      	orrs	r3, r2
 80258da:	b2da      	uxtb	r2, r3
 80258dc:	68fb      	ldr	r3, [r7, #12]
 80258de:	721a      	strb	r2, [r3, #8]
 80258e0:	e005      	b.n	80258ee <SdoUploadSegmentInd+0x10e>
		}
		else
		{
			pSdoSegRes->MbxHeader.Length = ((UINT16)size) + SEGMENT_NORM_HEADER_SIZE;
 80258e2:	693b      	ldr	r3, [r7, #16]
 80258e4:	b29b      	uxth	r3, r3
 80258e6:	3303      	adds	r3, #3
 80258e8:	b29a      	uxth	r2, r3
 80258ea:	68fb      	ldr	r3, [r7, #12]
 80258ec:	801a      	strh	r2, [r3, #0]
		}

		if (bSdoSegFollows == TRUE)
 80258ee:	4b13      	ldr	r3, [pc, #76]	; (802593c <SdoUploadSegmentInd+0x15c>)
 80258f0:	781b      	ldrb	r3, [r3, #0]
 80258f2:	2b01      	cmp	r3, #1
 80258f4:	d106      	bne.n	8025904 <SdoUploadSegmentInd+0x124>
		{
			// updating the value of send bytes:
			nSdoSegBytesToHandle += size;
 80258f6:	4b0f      	ldr	r3, [pc, #60]	; (8025934 <SdoUploadSegmentInd+0x154>)
 80258f8:	681a      	ldr	r2, [r3, #0]
 80258fa:	693b      	ldr	r3, [r7, #16]
 80258fc:	4413      	add	r3, r2
 80258fe:	4a0d      	ldr	r2, [pc, #52]	; (8025934 <SdoUploadSegmentInd+0x154>)
 8025900:	6013      	str	r3, [r2, #0]
 8025902:	e00d      	b.n	8025920 <SdoUploadSegmentInd+0x140>
		}
		else
		{
			FREEMEM((UINT16 VARMEM *) pSdoSegData);
 8025904:	4b0e      	ldr	r3, [pc, #56]	; (8025940 <SdoUploadSegmentInd+0x160>)
 8025906:	681b      	ldr	r3, [r3, #0]
 8025908:	4618      	mov	r0, r3
 802590a:	f004 fe7d 	bl	802a608 <free>
			pSdoSegData = NULL;
 802590e:	4b0c      	ldr	r3, [pc, #48]	; (8025940 <SdoUploadSegmentInd+0x160>)
 8025910:	2200      	movs	r2, #0
 8025912:	601a      	str	r2, [r3, #0]
			nSdoSegBytesToHandle = 0;
 8025914:	4b07      	ldr	r3, [pc, #28]	; (8025934 <SdoUploadSegmentInd+0x154>)
 8025916:	2200      	movs	r2, #0
 8025918:	601a      	str	r2, [r3, #0]
			nSdoSegService = 0;
 802591a:	4b0a      	ldr	r3, [pc, #40]	; (8025944 <SdoUploadSegmentInd+0x164>)
 802591c:	2200      	movs	r2, #0
 802591e:	701a      	strb	r2, [r3, #0]
		}
	}

	return abort;
 8025920:	7dfb      	ldrb	r3, [r7, #23]
}
 8025922:	4618      	mov	r0, r3
 8025924:	3718      	adds	r7, #24
 8025926:	46bd      	mov	sp, r7
 8025928:	bd80      	pop	{r7, pc}
 802592a:	bf00      	nop
 802592c:	1fff2c0a 	.word	0x1fff2c0a
 8025930:	1fff2b44 	.word	0x1fff2b44
 8025934:	1fff2bf8 	.word	0x1fff2bf8
 8025938:	1fff2c00 	.word	0x1fff2c00
 802593c:	1fff2bfd 	.word	0x1fff2bfd
 8025940:	1fff2c1c 	.word	0x1fff2c1c
 8025944:	1fff2c0b 	.word	0x1fff2c0b

08025948 <SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SdoRes(UINT8 abort, UINT8 command, UINT8 completeAccess, UINT16 dataSize, UINT32 objLength, TINITSDOMBX MBXMEM *pSdoRes)
{
 8025948:	b590      	push	{r4, r7, lr}
 802594a:	b083      	sub	sp, #12
 802594c:	af00      	add	r7, sp, #0
 802594e:	4604      	mov	r4, r0
 8025950:	4608      	mov	r0, r1
 8025952:	4611      	mov	r1, r2
 8025954:	461a      	mov	r2, r3
 8025956:	4623      	mov	r3, r4
 8025958:	71fb      	strb	r3, [r7, #7]
 802595a:	4603      	mov	r3, r0
 802595c:	71bb      	strb	r3, [r7, #6]
 802595e:	460b      	mov	r3, r1
 8025960:	717b      	strb	r3, [r7, #5]
 8025962:	4613      	mov	r3, r2
 8025964:	807b      	strh	r3, [r7, #2]
	/* for an upload segment response the toggle bit was overwritten */
	if ((command != SDOSERVICE_UPLOADSEGMENTREQ) && (command != SDOSERVICE_DOWNLOADSEGMENTREQ))
 8025966:	79bb      	ldrb	r3, [r7, #6]
 8025968:	2b60      	cmp	r3, #96	; 0x60
 802596a:	d005      	beq.n	8025978 <SdoRes+0x30>
 802596c:	79bb      	ldrb	r3, [r7, #6]
 802596e:	2b00      	cmp	r3, #0
 8025970:	d002      	beq.n	8025978 <SdoRes+0x30>
	{
		pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] = 0;
 8025972:	69fb      	ldr	r3, [r7, #28]
 8025974:	2200      	movs	r2, #0
 8025976:	721a      	strb	r2, [r3, #8]
	}
	if (abort == 0)
 8025978:	79fb      	ldrb	r3, [r7, #7]
 802597a:	2b00      	cmp	r3, #0
 802597c:	d16c      	bne.n	8025a58 <SdoRes+0x110>
	{
		/* SDO-Download or SDO-Upload was successful, generate the SDO- and CoE-Header */
		pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 802597e:	69fb      	ldr	r3, [r7, #28]
 8025980:	88db      	ldrh	r3, [r3, #6]
 8025982:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8025986:	b29a      	uxth	r2, r3
 8025988:	69fb      	ldr	r3, [r7, #28]
 802598a:	80da      	strh	r2, [r3, #6]
		pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDORESPONSE) << COEHEADER_COESERVICESHIFT;
 802598c:	69fb      	ldr	r3, [r7, #28]
 802598e:	88db      	ldrh	r3, [r3, #6]
 8025990:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8025994:	b29a      	uxth	r2, r3
 8025996:	69fb      	ldr	r3, [r7, #28]
 8025998:	80da      	strh	r2, [r3, #6]
		if (command == SDOSERVICE_INITIATEUPLOADREQ)
 802599a:	79bb      	ldrb	r3, [r7, #6]
 802599c:	2b40      	cmp	r3, #64	; 0x40
 802599e:	d13f      	bne.n	8025a20 <SdoRes+0xd8>
		{
			// HBu 06.02.06: Complete Access Bit in the SDO-Upload-Response too */
			if ((objLength <= 4) && (objLength > 0))
 80259a0:	69bb      	ldr	r3, [r7, #24]
 80259a2:	2b04      	cmp	r3, #4
 80259a4:	d818      	bhi.n	80259d8 <SdoRes+0x90>
 80259a6:	69bb      	ldr	r3, [r7, #24]
 80259a8:	2b00      	cmp	r3, #0
 80259aa:	d015      	beq.n	80259d8 <SdoRes+0x90>
			{
				/* Expedited Upload Response */
				pSdoRes->MbxHeader.Length = EXPEDITED_FRAME_SIZE;
 80259ac:	69fb      	ldr	r3, [r7, #28]
 80259ae:	220a      	movs	r2, #10
 80259b0:	801a      	strh	r2, [r3, #0]
				pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= SDOHEADER_SIZEINDICATOR |
 80259b2:	69fb      	ldr	r3, [r7, #28]
 80259b4:	7a1a      	ldrb	r2, [r3, #8]
					SDOHEADER_TRANSFERTYPE |
					completeAccess |
					((MAX_EXPEDITED_DATA - ((UINT8)objLength)) << SDOHEADERSHIFT_DATASETSIZE) |
 80259b6:	69bb      	ldr	r3, [r7, #24]
 80259b8:	b2db      	uxtb	r3, r3
 80259ba:	f1c3 0304 	rsb	r3, r3, #4
 80259be:	009b      	lsls	r3, r3, #2
			// HBu 06.02.06: Complete Access Bit in the SDO-Upload-Response too */
			if ((objLength <= 4) && (objLength > 0))
			{
				/* Expedited Upload Response */
				pSdoRes->MbxHeader.Length = EXPEDITED_FRAME_SIZE;
				pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= SDOHEADER_SIZEINDICATOR |
 80259c0:	b2d9      	uxtb	r1, r3
 80259c2:	797b      	ldrb	r3, [r7, #5]
 80259c4:	430b      	orrs	r3, r1
 80259c6:	b2db      	uxtb	r3, r3
 80259c8:	4313      	orrs	r3, r2
 80259ca:	b2db      	uxtb	r3, r3
 80259cc:	f043 0343 	orr.w	r3, r3, #67	; 0x43
 80259d0:	b2da      	uxtb	r2, r3
 80259d2:	69fb      	ldr	r3, [r7, #28]
 80259d4:	721a      	strb	r2, [r3, #8]
 80259d6:	e05d      	b.n	8025a94 <SdoRes+0x14c>
					SDOSERVICE_INITIATEUPLOADRES;
			}
			else
			{
				/* Normal or Segmented Upload Response */
				if (dataSize < objLength)
 80259d8:	887a      	ldrh	r2, [r7, #2]
 80259da:	69bb      	ldr	r3, [r7, #24]
 80259dc:	429a      	cmp	r2, r3
 80259de:	d205      	bcs.n	80259ec <SdoRes+0xa4>
				{
					pSdoRes->MbxHeader.Length = UPLOAD_NORM_RES_SIZE + dataSize;
 80259e0:	887b      	ldrh	r3, [r7, #2]
 80259e2:	330a      	adds	r3, #10
 80259e4:	b29a      	uxth	r2, r3
 80259e6:	69fb      	ldr	r3, [r7, #28]
 80259e8:	801a      	strh	r2, [r3, #0]
 80259ea:	e005      	b.n	80259f8 <SdoRes+0xb0>
				}
				else
				{
					pSdoRes->MbxHeader.Length = UPLOAD_NORM_RES_SIZE + ((UINT16)objLength);
 80259ec:	69bb      	ldr	r3, [r7, #24]
 80259ee:	b29b      	uxth	r3, r3
 80259f0:	330a      	adds	r3, #10
 80259f2:	b29a      	uxth	r2, r3
 80259f4:	69fb      	ldr	r3, [r7, #28]
 80259f6:	801a      	strh	r2, [r3, #0]
				}
				((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[0] = SWAPWORD((UINT16)objLength);
 80259f8:	69bb      	ldr	r3, [r7, #24]
 80259fa:	b29a      	uxth	r2, r3
 80259fc:	69fb      	ldr	r3, [r7, #28]
 80259fe:	819a      	strh	r2, [r3, #12]
				((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoRes)->CompleteSize[1] = SWAPWORD((UINT16)(objLength >> 16));
 8025a00:	69bb      	ldr	r3, [r7, #24]
 8025a02:	0c1b      	lsrs	r3, r3, #16
 8025a04:	b29a      	uxth	r2, r3
 8025a06:	69fb      	ldr	r3, [r7, #28]
 8025a08:	81da      	strh	r2, [r3, #14]
				pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= SDOHEADER_SIZEINDICATOR |
 8025a0a:	69fb      	ldr	r3, [r7, #28]
 8025a0c:	7a1a      	ldrb	r2, [r3, #8]
 8025a0e:	797b      	ldrb	r3, [r7, #5]
 8025a10:	4313      	orrs	r3, r2
 8025a12:	b2db      	uxtb	r3, r3
 8025a14:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 8025a18:	b2da      	uxtb	r2, r3
 8025a1a:	69fb      	ldr	r3, [r7, #28]
 8025a1c:	721a      	strb	r2, [r3, #8]
 8025a1e:	e039      	b.n	8025a94 <SdoRes+0x14c>
					SDOSERVICE_INITIATEUPLOADRES;

			}
		}
		/* for a segmented response the command was wrong in the response */
		else if (command == SDOSERVICE_DOWNLOADSEGMENTREQ)
 8025a20:	79bb      	ldrb	r3, [r7, #6]
 8025a22:	2b00      	cmp	r3, #0
 8025a24:	d10a      	bne.n	8025a3c <SdoRes+0xf4>
		{
			/* Download segmented response */
			pSdoRes->MbxHeader.Length = DOWNLOAD_NORM_RES_SIZE;
 8025a26:	69fb      	ldr	r3, [r7, #28]
 8025a28:	220a      	movs	r2, #10
 8025a2a:	801a      	strh	r2, [r3, #0]
			pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= SDOSERVICE_DOWNLOADSEGMENTRES;
 8025a2c:	69fb      	ldr	r3, [r7, #28]
 8025a2e:	7a1b      	ldrb	r3, [r3, #8]
 8025a30:	f043 0320 	orr.w	r3, r3, #32
 8025a34:	b2da      	uxtb	r2, r3
 8025a36:	69fb      	ldr	r3, [r7, #28]
 8025a38:	721a      	strb	r2, [r3, #8]
 8025a3a:	e02b      	b.n	8025a94 <SdoRes+0x14c>
		}
		else if (command != SDOSERVICE_UPLOADSEGMENTREQ)
 8025a3c:	79bb      	ldrb	r3, [r7, #6]
 8025a3e:	2b60      	cmp	r3, #96	; 0x60
 8025a40:	d028      	beq.n	8025a94 <SdoRes+0x14c>
		{
			/* Download response */
			pSdoRes->MbxHeader.Length = DOWNLOAD_NORM_RES_SIZE;
 8025a42:	69fb      	ldr	r3, [r7, #28]
 8025a44:	220a      	movs	r2, #10
 8025a46:	801a      	strh	r2, [r3, #0]
			pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= SDOSERVICE_INITIATEDOWNLOADRES;
 8025a48:	69fb      	ldr	r3, [r7, #28]
 8025a4a:	7a1b      	ldrb	r3, [r3, #8]
 8025a4c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8025a50:	b2da      	uxtb	r2, r3
 8025a52:	69fb      	ldr	r3, [r7, #28]
 8025a54:	721a      	strb	r2, [r3, #8]
 8025a56:	e01d      	b.n	8025a94 <SdoRes+0x14c>
		}
	}
	else
	{
		/* generate a SDO-Abort-Request */
		pSdoRes->MbxHeader.Length = ABORT_NORM_RES_SIZE;
 8025a58:	69fb      	ldr	r3, [r7, #28]
 8025a5a:	220a      	movs	r2, #10
 8025a5c:	801a      	strh	r2, [r3, #0]
		pSdoRes->CoeHeader &= ~COEHEADER_COESERVICEMASK;
 8025a5e:	69fb      	ldr	r3, [r7, #28]
 8025a60:	88db      	ldrh	r3, [r3, #6]
 8025a62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8025a66:	b29a      	uxth	r2, r3
 8025a68:	69fb      	ldr	r3, [r7, #28]
 8025a6a:	80da      	strh	r2, [r3, #6]
		pSdoRes->CoeHeader |= ((UINT16)COESERVICE_SDOREQUEST) << COEHEADER_COESERVICESHIFT;
 8025a6c:	69fb      	ldr	r3, [r7, #28]
 8025a6e:	88db      	ldrh	r3, [r3, #6]
 8025a70:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8025a74:	b29a      	uxth	r2, r3
 8025a76:	69fb      	ldr	r3, [r7, #28]
 8025a78:	80da      	strh	r2, [r3, #6]
		pSdoRes->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= SDOSERVICE_ABORTTRANSFER;
 8025a7a:	69fb      	ldr	r3, [r7, #28]
 8025a7c:	7a1b      	ldrb	r3, [r3, #8]
 8025a7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8025a82:	b2da      	uxtb	r2, r3
 8025a84:	69fb      	ldr	r3, [r7, #28]
 8025a86:	721a      	strb	r2, [r3, #8]

		((TABORTSDOTRANSFERREQMBX MBXMEM *) pSdoRes)->AbortCode = SWAPDWORD(cAbortCode[abort]);
 8025a88:	79fb      	ldrb	r3, [r7, #7]
 8025a8a:	4a09      	ldr	r2, [pc, #36]	; (8025ab0 <SdoRes+0x168>)
 8025a8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8025a90:	69fb      	ldr	r3, [r7, #28]
 8025a92:	60da      	str	r2, [r3, #12]
	}

	// HBu 02.05.06: if the CoE-response could not be sent because the
	//               send mailbox is full it should be stored
	if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoRes, COE_SERVICE) != 0)
 8025a94:	69f8      	ldr	r0, [r7, #28]
 8025a96:	2102      	movs	r1, #2
 8025a98:	f7fd ffb2 	bl	8023a00 <MBX_MailboxSendReq>
 8025a9c:	4603      	mov	r3, r0
 8025a9e:	2b00      	cmp	r3, #0
 8025aa0:	d002      	beq.n	8025aa8 <SdoRes+0x160>
	{
		/* we store the CoE mailbox service to send it later (in COE_ContinueInd) when the mailbox is read */
		pCoeSendStored = (TMBX MBXMEM *) pSdoRes;
 8025aa2:	4a04      	ldr	r2, [pc, #16]	; (8025ab4 <SdoRes+0x16c>)
 8025aa4:	69fb      	ldr	r3, [r7, #28]
 8025aa6:	6013      	str	r3, [r2, #0]
	}
}
 8025aa8:	370c      	adds	r7, #12
 8025aaa:	46bd      	mov	sp, r7
 8025aac:	bd90      	pop	{r4, r7, pc}
 8025aae:	bf00      	nop
 8025ab0:	0802b1dc 	.word	0x0802b1dc
 8025ab4:	1fff2a7c 	.word	0x1fff2a7c

08025ab8 <SDOS_SdoInd>:
			is received from the master and calls depending from
			the command the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInd(TINITSDOMBX MBXMEM *pSdoInd)
{
 8025ab8:	b590      	push	{r4, r7, lr}
 8025aba:	b091      	sub	sp, #68	; 0x44
 8025abc:	af02      	add	r7, sp, #8
 8025abe:	6078      	str	r0, [r7, #4]
	UINT8 abort = 0;
 8025ac0:	2300      	movs	r3, #0
 8025ac2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	UINT8 sdoHeader = (pSdoInd->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMANDMASK);
 8025ac6:	687b      	ldr	r3, [r7, #4]
 8025ac8:	7a1b      	ldrb	r3, [r3, #8]
 8025aca:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	/* the SDO-command is in bit 5-7 of the first SDO-Byte */
	UINT8 command = (sdoHeader & SDOHEADER_COMMAND);
 8025ace:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025ad2:	f023 031f 	bic.w	r3, r3, #31
 8025ad6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	/* mbxSize contains the size of the mailbox (CoE-Header (2 Bytes) + SDO-Header (8 Bytes) + SDO-Data (if the data length is greater than 4)) */
	UINT16 mbxSize = SWAPWORD(pSdoInd->MbxHeader.Length);
 8025ada:	687b      	ldr	r3, [r7, #4]
 8025adc:	881b      	ldrh	r3, [r3, #0]
 8025ade:	83fb      	strh	r3, [r7, #30]
	UINT16 index;
	UINT8 subindex;
	OBJCONST TOBJECT OBJMEM * pObjEntry;
	/* this variable contains the information, if all entries of an object will be read (bCompleteAccess > 0) or a single entry */
	UINT8 bCompleteAccess = 0;
 8025ae0:	2300      	movs	r3, #0
 8025ae2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	UINT32 objLength = 0;
 8025ae6:	2300      	movs	r3, #0
 8025ae8:	633b      	str	r3, [r7, #48]	; 0x30
	UINT32 dataSize = 0;
 8025aea:	2300      	movs	r3, #0
 8025aec:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (bSdoInWork)
 8025aee:	4bae      	ldr	r3, [pc, #696]	; (8025da8 <SDOS_SdoInd+0x2f0>)
 8025af0:	781b      	ldrb	r3, [r3, #0]
 8025af2:	2b00      	cmp	r3, #0
 8025af4:	d001      	beq.n	8025afa <SDOS_SdoInd+0x42>
	{
		/* the last SDO is still in work */
		return MBXERR_SERVICEINWORK;
 8025af6:	2309      	movs	r3, #9
 8025af8:	e2a7      	b.n	802604a <SDOS_SdoInd+0x592>
	}

/* ECATCHANGE_START(V5.13) COE5*/
	if (sdoHeader & SDOHEADER_COMPLETEACCESS)
 8025afa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025afe:	f003 0310 	and.w	r3, r3, #16
 8025b02:	2b00      	cmp	r3, #0
 8025b04:	d002      	beq.n	8025b0c <SDOS_SdoInd+0x54>
	{
		bCompleteAccess = 1;
 8025b06:	2301      	movs	r3, #1
 8025b08:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	}
/* ECATCHANGE_END(V5.13) COE5*/

	switch (command)
 8025b0c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025b10:	2b20      	cmp	r3, #32
 8025b12:	d00b      	beq.n	8025b2c <SDOS_SdoInd+0x74>
 8025b14:	2b20      	cmp	r3, #32
 8025b16:	dc03      	bgt.n	8025b20 <SDOS_SdoInd+0x68>
 8025b18:	2b00      	cmp	r3, #0
 8025b1a:	f000 825f 	beq.w	8025fdc <SDOS_SdoInd+0x524>
 8025b1e:	e279      	b.n	8026014 <SDOS_SdoInd+0x55c>
 8025b20:	2b40      	cmp	r3, #64	; 0x40
 8025b22:	d003      	beq.n	8025b2c <SDOS_SdoInd+0x74>
 8025b24:	2b60      	cmp	r3, #96	; 0x60
 8025b26:	f000 8259 	beq.w	8025fdc <SDOS_SdoInd+0x524>
 8025b2a:	e273      	b.n	8026014 <SDOS_SdoInd+0x55c>
	{
	case SDOSERVICE_INITIATEDOWNLOADREQ:
	case SDOSERVICE_INITIATEUPLOADREQ:
		/* the variable index contains the requested index of the SDO service */
		index = ((UINT16)(pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXHIOFFSET] & SDOHEADER_INDEXHIMASK));
 8025b2c:	687b      	ldr	r3, [r7, #4]
 8025b2e:	7a9b      	ldrb	r3, [r3, #10]
 8025b30:	83bb      	strh	r3, [r7, #28]
		index <<= 8;
 8025b32:	8bbb      	ldrh	r3, [r7, #28]
 8025b34:	021b      	lsls	r3, r3, #8
 8025b36:	83bb      	strh	r3, [r7, #28]
		index += (pSdoInd->SdoHeader.Sdo[SDOHEADER_INDEXLOOFFSET]);
 8025b38:	687b      	ldr	r3, [r7, #4]
 8025b3a:	7a5b      	ldrb	r3, [r3, #9]
 8025b3c:	b29a      	uxth	r2, r3
 8025b3e:	8bbb      	ldrh	r3, [r7, #28]
 8025b40:	4413      	add	r3, r2
 8025b42:	83bb      	strh	r3, [r7, #28]
		/* the variable subindex contains the requested subindex of the SDO service */
		subindex = pSdoInd->SdoHeader.Sdo[SDOHEADER_SUBINDEXOFFSET];
 8025b44:	687b      	ldr	r3, [r7, #4]
 8025b46:	7adb      	ldrb	r3, [r3, #11]
 8025b48:	76fb      	strb	r3, [r7, #27]




		/* OBJ_GetObjectHandle checks if the requested index is defined in the object dictionary */
		pObjEntry = OBJ_GetObjectHandle(index);
 8025b4a:	8bbb      	ldrh	r3, [r7, #28]
 8025b4c:	4618      	mov	r0, r3
 8025b4e:	f7fe f92f 	bl	8023db0 <OBJ_GetObjectHandle>
 8025b52:	6178      	str	r0, [r7, #20]

		if (pObjEntry)
 8025b54:	697b      	ldr	r3, [r7, #20]
 8025b56:	2b00      	cmp	r3, #0
 8025b58:	f000 823b 	beq.w	8025fd2 <SDOS_SdoInd+0x51a>
		{
			/* transferType contains the information if the SDO Download Request or the SDO Upload Response
			   can be an expedited service (SDO data length <= 4, that means the data is stored in the
				SDO-Header completely */
			UINT8 bTransferType = 0;
 8025b5c:	2300      	movs	r3, #0
 8025b5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* pData is the pointer to the received (SDO-Download) or sent (SDO-Upload) SDO data in the mailbox */
			UINT16 MBXMEM * pData = NULL;
 8025b62:	2300      	movs	r3, #0
 8025b64:	627b      	str	r3, [r7, #36]	; 0x24
			UINT8 segTransfer = 0;
 8025b66:	2300      	movs	r3, #0
 8025b68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			{
				UINT8 maxSubindex = (pObjEntry->ObjDesc.ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 8025b6c:	697b      	ldr	r3, [r7, #20]
 8025b6e:	899b      	ldrh	r3, [r3, #12]
 8025b70:	74fb      	strb	r3, [r7, #19]

				if (subindex > maxSubindex)
 8025b72:	7efa      	ldrb	r2, [r7, #27]
 8025b74:	7cfb      	ldrb	r3, [r7, #19]
 8025b76:	429a      	cmp	r2, r3
 8025b78:	d903      	bls.n	8025b82 <SDOS_SdoInd+0xca>
				{
					abort = ABORTIDX_SUBINDEX_NOT_EXISTING;
 8025b7a:	2311      	movs	r3, #17
 8025b7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8025b80:	e00e      	b.n	8025ba0 <SDOS_SdoInd+0xe8>
				}
				else
				{
					dataSize = objLength = OBJ_GetObjectLength(index, subindex, pObjEntry, (UINT8)(sdoHeader & SDOHEADER_COMPLETEACCESS));
 8025b82:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025b86:	f003 0310 	and.w	r3, r3, #16
 8025b8a:	b2db      	uxtb	r3, r3
 8025b8c:	8bb9      	ldrh	r1, [r7, #28]
 8025b8e:	7efa      	ldrb	r2, [r7, #27]
 8025b90:	4608      	mov	r0, r1
 8025b92:	4611      	mov	r1, r2
 8025b94:	697a      	ldr	r2, [r7, #20]
 8025b96:	f7fe f927 	bl	8023de8 <OBJ_GetObjectLength>
 8025b9a:	6338      	str	r0, [r7, #48]	; 0x30
 8025b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
				}

				if (abort == 0)
 8025ba0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025ba4:	2b00      	cmp	r3, #0
 8025ba6:	d132      	bne.n	8025c0e <SDOS_SdoInd+0x156>
				{
					if (command == SDOSERVICE_INITIATEUPLOADREQ)
 8025ba8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025bac:	2b40      	cmp	r3, #64	; 0x40
 8025bae:	d128      	bne.n	8025c02 <SDOS_SdoInd+0x14a>
					{
						/* SDO Upload */
						if (mbxSize != EXPEDITED_FRAME_SIZE)
 8025bb0:	8bfb      	ldrh	r3, [r7, #30]
 8025bb2:	2b0a      	cmp	r3, #10
 8025bb4:	d001      	beq.n	8025bba <SDOS_SdoInd+0x102>
						{
							/* a SDO Upload request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
							return MBXERR_INVALIDSIZE;
 8025bb6:	2308      	movs	r3, #8
 8025bb8:	e247      	b.n	802604a <SDOS_SdoInd+0x592>
						}
						/* distinguish between expedited and normal upload response within the length of the response data */
						if ((objLength <= MAX_EXPEDITED_DATA) && objLength != 0)
 8025bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025bbc:	2b04      	cmp	r3, #4
 8025bbe:	d810      	bhi.n	8025be2 <SDOS_SdoInd+0x12a>
 8025bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025bc2:	2b00      	cmp	r3, #0
 8025bc4:	d00d      	beq.n	8025be2 <SDOS_SdoInd+0x12a>
						{
							/* Expedited Upload */
							bTransferType = 1;
 8025bc6:	2301      	movs	r3, #1
 8025bc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
							/* pData is the pointer where the object data has to be copied for the response */
							pData = (UINT16 MBXMEM *) ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoInd)->Data;
 8025bcc:	687b      	ldr	r3, [r7, #4]
 8025bce:	330c      	adds	r3, #12
 8025bd0:	627b      	str	r3, [r7, #36]	; 0x24
													/* initialize the 4 data bytes of the SDO upload response because the requested object data
														could be less than 4 */
							pData[0] = 0;
 8025bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025bd4:	2200      	movs	r2, #0
 8025bd6:	801a      	strh	r2, [r3, #0]
							pData[1] = 0;
 8025bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025bda:	3302      	adds	r3, #2
 8025bdc:	2200      	movs	r2, #0
 8025bde:	801a      	strh	r2, [r3, #0]
 8025be0:	e015      	b.n	8025c0e <SDOS_SdoInd+0x156>
						}
						else
						{
							/* HBu 06.02.06: the variable dataSize has to be set to the available size in one mailbox */
							dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 8025be2:	4b72      	ldr	r3, [pc, #456]	; (8025dac <SDOS_SdoInd+0x2f4>)
 8025be4:	881b      	ldrh	r3, [r3, #0]
 8025be6:	3b10      	subs	r3, #16
 8025be8:	62fb      	str	r3, [r7, #44]	; 0x2c
							if (dataSize < objLength)
 8025bea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8025bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025bee:	429a      	cmp	r2, r3
 8025bf0:	d203      	bcs.n	8025bfa <SDOS_SdoInd+0x142>
							{
								/* Segmented Upload */
								segTransfer = 1;
 8025bf2:	2301      	movs	r3, #1
 8025bf4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8025bf8:	e009      	b.n	8025c0e <SDOS_SdoInd+0x156>
							else
							{
								/* Normal Upload */

								/* pData is the pointer where the object data has to be copied for the response */
								pData = (UINT16 MBXMEM *) ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data;
 8025bfa:	687b      	ldr	r3, [r7, #4]
 8025bfc:	3310      	adds	r3, #16
 8025bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8025c00:	e005      	b.n	8025c0e <SDOS_SdoInd+0x156>
						}
					}
					else
					{
						/* SDO-Download: store if the request is a expedited or normal request  */
						bTransferType = sdoHeader & SDOHEADER_TRANSFERTYPE;
 8025c02:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025c06:	f003 0302 	and.w	r3, r3, #2
 8025c0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
					}
				}
			}

			if ((abort == 0) && (command == SDOSERVICE_INITIATEDOWNLOADREQ))
 8025c0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025c12:	2b00      	cmp	r3, #0
 8025c14:	d142      	bne.n	8025c9c <SDOS_SdoInd+0x1e4>
 8025c16:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025c1a:	2b20      	cmp	r3, #32
 8025c1c:	d13e      	bne.n	8025c9c <SDOS_SdoInd+0x1e4>
			{
				/* SDO Download */
				if (bTransferType)
 8025c1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8025c22:	2b00      	cmp	r3, #0
 8025c24:	d010      	beq.n	8025c48 <SDOS_SdoInd+0x190>
				{
					/* Expedited Download */
					if (mbxSize != EXPEDITED_FRAME_SIZE)
 8025c26:	8bfb      	ldrh	r3, [r7, #30]
 8025c28:	2b0a      	cmp	r3, #10
 8025c2a:	d001      	beq.n	8025c30 <SDOS_SdoInd+0x178>
					{
						/* an Expedited SDO Download request has always a fixed size (2 Byte CoE-Header plus 8 Byte SDO-Header) */
						return MBXERR_INVALIDSIZE;
 8025c2c:	2308      	movs	r3, #8
 8025c2e:	e20c      	b.n	802604a <SDOS_SdoInd+0x592>
					}
					/* dataSize gets the real size of the downloaded object data (1,2,3 or 4) */
					dataSize = MAX_EXPEDITED_DATA - ((sdoHeader & SDOHEADER_DATASETSIZE) >> SDOHEADERSHIFT_DATASETSIZE);
 8025c30:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025c34:	f003 030c 	and.w	r3, r3, #12
 8025c38:	109b      	asrs	r3, r3, #2
 8025c3a:	f1c3 0304 	rsb	r3, r3, #4
 8025c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* pData is the pointer to the downloaded object data */
					pData = (UINT16 MBXMEM *) &pSdoInd[1];
 8025c40:	687b      	ldr	r3, [r7, #4]
 8025c42:	330c      	adds	r3, #12
 8025c44:	627b      	str	r3, [r7, #36]	; 0x24
 8025c46:	e029      	b.n	8025c9c <SDOS_SdoInd+0x1e4>
				{
					/* Normal Download */
					/* downloadSize gets the real size of the downloaded data */
					/* '&' operator was too much */

					UINT32 downloadSize = ((UINT32)(SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[1])) << 16) + (SWAPWORD(((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->CompleteSize[0]));
 8025c48:	687b      	ldr	r3, [r7, #4]
 8025c4a:	89db      	ldrh	r3, [r3, #14]
 8025c4c:	041b      	lsls	r3, r3, #16
 8025c4e:	687a      	ldr	r2, [r7, #4]
 8025c50:	8992      	ldrh	r2, [r2, #12]
 8025c52:	4413      	add	r3, r2
 8025c54:	60fb      	str	r3, [r7, #12]

					/* HBu 29.03.06: if it is a segmented download the mbxSize has to be the complete mailbox size */
					if ((MBX_HEADER_SIZE + EXPEDITED_FRAME_SIZE + downloadSize) > u16ReceiveMbxSize)
 8025c56:	68fb      	ldr	r3, [r7, #12]
 8025c58:	3310      	adds	r3, #16
 8025c5a:	4a55      	ldr	r2, [pc, #340]	; (8025db0 <SDOS_SdoInd+0x2f8>)
 8025c5c:	8812      	ldrh	r2, [r2, #0]
 8025c5e:	4293      	cmp	r3, r2
 8025c60:	d907      	bls.n	8025c72 <SDOS_SdoInd+0x1ba>
					{
						if (mbxSize != (u16ReceiveMbxSize - MBX_HEADER_SIZE))
 8025c62:	8bfa      	ldrh	r2, [r7, #30]
 8025c64:	4b52      	ldr	r3, [pc, #328]	; (8025db0 <SDOS_SdoInd+0x2f8>)
 8025c66:	881b      	ldrh	r3, [r3, #0]
 8025c68:	3b06      	subs	r3, #6
 8025c6a:	429a      	cmp	r2, r3
 8025c6c:	d008      	beq.n	8025c80 <SDOS_SdoInd+0x1c8>
						{
							return MBXERR_INVALIDSIZE;
 8025c6e:	2308      	movs	r3, #8
 8025c70:	e1eb      	b.n	802604a <SDOS_SdoInd+0x592>
						}
					}
					else
					{
						if (mbxSize != (EXPEDITED_FRAME_SIZE + downloadSize))
 8025c72:	8bfa      	ldrh	r2, [r7, #30]
 8025c74:	68fb      	ldr	r3, [r7, #12]
 8025c76:	330a      	adds	r3, #10
 8025c78:	429a      	cmp	r2, r3
 8025c7a:	d001      	beq.n	8025c80 <SDOS_SdoInd+0x1c8>
						{
							/* the mbxSize and the downloadSize are not consistent (mbxSize = downloadSize + 2 byte CoE-Header + 8 byte SDO Header */
							return MBXERR_INVALIDSIZE;
 8025c7c:	2308      	movs	r3, #8
 8025c7e:	e1e4      	b.n	802604a <SDOS_SdoInd+0x592>
						}
					}

					/* pData is the pointer to the downloaded object data */
					pData = (UINT16 MBXMEM *) ((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data;
 8025c80:	687b      	ldr	r3, [r7, #4]
 8025c82:	3310      	adds	r3, #16
 8025c84:	627b      	str	r3, [r7, #36]	; 0x24
					/* the received dataSize will be checked in the object specific functions called from
					   OBJ_Write (in objdef.c) */
					dataSize = downloadSize;
 8025c86:	68fb      	ldr	r3, [r7, #12]
 8025c88:	62fb      	str	r3, [r7, #44]	; 0x2c
					if (dataSize > (UINT32)(mbxSize - DOWNLOAD_NORM_REQ_SIZE))
 8025c8a:	8bfb      	ldrh	r3, [r7, #30]
 8025c8c:	3b0a      	subs	r3, #10
 8025c8e:	461a      	mov	r2, r3
 8025c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025c92:	429a      	cmp	r2, r3
 8025c94:	d202      	bcs.n	8025c9c <SDOS_SdoInd+0x1e4>
					{
						/* Segmented Download */
						segTransfer = 1;
 8025c96:	2301      	movs	r3, #1
 8025c98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
					}
				}
			}

/* ECATCHANGE_START(V5.13) COE5*/
			if ((abort == 0) && (bCompleteAccess == 1))
 8025c9c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025ca0:	2b00      	cmp	r3, #0
 8025ca2:	d109      	bne.n	8025cb8 <SDOS_SdoInd+0x200>
 8025ca4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025ca8:	2b01      	cmp	r3, #1
 8025caa:	d105      	bne.n	8025cb8 <SDOS_SdoInd+0x200>
/* ECATCHANGE_END(V5.13) COE5*/
			{
				// HBu 02.05.06: Complete Access is only supported with subindex 0 and 1
				if (subindex > 1)
 8025cac:	7efb      	ldrb	r3, [r7, #27]
 8025cae:	2b01      	cmp	r3, #1
 8025cb0:	d902      	bls.n	8025cb8 <SDOS_SdoInd+0x200>
				{
					abort = ABORTIDX_UNSUPPORTED_ACCESS;
 8025cb2:	2305      	movs	r3, #5
 8025cb4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				}
			}

			if (abort == 0)
 8025cb8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025cbc:	2b00      	cmp	r3, #0
 8025cbe:	f040 8187 	bne.w	8025fd0 <SDOS_SdoInd+0x518>
			{
				if (segTransfer)
 8025cc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8025cc6:	2b00      	cmp	r3, #0
 8025cc8:	f000 80db 	beq.w	8025e82 <SDOS_SdoInd+0x3ca>
				{
					bSdoSegFollows = TRUE;
 8025ccc:	4b39      	ldr	r3, [pc, #228]	; (8025db4 <SDOS_SdoInd+0x2fc>)
 8025cce:	2201      	movs	r2, #1
 8025cd0:	701a      	strb	r2, [r3, #0]
					bSdoSegLastToggle = 1;
 8025cd2:	4b39      	ldr	r3, [pc, #228]	; (8025db8 <SDOS_SdoInd+0x300>)
 8025cd4:	2201      	movs	r2, #1
 8025cd6:	701a      	strb	r2, [r3, #0]
					bSdoSegAccess = bCompleteAccess;
 8025cd8:	4a38      	ldr	r2, [pc, #224]	; (8025dbc <SDOS_SdoInd+0x304>)
 8025cda:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025cde:	7013      	strb	r3, [r2, #0]
					nSdoSegIndex = index;
 8025ce0:	4a37      	ldr	r2, [pc, #220]	; (8025dc0 <SDOS_SdoInd+0x308>)
 8025ce2:	8bbb      	ldrh	r3, [r7, #28]
 8025ce4:	8013      	strh	r3, [r2, #0]
					nSdoSegSubindex = subindex;
 8025ce6:	4a37      	ldr	r2, [pc, #220]	; (8025dc4 <SDOS_SdoInd+0x30c>)
 8025ce8:	7efb      	ldrb	r3, [r7, #27]
 8025cea:	7013      	strb	r3, [r2, #0]
					pSdoSegObjEntry = pObjEntry;
 8025cec:	4a36      	ldr	r2, [pc, #216]	; (8025dc8 <SDOS_SdoInd+0x310>)
 8025cee:	697b      	ldr	r3, [r7, #20]
 8025cf0:	6013      	str	r3, [r2, #0]
					if (command == SDOSERVICE_INITIATEUPLOADREQ)
 8025cf2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025cf6:	2b40      	cmp	r3, #64	; 0x40
 8025cf8:	d103      	bne.n	8025d02 <SDOS_SdoInd+0x24a>
					{
						nSdoSegCompleteSize = objLength;
 8025cfa:	4a34      	ldr	r2, [pc, #208]	; (8025dcc <SDOS_SdoInd+0x314>)
 8025cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025cfe:	6013      	str	r3, [r2, #0]
 8025d00:	e002      	b.n	8025d08 <SDOS_SdoInd+0x250>
					}
					else
					{
						nSdoSegCompleteSize = dataSize;
 8025d02:	4a32      	ldr	r2, [pc, #200]	; (8025dcc <SDOS_SdoInd+0x314>)
 8025d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025d06:	6013      	str	r3, [r2, #0]
					}

					if (pSdoSegData != NULL)
 8025d08:	4b31      	ldr	r3, [pc, #196]	; (8025dd0 <SDOS_SdoInd+0x318>)
 8025d0a:	681b      	ldr	r3, [r3, #0]
 8025d0c:	2b00      	cmp	r3, #0
 8025d0e:	d007      	beq.n	8025d20 <SDOS_SdoInd+0x268>
					{
						FREEMEM((UINT16 VARMEM *) pSdoSegData);
 8025d10:	4b2f      	ldr	r3, [pc, #188]	; (8025dd0 <SDOS_SdoInd+0x318>)
 8025d12:	681b      	ldr	r3, [r3, #0]
 8025d14:	4618      	mov	r0, r3
 8025d16:	f004 fc77 	bl	802a608 <free>
						pSdoSegData = NULL;
 8025d1a:	4b2d      	ldr	r3, [pc, #180]	; (8025dd0 <SDOS_SdoInd+0x318>)
 8025d1c:	2200      	movs	r2, #0
 8025d1e:	601a      	str	r2, [r3, #0]
					}
					pSdoSegData = (UINT16 VARMEM *) ALLOCMEM(ROUNDUPBYTE2WORD(nSdoSegCompleteSize));
 8025d20:	4b2a      	ldr	r3, [pc, #168]	; (8025dcc <SDOS_SdoInd+0x314>)
 8025d22:	681b      	ldr	r3, [r3, #0]
 8025d24:	3301      	adds	r3, #1
 8025d26:	f023 0301 	bic.w	r3, r3, #1
 8025d2a:	4618      	mov	r0, r3
 8025d2c:	f004 fc64 	bl	802a5f8 <malloc>
 8025d30:	4603      	mov	r3, r0
 8025d32:	461a      	mov	r2, r3
 8025d34:	4b26      	ldr	r3, [pc, #152]	; (8025dd0 <SDOS_SdoInd+0x318>)
 8025d36:	601a      	str	r2, [r3, #0]

					if (pSdoSegData == NULL)
 8025d38:	4b25      	ldr	r3, [pc, #148]	; (8025dd0 <SDOS_SdoInd+0x318>)
 8025d3a:	681b      	ldr	r3, [r3, #0]
 8025d3c:	2b00      	cmp	r3, #0
 8025d3e:	d10b      	bne.n	8025d58 <SDOS_SdoInd+0x2a0>
					{
						if (bCompleteAccess)
 8025d40:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025d44:	2b00      	cmp	r3, #0
 8025d46:	d003      	beq.n	8025d50 <SDOS_SdoInd+0x298>
						{
							abort = ABORTIDX_UNSUPPORTED_ACCESS;
 8025d48:	2305      	movs	r3, #5
 8025d4a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8025d4e:	e13f      	b.n	8025fd0 <SDOS_SdoInd+0x518>
						}
						else
						{
							abort = ABORTIDX_OUT_OF_MEMORY;
 8025d50:	2304      	movs	r3, #4
 8025d52:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8025d56:	e13b      	b.n	8025fd0 <SDOS_SdoInd+0x518>
						}
					}
					else
					{
						if (command == SDOSERVICE_INITIATEUPLOADREQ)
 8025d58:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025d5c:	2b40      	cmp	r3, #64	; 0x40
 8025d5e:	d17a      	bne.n	8025e56 <SDOS_SdoInd+0x39e>
						{
							/* Segmented Upload */
							abort = OBJ_Read(index, subindex, objLength, pObjEntry, (UINT16 MBXMEM *) pSdoSegData, bCompleteAccess);
 8025d60:	4b1b      	ldr	r3, [pc, #108]	; (8025dd0 <SDOS_SdoInd+0x318>)
 8025d62:	681b      	ldr	r3, [r3, #0]
 8025d64:	8bb9      	ldrh	r1, [r7, #28]
 8025d66:	7efa      	ldrb	r2, [r7, #27]
 8025d68:	9300      	str	r3, [sp, #0]
 8025d6a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025d6e:	9301      	str	r3, [sp, #4]
 8025d70:	4608      	mov	r0, r1
 8025d72:	4611      	mov	r1, r2
 8025d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8025d76:	697b      	ldr	r3, [r7, #20]
 8025d78:	f7fe fc40 	bl	80245fc <OBJ_Read>
 8025d7c:	4603      	mov	r3, r0
 8025d7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							if (abort == 0)
 8025d82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025d86:	2b00      	cmp	r3, #0
 8025d88:	d126      	bne.n	8025dd8 <SDOS_SdoInd+0x320>
							{
								MBXMEMCPY((UINT16 *)((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoInd)->Data, pSdoSegData, dataSize);
 8025d8a:	687b      	ldr	r3, [r7, #4]
 8025d8c:	f103 0210 	add.w	r2, r3, #16
 8025d90:	4b0f      	ldr	r3, [pc, #60]	; (8025dd0 <SDOS_SdoInd+0x318>)
 8025d92:	681b      	ldr	r3, [r3, #0]
 8025d94:	4610      	mov	r0, r2
 8025d96:	4619      	mov	r1, r3
 8025d98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8025d9a:	f004 fc4d 	bl	802a638 <memcpy>
								nSdoSegService = SDOSERVICE_UPLOADSEGMENTREQ;
 8025d9e:	4b0d      	ldr	r3, [pc, #52]	; (8025dd4 <SDOS_SdoInd+0x31c>)
 8025da0:	2260      	movs	r2, #96	; 0x60
 8025da2:	701a      	strb	r2, [r3, #0]
 8025da4:	e069      	b.n	8025e7a <SDOS_SdoInd+0x3c2>
 8025da6:	bf00      	nop
 8025da8:	1fff18b6 	.word	0x1fff18b6
 8025dac:	1fff2b44 	.word	0x1fff2b44
 8025db0:	1fff2b56 	.word	0x1fff2b56
 8025db4:	1fff2bfd 	.word	0x1fff2bfd
 8025db8:	1fff2c0a 	.word	0x1fff2c0a
 8025dbc:	1fff2bfc 	.word	0x1fff2bfc
 8025dc0:	1fff2c20 	.word	0x1fff2c20
 8025dc4:	1fff2c38 	.word	0x1fff2c38
 8025dc8:	1fff2c34 	.word	0x1fff2c34
 8025dcc:	1fff2c00 	.word	0x1fff2c00
 8025dd0:	1fff2c1c 	.word	0x1fff2c1c
 8025dd4:	1fff2c0b 	.word	0x1fff2c0b
							}
							else if (abort == ABORTIDX_WORKING)
 8025dd8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025ddc:	2bff      	cmp	r3, #255	; 0xff
 8025dde:	d14c      	bne.n	8025e7a <SDOS_SdoInd+0x3c2>
							{
								/* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
								u8PendingSdo = SDO_PENDING_SEG_READ;
 8025de0:	4b9c      	ldr	r3, [pc, #624]	; (8026054 <SDOS_SdoInd+0x59c>)
 8025de2:	2204      	movs	r2, #4
 8025de4:	701a      	strb	r2, [r3, #0]
								bStoreCompleteAccess = bCompleteAccess;
 8025de6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025dea:	2b00      	cmp	r3, #0
 8025dec:	bf14      	ite	ne
 8025dee:	2301      	movne	r3, #1
 8025df0:	2300      	moveq	r3, #0
 8025df2:	b2da      	uxtb	r2, r3
 8025df4:	4b98      	ldr	r3, [pc, #608]	; (8026058 <SDOS_SdoInd+0x5a0>)
 8025df6:	701a      	strb	r2, [r3, #0]
								u8StoreSubindex = subindex;
 8025df8:	4a98      	ldr	r2, [pc, #608]	; (802605c <SDOS_SdoInd+0x5a4>)
 8025dfa:	7efb      	ldrb	r3, [r7, #27]
 8025dfc:	7013      	strb	r3, [r2, #0]
								u16StoreIndex = index;
 8025dfe:	4a98      	ldr	r2, [pc, #608]	; (8026060 <SDOS_SdoInd+0x5a8>)
 8025e00:	8bbb      	ldrh	r3, [r7, #28]
 8025e02:	8013      	strh	r3, [r2, #0]
								u32StoreDataSize = objLength;
 8025e04:	4a97      	ldr	r2, [pc, #604]	; (8026064 <SDOS_SdoInd+0x5ac>)
 8025e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025e08:	6013      	str	r3, [r2, #0]
								pStoreData = pSdoSegData;
 8025e0a:	4b97      	ldr	r3, [pc, #604]	; (8026068 <SDOS_SdoInd+0x5b0>)
 8025e0c:	681b      	ldr	r3, [r3, #0]
 8025e0e:	4a97      	ldr	r2, [pc, #604]	; (802606c <SDOS_SdoInd+0x5b4>)
 8025e10:	6013      	str	r3, [r2, #0]
								pSdoPendFunc = pObjEntry->Read;
 8025e12:	697b      	ldr	r3, [r7, #20]
 8025e14:	69db      	ldr	r3, [r3, #28]
 8025e16:	4a96      	ldr	r2, [pc, #600]	; (8026070 <SDOS_SdoInd+0x5b8>)
 8025e18:	6013      	str	r3, [r2, #0]

								bSdoInWork = TRUE;
 8025e1a:	4b96      	ldr	r3, [pc, #600]	; (8026074 <SDOS_SdoInd+0x5bc>)
 8025e1c:	2201      	movs	r2, #1
 8025e1e:	701a      	strb	r2, [r3, #0]
								/* we have to store the buffer and the response header */
								pSdoResStored = pSdoInd;
 8025e20:	4a95      	ldr	r2, [pc, #596]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025e22:	687b      	ldr	r3, [r7, #4]
 8025e24:	6013      	str	r3, [r2, #0]

								/*update command field*/
								pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 8025e26:	4b94      	ldr	r3, [pc, #592]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025e28:	681b      	ldr	r3, [r3, #0]
 8025e2a:	2200      	movs	r2, #0
 8025e2c:	721a      	strb	r2, [r3, #8]
								pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 8025e2e:	4b92      	ldr	r3, [pc, #584]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025e30:	681b      	ldr	r3, [r3, #0]
 8025e32:	4a91      	ldr	r2, [pc, #580]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025e34:	6812      	ldr	r2, [r2, #0]
 8025e36:	7a12      	ldrb	r2, [r2, #8]
 8025e38:	b2d1      	uxtb	r1, r2
 8025e3a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8025e3e:	f022 020f 	bic.w	r2, r2, #15
 8025e42:	b2d2      	uxtb	r2, r2
 8025e44:	430a      	orrs	r2, r1
 8025e46:	b2d2      	uxtb	r2, r2
 8025e48:	b2d2      	uxtb	r2, r2
 8025e4a:	721a      	strb	r2, [r3, #8]
								nSdoSegService = SDOSERVICE_UPLOADSEGMENTREQ;
 8025e4c:	4b8b      	ldr	r3, [pc, #556]	; (802607c <SDOS_SdoInd+0x5c4>)
 8025e4e:	2260      	movs	r2, #96	; 0x60
 8025e50:	701a      	strb	r2, [r3, #0]
								return 0;
 8025e52:	2300      	movs	r3, #0
 8025e54:	e0f9      	b.n	802604a <SDOS_SdoInd+0x592>
							}
						}
						else
						{
							/* Segmented Download */
							MBXMEMCPY(pSdoSegData, (UINT16 *)((TINITSDODOWNLOADNORMREQMBX MBXMEM *) pSdoInd)->Data, mbxSize - DOWNLOAD_NORM_REQ_SIZE);
 8025e56:	4b84      	ldr	r3, [pc, #528]	; (8026068 <SDOS_SdoInd+0x5b0>)
 8025e58:	6819      	ldr	r1, [r3, #0]
 8025e5a:	687b      	ldr	r3, [r7, #4]
 8025e5c:	f103 0210 	add.w	r2, r3, #16
 8025e60:	8bfb      	ldrh	r3, [r7, #30]
 8025e62:	3b0a      	subs	r3, #10
 8025e64:	4608      	mov	r0, r1
 8025e66:	4611      	mov	r1, r2
 8025e68:	461a      	mov	r2, r3
 8025e6a:	f004 fbe5 	bl	802a638 <memcpy>
							nSdoSegService = SDOSERVICE_DOWNLOADSEGMENTREQ;
 8025e6e:	4b83      	ldr	r3, [pc, #524]	; (802607c <SDOS_SdoInd+0x5c4>)
 8025e70:	2200      	movs	r2, #0
 8025e72:	701a      	strb	r2, [r3, #0]
							dataSize = (mbxSize - DOWNLOAD_NORM_REQ_SIZE);
 8025e74:	8bfb      	ldrh	r3, [r7, #30]
 8025e76:	3b0a      	subs	r3, #10
 8025e78:	62fb      	str	r3, [r7, #44]	; 0x2c
						}

						nSdoSegBytesToHandle = dataSize;
 8025e7a:	4a81      	ldr	r2, [pc, #516]	; (8026080 <SDOS_SdoInd+0x5c8>)
 8025e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025e7e:	6013      	str	r3, [r2, #0]
 8025e80:	e0ab      	b.n	8025fda <SDOS_SdoInd+0x522>
					}
				}
				else
				{
					if (objLength == 0)
 8025e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025e84:	2b00      	cmp	r3, #0
 8025e86:	d108      	bne.n	8025e9a <SDOS_SdoInd+0x3e2>
					{
						/* the objLength is not known, therefore the variables for a possible segmented transfer
							should be initialized */
						nSdoSegIndex = index;
 8025e88:	4a7e      	ldr	r2, [pc, #504]	; (8026084 <SDOS_SdoInd+0x5cc>)
 8025e8a:	8bbb      	ldrh	r3, [r7, #28]
 8025e8c:	8013      	strh	r3, [r2, #0]
						nSdoSegSubindex = subindex;
 8025e8e:	4a7e      	ldr	r2, [pc, #504]	; (8026088 <SDOS_SdoInd+0x5d0>)
 8025e90:	7efb      	ldrb	r3, [r7, #27]
 8025e92:	7013      	strb	r3, [r2, #0]
						pSdoSegObjEntry = pObjEntry;
 8025e94:	4a7d      	ldr	r2, [pc, #500]	; (802608c <SDOS_SdoInd+0x5d4>)
 8025e96:	697b      	ldr	r3, [r7, #20]
 8025e98:	6013      	str	r3, [r2, #0]
					}
					if (command == SDOSERVICE_INITIATEUPLOADREQ)
 8025e9a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025e9e:	2b40      	cmp	r3, #64	; 0x40
 8025ea0:	d14b      	bne.n	8025f3a <SDOS_SdoInd+0x482>
					{
						/* Expedited or Normal Upload */
						abort = OBJ_Read(index, subindex, objLength, pObjEntry, pData, bCompleteAccess);
 8025ea2:	8bb9      	ldrh	r1, [r7, #28]
 8025ea4:	7efa      	ldrb	r2, [r7, #27]
 8025ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025ea8:	9300      	str	r3, [sp, #0]
 8025eaa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025eae:	9301      	str	r3, [sp, #4]
 8025eb0:	4608      	mov	r0, r1
 8025eb2:	4611      	mov	r1, r2
 8025eb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8025eb6:	697b      	ldr	r3, [r7, #20]
 8025eb8:	f7fe fba0 	bl	80245fc <OBJ_Read>
 8025ebc:	4603      	mov	r3, r0
 8025ebe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (abort == ABORTIDX_WORKING)
 8025ec2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025ec6:	2bff      	cmp	r3, #255	; 0xff
 8025ec8:	f040 8082 	bne.w	8025fd0 <SDOS_SdoInd+0x518>
						{
							/* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
							u8PendingSdo = SDO_PENDING_READ;
 8025ecc:	4b61      	ldr	r3, [pc, #388]	; (8026054 <SDOS_SdoInd+0x59c>)
 8025ece:	2203      	movs	r2, #3
 8025ed0:	701a      	strb	r2, [r3, #0]
							bStoreCompleteAccess = bCompleteAccess;
 8025ed2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025ed6:	2b00      	cmp	r3, #0
 8025ed8:	bf14      	ite	ne
 8025eda:	2301      	movne	r3, #1
 8025edc:	2300      	moveq	r3, #0
 8025ede:	b2da      	uxtb	r2, r3
 8025ee0:	4b5d      	ldr	r3, [pc, #372]	; (8026058 <SDOS_SdoInd+0x5a0>)
 8025ee2:	701a      	strb	r2, [r3, #0]
							u8StoreSubindex = subindex;
 8025ee4:	4a5d      	ldr	r2, [pc, #372]	; (802605c <SDOS_SdoInd+0x5a4>)
 8025ee6:	7efb      	ldrb	r3, [r7, #27]
 8025ee8:	7013      	strb	r3, [r2, #0]
							u16StoreIndex = index;
 8025eea:	4a5d      	ldr	r2, [pc, #372]	; (8026060 <SDOS_SdoInd+0x5a8>)
 8025eec:	8bbb      	ldrh	r3, [r7, #28]
 8025eee:	8013      	strh	r3, [r2, #0]
							u32StoreDataSize = objLength;
 8025ef0:	4a5c      	ldr	r2, [pc, #368]	; (8026064 <SDOS_SdoInd+0x5ac>)
 8025ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025ef4:	6013      	str	r3, [r2, #0]
							pStoreData = pData;
 8025ef6:	4a5d      	ldr	r2, [pc, #372]	; (802606c <SDOS_SdoInd+0x5b4>)
 8025ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025efa:	6013      	str	r3, [r2, #0]
							pSdoPendFunc = pObjEntry->Read;
 8025efc:	697b      	ldr	r3, [r7, #20]
 8025efe:	69db      	ldr	r3, [r3, #28]
 8025f00:	4a5b      	ldr	r2, [pc, #364]	; (8026070 <SDOS_SdoInd+0x5b8>)
 8025f02:	6013      	str	r3, [r2, #0]

							bSdoInWork = TRUE;
 8025f04:	4b5b      	ldr	r3, [pc, #364]	; (8026074 <SDOS_SdoInd+0x5bc>)
 8025f06:	2201      	movs	r2, #1
 8025f08:	701a      	strb	r2, [r3, #0]
							/* we have to store the buffer and the response header */
							pSdoResStored = pSdoInd;
 8025f0a:	4a5b      	ldr	r2, [pc, #364]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025f0c:	687b      	ldr	r3, [r7, #4]
 8025f0e:	6013      	str	r3, [r2, #0]

							/*update command field*/
							pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 8025f10:	4b59      	ldr	r3, [pc, #356]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025f12:	681b      	ldr	r3, [r3, #0]
 8025f14:	2200      	movs	r2, #0
 8025f16:	721a      	strb	r2, [r3, #8]
							pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 8025f18:	4b57      	ldr	r3, [pc, #348]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025f1a:	681b      	ldr	r3, [r3, #0]
 8025f1c:	4a56      	ldr	r2, [pc, #344]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025f1e:	6812      	ldr	r2, [r2, #0]
 8025f20:	7a12      	ldrb	r2, [r2, #8]
 8025f22:	b2d1      	uxtb	r1, r2
 8025f24:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8025f28:	f022 020f 	bic.w	r2, r2, #15
 8025f2c:	b2d2      	uxtb	r2, r2
 8025f2e:	430a      	orrs	r2, r1
 8025f30:	b2d2      	uxtb	r2, r2
 8025f32:	b2d2      	uxtb	r2, r2
 8025f34:	721a      	strb	r2, [r3, #8]
							return 0;
 8025f36:	2300      	movs	r3, #0
 8025f38:	e087      	b.n	802604a <SDOS_SdoInd+0x592>
						}
					}
					else
					{
						/* Expedited or Normal Download */
						abort = OBJ_Write(index, subindex, dataSize, pObjEntry, pData, bCompleteAccess);
 8025f3a:	8bb9      	ldrh	r1, [r7, #28]
 8025f3c:	7efa      	ldrb	r2, [r7, #27]
 8025f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025f40:	9300      	str	r3, [sp, #0]
 8025f42:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025f46:	9301      	str	r3, [sp, #4]
 8025f48:	4608      	mov	r0, r1
 8025f4a:	4611      	mov	r1, r2
 8025f4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8025f4e:	697b      	ldr	r3, [r7, #20]
 8025f50:	f7fe fe3e 	bl	8024bd0 <OBJ_Write>
 8025f54:	4603      	mov	r3, r0
 8025f56:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (abort == ABORTIDX_WORKING)
 8025f5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8025f5e:	2bff      	cmp	r3, #255	; 0xff
 8025f60:	d136      	bne.n	8025fd0 <SDOS_SdoInd+0x518>
						{
							/* the application generates the SDO-Response later on by calling SDOS_SdoRes (only possible if object access function pointer is defined) */
							u8PendingSdo = SDO_PENDING_WRITE;
 8025f62:	4b3c      	ldr	r3, [pc, #240]	; (8026054 <SDOS_SdoInd+0x59c>)
 8025f64:	2201      	movs	r2, #1
 8025f66:	701a      	strb	r2, [r3, #0]
							bStoreCompleteAccess = bCompleteAccess;
 8025f68:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8025f6c:	2b00      	cmp	r3, #0
 8025f6e:	bf14      	ite	ne
 8025f70:	2301      	movne	r3, #1
 8025f72:	2300      	moveq	r3, #0
 8025f74:	b2da      	uxtb	r2, r3
 8025f76:	4b38      	ldr	r3, [pc, #224]	; (8026058 <SDOS_SdoInd+0x5a0>)
 8025f78:	701a      	strb	r2, [r3, #0]
							u8StoreSubindex = subindex;
 8025f7a:	4a38      	ldr	r2, [pc, #224]	; (802605c <SDOS_SdoInd+0x5a4>)
 8025f7c:	7efb      	ldrb	r3, [r7, #27]
 8025f7e:	7013      	strb	r3, [r2, #0]
							u16StoreIndex = index;
 8025f80:	4a37      	ldr	r2, [pc, #220]	; (8026060 <SDOS_SdoInd+0x5a8>)
 8025f82:	8bbb      	ldrh	r3, [r7, #28]
 8025f84:	8013      	strh	r3, [r2, #0]
							u32StoreDataSize = dataSize;
 8025f86:	4a37      	ldr	r2, [pc, #220]	; (8026064 <SDOS_SdoInd+0x5ac>)
 8025f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025f8a:	6013      	str	r3, [r2, #0]
							pStoreData = pData;
 8025f8c:	4a37      	ldr	r2, [pc, #220]	; (802606c <SDOS_SdoInd+0x5b4>)
 8025f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8025f90:	6013      	str	r3, [r2, #0]
							pSdoPendFunc = pObjEntry->Write;
 8025f92:	697b      	ldr	r3, [r7, #20]
 8025f94:	6a1b      	ldr	r3, [r3, #32]
 8025f96:	4a36      	ldr	r2, [pc, #216]	; (8026070 <SDOS_SdoInd+0x5b8>)
 8025f98:	6013      	str	r3, [r2, #0]

							bSdoInWork = TRUE;
 8025f9a:	4b36      	ldr	r3, [pc, #216]	; (8026074 <SDOS_SdoInd+0x5bc>)
 8025f9c:	2201      	movs	r2, #1
 8025f9e:	701a      	strb	r2, [r3, #0]
							/* we have to store the buffer and the response header */
							pSdoResStored = pSdoInd;
 8025fa0:	4a35      	ldr	r2, [pc, #212]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025fa2:	687b      	ldr	r3, [r7, #4]
 8025fa4:	6013      	str	r3, [r2, #0]

							/*update command field*/
							pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] &= ~SDOHEADER_COMMANDMASK;
 8025fa6:	4b34      	ldr	r3, [pc, #208]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025fa8:	681b      	ldr	r3, [r3, #0]
 8025faa:	2200      	movs	r2, #0
 8025fac:	721a      	strb	r2, [r3, #8]
							pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] |= (sdoHeader & (SDOHEADER_COMPLETEACCESS | SDOHEADER_COMMAND));
 8025fae:	4b32      	ldr	r3, [pc, #200]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025fb0:	681b      	ldr	r3, [r3, #0]
 8025fb2:	4a31      	ldr	r2, [pc, #196]	; (8026078 <SDOS_SdoInd+0x5c0>)
 8025fb4:	6812      	ldr	r2, [r2, #0]
 8025fb6:	7a12      	ldrb	r2, [r2, #8]
 8025fb8:	b2d1      	uxtb	r1, r2
 8025fba:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8025fbe:	f022 020f 	bic.w	r2, r2, #15
 8025fc2:	b2d2      	uxtb	r2, r2
 8025fc4:	430a      	orrs	r2, r1
 8025fc6:	b2d2      	uxtb	r2, r2
 8025fc8:	b2d2      	uxtb	r2, r2
 8025fca:	721a      	strb	r2, [r3, #8]
							return 0;
 8025fcc:	2300      	movs	r3, #0
 8025fce:	e03c      	b.n	802604a <SDOS_SdoInd+0x592>
 8025fd0:	e003      	b.n	8025fda <SDOS_SdoInd+0x522>
			} /* if ( abort == 0 ) */

		} //if(pObjEntry) (Object handle found)
		else
		{
			abort = ABORTIDX_OBJECT_NOT_EXISTING;
 8025fd2:	2308      	movs	r3, #8
 8025fd4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}
		break;
 8025fd8:	e020      	b.n	802601c <SDOS_SdoInd+0x564>
 8025fda:	e01f      	b.n	802601c <SDOS_SdoInd+0x564>

	case SDOSERVICE_DOWNLOADSEGMENTREQ:
	case SDOSERVICE_UPLOADSEGMENTREQ:
		if (command == nSdoSegService)
 8025fdc:	4b27      	ldr	r3, [pc, #156]	; (802607c <SDOS_SdoInd+0x5c4>)
 8025fde:	781b      	ldrb	r3, [r3, #0]
 8025fe0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8025fe4:	429a      	cmp	r2, r3
 8025fe6:	d111      	bne.n	802600c <SDOS_SdoInd+0x554>
		{
			if (command == SDOSERVICE_DOWNLOADSEGMENTREQ)
 8025fe8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8025fec:	2b00      	cmp	r3, #0
 8025fee:	d106      	bne.n	8025ffe <SDOS_SdoInd+0x546>
			{
				abort = SdoDownloadSegmentInd((TDOWNLOADSDOSEGREQMBX MBXMEM *) pSdoInd);
 8025ff0:	6878      	ldr	r0, [r7, #4]
 8025ff2:	f7ff fab3 	bl	802555c <SdoDownloadSegmentInd>
 8025ff6:	4603      	mov	r3, r0
 8025ff8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}
		else
		{
			abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
		}
		break;
 8025ffc:	e00e      	b.n	802601c <SDOS_SdoInd+0x564>
			{
				abort = SdoDownloadSegmentInd((TDOWNLOADSDOSEGREQMBX MBXMEM *) pSdoInd);
			}
			else
			{
				abort = SdoUploadSegmentInd((TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd);
 8025ffe:	6878      	ldr	r0, [r7, #4]
 8026000:	f7ff fbee 	bl	80257e0 <SdoUploadSegmentInd>
 8026004:	4603      	mov	r3, r0
 8026006:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}
		else
		{
			abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
		}
		break;
 802600a:	e007      	b.n	802601c <SDOS_SdoInd+0x564>
				abort = SdoUploadSegmentInd((TUPLOADSDOSEGREQMBX MBXMEM *) pSdoInd);
			}
		}
		else
		{
			abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 802600c:	2303      	movs	r3, #3
 802600e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		}
		break;
 8026012:	e003      	b.n	802601c <SDOS_SdoInd+0x564>

	default:
		abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 8026014:	2303      	movs	r3, #3
 8026016:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 802601a:	bf00      	nop
	}

	if (abort != ABORTIDX_WORKING)
 802601c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8026020:	2bff      	cmp	r3, #255	; 0xff
 8026022:	d011      	beq.n	8026048 <SDOS_SdoInd+0x590>
	{
		/*  type cast was added because of warning */
		SdoRes(abort, command, (UINT8)(sdoHeader & SDOHEADER_COMPLETEACCESS), (UINT16)dataSize, objLength, pSdoInd);
 8026024:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8026028:	f003 0310 	and.w	r3, r3, #16
 802602c:	b2da      	uxtb	r2, r3
 802602e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026030:	b29c      	uxth	r4, r3
 8026032:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8026036:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 802603a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 802603c:	9300      	str	r3, [sp, #0]
 802603e:	687b      	ldr	r3, [r7, #4]
 8026040:	9301      	str	r3, [sp, #4]
 8026042:	4623      	mov	r3, r4
 8026044:	f7ff fc80 	bl	8025948 <SdoRes>
	}

	return 0;
 8026048:	2300      	movs	r3, #0
}
 802604a:	4618      	mov	r0, r3
 802604c:	373c      	adds	r7, #60	; 0x3c
 802604e:	46bd      	mov	sp, r7
 8026050:	bd90      	pop	{r4, r7, pc}
 8026052:	bf00      	nop
 8026054:	1fff2c08 	.word	0x1fff2c08
 8026058:	1fff2c09 	.word	0x1fff2c09
 802605c:	1fff2c3c 	.word	0x1fff2c3c
 8026060:	1fff2c3a 	.word	0x1fff2c3a
 8026064:	1fff2c18 	.word	0x1fff2c18
 8026068:	1fff2c1c 	.word	0x1fff2c1c
 802606c:	1fff2bf4 	.word	0x1fff2bf4
 8026070:	1fff2c04 	.word	0x1fff2c04
 8026074:	1fff18b6 	.word	0x1fff18b6
 8026078:	1fff2c14 	.word	0x1fff2c14
 802607c:	1fff2c0b 	.word	0x1fff2c0b
 8026080:	1fff2bf8 	.word	0x1fff2bf8
 8026084:	1fff2c20 	.word	0x1fff2c20
 8026088:	1fff2c38 	.word	0x1fff2c38
 802608c:	1fff2c34 	.word	0x1fff2c34

08026090 <SDOS_SdoRes>:

 \brief    This function is called when a SDO response shall be sent
*////////////////////////////////////////////////////////////////////////////////////////

void SDOS_SdoRes(UINT8 abort, UINT32 objLength, UINT16 MBXMEM *pData)
{
 8026090:	b5b0      	push	{r4, r5, r7, lr}
 8026092:	b088      	sub	sp, #32
 8026094:	af02      	add	r7, sp, #8
 8026096:	4603      	mov	r3, r0
 8026098:	60b9      	str	r1, [r7, #8]
 802609a:	607a      	str	r2, [r7, #4]
 802609c:	73fb      	strb	r3, [r7, #15]
	UINT16 dataSize = 0;
 802609e:	2300      	movs	r3, #0
 80260a0:	82fb      	strh	r3, [r7, #22]

	if (bSdoInWork)
 80260a2:	4b3a      	ldr	r3, [pc, #232]	; (802618c <SDOS_SdoRes+0xfc>)
 80260a4:	781b      	ldrb	r3, [r3, #0]
 80260a6:	2b00      	cmp	r3, #0
 80260a8:	d06c      	beq.n	8026184 <SDOS_SdoRes+0xf4>
	{
		/* SDO-Response is expected */
		UINT8 command = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMMAND;
 80260aa:	4b39      	ldr	r3, [pc, #228]	; (8026190 <SDOS_SdoRes+0x100>)
 80260ac:	681b      	ldr	r3, [r3, #0]
 80260ae:	7a1b      	ldrb	r3, [r3, #8]
 80260b0:	f023 031f 	bic.w	r3, r3, #31
 80260b4:	757b      	strb	r3, [r7, #21]
		UINT8 completeAccess = pSdoResStored->SdoHeader.Sdo[SDOHEADER_COMMANDOFFSET] & SDOHEADER_COMPLETEACCESS;
 80260b6:	4b36      	ldr	r3, [pc, #216]	; (8026190 <SDOS_SdoRes+0x100>)
 80260b8:	681b      	ldr	r3, [r3, #0]
 80260ba:	7a1b      	ldrb	r3, [r3, #8]
 80260bc:	f003 0310 	and.w	r3, r3, #16
 80260c0:	753b      	strb	r3, [r7, #20]

		if (command == SDOSERVICE_INITIATEUPLOADREQ)
 80260c2:	7d7b      	ldrb	r3, [r7, #21]
 80260c4:	2b40      	cmp	r3, #64	; 0x40
 80260c6:	d14d      	bne.n	8026164 <SDOS_SdoRes+0xd4>
		{
			/* dataSize contains the available size in one mailbox */
			dataSize = u16SendMbxSize - MBX_HEADER_SIZE - UPLOAD_NORM_RES_SIZE;
 80260c8:	4b32      	ldr	r3, [pc, #200]	; (8026194 <SDOS_SdoRes+0x104>)
 80260ca:	881b      	ldrh	r3, [r3, #0]
 80260cc:	3b10      	subs	r3, #16
 80260ce:	82fb      	strh	r3, [r7, #22]
			if (dataSize < objLength)
 80260d0:	8afa      	ldrh	r2, [r7, #22]
 80260d2:	68bb      	ldr	r3, [r7, #8]
 80260d4:	429a      	cmp	r2, r3
 80260d6:	d21f      	bcs.n	8026118 <SDOS_SdoRes+0x88>
			{
				/* Segmented Upload, the variables for the segmented transfer should be initialized */
				bSdoSegFollows = TRUE;
 80260d8:	4b2f      	ldr	r3, [pc, #188]	; (8026198 <SDOS_SdoRes+0x108>)
 80260da:	2201      	movs	r2, #1
 80260dc:	701a      	strb	r2, [r3, #0]
				bSdoSegLastToggle = 1;
 80260de:	4b2f      	ldr	r3, [pc, #188]	; (802619c <SDOS_SdoRes+0x10c>)
 80260e0:	2201      	movs	r2, #1
 80260e2:	701a      	strb	r2, [r3, #0]
				bSdoSegAccess = completeAccess;
 80260e4:	4a2e      	ldr	r2, [pc, #184]	; (80261a0 <SDOS_SdoRes+0x110>)
 80260e6:	7d3b      	ldrb	r3, [r7, #20]
 80260e8:	7013      	strb	r3, [r2, #0]
				nSdoSegCompleteSize = objLength;
 80260ea:	4a2e      	ldr	r2, [pc, #184]	; (80261a4 <SDOS_SdoRes+0x114>)
 80260ec:	68bb      	ldr	r3, [r7, #8]
 80260ee:	6013      	str	r3, [r2, #0]
				nSdoSegService = SDOSERVICE_UPLOADSEGMENTREQ;
 80260f0:	4b2d      	ldr	r3, [pc, #180]	; (80261a8 <SDOS_SdoRes+0x118>)
 80260f2:	2260      	movs	r2, #96	; 0x60
 80260f4:	701a      	strb	r2, [r3, #0]
				pSdoSegData = (UINT16 VARMEM *) pData;
 80260f6:	4a2d      	ldr	r2, [pc, #180]	; (80261ac <SDOS_SdoRes+0x11c>)
 80260f8:	687b      	ldr	r3, [r7, #4]
 80260fa:	6013      	str	r3, [r2, #0]
				/* the first segment shall be copied */
				MBXMEMCPY((UINT16 *)((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, dataSize);
 80260fc:	4b24      	ldr	r3, [pc, #144]	; (8026190 <SDOS_SdoRes+0x100>)
 80260fe:	681b      	ldr	r3, [r3, #0]
 8026100:	f103 0210 	add.w	r2, r3, #16
 8026104:	8afb      	ldrh	r3, [r7, #22]
 8026106:	4610      	mov	r0, r2
 8026108:	6879      	ldr	r1, [r7, #4]
 802610a:	461a      	mov	r2, r3
 802610c:	f004 fa94 	bl	802a638 <memcpy>
				nSdoSegBytesToHandle = dataSize;
 8026110:	8afb      	ldrh	r3, [r7, #22]
 8026112:	4a27      	ldr	r2, [pc, #156]	; (80261b0 <SDOS_SdoRes+0x120>)
 8026114:	6013      	str	r3, [r2, #0]
 8026116:	e025      	b.n	8026164 <SDOS_SdoRes+0xd4>
			}
			else
				if ((objLength <= 4) && (objLength > 0))
 8026118:	68bb      	ldr	r3, [r7, #8]
 802611a:	2b04      	cmp	r3, #4
 802611c:	d813      	bhi.n	8026146 <SDOS_SdoRes+0xb6>
 802611e:	68bb      	ldr	r3, [r7, #8]
 8026120:	2b00      	cmp	r3, #0
 8026122:	d010      	beq.n	8026146 <SDOS_SdoRes+0xb6>
				{
					/* Expedited response */
					if (pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data)
 8026124:	4b1a      	ldr	r3, [pc, #104]	; (8026190 <SDOS_SdoRes+0x100>)
 8026126:	681b      	ldr	r3, [r3, #0]
 8026128:	f103 020c 	add.w	r2, r3, #12
 802612c:	687b      	ldr	r3, [r7, #4]
 802612e:	429a      	cmp	r2, r3
 8026130:	d008      	beq.n	8026144 <SDOS_SdoRes+0xb4>
					{
						/* the data is not in the response buffer yet, it shall be copied */
						MBXMEMCPY((UINT16 *)((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 8026132:	4b17      	ldr	r3, [pc, #92]	; (8026190 <SDOS_SdoRes+0x100>)
 8026134:	681b      	ldr	r3, [r3, #0]
 8026136:	330c      	adds	r3, #12
 8026138:	4618      	mov	r0, r3
 802613a:	6879      	ldr	r1, [r7, #4]
 802613c:	68ba      	ldr	r2, [r7, #8]
 802613e:	f004 fa7b 	bl	802a638 <memcpy>
			}
			else
				if ((objLength <= 4) && (objLength > 0))
				{
					/* Expedited response */
					if (pData != ((TINITSDOUPLOADEXPRESMBX MBXMEM *) pSdoResStored)->Data)
 8026142:	e00f      	b.n	8026164 <SDOS_SdoRes+0xd4>
 8026144:	e00e      	b.n	8026164 <SDOS_SdoRes+0xd4>
					}
				}
				else
				{
					/* Normal response */
					if (pData != ((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data)
 8026146:	4b12      	ldr	r3, [pc, #72]	; (8026190 <SDOS_SdoRes+0x100>)
 8026148:	681b      	ldr	r3, [r3, #0]
 802614a:	f103 0210 	add.w	r2, r3, #16
 802614e:	687b      	ldr	r3, [r7, #4]
 8026150:	429a      	cmp	r2, r3
 8026152:	d007      	beq.n	8026164 <SDOS_SdoRes+0xd4>
					{
						/* the data is not in the response buffer yet, it shall be copied */
						MBXMEMCPY((UINT16 *)((TINITSDOUPLOADNORMRESMBX MBXMEM *) pSdoResStored)->Data, pData, objLength);
 8026154:	4b0e      	ldr	r3, [pc, #56]	; (8026190 <SDOS_SdoRes+0x100>)
 8026156:	681b      	ldr	r3, [r3, #0]
 8026158:	3310      	adds	r3, #16
 802615a:	4618      	mov	r0, r3
 802615c:	6879      	ldr	r1, [r7, #4]
 802615e:	68ba      	ldr	r2, [r7, #8]
 8026160:	f004 fa6a 	bl	802a638 <memcpy>
					}
				}
		}

		/* SDO access is finished, send the response */
		bSdoInWork = FALSE;
 8026164:	4b09      	ldr	r3, [pc, #36]	; (802618c <SDOS_SdoRes+0xfc>)
 8026166:	2200      	movs	r2, #0
 8026168:	701a      	strb	r2, [r3, #0]
		SdoRes(abort, command, completeAccess, dataSize, objLength, pSdoResStored);
 802616a:	4b09      	ldr	r3, [pc, #36]	; (8026190 <SDOS_SdoRes+0x100>)
 802616c:	681b      	ldr	r3, [r3, #0]
 802616e:	7bf8      	ldrb	r0, [r7, #15]
 8026170:	7d79      	ldrb	r1, [r7, #21]
 8026172:	7d3d      	ldrb	r5, [r7, #20]
 8026174:	8afc      	ldrh	r4, [r7, #22]
 8026176:	68ba      	ldr	r2, [r7, #8]
 8026178:	9200      	str	r2, [sp, #0]
 802617a:	9301      	str	r3, [sp, #4]
 802617c:	462a      	mov	r2, r5
 802617e:	4623      	mov	r3, r4
 8026180:	f7ff fbe2 	bl	8025948 <SdoRes>
	}
}
 8026184:	3718      	adds	r7, #24
 8026186:	46bd      	mov	sp, r7
 8026188:	bdb0      	pop	{r4, r5, r7, pc}
 802618a:	bf00      	nop
 802618c:	1fff18b6 	.word	0x1fff18b6
 8026190:	1fff2c14 	.word	0x1fff2c14
 8026194:	1fff2b44 	.word	0x1fff2b44
 8026198:	1fff2bfd 	.word	0x1fff2bfd
 802619c:	1fff2c0a 	.word	0x1fff2c0a
 80261a0:	1fff2bfc 	.word	0x1fff2bfc
 80261a4:	1fff2c00 	.word	0x1fff2c00
 80261a8:	1fff2c0b 	.word	0x1fff2c0b
 80261ac:	1fff2c1c 	.word	0x1fff2c1c
 80261b0:	1fff2bf8 	.word	0x1fff2bf8

080261b4 <SDOS_ClearPendingResponse>:
\brief    Clear the variables handling a pending SDO Response
		   This function shall be called before the other mailbox data pointer are set to NULL
*////////////////////////////////////////////////////////////////////////////////////////

void  SDOS_ClearPendingResponse(void)
{
 80261b4:	b580      	push	{r7, lr}
 80261b6:	af00      	add	r7, sp, #0
	if ((bSdoInWork == TRUE) && (pSdoResStored != NULL) && (((TMBX MBXMEM *)pSdoResStored) != psRepeatMbx) && (((TMBX MBXMEM *)pSdoResStored) != psStoreMbx))
 80261b8:	4b23      	ldr	r3, [pc, #140]	; (8026248 <SDOS_ClearPendingResponse+0x94>)
 80261ba:	781b      	ldrb	r3, [r3, #0]
 80261bc:	2b00      	cmp	r3, #0
 80261be:	d017      	beq.n	80261f0 <SDOS_ClearPendingResponse+0x3c>
 80261c0:	4b22      	ldr	r3, [pc, #136]	; (802624c <SDOS_ClearPendingResponse+0x98>)
 80261c2:	681b      	ldr	r3, [r3, #0]
 80261c4:	2b00      	cmp	r3, #0
 80261c6:	d013      	beq.n	80261f0 <SDOS_ClearPendingResponse+0x3c>
 80261c8:	4b20      	ldr	r3, [pc, #128]	; (802624c <SDOS_ClearPendingResponse+0x98>)
 80261ca:	681a      	ldr	r2, [r3, #0]
 80261cc:	4b20      	ldr	r3, [pc, #128]	; (8026250 <SDOS_ClearPendingResponse+0x9c>)
 80261ce:	681b      	ldr	r3, [r3, #0]
 80261d0:	429a      	cmp	r2, r3
 80261d2:	d00d      	beq.n	80261f0 <SDOS_ClearPendingResponse+0x3c>
 80261d4:	4b1d      	ldr	r3, [pc, #116]	; (802624c <SDOS_ClearPendingResponse+0x98>)
 80261d6:	681a      	ldr	r2, [r3, #0]
 80261d8:	4b1e      	ldr	r3, [pc, #120]	; (8026254 <SDOS_ClearPendingResponse+0xa0>)
 80261da:	681b      	ldr	r3, [r3, #0]
 80261dc:	429a      	cmp	r2, r3
 80261de:	d007      	beq.n	80261f0 <SDOS_ClearPendingResponse+0x3c>
	{
		APPL_FreeMailboxBuffer(pSdoResStored);
 80261e0:	4b1a      	ldr	r3, [pc, #104]	; (802624c <SDOS_ClearPendingResponse+0x98>)
 80261e2:	681b      	ldr	r3, [r3, #0]
 80261e4:	4618      	mov	r0, r3
 80261e6:	f004 fa0f 	bl	802a608 <free>
		pSdoResStored = NULL;
 80261ea:	4b18      	ldr	r3, [pc, #96]	; (802624c <SDOS_ClearPendingResponse+0x98>)
 80261ec:	2200      	movs	r2, #0
 80261ee:	601a      	str	r2, [r3, #0]
	}

	u8PendingSdo = 0;
 80261f0:	4b19      	ldr	r3, [pc, #100]	; (8026258 <SDOS_ClearPendingResponse+0xa4>)
 80261f2:	2200      	movs	r2, #0
 80261f4:	701a      	strb	r2, [r3, #0]
	bStoreCompleteAccess = FALSE;
 80261f6:	4b19      	ldr	r3, [pc, #100]	; (802625c <SDOS_ClearPendingResponse+0xa8>)
 80261f8:	2200      	movs	r2, #0
 80261fa:	701a      	strb	r2, [r3, #0]
	u16StoreIndex = 0;
 80261fc:	4b18      	ldr	r3, [pc, #96]	; (8026260 <SDOS_ClearPendingResponse+0xac>)
 80261fe:	2200      	movs	r2, #0
 8026200:	801a      	strh	r2, [r3, #0]
	u8StoreSubindex = 0;
 8026202:	4b18      	ldr	r3, [pc, #96]	; (8026264 <SDOS_ClearPendingResponse+0xb0>)
 8026204:	2200      	movs	r2, #0
 8026206:	701a      	strb	r2, [r3, #0]
	u32StoreDataSize = 0;
 8026208:	4b17      	ldr	r3, [pc, #92]	; (8026268 <SDOS_ClearPendingResponse+0xb4>)
 802620a:	2200      	movs	r2, #0
 802620c:	601a      	str	r2, [r3, #0]
	pStoreData = NULL;
 802620e:	4b17      	ldr	r3, [pc, #92]	; (802626c <SDOS_ClearPendingResponse+0xb8>)
 8026210:	2200      	movs	r2, #0
 8026212:	601a      	str	r2, [r3, #0]
	pSdoPendFunc = NULL;
 8026214:	4b16      	ldr	r3, [pc, #88]	; (8026270 <SDOS_ClearPendingResponse+0xbc>)
 8026216:	2200      	movs	r2, #0
 8026218:	601a      	str	r2, [r3, #0]
	bSdoInWork = FALSE;
 802621a:	4b0b      	ldr	r3, [pc, #44]	; (8026248 <SDOS_ClearPendingResponse+0x94>)
 802621c:	2200      	movs	r2, #0
 802621e:	701a      	strb	r2, [r3, #0]

	if (pSdoSegData != NULL)
 8026220:	4b14      	ldr	r3, [pc, #80]	; (8026274 <SDOS_ClearPendingResponse+0xc0>)
 8026222:	681b      	ldr	r3, [r3, #0]
 8026224:	2b00      	cmp	r3, #0
 8026226:	d007      	beq.n	8026238 <SDOS_ClearPendingResponse+0x84>
	{
		FREEMEM((UINT16 VARMEM *) pSdoSegData);
 8026228:	4b12      	ldr	r3, [pc, #72]	; (8026274 <SDOS_ClearPendingResponse+0xc0>)
 802622a:	681b      	ldr	r3, [r3, #0]
 802622c:	4618      	mov	r0, r3
 802622e:	f004 f9eb 	bl	802a608 <free>
		pSdoSegData = NULL;
 8026232:	4b10      	ldr	r3, [pc, #64]	; (8026274 <SDOS_ClearPendingResponse+0xc0>)
 8026234:	2200      	movs	r2, #0
 8026236:	601a      	str	r2, [r3, #0]
	}

	nSdoSegBytesToHandle = 0;
 8026238:	4b0f      	ldr	r3, [pc, #60]	; (8026278 <SDOS_ClearPendingResponse+0xc4>)
 802623a:	2200      	movs	r2, #0
 802623c:	601a      	str	r2, [r3, #0]
	nSdoSegService = 0;
 802623e:	4b0f      	ldr	r3, [pc, #60]	; (802627c <SDOS_ClearPendingResponse+0xc8>)
 8026240:	2200      	movs	r2, #0
 8026242:	701a      	strb	r2, [r3, #0]

}
 8026244:	bd80      	pop	{r7, pc}
 8026246:	bf00      	nop
 8026248:	1fff18b6 	.word	0x1fff18b6
 802624c:	1fff2c14 	.word	0x1fff2c14
 8026250:	1fff2b5c 	.word	0x1fff2b5c
 8026254:	1fff2b40 	.word	0x1fff2b40
 8026258:	1fff2c08 	.word	0x1fff2c08
 802625c:	1fff2c09 	.word	0x1fff2c09
 8026260:	1fff2c3a 	.word	0x1fff2c3a
 8026264:	1fff2c3c 	.word	0x1fff2c3c
 8026268:	1fff2c18 	.word	0x1fff2c18
 802626c:	1fff2bf4 	.word	0x1fff2bf4
 8026270:	1fff2c04 	.word	0x1fff2c04
 8026274:	1fff2c1c 	.word	0x1fff2c1c
 8026278:	1fff2bf8 	.word	0x1fff2bf8
 802627c:	1fff2c0b 	.word	0x1fff2c0b

08026280 <SDOS_SdoInfoInd>:
			is received from the master and calls depending from
			the opcode the concerning function.
*////////////////////////////////////////////////////////////////////////////////////////

UINT8 SDOS_SdoInfoInd(TSDOINFORMATION MBXMEM *pSdoInfoInd)
{
 8026280:	b590      	push	{r4, r7, lr}
 8026282:	b08f      	sub	sp, #60	; 0x3c
 8026284:	af02      	add	r7, sp, #8
 8026286:	6078      	str	r0, [r7, #4]
	UINT8 abort = 0;
 8026288:	2300      	movs	r3, #0
 802628a:	73fb      	strb	r3, [r7, #15]
	/* the variable opCode contains the requested SDO Information type */
	UINT8 opCode = (UINT8)((pSdoInfoInd->SdoHeader.InfoHead & INFOHEAD_OPCODE_MASK) >> INFOHEAD_OPCODE_SHIFT);
 802628c:	687b      	ldr	r3, [r7, #4]
 802628e:	891b      	ldrh	r3, [r3, #8]
 8026290:	b2db      	uxtb	r3, r3
 8026292:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8026296:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	OBJCONST TOBJECT OBJMEM * pObjEntry;
	UINT16 index;
	UINT8 flags = COE_SERVICE;
 802629a:	2302      	movs	r3, #2
 802629c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	/* it has to be checked if the mailbox protocol is correct, the sent mailbox data length has to
	   great enough for the service header of the requested SDO Information type */
	if (opCode == SDOINFOSERVICE_ENTRYDESCRIPTION_Q)
 80262a0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80262a4:	2b05      	cmp	r3, #5
 80262a6:	d105      	bne.n	80262b4 <SDOS_SdoInfoInd+0x34>
	{
		if (pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOENTRYREQSTRUCT)
 80262a8:	687b      	ldr	r3, [r7, #4]
 80262aa:	881b      	ldrh	r3, [r3, #0]
 80262ac:	2b09      	cmp	r3, #9
 80262ae:	d807      	bhi.n	80262c0 <SDOS_SdoInfoInd+0x40>
		{
			return MBXERR_SIZETOOSHORT;
 80262b0:	2306      	movs	r3, #6
 80262b2:	e1d9      	b.n	8026668 <SDOS_SdoInfoInd+0x3e8>
		}
	}
	else
	{
		if (pSdoInfoInd->MbxHeader.Length < SIZEOF_SDOINFOLISTSTRUCT)
 80262b4:	687b      	ldr	r3, [r7, #4]
 80262b6:	881b      	ldrh	r3, [r3, #0]
 80262b8:	2b07      	cmp	r3, #7
 80262ba:	d801      	bhi.n	80262c0 <SDOS_SdoInfoInd+0x40>
		{
			return MBXERR_SIZETOOSHORT;
 80262bc:	2306      	movs	r3, #6
 80262be:	e1d3      	b.n	8026668 <SDOS_SdoInfoInd+0x3e8>
		}
	}

	switch (opCode)
 80262c0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80262c4:	2b03      	cmp	r3, #3
 80262c6:	f000 80ca 	beq.w	802645e <SDOS_SdoInfoInd+0x1de>
 80262ca:	2b05      	cmp	r3, #5
 80262cc:	f000 80c7 	beq.w	802645e <SDOS_SdoInfoInd+0x1de>
 80262d0:	2b01      	cmp	r3, #1
 80262d2:	f040 8199 	bne.w	8026608 <SDOS_SdoInfoInd+0x388>
	{
	case SDOINFOSERVICE_OBJDICTIONARYLIST_Q:
		/* an object list is requested, check if the list type is supported */
		if (SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType) <= INFO_LIST_TYPE_MAX)
 80262d6:	687b      	ldr	r3, [r7, #4]
 80262d8:	899b      	ldrh	r3, [r3, #12]
 80262da:	2b05      	cmp	r3, #5
 80262dc:	f200 80be 	bhi.w	802645c <SDOS_SdoInfoInd+0x1dc>
		{
			UINT16 size = 0;
 80262e0:	2300      	movs	r3, #0
 80262e2:	85bb      	strh	r3, [r7, #44]	; 0x2c
			/* the variable listType contains the requested listType */
			UINT8 listType = (UINT8)SWAPWORD(pSdoInfoInd->SdoHeader.Data.List.ListType);
 80262e4:	687b      	ldr	r3, [r7, #4]
 80262e6:	899b      	ldrh	r3, [r3, #12]
 80262e8:	f887 3020 	strb.w	r3, [r7, #32]

			/* the SDO Information Header has to be stored because this function will be
			   called again if the response could not be sent with one mailbox service, the
			   variable nSdoInfoFragmentsLeft is 0 zero for the first call and unequal 0
			   for the following calls */
			MBXMEMCPY(aSdoInfoHeader, pSdoInfoInd, SDO_INFO_HEADER_BYTE_SIZE);
 80262ec:	48a8      	ldr	r0, [pc, #672]	; (8026590 <SDOS_SdoInfoInd+0x310>)
 80262ee:	6879      	ldr	r1, [r7, #4]
 80262f0:	220e      	movs	r2, #14
 80262f2:	f004 f9a1 	bl	802a638 <memcpy>
			if (listType-- == 0)
 80262f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80262fa:	1e5a      	subs	r2, r3, #1
 80262fc:	f887 2020 	strb.w	r2, [r7, #32]
 8026300:	2b00      	cmp	r3, #0
 8026302:	d122      	bne.n	802634a <SDOS_SdoInfoInd+0xca>
				/* List-Type 0: length of the lists */
				UINT8 i;

				/* the needed mailbox size for List-Type 0 response is just 24 bytes, the mailbox has always
				   to be at least 24 bytes to support the SDO Information service */
				nSdoInfoFragmentsLeft = 0;
 8026304:	4ba3      	ldr	r3, [pc, #652]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 8026306:	2200      	movs	r2, #0
 8026308:	801a      	strh	r2, [r3, #0]
				for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 802630a:	2300      	movs	r3, #0
 802630c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8026310:	e014      	b.n	802633c <SDOS_SdoInfoInd+0xbc>
				{
					UINT16 n = OBJ_GetNoOfObjects(i);
 8026312:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8026316:	4618      	mov	r0, r3
 8026318:	f7fd fe3e 	bl	8023f98 <OBJ_GetNoOfObjects>
 802631c:	4603      	mov	r3, r0
 802631e:	83fb      	strh	r3, [r7, #30]

					/* copy the number of objects of the list type in the SDO Information response */
					((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[(SIZEOF_SDOINFOLISTSTRUCT >> 1) + i] = SWAPWORD(n);
 8026320:	687b      	ldr	r3, [r7, #4]
 8026322:	1d9a      	adds	r2, r3, #6
 8026324:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8026328:	3304      	adds	r3, #4
 802632a:	005b      	lsls	r3, r3, #1
 802632c:	4413      	add	r3, r2
 802632e:	8bfa      	ldrh	r2, [r7, #30]
 8026330:	801a      	strh	r2, [r3, #0]
				UINT8 i;

				/* the needed mailbox size for List-Type 0 response is just 24 bytes, the mailbox has always
				   to be at least 24 bytes to support the SDO Information service */
				nSdoInfoFragmentsLeft = 0;
				for (i = 0; i < INFO_LIST_TYPE_MAX; i++)
 8026332:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8026336:	3301      	adds	r3, #1
 8026338:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 802633c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8026340:	2b04      	cmp	r3, #4
 8026342:	d9e6      	bls.n	8026312 <SDOS_SdoInfoInd+0x92>
					/* copy the number of objects of the list type in the SDO Information response */
					((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[(SIZEOF_SDOINFOLISTSTRUCT >> 1) + i] = SWAPWORD(n);
				}

				/* size of the mailbox service response */
				size = (INFO_LIST_TYPE_MAX << 1) + SIZEOF_SDOINFOLISTSTRUCT;
 8026344:	2312      	movs	r3, #18
 8026346:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8026348:	e05a      	b.n	8026400 <SDOS_SdoInfoInd+0x180>
			}
			else
			{
				/* object list with indexes is requested */
				UINT16 MBXMEM * pData;
				UINT16 n = 0;
 802634a:	2300      	movs	r3, #0
 802634c:	83bb      	strh	r3, [r7, #28]

				if (nSdoInfoFragmentsLeft)
 802634e:	4b91      	ldr	r3, [pc, #580]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 8026350:	881b      	ldrh	r3, [r3, #0]
 8026352:	2b00      	cmp	r3, #0
 8026354:	d011      	beq.n	802637a <SDOS_SdoInfoInd+0xfa>
				{
					/* the next fragment of the SDO Information response shall be sent */
					/* initialize size with the maximum size fits into one mailbox service */
					{
						size = u16SendMbxSize - SIZEOF_SDOINFO - MBX_HEADER_SIZE;
 8026356:	4b90      	ldr	r3, [pc, #576]	; (8026598 <SDOS_SdoInfoInd+0x318>)
 8026358:	881b      	ldrh	r3, [r3, #0]
 802635a:	3b0c      	subs	r3, #12
 802635c:	85bb      	strh	r3, [r7, #44]	; 0x2c
					}
					/* initialize pData with the pointer where the fragment has to be copied */
					pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFO >> 1];
 802635e:	687b      	ldr	r3, [r7, #4]
 8026360:	3306      	adds	r3, #6
 8026362:	3306      	adds	r3, #6
 8026364:	627b      	str	r3, [r7, #36]	; 0x24
					/* initialize index with the next index to be sent */
					index = nSdoInfoIndex;
 8026366:	4b8d      	ldr	r3, [pc, #564]	; (802659c <SDOS_SdoInfoInd+0x31c>)
 8026368:	881b      	ldrh	r3, [r3, #0]
 802636a:	81bb      	strh	r3, [r7, #12]
					/* decrement the number of fragments to be sent */
					nSdoInfoFragmentsLeft--;
 802636c:	4b89      	ldr	r3, [pc, #548]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 802636e:	881b      	ldrh	r3, [r3, #0]
 8026370:	3b01      	subs	r3, #1
 8026372:	b29a      	uxth	r2, r3
 8026374:	4b87      	ldr	r3, [pc, #540]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 8026376:	801a      	strh	r2, [r3, #0]
 8026378:	e02a      	b.n	80263d0 <SDOS_SdoInfoInd+0x150>
				}
				else
				{
					/* the first fragment of the SDO Information response has to be sent */
					/* get the number of objects of the requested object list */
					n = OBJ_GetNoOfObjects(listType);
 802637a:	f897 3020 	ldrb.w	r3, [r7, #32]
 802637e:	4618      	mov	r0, r3
 8026380:	f7fd fe0a 	bl	8023f98 <OBJ_GetNoOfObjects>
 8026384:	4603      	mov	r3, r0
 8026386:	83bb      	strh	r3, [r7, #28]
					/* we start with index 0x1000 */
					index = 0x1000;
 8026388:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802638c:	81bb      	strh	r3, [r7, #12]
					/* initialize size with the maximum size fits into one mailbox service */
					{
						size = u16SendMbxSize - SIZEOF_SDOINFOLISTSTRUCT - MBX_HEADER_SIZE;
 802638e:	4b82      	ldr	r3, [pc, #520]	; (8026598 <SDOS_SdoInfoInd+0x318>)
 8026390:	881b      	ldrh	r3, [r3, #0]
 8026392:	3b0e      	subs	r3, #14
 8026394:	85bb      	strh	r3, [r7, #44]	; 0x2c
					}
					/* initialize pData with the pointer where the fragment has to be copied */
					pData = &((UINT16 MBXMEM *) &pSdoInfoInd->CoeHeader)[SIZEOF_SDOINFOLISTSTRUCT >> 1];
 8026396:	687b      	ldr	r3, [r7, #4]
 8026398:	3306      	adds	r3, #6
 802639a:	3308      	adds	r3, #8
 802639c:	627b      	str	r3, [r7, #36]	; 0x24
					/*Check if List need to be send in fragments*/
					if ((n << 1) > size)
 802639e:	8bbb      	ldrh	r3, [r7, #28]
 80263a0:	005a      	lsls	r2, r3, #1
 80263a2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80263a4:	429a      	cmp	r2, r3
 80263a6:	dd10      	ble.n	80263ca <SDOS_SdoInfoInd+0x14a>
						/*number of Bytes to transmit don't fit into one mailbox datagram*/

						/*calculate number of fragments which need to be send
						total number of bytes - bytes which will be transmitted with the current response plus the fragment size - 1 (to round up) divided by the size of the following fragments
						*/
						UINT16 Fragsize = size + 2;
 80263a8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80263aa:	3302      	adds	r3, #2
 80263ac:	837b      	strh	r3, [r7, #26]

						nSdoInfoFragmentsLeft = (((n << 1) - size + (Fragsize - 1)) / Fragsize);
 80263ae:	8bbb      	ldrh	r3, [r7, #28]
 80263b0:	005a      	lsls	r2, r3, #1
 80263b2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80263b4:	1ad2      	subs	r2, r2, r3
 80263b6:	8b7b      	ldrh	r3, [r7, #26]
 80263b8:	3b01      	subs	r3, #1
 80263ba:	441a      	add	r2, r3
 80263bc:	8b7b      	ldrh	r3, [r7, #26]
 80263be:	fb92 f3f3 	sdiv	r3, r2, r3
 80263c2:	b29a      	uxth	r2, r3
 80263c4:	4b73      	ldr	r3, [pc, #460]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 80263c6:	801a      	strh	r2, [r3, #0]
 80263c8:	e002      	b.n	80263d0 <SDOS_SdoInfoInd+0x150>
					}
					else
					{
						nSdoInfoFragmentsLeft = 0;
 80263ca:	4b72      	ldr	r3, [pc, #456]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 80263cc:	2200      	movs	r2, #0
 80263ce:	801a      	strh	r2, [r3, #0]
					}
				}

				/* get the next part of the requested object list */
				size = OBJ_GetObjectList(listType, &index, size, pData, &abort);
 80263d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80263d4:	b298      	uxth	r0, r3
 80263d6:	f107 010c 	add.w	r1, r7, #12
 80263da:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80263dc:	f107 030f 	add.w	r3, r7, #15
 80263e0:	9300      	str	r3, [sp, #0]
 80263e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80263e4:	f7fd fe24 	bl	8024030 <OBJ_GetObjectList>
 80263e8:	4603      	mov	r3, r0
 80263ea:	85bb      	strh	r3, [r7, #44]	; 0x2c

				/* store index for next fragment */
				nSdoInfoIndex = index;
 80263ec:	89ba      	ldrh	r2, [r7, #12]
 80263ee:	4b6b      	ldr	r3, [pc, #428]	; (802659c <SDOS_SdoInfoInd+0x31c>)
 80263f0:	801a      	strh	r2, [r3, #0]
				/* size contains before the instruction the size still available in the mailbox buffer
					and shall contain the size of the mailbox response data after the next instruction */
				{
					size = u16SendMbxSize - size - MBX_HEADER_SIZE;
 80263f2:	4b69      	ldr	r3, [pc, #420]	; (8026598 <SDOS_SdoInfoInd+0x318>)
 80263f4:	881a      	ldrh	r2, [r3, #0]
 80263f6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80263f8:	1ad3      	subs	r3, r2, r3
 80263fa:	b29b      	uxth	r3, r3
 80263fc:	3b06      	subs	r3, #6
 80263fe:	85bb      	strh	r3, [r7, #44]	; 0x2c
				}
			}

			/* size of the mailbox response data */
			pSdoInfoInd->MbxHeader.Length = size;
 8026400:	687b      	ldr	r3, [r7, #4]
 8026402:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8026404:	801a      	strh	r2, [r3, #0]

			if (abort == 0)
 8026406:	7bfb      	ldrb	r3, [r7, #15]
 8026408:	2b00      	cmp	r3, #0
 802640a:	d127      	bne.n	802645c <SDOS_SdoInfoInd+0x1dc>
			{
				pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 802640c:	687b      	ldr	r3, [r7, #4]
 802640e:	891b      	ldrh	r3, [r3, #8]
 8026410:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8026414:	b29a      	uxth	r2, r3
 8026416:	687b      	ldr	r3, [r7, #4]
 8026418:	811a      	strh	r2, [r3, #8]
				pSdoInfoInd->SdoHeader.InfoHead |= (UINT16)(SDOINFOSERVICE_OBJDICTIONARYLIST_S << INFOHEAD_OPCODE_SHIFT);
 802641a:	687b      	ldr	r3, [r7, #4]
 802641c:	891b      	ldrh	r3, [r3, #8]
 802641e:	f043 0302 	orr.w	r3, r3, #2
 8026422:	b29a      	uxth	r2, r3
 8026424:	687b      	ldr	r3, [r7, #4]
 8026426:	811a      	strh	r2, [r3, #8]
				/* number of fragments still has to be sent */
				pSdoInfoInd->SdoHeader.FragmentsLeft = SWAPWORD(nSdoInfoFragmentsLeft);
 8026428:	4b5a      	ldr	r3, [pc, #360]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 802642a:	881a      	ldrh	r2, [r3, #0]
 802642c:	687b      	ldr	r3, [r7, #4]
 802642e:	815a      	strh	r2, [r3, #10]

				if (nSdoInfoFragmentsLeft)
 8026430:	4b58      	ldr	r3, [pc, #352]	; (8026594 <SDOS_SdoInfoInd+0x314>)
 8026432:	881b      	ldrh	r3, [r3, #0]
 8026434:	2b00      	cmp	r3, #0
 8026436:	d011      	beq.n	802645c <SDOS_SdoInfoInd+0x1dc>
				{
					/* there still are fragments to be sent,
					   the InComplete flag in the SDO Information response has to be sent */
					pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEADER_INCOMPLETE_MASK;
 8026438:	687b      	ldr	r3, [r7, #4]
 802643a:	891b      	ldrh	r3, [r3, #8]
 802643c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8026440:	b29a      	uxth	r2, r3
 8026442:	687b      	ldr	r3, [r7, #4]
 8026444:	811a      	strh	r2, [r3, #8]
					pSdoInfoInd->SdoHeader.InfoHead |= (UINT16)(SDOINFOSERVICE_INCOMPLETE << INFOHEAD_OPCODE_SHIFT);
 8026446:	687b      	ldr	r3, [r7, #4]
 8026448:	891b      	ldrh	r3, [r3, #8]
 802644a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802644e:	b29a      	uxth	r2, r3
 8026450:	687b      	ldr	r3, [r7, #4]
 8026452:	811a      	strh	r2, [r3, #8]
					/* the FRAGMENTS_FOLLOW flag has to be set for the function MBX_MailboxSendReq to
					   indicate the mailbox handler that still fragments has to be sent so that this
						function shall be called again from COE_ContinueInd when the actual mailbox buffer
						was sent */
					flags = FRAGMENTS_FOLLOW | COE_SERVICE;
 8026454:	2382      	movs	r3, #130	; 0x82
 8026456:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				}
			}
		}
		break;
 802645a:	e0d7      	b.n	802660c <SDOS_SdoInfoInd+0x38c>
 802645c:	e0d6      	b.n	802660c <SDOS_SdoInfoInd+0x38c>

	case SDOINFOSERVICE_OBJDESCRIPTION_Q:
	case SDOINFOSERVICE_ENTRYDESCRIPTION_Q:
		/* get the requested index */
		index = SWAPWORD(pSdoInfoInd->SdoHeader.Data.Obj.Index);
 802645e:	687b      	ldr	r3, [r7, #4]
 8026460:	899b      	ldrh	r3, [r3, #12]
 8026462:	81bb      	strh	r3, [r7, #12]



		if (index < 0x1000)
 8026464:	89bb      	ldrh	r3, [r7, #12]
 8026466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802646a:	d202      	bcs.n	8026472 <SDOS_SdoInfoInd+0x1f2>
		{
			/*SDO Info access is only allowed for objects >= 0x1000*/
			abort = ABORTIDX_UNSUPPORTED_ACCESS;
 802646c:	2305      	movs	r3, #5
 802646e:	73fb      	strb	r3, [r7, #15]
 8026470:	e0c9      	b.n	8026606 <SDOS_SdoInfoInd+0x386>
		}
		else
		{
			/* get the object handle of the requested index */
			pObjEntry = OBJ_GetObjectHandle(index);
 8026472:	89bb      	ldrh	r3, [r7, #12]
 8026474:	4618      	mov	r0, r3
 8026476:	f7fd fc9b 	bl	8023db0 <OBJ_GetObjectHandle>
 802647a:	6178      	str	r0, [r7, #20]

			if (pObjEntry)
 802647c:	697b      	ldr	r3, [r7, #20]
 802647e:	2b00      	cmp	r3, #0
 8026480:	f000 80be 	beq.w	8026600 <SDOS_SdoInfoInd+0x380>
			{
				/* object exists */
				UINT16 size = 0;
 8026484:	2300      	movs	r3, #0
 8026486:	847b      	strh	r3, [r7, #34]	; 0x22

				if (opCode == SDOINFOSERVICE_OBJDESCRIPTION_Q)
 8026488:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 802648c:	2b03      	cmp	r3, #3
 802648e:	d12b      	bne.n	80264e8 <SDOS_SdoInfoInd+0x268>
				{
					/* object description is requested */
					OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Obj.Res, OBJ_GetObjDesc(pObjEntry), SDO_INFO_OBJ_DESC_SIZE);
 8026490:	687b      	ldr	r3, [r7, #4]
 8026492:	f103 040e 	add.w	r4, r3, #14
 8026496:	6978      	ldr	r0, [r7, #20]
 8026498:	f7fd ff04 	bl	80242a4 <OBJ_GetObjDesc>
 802649c:	4603      	mov	r3, r0
 802649e:	4620      	mov	r0, r4
 80264a0:	4619      	mov	r1, r3
 80264a2:	2204      	movs	r2, #4
 80264a4:	f004 f8c8 	bl	802a638 <memcpy>


					/* the mailbox should be big enough that the maximum object description
					fits in the mailbox (the fragmentation is not done in the sample code),
					so it will be checked only if the object description fits */
					size = OBJ_GetDesc(index, 0, pObjEntry, NULL) + SIZEOF_SDOINFOOBJSTRUCT;
 80264a8:	89bb      	ldrh	r3, [r7, #12]
 80264aa:	4618      	mov	r0, r3
 80264ac:	2100      	movs	r1, #0
 80264ae:	697a      	ldr	r2, [r7, #20]
 80264b0:	2300      	movs	r3, #0
 80264b2:	f7fd fe3b 	bl	802412c <OBJ_GetDesc>
 80264b6:	4603      	mov	r3, r0
 80264b8:	330c      	adds	r3, #12
 80264ba:	847b      	strh	r3, [r7, #34]	; 0x22

					if (size > (u16SendMbxSize - MBX_HEADER_SIZE))
 80264bc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80264be:	4b36      	ldr	r3, [pc, #216]	; (8026598 <SDOS_SdoInfoInd+0x318>)
 80264c0:	881b      	ldrh	r3, [r3, #0]
 80264c2:	3b06      	subs	r3, #6
 80264c4:	429a      	cmp	r2, r3
 80264c6:	dd02      	ble.n	80264ce <SDOS_SdoInfoInd+0x24e>
					{
						/* size of the object description does not fit in the mailbox,
						the object description will be sent without the name */
						size = SIZEOF_SDOINFOOBJSTRUCT;
 80264c8:	230c      	movs	r3, #12
 80264ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80264cc:	e07b      	b.n	80265c6 <SDOS_SdoInfoInd+0x346>
					}
					else
					{
						/* object description fits in the mailbox, get the name of the object */
						size = OBJ_GetDesc(index, 0, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Obj.Res)[1])) + SIZEOF_SDOINFOOBJSTRUCT;
 80264ce:	89ba      	ldrh	r2, [r7, #12]
 80264d0:	687b      	ldr	r3, [r7, #4]
 80264d2:	330e      	adds	r3, #14
 80264d4:	3304      	adds	r3, #4
 80264d6:	4610      	mov	r0, r2
 80264d8:	2100      	movs	r1, #0
 80264da:	697a      	ldr	r2, [r7, #20]
 80264dc:	f7fd fe26 	bl	802412c <OBJ_GetDesc>
 80264e0:	4603      	mov	r3, r0
 80264e2:	330c      	adds	r3, #12
 80264e4:	847b      	strh	r3, [r7, #34]	; 0x22
 80264e6:	e06e      	b.n	80265c6 <SDOS_SdoInfoInd+0x346>
				}
				else
				{
					/* entry description is requested,
					get the requested subindex */
					UINT8 subindex = (UINT8)((pSdoInfoInd->SdoHeader.Data.Entry.Info & ENTRY_MASK_SUBINDEX) >> ENTRY_SUBINDEX_SHIFT);
 80264e8:	687b      	ldr	r3, [r7, #4]
 80264ea:	89db      	ldrh	r3, [r3, #14]
 80264ec:	74fb      	strb	r3, [r7, #19]

					/* get the maximum subindex */
					UINT8 maxSubindex = (OBJ_GetObjDesc(pObjEntry)->ObjFlags & OBJFLAGS_MAXSUBINDEXMASK) >> OBJFLAGS_MAXSUBINDEXSHIFT;
 80264ee:	6978      	ldr	r0, [r7, #20]
 80264f0:	f7fd fed8 	bl	80242a4 <OBJ_GetObjDesc>
 80264f4:	4603      	mov	r3, r0
 80264f6:	885b      	ldrh	r3, [r3, #2]
 80264f8:	74bb      	strb	r3, [r7, #18]

					if (subindex <= maxSubindex)
 80264fa:	7cfa      	ldrb	r2, [r7, #19]
 80264fc:	7cbb      	ldrb	r3, [r7, #18]
 80264fe:	429a      	cmp	r2, r3
 8026500:	d85f      	bhi.n	80265c2 <SDOS_SdoInfoInd+0x342>
					{
						UINT16 ObjectFlags;
						/* requested subindex is not too great */
						/* get the entry description of the requested entry */
						OBJTOMBXMEMCPY(&pSdoInfoInd->SdoHeader.Data.Entry.Res, OBJ_GetEntryDesc(pObjEntry, subindex), SIZEOF(TSDOINFOENTRYDESC));
 8026502:	687b      	ldr	r3, [r7, #4]
 8026504:	f103 0410 	add.w	r4, r3, #16
 8026508:	7cfb      	ldrb	r3, [r7, #19]
 802650a:	6978      	ldr	r0, [r7, #20]
 802650c:	4619      	mov	r1, r3
 802650e:	f7fd fe9d 	bl	802424c <OBJ_GetEntryDesc>
 8026512:	4603      	mov	r3, r0
 8026514:	4620      	mov	r0, r4
 8026516:	4619      	mov	r1, r3
 8026518:	2206      	movs	r2, #6
 802651a:	f004 f88d 	bl	802a638 <memcpy>

						/* the transmission of the value info is not supported yet of the sample code */
						pSdoInfoInd->SdoHeader.Data.Entry.Info &= ~ENTRY_MASK_VALUEINFO;
 802651e:	687b      	ldr	r3, [r7, #4]
 8026520:	89db      	ldrh	r3, [r3, #14]
 8026522:	b2db      	uxtb	r3, r3
 8026524:	b29a      	uxth	r2, r3
 8026526:	687b      	ldr	r3, [r7, #4]
 8026528:	81da      	strh	r2, [r3, #14]
						ObjectFlags = OBJ_GetObjDesc(pObjEntry)->ObjFlags;
 802652a:	6978      	ldr	r0, [r7, #20]
 802652c:	f7fd feba 	bl	80242a4 <OBJ_GetObjDesc>
 8026530:	4603      	mov	r3, r0
 8026532:	885b      	ldrh	r3, [r3, #2]
 8026534:	823b      	strh	r3, [r7, #16]
						ObjectFlags = (ObjectFlags & OBJFLAGS_OBJCODEMASK) >> OBJFLAGS_OBJCODESHIFT;
 8026536:	8a3b      	ldrh	r3, [r7, #16]
 8026538:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 802653c:	121b      	asrs	r3, r3, #8
 802653e:	823b      	strh	r3, [r7, #16]

						if (((ObjectFlags == OBJCODE_ARR) || (ObjectFlags == OBJCODE_REC)) && (subindex == 0))
 8026540:	8a3b      	ldrh	r3, [r7, #16]
 8026542:	2b08      	cmp	r3, #8
 8026544:	d002      	beq.n	802654c <SDOS_SdoInfoInd+0x2cc>
 8026546:	8a3b      	ldrh	r3, [r7, #16]
 8026548:	2b09      	cmp	r3, #9
 802654a:	d10d      	bne.n	8026568 <SDOS_SdoInfoInd+0x2e8>
 802654c:	7cfb      	ldrb	r3, [r7, #19]
 802654e:	2b00      	cmp	r3, #0
 8026550:	d10a      	bne.n	8026568 <SDOS_SdoInfoInd+0x2e8>
						{
							OBJTOMBXSTRCPY(((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1]), aSubindexDesc, SIZEOF(aSubindexDesc));
 8026552:	687b      	ldr	r3, [r7, #4]
 8026554:	3310      	adds	r3, #16
 8026556:	3306      	adds	r3, #6
 8026558:	4618      	mov	r0, r3
 802655a:	4911      	ldr	r1, [pc, #68]	; (80265a0 <SDOS_SdoInfoInd+0x320>)
 802655c:	220d      	movs	r2, #13
 802655e:	f004 f86b 	bl	802a638 <memcpy>
							size = 12 + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY); // 12: Length of "SubIndex 000"
 8026562:	231c      	movs	r3, #28
 8026564:	847b      	strh	r3, [r7, #34]	; 0x22
 8026566:	e02b      	b.n	80265c0 <SDOS_SdoInfoInd+0x340>
						else
						{
							/* the mailbox should be big enough that the maximum entry description
							fits in the mailbox (the fragmentation is not done in the sample code),
							so it will be checked only if the entry description fits */
							size = OBJ_GetDesc(index, subindex, pObjEntry, NULL) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 8026568:	89ba      	ldrh	r2, [r7, #12]
 802656a:	7cfb      	ldrb	r3, [r7, #19]
 802656c:	4610      	mov	r0, r2
 802656e:	4619      	mov	r1, r3
 8026570:	697a      	ldr	r2, [r7, #20]
 8026572:	2300      	movs	r3, #0
 8026574:	f7fd fdda 	bl	802412c <OBJ_GetDesc>
 8026578:	4603      	mov	r3, r0
 802657a:	3310      	adds	r3, #16
 802657c:	847b      	strh	r3, [r7, #34]	; 0x22
							if (size > (u16SendMbxSize - MBX_HEADER_SIZE))
 802657e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8026580:	4b05      	ldr	r3, [pc, #20]	; (8026598 <SDOS_SdoInfoInd+0x318>)
 8026582:	881b      	ldrh	r3, [r3, #0]
 8026584:	3b06      	subs	r3, #6
 8026586:	429a      	cmp	r2, r3
 8026588:	dd0c      	ble.n	80265a4 <SDOS_SdoInfoInd+0x324>
							{
								/* size of the object description does not fit in the mailbox,
								the object description will be sent without the name */
								size = SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 802658a:	2310      	movs	r3, #16
 802658c:	847b      	strh	r3, [r7, #34]	; 0x22
 802658e:	e017      	b.n	80265c0 <SDOS_SdoInfoInd+0x340>
 8026590:	1fff2c24 	.word	0x1fff2c24
 8026594:	1fff2c10 	.word	0x1fff2c10
 8026598:	1fff2b44 	.word	0x1fff2b44
 802659c:	1fff2bf0 	.word	0x1fff2bf0
 80265a0:	1fff13e0 	.word	0x1fff13e0
							}
							else
							{
								/* object description fits in the mailbox, get the name of the entry */
								size = OBJ_GetDesc(index, subindex, pObjEntry, ((UINT16 MBXMEM *) &(&pSdoInfoInd->SdoHeader.Data.Entry.Res)[1])) + SIZEOF_SDOINFO + SIZEOF(TSDOINFOENTRY);
 80265a4:	89b9      	ldrh	r1, [r7, #12]
 80265a6:	687b      	ldr	r3, [r7, #4]
 80265a8:	3310      	adds	r3, #16
 80265aa:	3306      	adds	r3, #6
 80265ac:	7cfa      	ldrb	r2, [r7, #19]
 80265ae:	4608      	mov	r0, r1
 80265b0:	4611      	mov	r1, r2
 80265b2:	697a      	ldr	r2, [r7, #20]
 80265b4:	f7fd fdba 	bl	802412c <OBJ_GetDesc>
 80265b8:	4603      	mov	r3, r0
 80265ba:	3310      	adds	r3, #16
 80265bc:	847b      	strh	r3, [r7, #34]	; 0x22
 80265be:	e002      	b.n	80265c6 <SDOS_SdoInfoInd+0x346>
 80265c0:	e001      	b.n	80265c6 <SDOS_SdoInfoInd+0x346>
							}
						}
					}
					else
					{
						abort = ABORTIDX_SUBINDEX_NOT_EXISTING;
 80265c2:	2311      	movs	r3, #17
 80265c4:	73fb      	strb	r3, [r7, #15]
					}
				}

				if (abort == 0)
 80265c6:	7bfb      	ldrb	r3, [r7, #15]
 80265c8:	2b00      	cmp	r3, #0
 80265ca:	d118      	bne.n	80265fe <SDOS_SdoInfoInd+0x37e>
				{
					{
						/* for the object and entry description the sample code does not support the fragmentation,
						the mailbox has to be big enough */
						pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 80265cc:	687b      	ldr	r3, [r7, #4]
 80265ce:	2200      	movs	r2, #0
 80265d0:	815a      	strh	r2, [r3, #10]
						/* store the size of the mailbox data in the mailbox buffer */
						pSdoInfoInd->MbxHeader.Length = size;
 80265d2:	687b      	ldr	r3, [r7, #4]
 80265d4:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80265d6:	801a      	strh	r2, [r3, #0]
						/* set the opCode of the SDO Information response */
						pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 80265d8:	687b      	ldr	r3, [r7, #4]
 80265da:	891b      	ldrh	r3, [r3, #8]
 80265dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80265e0:	b29a      	uxth	r2, r3
 80265e2:	687b      	ldr	r3, [r7, #4]
 80265e4:	811a      	strh	r2, [r3, #8]
						pSdoInfoInd->SdoHeader.InfoHead |= (UINT16)((opCode + 1) << INFOHEAD_OPCODE_SHIFT);
 80265e6:	687b      	ldr	r3, [r7, #4]
 80265e8:	891a      	ldrh	r2, [r3, #8]
 80265ea:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80265ee:	b29b      	uxth	r3, r3
 80265f0:	3301      	adds	r3, #1
 80265f2:	b29b      	uxth	r3, r3
 80265f4:	4313      	orrs	r3, r2
 80265f6:	b29a      	uxth	r2, r3
 80265f8:	687b      	ldr	r3, [r7, #4]
 80265fa:	811a      	strh	r2, [r3, #8]
 80265fc:	e003      	b.n	8026606 <SDOS_SdoInfoInd+0x386>
 80265fe:	e002      	b.n	8026606 <SDOS_SdoInfoInd+0x386>
					}
				}
			}
			else
			{
				abort = ABORTIDX_OBJECT_NOT_EXISTING;
 8026600:	2308      	movs	r3, #8
 8026602:	73fb      	strb	r3, [r7, #15]
			}
		}
		break;
 8026604:	e002      	b.n	802660c <SDOS_SdoInfoInd+0x38c>
 8026606:	e001      	b.n	802660c <SDOS_SdoInfoInd+0x38c>
	default:
		abort = ABORTIDX_COMMAND_SPECIFIER_UNKNOWN;
 8026608:	2303      	movs	r3, #3
 802660a:	73fb      	strb	r3, [r7, #15]
	}

	if (abort)
 802660c:	7bfb      	ldrb	r3, [r7, #15]
 802660e:	2b00      	cmp	r3, #0
 8026610:	d01d      	beq.n	802664e <SDOS_SdoInfoInd+0x3ce>
	{
		/* send a SDO Information Error response */
		pSdoInfoInd->MbxHeader.Length = SIZEOF_SDOINFOERRORSTRUCT;
 8026612:	687b      	ldr	r3, [r7, #4]
 8026614:	220a      	movs	r2, #10
 8026616:	801a      	strh	r2, [r3, #0]

		pSdoInfoInd->SdoHeader.InfoHead &= ~INFOHEAD_OPCODE_MASK;
 8026618:	687b      	ldr	r3, [r7, #4]
 802661a:	891b      	ldrh	r3, [r3, #8]
 802661c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8026620:	b29a      	uxth	r2, r3
 8026622:	687b      	ldr	r3, [r7, #4]
 8026624:	811a      	strh	r2, [r3, #8]
		pSdoInfoInd->SdoHeader.InfoHead |= (UINT16)((SDOINFOSERVICE_ERROR_Q) << INFOHEAD_OPCODE_SHIFT);
 8026626:	687b      	ldr	r3, [r7, #4]
 8026628:	891b      	ldrh	r3, [r3, #8]
 802662a:	f043 0307 	orr.w	r3, r3, #7
 802662e:	b29a      	uxth	r2, r3
 8026630:	687b      	ldr	r3, [r7, #4]
 8026632:	811a      	strh	r2, [r3, #8]

		pSdoInfoInd->SdoHeader.FragmentsLeft = 0;
 8026634:	687b      	ldr	r3, [r7, #4]
 8026636:	2200      	movs	r2, #0
 8026638:	815a      	strh	r2, [r3, #10]
		pSdoInfoInd->SdoHeader.Data.Error.ErrorCode = SWAPDWORD(cAbortCode[abort]);
 802663a:	7bfb      	ldrb	r3, [r7, #15]
 802663c:	461a      	mov	r2, r3
 802663e:	4b0c      	ldr	r3, [pc, #48]	; (8026670 <SDOS_SdoInfoInd+0x3f0>)
 8026640:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8026644:	687b      	ldr	r3, [r7, #4]
 8026646:	60da      	str	r2, [r3, #12]

		nSdoInfoFragmentsLeft = 0;
 8026648:	4b0a      	ldr	r3, [pc, #40]	; (8026674 <SDOS_SdoInfoInd+0x3f4>)
 802664a:	2200      	movs	r2, #0
 802664c:	801a      	strh	r2, [r3, #0]
	}

	if (MBX_MailboxSendReq((TMBX MBXMEM *) pSdoInfoInd, flags) != 0)
 802664e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8026652:	6878      	ldr	r0, [r7, #4]
 8026654:	4619      	mov	r1, r3
 8026656:	f7fd f9d3 	bl	8023a00 <MBX_MailboxSendReq>
 802665a:	4603      	mov	r3, r0
 802665c:	2b00      	cmp	r3, #0
 802665e:	d002      	beq.n	8026666 <SDOS_SdoInfoInd+0x3e6>
	{
		/* if the mailbox response could not be sent (or stored), the response will be
		   stored in the variable pCoeSendStored and will be sent automatically
			from the mailbox handler (COE_ContinueInd) when the send mailbox will be read
			the next time from the master */
		pCoeSendStored = (TMBX MBXMEM *) pSdoInfoInd;
 8026660:	4a05      	ldr	r2, [pc, #20]	; (8026678 <SDOS_SdoInfoInd+0x3f8>)
 8026662:	687b      	ldr	r3, [r7, #4]
 8026664:	6013      	str	r3, [r2, #0]
	}

	return 0;
 8026666:	2300      	movs	r3, #0
}
 8026668:	4618      	mov	r0, r3
 802666a:	3734      	adds	r7, #52	; 0x34
 802666c:	46bd      	mov	sp, r7
 802666e:	bd90      	pop	{r4, r7, pc}
 8026670:	0802b1dc 	.word	0x0802b1dc
 8026674:	1fff2c10 	.word	0x1fff2c10
 8026678:	1fff2a7c 	.word	0x1fff2a7c

0802667c <XMC_ERU_Enable>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* Enable the clock and De-assert the ERU module from the reset state. */
void XMC_ERU_Enable(XMC_ERU_t *const eru)
{
 802667c:	b580      	push	{r7, lr}
 802667e:	b082      	sub	sp, #8
 8026680:	af00      	add	r7, sp, #0
 8026682:	6078      	str	r0, [r7, #4]
#if defined(XMC_ERU1)
  if (eru == XMC_ERU1)
 8026684:	687b      	ldr	r3, [r7, #4]
 8026686:	4a07      	ldr	r2, [pc, #28]	; (80266a4 <XMC_ERU_Enable+0x28>)
 8026688:	4293      	cmp	r3, r2
 802668a:	d107      	bne.n	802669c <XMC_ERU_Enable+0x20>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ERU1);
 802668c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8026690:	f000 fbfc 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_ERU1);
 8026694:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8026698:	f000 fa74 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>
  }
#else
  XMC_UNUSED_ARG(eru);
#endif
}
 802669c:	3708      	adds	r7, #8
 802669e:	46bd      	mov	sp, r7
 80266a0:	bd80      	pop	{r7, pc}
 80266a2:	bf00      	nop
 80266a4:	40044000 	.word	0x40044000

080266a8 <XMC_FLASH_lEnterPageModeCommand>:

/*
 * Command to program the PFLASH in to page mode, so that assembly buffer is used
 */
void XMC_FLASH_lEnterPageModeCommand(void)
{
 80266a8:	b480      	push	{r7}
 80266aa:	b083      	sub	sp, #12
 80266ac:	af00      	add	r7, sp, #0
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 80266ae:	4b05      	ldr	r3, [pc, #20]	; (80266c4 <XMC_FLASH_lEnterPageModeCommand+0x1c>)
 80266b0:	607b      	str	r3, [r7, #4]
  *address = (uint32_t)0x50U;
 80266b2:	687b      	ldr	r3, [r7, #4]
 80266b4:	2250      	movs	r2, #80	; 0x50
 80266b6:	601a      	str	r2, [r3, #0]
}
 80266b8:	370c      	adds	r7, #12
 80266ba:	46bd      	mov	sp, r7
 80266bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266c0:	4770      	bx	lr
 80266c2:	bf00      	nop
 80266c4:	0c005554 	.word	0x0c005554

080266c8 <XMC_FLASH_lLoadPageCommand>:

/*
 * Command to load the data into the page assembly buffer
 */
void XMC_FLASH_lLoadPageCommand(uint32_t low_word, uint32_t high_word)
{
 80266c8:	b480      	push	{r7}
 80266ca:	b085      	sub	sp, #20
 80266cc:	af00      	add	r7, sp, #0
 80266ce:	6078      	str	r0, [r7, #4]
 80266d0:	6039      	str	r1, [r7, #0]
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x55f0U);
 80266d2:	4b07      	ldr	r3, [pc, #28]	; (80266f0 <XMC_FLASH_lLoadPageCommand+0x28>)
 80266d4:	60fb      	str	r3, [r7, #12]
  *address = low_word;
 80266d6:	68fb      	ldr	r3, [r7, #12]
 80266d8:	687a      	ldr	r2, [r7, #4]
 80266da:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x55f4U);
 80266dc:	4b05      	ldr	r3, [pc, #20]	; (80266f4 <XMC_FLASH_lLoadPageCommand+0x2c>)
 80266de:	60fb      	str	r3, [r7, #12]
  *address = high_word;
 80266e0:	68fb      	ldr	r3, [r7, #12]
 80266e2:	683a      	ldr	r2, [r7, #0]
 80266e4:	601a      	str	r2, [r3, #0]
}
 80266e6:	3714      	adds	r7, #20
 80266e8:	46bd      	mov	sp, r7
 80266ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80266ee:	4770      	bx	lr
 80266f0:	0c0055f0 	.word	0x0c0055f0
 80266f4:	0c0055f4 	.word	0x0c0055f4

080266f8 <XMC_FLASH_lWritePageCommand>:

/*
 * Command to start the programming of one page with data from the assembly buffer
 */
void XMC_FLASH_lWritePageCommand(uint32_t *page_start_address)
{
 80266f8:	b480      	push	{r7}
 80266fa:	b085      	sub	sp, #20
 80266fc:	af00      	add	r7, sp, #0
 80266fe:	6078      	str	r0, [r7, #4]
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8026700:	4b0c      	ldr	r3, [pc, #48]	; (8026734 <XMC_FLASH_lWritePageCommand+0x3c>)
 8026702:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8026704:	68fb      	ldr	r3, [r7, #12]
 8026706:	22aa      	movs	r2, #170	; 0xaa
 8026708:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
 802670a:	4b0b      	ldr	r3, [pc, #44]	; (8026738 <XMC_FLASH_lWritePageCommand+0x40>)
 802670c:	60fb      	str	r3, [r7, #12]
  *address = 0x55U;
 802670e:	68fb      	ldr	r3, [r7, #12]
 8026710:	2255      	movs	r2, #85	; 0x55
 8026712:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8026714:	4b07      	ldr	r3, [pc, #28]	; (8026734 <XMC_FLASH_lWritePageCommand+0x3c>)
 8026716:	60fb      	str	r3, [r7, #12]
  *address = 0xa0U;
 8026718:	68fb      	ldr	r3, [r7, #12]
 802671a:	22a0      	movs	r2, #160	; 0xa0
 802671c:	601a      	str	r2, [r3, #0]
  address = page_start_address;
 802671e:	687b      	ldr	r3, [r7, #4]
 8026720:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8026722:	68fb      	ldr	r3, [r7, #12]
 8026724:	22aa      	movs	r2, #170	; 0xaa
 8026726:	601a      	str	r2, [r3, #0]
}
 8026728:	3714      	adds	r7, #20
 802672a:	46bd      	mov	sp, r7
 802672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026730:	4770      	bx	lr
 8026732:	bf00      	nop
 8026734:	0c005554 	.word	0x0c005554
 8026738:	0c00aaa8 	.word	0x0c00aaa8

0802673c <XMC_FLASH_lEraseSectorCommand>:

/*
 * Command to erase sector which is starting with the specified address
 */
void XMC_FLASH_lEraseSectorCommand(uint32_t *sector_start_address)
{
 802673c:	b480      	push	{r7}
 802673e:	b085      	sub	sp, #20
 8026740:	af00      	add	r7, sp, #0
 8026742:	6078      	str	r0, [r7, #4]
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8026744:	4b11      	ldr	r3, [pc, #68]	; (802678c <XMC_FLASH_lEraseSectorCommand+0x50>)
 8026746:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8026748:	68fb      	ldr	r3, [r7, #12]
 802674a:	22aa      	movs	r2, #170	; 0xaa
 802674c:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
 802674e:	4b10      	ldr	r3, [pc, #64]	; (8026790 <XMC_FLASH_lEraseSectorCommand+0x54>)
 8026750:	60fb      	str	r3, [r7, #12]
  *address = 0x55U;
 8026752:	68fb      	ldr	r3, [r7, #12]
 8026754:	2255      	movs	r2, #85	; 0x55
 8026756:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8026758:	4b0c      	ldr	r3, [pc, #48]	; (802678c <XMC_FLASH_lEraseSectorCommand+0x50>)
 802675a:	60fb      	str	r3, [r7, #12]
  *address = 0x80U;
 802675c:	68fb      	ldr	r3, [r7, #12]
 802675e:	2280      	movs	r2, #128	; 0x80
 8026760:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 8026762:	4b0a      	ldr	r3, [pc, #40]	; (802678c <XMC_FLASH_lEraseSectorCommand+0x50>)
 8026764:	60fb      	str	r3, [r7, #12]
  *address = 0xaaU;
 8026766:	68fb      	ldr	r3, [r7, #12]
 8026768:	22aa      	movs	r2, #170	; 0xaa
 802676a:	601a      	str	r2, [r3, #0]
  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0xaaa8U);
 802676c:	4b08      	ldr	r3, [pc, #32]	; (8026790 <XMC_FLASH_lEraseSectorCommand+0x54>)
 802676e:	60fb      	str	r3, [r7, #12]
  *address = 0x55U;
 8026770:	68fb      	ldr	r3, [r7, #12]
 8026772:	2255      	movs	r2, #85	; 0x55
 8026774:	601a      	str	r2, [r3, #0]
  address = sector_start_address;
 8026776:	687b      	ldr	r3, [r7, #4]
 8026778:	60fb      	str	r3, [r7, #12]
  *address = 0x30U;
 802677a:	68fb      	ldr	r3, [r7, #12]
 802677c:	2230      	movs	r2, #48	; 0x30
 802677e:	601a      	str	r2, [r3, #0]
}
 8026780:	3714      	adds	r7, #20
 8026782:	46bd      	mov	sp, r7
 8026784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026788:	4770      	bx	lr
 802678a:	bf00      	nop
 802678c:	0c005554 	.word	0x0c005554
 8026790:	0c00aaa8 	.word	0x0c00aaa8

08026794 <XMC_FLASH_lClearStatusCommand>:

/*
 * Command to clear FSR.PROG and FSR.ERASE and the error flags in FSR such as PFOPER, SQER, PROER, PFDBER, ORIER, VER
 */
void XMC_FLASH_lClearStatusCommand(void)
{
 8026794:	b480      	push	{r7}
 8026796:	b083      	sub	sp, #12
 8026798:	af00      	add	r7, sp, #0
  volatile uint32_t *address;

  address = (uint32_t *)(XMC_FLASH_UNCACHED_BASE + 0x5554U);
 802679a:	4b05      	ldr	r3, [pc, #20]	; (80267b0 <XMC_FLASH_lClearStatusCommand+0x1c>)
 802679c:	607b      	str	r3, [r7, #4]
  *address = 0xf5U;
 802679e:	687b      	ldr	r3, [r7, #4]
 80267a0:	22f5      	movs	r2, #245	; 0xf5
 80267a2:	601a      	str	r2, [r3, #0]
}
 80267a4:	370c      	adds	r7, #12
 80267a6:	46bd      	mov	sp, r7
 80267a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80267ac:	4770      	bx	lr
 80267ae:	bf00      	nop
 80267b0:	0c005554 	.word	0x0c005554

080267b4 <XMC_FLASH_ClearStatus>:

/*
* This API shall clear Program, erase and error flags(PFOPER, SQER, PROER, PFDBER, ORIER, VER) of FSR register.
*/
void XMC_FLASH_ClearStatus(void)
{
 80267b4:	b580      	push	{r7, lr}
 80267b6:	af00      	add	r7, sp, #0
  XMC_FLASH_lClearStatusCommand();
 80267b8:	f7ff ffec 	bl	8026794 <XMC_FLASH_lClearStatusCommand>
}
 80267bc:	bd80      	pop	{r7, pc}
 80267be:	bf00      	nop

080267c0 <XMC_FLASH_GetStatus>:

/*
 * This API returns the FSR register value
 */
uint32_t XMC_FLASH_GetStatus(void)
{
 80267c0:	b480      	push	{r7}
 80267c2:	af00      	add	r7, sp, #0
  return FLASH0->FSR;
 80267c4:	4b04      	ldr	r3, [pc, #16]	; (80267d8 <XMC_FLASH_GetStatus+0x18>)
 80267c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80267ca:	3310      	adds	r3, #16
 80267cc:	681b      	ldr	r3, [r3, #0]
}
 80267ce:	4618      	mov	r0, r3
 80267d0:	46bd      	mov	sp, r7
 80267d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80267d6:	4770      	bx	lr
 80267d8:	58001000 	.word	0x58001000

080267dc <XMC_FLASH_ProgramPage>:

/*
 * This API write the PFLASH page
 */
void XMC_FLASH_ProgramPage(uint32_t *address, const uint32_t *data)
{
 80267dc:	b580      	push	{r7, lr}
 80267de:	b084      	sub	sp, #16
 80267e0:	af00      	add	r7, sp, #0
 80267e2:	6078      	str	r0, [r7, #4]
 80267e4:	6039      	str	r1, [r7, #0]
  uint32_t idx;

  XMC_FLASH_lClearStatusCommand();
 80267e6:	f7ff ffd5 	bl	8026794 <XMC_FLASH_lClearStatusCommand>
  XMC_FLASH_lEnterPageModeCommand();
 80267ea:	f7ff ff5d 	bl	80266a8 <XMC_FLASH_lEnterPageModeCommand>

  for (idx = 0U; idx < XMC_FLASH_WORDS_PER_PAGE; idx += 2U)
 80267ee:	2300      	movs	r3, #0
 80267f0:	60fb      	str	r3, [r7, #12]
 80267f2:	e011      	b.n	8026818 <XMC_FLASH_ProgramPage+0x3c>
  {
    XMC_FLASH_lLoadPageCommand(data[idx], data[idx + 1U]);
 80267f4:	68fb      	ldr	r3, [r7, #12]
 80267f6:	009b      	lsls	r3, r3, #2
 80267f8:	683a      	ldr	r2, [r7, #0]
 80267fa:	4413      	add	r3, r2
 80267fc:	6819      	ldr	r1, [r3, #0]
 80267fe:	68fb      	ldr	r3, [r7, #12]
 8026800:	3301      	adds	r3, #1
 8026802:	009b      	lsls	r3, r3, #2
 8026804:	683a      	ldr	r2, [r7, #0]
 8026806:	4413      	add	r3, r2
 8026808:	681b      	ldr	r3, [r3, #0]
 802680a:	4608      	mov	r0, r1
 802680c:	4619      	mov	r1, r3
 802680e:	f7ff ff5b 	bl	80266c8 <XMC_FLASH_lLoadPageCommand>
  uint32_t idx;

  XMC_FLASH_lClearStatusCommand();
  XMC_FLASH_lEnterPageModeCommand();

  for (idx = 0U; idx < XMC_FLASH_WORDS_PER_PAGE; idx += 2U)
 8026812:	68fb      	ldr	r3, [r7, #12]
 8026814:	3302      	adds	r3, #2
 8026816:	60fb      	str	r3, [r7, #12]
 8026818:	68fb      	ldr	r3, [r7, #12]
 802681a:	2b3f      	cmp	r3, #63	; 0x3f
 802681c:	d9ea      	bls.n	80267f4 <XMC_FLASH_ProgramPage+0x18>
  {
    XMC_FLASH_lLoadPageCommand(data[idx], data[idx + 1U]);
  }

  XMC_FLASH_lWritePageCommand(address);
 802681e:	6878      	ldr	r0, [r7, #4]
 8026820:	f7ff ff6a 	bl	80266f8 <XMC_FLASH_lWritePageCommand>

  /* wait until the operation is completed */
  while ((FLASH0->FSR & (uint32_t)FLASH_FSR_PBUSY_Msk) != 0U) {}
 8026824:	bf00      	nop
 8026826:	4b06      	ldr	r3, [pc, #24]	; (8026840 <XMC_FLASH_ProgramPage+0x64>)
 8026828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802682c:	3310      	adds	r3, #16
 802682e:	681b      	ldr	r3, [r3, #0]
 8026830:	f003 0301 	and.w	r3, r3, #1
 8026834:	2b00      	cmp	r3, #0
 8026836:	d1f6      	bne.n	8026826 <XMC_FLASH_ProgramPage+0x4a>
}
 8026838:	3710      	adds	r7, #16
 802683a:	46bd      	mov	sp, r7
 802683c:	bd80      	pop	{r7, pc}
 802683e:	bf00      	nop
 8026840:	58001000 	.word	0x58001000

08026844 <XMC_FLASH_EraseSector>:

/*
 * This API erase the logical sector
 */
void XMC_FLASH_EraseSector(uint32_t *address)
{
 8026844:	b580      	push	{r7, lr}
 8026846:	b082      	sub	sp, #8
 8026848:	af00      	add	r7, sp, #0
 802684a:	6078      	str	r0, [r7, #4]
  XMC_FLASH_lClearStatusCommand();
 802684c:	f7ff ffa2 	bl	8026794 <XMC_FLASH_lClearStatusCommand>
  XMC_FLASH_lEraseSectorCommand(address);
 8026850:	6878      	ldr	r0, [r7, #4]
 8026852:	f7ff ff73 	bl	802673c <XMC_FLASH_lEraseSectorCommand>

  /* wait until the operation is completed */
  while ((FLASH0->FSR & (uint32_t)FLASH_FSR_PBUSY_Msk) != 0U) {}
 8026856:	bf00      	nop
 8026858:	4b05      	ldr	r3, [pc, #20]	; (8026870 <XMC_FLASH_EraseSector+0x2c>)
 802685a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802685e:	3310      	adds	r3, #16
 8026860:	681b      	ldr	r3, [r3, #0]
 8026862:	f003 0301 	and.w	r3, r3, #1
 8026866:	2b00      	cmp	r3, #0
 8026868:	d1f6      	bne.n	8026858 <XMC_FLASH_EraseSector+0x14>
}
 802686a:	3708      	adds	r7, #8
 802686c:	46bd      	mov	sp, r7
 802686e:	bd80      	pop	{r7, pc}
 8026870:	58001000 	.word	0x58001000

08026874 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8026874:	b480      	push	{r7}
 8026876:	b085      	sub	sp, #20
 8026878:	af00      	add	r7, sp, #0
 802687a:	60f8      	str	r0, [r7, #12]
 802687c:	460b      	mov	r3, r1
 802687e:	607a      	str	r2, [r7, #4]
 8026880:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8026882:	7afb      	ldrb	r3, [r7, #11]
 8026884:	089b      	lsrs	r3, r3, #2
 8026886:	b2db      	uxtb	r3, r3
 8026888:	4618      	mov	r0, r3
 802688a:	7afb      	ldrb	r3, [r7, #11]
 802688c:	089b      	lsrs	r3, r3, #2
 802688e:	b2db      	uxtb	r3, r3
 8026890:	461a      	mov	r2, r3
 8026892:	68fb      	ldr	r3, [r7, #12]
 8026894:	3204      	adds	r2, #4
 8026896:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 802689a:	7afb      	ldrb	r3, [r7, #11]
 802689c:	f003 0303 	and.w	r3, r3, #3
 80268a0:	00db      	lsls	r3, r3, #3
 80268a2:	4619      	mov	r1, r3
 80268a4:	23f8      	movs	r3, #248	; 0xf8
 80268a6:	408b      	lsls	r3, r1
 80268a8:	43db      	mvns	r3, r3
 80268aa:	ea02 0103 	and.w	r1, r2, r3
 80268ae:	68fb      	ldr	r3, [r7, #12]
 80268b0:	1d02      	adds	r2, r0, #4
 80268b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80268b6:	68fb      	ldr	r3, [r7, #12]
 80268b8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80268ba:	7afb      	ldrb	r3, [r7, #11]
 80268bc:	005b      	lsls	r3, r3, #1
 80268be:	4619      	mov	r1, r3
 80268c0:	2303      	movs	r3, #3
 80268c2:	408b      	lsls	r3, r1
 80268c4:	43db      	mvns	r3, r3
 80268c6:	401a      	ands	r2, r3
 80268c8:	68fb      	ldr	r3, [r7, #12]
 80268ca:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80268cc:	68fb      	ldr	r3, [r7, #12]
 80268ce:	4a3a      	ldr	r2, [pc, #232]	; (80269b8 <XMC_GPIO_Init+0x144>)
 80268d0:	4293      	cmp	r3, r2
 80268d2:	d003      	beq.n	80268dc <XMC_GPIO_Init+0x68>
 80268d4:	68fb      	ldr	r3, [r7, #12]
 80268d6:	4a39      	ldr	r2, [pc, #228]	; (80269bc <XMC_GPIO_Init+0x148>)
 80268d8:	4293      	cmp	r3, r2
 80268da:	d10a      	bne.n	80268f2 <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80268dc:	68fb      	ldr	r3, [r7, #12]
 80268de:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80268e0:	7afb      	ldrb	r3, [r7, #11]
 80268e2:	2101      	movs	r1, #1
 80268e4:	fa01 f303 	lsl.w	r3, r1, r3
 80268e8:	43db      	mvns	r3, r3
 80268ea:	401a      	ands	r2, r3
 80268ec:	68fb      	ldr	r3, [r7, #12]
 80268ee:	661a      	str	r2, [r3, #96]	; 0x60
 80268f0:	e042      	b.n	8026978 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 80268f2:	687b      	ldr	r3, [r7, #4]
 80268f4:	781b      	ldrb	r3, [r3, #0]
 80268f6:	b2db      	uxtb	r3, r3
 80268f8:	b25b      	sxtb	r3, r3
 80268fa:	2b00      	cmp	r3, #0
 80268fc:	da3c      	bge.n	8026978 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 80268fe:	687b      	ldr	r3, [r7, #4]
 8026900:	685a      	ldr	r2, [r3, #4]
 8026902:	7afb      	ldrb	r3, [r7, #11]
 8026904:	409a      	lsls	r2, r3
 8026906:	68fb      	ldr	r3, [r7, #12]
 8026908:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 802690a:	7afb      	ldrb	r3, [r7, #11]
 802690c:	08db      	lsrs	r3, r3, #3
 802690e:	b2db      	uxtb	r3, r3
 8026910:	4618      	mov	r0, r3
 8026912:	7afb      	ldrb	r3, [r7, #11]
 8026914:	08db      	lsrs	r3, r3, #3
 8026916:	b2db      	uxtb	r3, r3
 8026918:	461a      	mov	r2, r3
 802691a:	68fb      	ldr	r3, [r7, #12]
 802691c:	3210      	adds	r2, #16
 802691e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8026922:	7afb      	ldrb	r3, [r7, #11]
 8026924:	f003 0307 	and.w	r3, r3, #7
 8026928:	009b      	lsls	r3, r3, #2
 802692a:	4619      	mov	r1, r3
 802692c:	2307      	movs	r3, #7
 802692e:	408b      	lsls	r3, r1
 8026930:	43db      	mvns	r3, r3
 8026932:	ea02 0103 	and.w	r1, r2, r3
 8026936:	68fb      	ldr	r3, [r7, #12]
 8026938:	f100 0210 	add.w	r2, r0, #16
 802693c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8026940:	7afb      	ldrb	r3, [r7, #11]
 8026942:	08db      	lsrs	r3, r3, #3
 8026944:	b2db      	uxtb	r3, r3
 8026946:	4618      	mov	r0, r3
 8026948:	7afb      	ldrb	r3, [r7, #11]
 802694a:	08db      	lsrs	r3, r3, #3
 802694c:	b2db      	uxtb	r3, r3
 802694e:	461a      	mov	r2, r3
 8026950:	68fb      	ldr	r3, [r7, #12]
 8026952:	3210      	adds	r2, #16
 8026954:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8026958:	687b      	ldr	r3, [r7, #4]
 802695a:	7a1b      	ldrb	r3, [r3, #8]
 802695c:	4619      	mov	r1, r3
 802695e:	7afb      	ldrb	r3, [r7, #11]
 8026960:	f003 0307 	and.w	r3, r3, #7
 8026964:	009b      	lsls	r3, r3, #2
 8026966:	fa01 f303 	lsl.w	r3, r1, r3
 802696a:	ea42 0103 	orr.w	r1, r2, r3
 802696e:	68fb      	ldr	r3, [r7, #12]
 8026970:	f100 0210 	add.w	r2, r0, #16
 8026974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8026978:	7afb      	ldrb	r3, [r7, #11]
 802697a:	089b      	lsrs	r3, r3, #2
 802697c:	b2db      	uxtb	r3, r3
 802697e:	4618      	mov	r0, r3
 8026980:	7afb      	ldrb	r3, [r7, #11]
 8026982:	089b      	lsrs	r3, r3, #2
 8026984:	b2db      	uxtb	r3, r3
 8026986:	461a      	mov	r2, r3
 8026988:	68fb      	ldr	r3, [r7, #12]
 802698a:	3204      	adds	r2, #4
 802698c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8026990:	687b      	ldr	r3, [r7, #4]
 8026992:	781b      	ldrb	r3, [r3, #0]
 8026994:	4619      	mov	r1, r3
 8026996:	7afb      	ldrb	r3, [r7, #11]
 8026998:	f003 0303 	and.w	r3, r3, #3
 802699c:	00db      	lsls	r3, r3, #3
 802699e:	fa01 f303 	lsl.w	r3, r1, r3
 80269a2:	ea42 0103 	orr.w	r1, r2, r3
 80269a6:	68fb      	ldr	r3, [r7, #12]
 80269a8:	1d02      	adds	r2, r0, #4
 80269aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80269ae:	3714      	adds	r7, #20
 80269b0:	46bd      	mov	sp, r7
 80269b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80269b6:	4770      	bx	lr
 80269b8:	48028e00 	.word	0x48028e00
 80269bc:	48028f00 	.word	0x48028f00

080269c0 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 80269c0:	b480      	push	{r7}
 80269c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80269c4:	4b03      	ldr	r3, [pc, #12]	; (80269d4 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 80269c6:	681b      	ldr	r3, [r3, #0]
}
 80269c8:	4618      	mov	r0, r3
 80269ca:	46bd      	mov	sp, r7
 80269cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80269d0:	4770      	bx	lr
 80269d2:	bf00      	nop
 80269d4:	2000ffc0 	.word	0x2000ffc0

080269d8 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80269d8:	b480      	push	{r7}
 80269da:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 80269dc:	4b03      	ldr	r3, [pc, #12]	; (80269ec <XMC_SCU_GetMirrorStatus+0x14>)
 80269de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80269e2:	4618      	mov	r0, r3
 80269e4:	46bd      	mov	sp, r7
 80269e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80269ea:	4770      	bx	lr
 80269ec:	50004000 	.word	0x50004000

080269f0 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 80269f0:	b580      	push	{r7, lr}
 80269f2:	b084      	sub	sp, #16
 80269f4:	af00      	add	r7, sp, #0
 80269f6:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 80269f8:	f7f9 fb12 	bl	8020020 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 80269fc:	4b0b      	ldr	r3, [pc, #44]	; (8026a2c <XMC_SCU_lDelay+0x3c>)
 80269fe:	681b      	ldr	r3, [r3, #0]
 8026a00:	4a0b      	ldr	r2, [pc, #44]	; (8026a30 <XMC_SCU_lDelay+0x40>)
 8026a02:	fba2 2303 	umull	r2, r3, r2, r3
 8026a06:	0c9a      	lsrs	r2, r3, #18
 8026a08:	687b      	ldr	r3, [r7, #4]
 8026a0a:	fb02 f303 	mul.w	r3, r2, r3
 8026a0e:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8026a10:	2300      	movs	r3, #0
 8026a12:	60fb      	str	r3, [r7, #12]
 8026a14:	e003      	b.n	8026a1e <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 8026a16:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8026a18:	68fb      	ldr	r3, [r7, #12]
 8026a1a:	3301      	adds	r3, #1
 8026a1c:	60fb      	str	r3, [r7, #12]
 8026a1e:	68fa      	ldr	r2, [r7, #12]
 8026a20:	687b      	ldr	r3, [r7, #4]
 8026a22:	429a      	cmp	r2, r3
 8026a24:	d3f7      	bcc.n	8026a16 <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 8026a26:	3710      	adds	r7, #16
 8026a28:	46bd      	mov	sp, r7
 8026a2a:	bd80      	pop	{r7, pc}
 8026a2c:	2000ffc0 	.word	0x2000ffc0
 8026a30:	431bde83 	.word	0x431bde83

08026a34 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8026a34:	b480      	push	{r7}
 8026a36:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8026a38:	4b03      	ldr	r3, [pc, #12]	; (8026a48 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 8026a3a:	685b      	ldr	r3, [r3, #4]
}
 8026a3c:	4618      	mov	r0, r3
 8026a3e:	46bd      	mov	sp, r7
 8026a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026a44:	4770      	bx	lr
 8026a46:	bf00      	nop
 8026a48:	50004074 	.word	0x50004074

08026a4c <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8026a4c:	b480      	push	{r7}
 8026a4e:	b083      	sub	sp, #12
 8026a50:	af00      	add	r7, sp, #0
 8026a52:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8026a54:	4a03      	ldr	r2, [pc, #12]	; (8026a64 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 8026a56:	687b      	ldr	r3, [r7, #4]
 8026a58:	60d3      	str	r3, [r2, #12]
}
 8026a5a:	370c      	adds	r7, #12
 8026a5c:	46bd      	mov	sp, r7
 8026a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026a62:	4770      	bx	lr
 8026a64:	50004074 	.word	0x50004074

08026a68 <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 8026a68:	b5b0      	push	{r4, r5, r7, lr}
 8026a6a:	b084      	sub	sp, #16
 8026a6c:	af02      	add	r7, sp, #8
 8026a6e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8026a70:	2000      	movs	r0, #0
 8026a72:	f000 f8d7 	bl	8026c24 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 8026a76:	f000 fad9 	bl	802702c <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 8026a7a:	687b      	ldr	r3, [r7, #4]
 8026a7c:	79db      	ldrb	r3, [r3, #7]
 8026a7e:	2b00      	cmp	r3, #0
 8026a80:	d00a      	beq.n	8026a98 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8026a82:	f000 fb11 	bl	80270a8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 8026a86:	bf00      	nop
 8026a88:	f000 fafc 	bl	8027084 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8026a8c:	4603      	mov	r3, r0
 8026a8e:	f083 0301 	eor.w	r3, r3, #1
 8026a92:	b2db      	uxtb	r3, r3
 8026a94:	2b00      	cmp	r3, #0
 8026a96:	d1f7      	bne.n	8026a88 <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 8026a98:	687b      	ldr	r3, [r7, #4]
 8026a9a:	7a5b      	ldrb	r3, [r3, #9]
 8026a9c:	4618      	mov	r0, r3
 8026a9e:	f000 f93b 	bl	8026d18 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 8026aa2:	bf00      	nop
 8026aa4:	f7ff ff98 	bl	80269d8 <XMC_SCU_GetMirrorStatus>
 8026aa8:	4603      	mov	r3, r0
 8026aaa:	2b00      	cmp	r3, #0
 8026aac:	d1fa      	bne.n	8026aa4 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8026aae:	687b      	ldr	r3, [r7, #4]
 8026ab0:	7a1b      	ldrb	r3, [r3, #8]
 8026ab2:	4618      	mov	r0, r3
 8026ab4:	f000 fa94 	bl	8026fe0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8026ab8:	687b      	ldr	r3, [r7, #4]
 8026aba:	7c1b      	ldrb	r3, [r3, #16]
 8026abc:	4618      	mov	r0, r3
 8026abe:	f000 f949 	bl	8026d54 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8026ac2:	687b      	ldr	r3, [r7, #4]
 8026ac4:	7c5b      	ldrb	r3, [r3, #17]
 8026ac6:	4618      	mov	r0, r3
 8026ac8:	f000 f96c 	bl	8026da4 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8026acc:	687b      	ldr	r3, [r7, #4]
 8026ace:	7c9b      	ldrb	r3, [r3, #18]
 8026ad0:	4618      	mov	r0, r3
 8026ad2:	f000 f953 	bl	8026d7c <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 8026ad6:	687b      	ldr	r3, [r7, #4]
 8026ad8:	7cdb      	ldrb	r3, [r3, #19]
 8026ada:	4618      	mov	r0, r3
 8026adc:	f000 f976 	bl	8026dcc <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 8026ae0:	687b      	ldr	r3, [r7, #4]
 8026ae2:	799b      	ldrb	r3, [r3, #6]
 8026ae4:	2b00      	cmp	r3, #0
 8026ae6:	d00a      	beq.n	8026afe <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 8026ae8:	f000 fb16 	bl	8027118 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8026aec:	bf00      	nop
 8026aee:	f000 fb3b 	bl	8027168 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8026af2:	4603      	mov	r3, r0
 8026af4:	f083 0301 	eor.w	r3, r3, #1
 8026af8:	b2db      	uxtb	r3, r3
 8026afa:	2b00      	cmp	r3, #0
 8026afc:	d1f7      	bne.n	8026aee <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8026afe:	687b      	ldr	r3, [r7, #4]
 8026b00:	78db      	ldrb	r3, [r3, #3]
 8026b02:	2b00      	cmp	r3, #0
 8026b04:	d109      	bne.n	8026b1a <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 8026b06:	687b      	ldr	r3, [r7, #4]
 8026b08:	799b      	ldrb	r3, [r3, #6]
 8026b0a:	f083 0301 	eor.w	r3, r3, #1
 8026b0e:	b2db      	uxtb	r3, r3
 8026b10:	2b00      	cmp	r3, #0
 8026b12:	d017      	beq.n	8026b44 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8026b14:	f000 fb4c 	bl	80271b0 <XMC_SCU_CLOCK_DisableSystemPll>
 8026b18:	e014      	b.n	8026b44 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8026b1a:	f000 fb39 	bl	8027190 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8026b1e:	687b      	ldr	r3, [r7, #4]
 8026b20:	8899      	ldrh	r1, [r3, #4]
 8026b22:	687b      	ldr	r3, [r7, #4]
 8026b24:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 8026b26:	687b      	ldr	r3, [r7, #4]
 8026b28:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8026b2a:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8026b2c:	687b      	ldr	r3, [r7, #4]
 8026b2e:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8026b30:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8026b32:	687b      	ldr	r3, [r7, #4]
 8026b34:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8026b36:	9300      	str	r3, [sp, #0]
 8026b38:	4608      	mov	r0, r1
 8026b3a:	4611      	mov	r1, r2
 8026b3c:	462a      	mov	r2, r5
 8026b3e:	4623      	mov	r3, r4
 8026b40:	f000 fb46 	bl	80271d0 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8026b44:	687b      	ldr	r3, [r7, #4]
 8026b46:	68db      	ldr	r3, [r3, #12]
 8026b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8026b4c:	d103      	bne.n	8026b56 <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 8026b4e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8026b52:	f000 f867 	bl	8026c24 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 8026b56:	f7f9 fa63 	bl	8020020 <SystemCoreClockUpdate>
}
 8026b5a:	3708      	adds	r7, #8
 8026b5c:	46bd      	mov	sp, r7
 8026b5e:	bdb0      	pop	{r4, r5, r7, pc}

08026b60 <XMC_SCU_INTERRUPT_EnableNmiRequest>:
  SCU_PARITY->PETE &= (uint32_t)~memory;
}

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
 8026b60:	b480      	push	{r7}
 8026b62:	b083      	sub	sp, #12
 8026b64:	af00      	add	r7, sp, #0
 8026b66:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 8026b68:	4905      	ldr	r1, [pc, #20]	; (8026b80 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 8026b6a:	4b05      	ldr	r3, [pc, #20]	; (8026b80 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 8026b6c:	695a      	ldr	r2, [r3, #20]
 8026b6e:	687b      	ldr	r3, [r7, #4]
 8026b70:	4313      	orrs	r3, r2
 8026b72:	614b      	str	r3, [r1, #20]
}
 8026b74:	370c      	adds	r7, #12
 8026b76:	46bd      	mov	sp, r7
 8026b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b7c:	4770      	bx	lr
 8026b7e:	bf00      	nop
 8026b80:	50004074 	.word	0x50004074

08026b84 <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8026b84:	b480      	push	{r7}
 8026b86:	b085      	sub	sp, #20
 8026b88:	af00      	add	r7, sp, #0
 8026b8a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8026b8c:	687b      	ldr	r3, [r7, #4]
 8026b8e:	0f1b      	lsrs	r3, r3, #28
 8026b90:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8026b92:	687b      	ldr	r3, [r7, #4]
 8026b94:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8026b98:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8026b9a:	68fa      	ldr	r2, [r7, #12]
 8026b9c:	4613      	mov	r3, r2
 8026b9e:	005b      	lsls	r3, r3, #1
 8026ba0:	4413      	add	r3, r2
 8026ba2:	009b      	lsls	r3, r3, #2
 8026ba4:	461a      	mov	r2, r3
 8026ba6:	4b04      	ldr	r3, [pc, #16]	; (8026bb8 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 8026ba8:	4413      	add	r3, r2
 8026baa:	68ba      	ldr	r2, [r7, #8]
 8026bac:	601a      	str	r2, [r3, #0]
}
 8026bae:	3714      	adds	r7, #20
 8026bb0:	46bd      	mov	sp, r7
 8026bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026bb6:	4770      	bx	lr
 8026bb8:	50004414 	.word	0x50004414

08026bbc <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8026bbc:	b480      	push	{r7}
 8026bbe:	b085      	sub	sp, #20
 8026bc0:	af00      	add	r7, sp, #0
 8026bc2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8026bc4:	687b      	ldr	r3, [r7, #4]
 8026bc6:	0f1b      	lsrs	r3, r3, #28
 8026bc8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8026bca:	687b      	ldr	r3, [r7, #4]
 8026bcc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8026bd0:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8026bd2:	68fa      	ldr	r2, [r7, #12]
 8026bd4:	4613      	mov	r3, r2
 8026bd6:	005b      	lsls	r3, r3, #1
 8026bd8:	4413      	add	r3, r2
 8026bda:	009b      	lsls	r3, r3, #2
 8026bdc:	461a      	mov	r2, r3
 8026bde:	4b08      	ldr	r3, [pc, #32]	; (8026c00 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 8026be0:	4413      	add	r3, r2
 8026be2:	681a      	ldr	r2, [r3, #0]
 8026be4:	68bb      	ldr	r3, [r7, #8]
 8026be6:	4013      	ands	r3, r2
 8026be8:	2b00      	cmp	r3, #0
 8026bea:	bf14      	ite	ne
 8026bec:	2301      	movne	r3, #1
 8026bee:	2300      	moveq	r3, #0
 8026bf0:	b2db      	uxtb	r3, r3
}
 8026bf2:	4618      	mov	r0, r3
 8026bf4:	3714      	adds	r7, #20
 8026bf6:	46bd      	mov	sp, r7
 8026bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026bfc:	4770      	bx	lr
 8026bfe:	bf00      	nop
 8026c00:	5000440c 	.word	0x5000440c

08026c04 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8026c04:	b580      	push	{r7, lr}
 8026c06:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8026c08:	f7ff feda 	bl	80269c0 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8026c0c:	4602      	mov	r2, r0
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
 8026c0e:	4b04      	ldr	r3, [pc, #16]	; (8026c20 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8026c10:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8026c12:	f003 0301 	and.w	r3, r3, #1
 8026c16:	fa22 f303 	lsr.w	r3, r2, r3
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8026c1a:	4618      	mov	r0, r3
 8026c1c:	bd80      	pop	{r7, pc}
 8026c1e:	bf00      	nop
 8026c20:	50004600 	.word	0x50004600

08026c24 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8026c24:	b480      	push	{r7}
 8026c26:	b083      	sub	sp, #12
 8026c28:	af00      	add	r7, sp, #0
 8026c2a:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8026c2c:	4906      	ldr	r1, [pc, #24]	; (8026c48 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8026c2e:	4b06      	ldr	r3, [pc, #24]	; (8026c48 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8026c30:	68db      	ldr	r3, [r3, #12]
 8026c32:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8026c36:	687b      	ldr	r3, [r7, #4]
 8026c38:	4313      	orrs	r3, r2
 8026c3a:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8026c3c:	370c      	adds	r7, #12
 8026c3e:	46bd      	mov	sp, r7
 8026c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026c44:	4770      	bx	lr
 8026c46:	bf00      	nop
 8026c48:	50004600 	.word	0x50004600

08026c4c <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8026c4c:	b480      	push	{r7}
 8026c4e:	b083      	sub	sp, #12
 8026c50:	af00      	add	r7, sp, #0
 8026c52:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8026c54:	4906      	ldr	r1, [pc, #24]	; (8026c70 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8026c56:	4b06      	ldr	r3, [pc, #24]	; (8026c70 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8026c58:	699b      	ldr	r3, [r3, #24]
 8026c5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8026c5e:	687b      	ldr	r3, [r7, #4]
 8026c60:	4313      	orrs	r3, r2
 8026c62:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8026c64:	370c      	adds	r7, #12
 8026c66:	46bd      	mov	sp, r7
 8026c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026c6c:	4770      	bx	lr
 8026c6e:	bf00      	nop
 8026c70:	50004600 	.word	0x50004600

08026c74 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8026c74:	b480      	push	{r7}
 8026c76:	b083      	sub	sp, #12
 8026c78:	af00      	add	r7, sp, #0
 8026c7a:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8026c7c:	4906      	ldr	r1, [pc, #24]	; (8026c98 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8026c7e:	4b06      	ldr	r3, [pc, #24]	; (8026c98 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8026c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026c82:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8026c86:	687b      	ldr	r3, [r7, #4]
 8026c88:	4313      	orrs	r3, r2
 8026c8a:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8026c8c:	370c      	adds	r7, #12
 8026c8e:	46bd      	mov	sp, r7
 8026c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026c94:	4770      	bx	lr
 8026c96:	bf00      	nop
 8026c98:	50004600 	.word	0x50004600

08026c9c <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8026c9c:	b480      	push	{r7}
 8026c9e:	b083      	sub	sp, #12
 8026ca0:	af00      	add	r7, sp, #0
 8026ca2:	4603      	mov	r3, r0
 8026ca4:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8026ca6:	88fb      	ldrh	r3, [r7, #6]
 8026ca8:	2b00      	cmp	r3, #0
 8026caa:	d108      	bne.n	8026cbe <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8026cac:	4a0a      	ldr	r2, [pc, #40]	; (8026cd8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8026cae:	4b0a      	ldr	r3, [pc, #40]	; (8026cd8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8026cb0:	68db      	ldr	r3, [r3, #12]
 8026cb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8026cb6:	f023 0301 	bic.w	r3, r3, #1
 8026cba:	60d3      	str	r3, [r2, #12]
 8026cbc:	e007      	b.n	8026cce <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8026cbe:	4a06      	ldr	r2, [pc, #24]	; (8026cd8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8026cc0:	4b05      	ldr	r3, [pc, #20]	; (8026cd8 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8026cc2:	68db      	ldr	r3, [r3, #12]
 8026cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8026cc8:	f043 0301 	orr.w	r3, r3, #1
 8026ccc:	60d3      	str	r3, [r2, #12]
  }
}
 8026cce:	370c      	adds	r7, #12
 8026cd0:	46bd      	mov	sp, r7
 8026cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026cd6:	4770      	bx	lr
 8026cd8:	50004710 	.word	0x50004710

08026cdc <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 8026cdc:	b480      	push	{r7}
 8026cde:	b083      	sub	sp, #12
 8026ce0:	af00      	add	r7, sp, #0
 8026ce2:	4603      	mov	r3, r0
 8026ce4:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8026ce6:	bf00      	nop
 8026ce8:	4b09      	ldr	r3, [pc, #36]	; (8026d10 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 8026cea:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8026cee:	f003 0308 	and.w	r3, r3, #8
 8026cf2:	2b00      	cmp	r3, #0
 8026cf4:	d1f8      	bne.n	8026ce8 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8026cf6:	4907      	ldr	r1, [pc, #28]	; (8026d14 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8026cf8:	4b06      	ldr	r3, [pc, #24]	; (8026d14 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8026cfa:	68db      	ldr	r3, [r3, #12]
 8026cfc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 8026d00:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8026d02:	4313      	orrs	r3, r2
 8026d04:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8026d06:	370c      	adds	r7, #12
 8026d08:	46bd      	mov	sp, r7
 8026d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026d0e:	4770      	bx	lr
 8026d10:	50004000 	.word	0x50004000
 8026d14:	50004300 	.word	0x50004300

08026d18 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8026d18:	b480      	push	{r7}
 8026d1a:	b083      	sub	sp, #12
 8026d1c:	af00      	add	r7, sp, #0
 8026d1e:	4603      	mov	r3, r0
 8026d20:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8026d22:	bf00      	nop
 8026d24:	4b09      	ldr	r3, [pc, #36]	; (8026d4c <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 8026d26:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8026d2a:	f003 0308 	and.w	r3, r3, #8
 8026d2e:	2b00      	cmp	r3, #0
 8026d30:	d1f8      	bne.n	8026d24 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8026d32:	4907      	ldr	r1, [pc, #28]	; (8026d50 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8026d34:	4b06      	ldr	r3, [pc, #24]	; (8026d50 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8026d36:	68db      	ldr	r3, [r3, #12]
 8026d38:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8026d3c:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8026d3e:	4313      	orrs	r3, r2
 8026d40:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8026d42:	370c      	adds	r7, #12
 8026d44:	46bd      	mov	sp, r7
 8026d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026d4a:	4770      	bx	lr
 8026d4c:	50004000 	.word	0x50004000
 8026d50:	50004300 	.word	0x50004300

08026d54 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8026d54:	b480      	push	{r7}
 8026d56:	b083      	sub	sp, #12
 8026d58:	af00      	add	r7, sp, #0
 8026d5a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8026d5c:	4906      	ldr	r1, [pc, #24]	; (8026d78 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8026d5e:	4b06      	ldr	r3, [pc, #24]	; (8026d78 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8026d60:	68db      	ldr	r3, [r3, #12]
 8026d62:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8026d66:	687b      	ldr	r3, [r7, #4]
 8026d68:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8026d6a:	4313      	orrs	r3, r2
 8026d6c:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 8026d6e:	370c      	adds	r7, #12
 8026d70:	46bd      	mov	sp, r7
 8026d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026d76:	4770      	bx	lr
 8026d78:	50004600 	.word	0x50004600

08026d7c <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8026d7c:	b480      	push	{r7}
 8026d7e:	b083      	sub	sp, #12
 8026d80:	af00      	add	r7, sp, #0
 8026d82:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8026d84:	4906      	ldr	r1, [pc, #24]	; (8026da0 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8026d86:	4b06      	ldr	r3, [pc, #24]	; (8026da0 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8026d88:	6a1b      	ldr	r3, [r3, #32]
 8026d8a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8026d8e:	687b      	ldr	r3, [r7, #4]
 8026d90:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8026d92:	4313      	orrs	r3, r2
 8026d94:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 8026d96:	370c      	adds	r7, #12
 8026d98:	46bd      	mov	sp, r7
 8026d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026d9e:	4770      	bx	lr
 8026da0:	50004600 	.word	0x50004600

08026da4 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8026da4:	b480      	push	{r7}
 8026da6:	b083      	sub	sp, #12
 8026da8:	af00      	add	r7, sp, #0
 8026daa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8026dac:	4906      	ldr	r1, [pc, #24]	; (8026dc8 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8026dae:	4b06      	ldr	r3, [pc, #24]	; (8026dc8 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8026db0:	691b      	ldr	r3, [r3, #16]
 8026db2:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8026db6:	687b      	ldr	r3, [r7, #4]
 8026db8:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8026dba:	4313      	orrs	r3, r2
 8026dbc:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 8026dbe:	370c      	adds	r7, #12
 8026dc0:	46bd      	mov	sp, r7
 8026dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026dc6:	4770      	bx	lr
 8026dc8:	50004600 	.word	0x50004600

08026dcc <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 8026dcc:	b480      	push	{r7}
 8026dce:	b083      	sub	sp, #12
 8026dd0:	af00      	add	r7, sp, #0
 8026dd2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8026dd4:	4906      	ldr	r1, [pc, #24]	; (8026df0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8026dd6:	4b06      	ldr	r3, [pc, #24]	; (8026df0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8026dd8:	695b      	ldr	r3, [r3, #20]
 8026dda:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 8026dde:	687b      	ldr	r3, [r7, #4]
 8026de0:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8026de2:	4313      	orrs	r3, r2
 8026de4:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8026de6:	370c      	adds	r7, #12
 8026de8:	46bd      	mov	sp, r7
 8026dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026dee:	4770      	bx	lr
 8026df0:	50004600 	.word	0x50004600

08026df4 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8026df4:	b480      	push	{r7}
 8026df6:	b083      	sub	sp, #12
 8026df8:	af00      	add	r7, sp, #0
 8026dfa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8026dfc:	4906      	ldr	r1, [pc, #24]	; (8026e18 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8026dfe:	4b06      	ldr	r3, [pc, #24]	; (8026e18 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8026e00:	699b      	ldr	r3, [r3, #24]
 8026e02:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 8026e06:	687b      	ldr	r3, [r7, #4]
 8026e08:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8026e0a:	4313      	orrs	r3, r2
 8026e0c:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 8026e0e:	370c      	adds	r7, #12
 8026e10:	46bd      	mov	sp, r7
 8026e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e16:	4770      	bx	lr
 8026e18:	50004600 	.word	0x50004600

08026e1c <XMC_SCU_CLOCK_SetWdtClockDivider>:
}
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8026e1c:	b480      	push	{r7}
 8026e1e:	b083      	sub	sp, #12
 8026e20:	af00      	add	r7, sp, #0
 8026e22:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8026e24:	4906      	ldr	r1, [pc, #24]	; (8026e40 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8026e26:	4b06      	ldr	r3, [pc, #24]	; (8026e40 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8026e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026e2a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8026e2e:	687b      	ldr	r3, [r7, #4]
 8026e30:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8026e32:	4313      	orrs	r3, r2
 8026e34:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 8026e36:	370c      	adds	r7, #12
 8026e38:	46bd      	mov	sp, r7
 8026e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e3e:	4770      	bx	lr
 8026e40:	50004600 	.word	0x50004600

08026e44 <XMC_SCU_CLOCK_SetECATClockDivider>:
}

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
 8026e44:	b480      	push	{r7}
 8026e46:	b083      	sub	sp, #12
 8026e48:	af00      	add	r7, sp, #0
 8026e4a:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8026e4c:	4906      	ldr	r1, [pc, #24]	; (8026e68 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8026e4e:	4b06      	ldr	r3, [pc, #24]	; (8026e68 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8026e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8026e52:	f023 0203 	bic.w	r2, r3, #3
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 8026e56:	687b      	ldr	r3, [r7, #4]
 8026e58:	3b01      	subs	r3, #1

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8026e5a:	4313      	orrs	r3, r2
 8026e5c:	638b      	str	r3, [r1, #56]	; 0x38
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
}
 8026e5e:	370c      	adds	r7, #12
 8026e60:	46bd      	mov	sp, r7
 8026e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e66:	4770      	bx	lr
 8026e68:	50004600 	.word	0x50004600

08026e6c <XMC_SCU_CLOCK_EnableClock>:
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8026e6c:	b480      	push	{r7}
 8026e6e:	b083      	sub	sp, #12
 8026e70:	af00      	add	r7, sp, #0
 8026e72:	4603      	mov	r3, r0
 8026e74:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8026e76:	4a04      	ldr	r2, [pc, #16]	; (8026e88 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8026e78:	79fb      	ldrb	r3, [r7, #7]
 8026e7a:	6053      	str	r3, [r2, #4]
}
 8026e7c:	370c      	adds	r7, #12
 8026e7e:	46bd      	mov	sp, r7
 8026e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026e84:	4770      	bx	lr
 8026e86:	bf00      	nop
 8026e88:	50004600 	.word	0x50004600

08026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(volatile uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8026e8c:	b480      	push	{r7}
 8026e8e:	b085      	sub	sp, #20
 8026e90:	af00      	add	r7, sp, #0
 8026e92:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 8026e94:	687b      	ldr	r3, [r7, #4]
 8026e96:	0f1b      	lsrs	r3, r3, #28
 8026e98:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8026e9a:	687b      	ldr	r3, [r7, #4]
 8026e9c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8026ea0:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 8026ea2:	68fa      	ldr	r2, [r7, #12]
 8026ea4:	4613      	mov	r3, r2
 8026ea6:	005b      	lsls	r3, r3, #1
 8026ea8:	4413      	add	r3, r2
 8026eaa:	009b      	lsls	r3, r3, #2
 8026eac:	461a      	mov	r2, r3
 8026eae:	4b04      	ldr	r3, [pc, #16]	; (8026ec0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 8026eb0:	4413      	add	r3, r2
 8026eb2:	68ba      	ldr	r2, [r7, #8]
 8026eb4:	601a      	str	r2, [r3, #0]
}
 8026eb6:	3714      	adds	r7, #20
 8026eb8:	46bd      	mov	sp, r7
 8026eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026ebe:	4770      	bx	lr
 8026ec0:	50004648 	.word	0x50004648

08026ec4 <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* API to ungate a given module clock */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8026ec4:	b480      	push	{r7}
 8026ec6:	b085      	sub	sp, #20
 8026ec8:	af00      	add	r7, sp, #0
 8026eca:	6078      	str	r0, [r7, #4]
  uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
 8026ecc:	687b      	ldr	r3, [r7, #4]
 8026ece:	0f1b      	lsrs	r3, r3, #28
 8026ed0:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8026ed2:	687b      	ldr	r3, [r7, #4]
 8026ed4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8026ed8:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
 8026eda:	68fa      	ldr	r2, [r7, #12]
 8026edc:	4613      	mov	r3, r2
 8026ede:	005b      	lsls	r3, r3, #1
 8026ee0:	4413      	add	r3, r2
 8026ee2:	009b      	lsls	r3, r3, #2
 8026ee4:	461a      	mov	r2, r3
 8026ee6:	4b08      	ldr	r3, [pc, #32]	; (8026f08 <XMC_SCU_CLOCK_IsPeripheralClockGated+0x44>)
 8026ee8:	4413      	add	r3, r2
 8026eea:	681a      	ldr	r2, [r3, #0]
 8026eec:	68bb      	ldr	r3, [r7, #8]
 8026eee:	4013      	ands	r3, r2
 8026ef0:	2b00      	cmp	r3, #0
 8026ef2:	bf14      	ite	ne
 8026ef4:	2301      	movne	r3, #1
 8026ef6:	2300      	moveq	r3, #0
 8026ef8:	b2db      	uxtb	r3, r3
}
 8026efa:	4618      	mov	r0, r3
 8026efc:	3714      	adds	r7, #20
 8026efe:	46bd      	mov	sp, r7
 8026f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026f04:	4770      	bx	lr
 8026f06:	bf00      	nop
 8026f08:	50004640 	.word	0x50004640

08026f0c <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 8026f0c:	b480      	push	{r7}
 8026f0e:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8026f10:	4a05      	ldr	r2, [pc, #20]	; (8026f28 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8026f12:	4b05      	ldr	r3, [pc, #20]	; (8026f28 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8026f14:	695b      	ldr	r3, [r3, #20]
 8026f16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8026f1a:	f023 0302 	bic.w	r3, r3, #2
 8026f1e:	6153      	str	r3, [r2, #20]
}
 8026f20:	46bd      	mov	sp, r7
 8026f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026f26:	4770      	bx	lr
 8026f28:	50004710 	.word	0x50004710

08026f2c <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8026f2c:	b480      	push	{r7}
 8026f2e:	b083      	sub	sp, #12
 8026f30:	af00      	add	r7, sp, #0
 8026f32:	6078      	str	r0, [r7, #4]
 8026f34:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8026f36:	4a28      	ldr	r2, [pc, #160]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f38:	4b27      	ldr	r3, [pc, #156]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f3a:	695b      	ldr	r3, [r3, #20]
 8026f3c:	f043 0301 	orr.w	r3, r3, #1
 8026f40:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8026f42:	bf00      	nop
 8026f44:	4b24      	ldr	r3, [pc, #144]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f46:	691b      	ldr	r3, [r3, #16]
 8026f48:	f003 0301 	and.w	r3, r3, #1
 8026f4c:	2b00      	cmp	r3, #0
 8026f4e:	d0f9      	beq.n	8026f44 <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8026f50:	4a21      	ldr	r2, [pc, #132]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f52:	4b21      	ldr	r3, [pc, #132]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f54:	695b      	ldr	r3, [r3, #20]
 8026f56:	f043 0310 	orr.w	r3, r3, #16
 8026f5a:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8026f5c:	491e      	ldr	r1, [pc, #120]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f5e:	683b      	ldr	r3, [r7, #0]
 8026f60:	3b01      	subs	r3, #1
 8026f62:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8026f64:	687b      	ldr	r3, [r7, #4]
 8026f66:	3b01      	subs	r3, #1
 8026f68:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8026f6a:	4313      	orrs	r3, r2
 8026f6c:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8026f6e:	4a1a      	ldr	r2, [pc, #104]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f70:	4b19      	ldr	r3, [pc, #100]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f72:	695b      	ldr	r3, [r3, #20]
 8026f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026f78:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8026f7a:	4a17      	ldr	r2, [pc, #92]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f7c:	4b16      	ldr	r3, [pc, #88]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f7e:	695b      	ldr	r3, [r3, #20]
 8026f80:	f023 0310 	bic.w	r3, r3, #16
 8026f84:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8026f86:	4a14      	ldr	r2, [pc, #80]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f88:	4b13      	ldr	r3, [pc, #76]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f8a:	695b      	ldr	r3, [r3, #20]
 8026f8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8026f90:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8026f92:	bf00      	nop
 8026f94:	4b10      	ldr	r3, [pc, #64]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026f96:	691b      	ldr	r3, [r3, #16]
 8026f98:	f003 0304 	and.w	r3, r3, #4
 8026f9c:	2b00      	cmp	r3, #0
 8026f9e:	d0f9      	beq.n	8026f94 <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8026fa0:	4a0d      	ldr	r2, [pc, #52]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026fa2:	4b0d      	ldr	r3, [pc, #52]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026fa4:	695b      	ldr	r3, [r3, #20]
 8026fa6:	f023 0301 	bic.w	r3, r3, #1
 8026faa:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8026fac:	bf00      	nop
 8026fae:	4b0a      	ldr	r3, [pc, #40]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026fb0:	691b      	ldr	r3, [r3, #16]
 8026fb2:	f003 0301 	and.w	r3, r3, #1
 8026fb6:	2b00      	cmp	r3, #0
 8026fb8:	d1f9      	bne.n	8026fae <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8026fba:	4a07      	ldr	r2, [pc, #28]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026fbc:	4b06      	ldr	r3, [pc, #24]	; (8026fd8 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8026fbe:	695b      	ldr	r3, [r3, #20]
 8026fc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8026fc4:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 8026fc6:	4b05      	ldr	r3, [pc, #20]	; (8026fdc <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 8026fc8:	2208      	movs	r2, #8
 8026fca:	60da      	str	r2, [r3, #12]
}
 8026fcc:	370c      	adds	r7, #12
 8026fce:	46bd      	mov	sp, r7
 8026fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026fd4:	4770      	bx	lr
 8026fd6:	bf00      	nop
 8026fd8:	50004710 	.word	0x50004710
 8026fdc:	50004160 	.word	0x50004160

08026fe0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8026fe0:	b580      	push	{r7, lr}
 8026fe2:	b082      	sub	sp, #8
 8026fe4:	af00      	add	r7, sp, #0
 8026fe6:	4603      	mov	r3, r0
 8026fe8:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8026fea:	4a0f      	ldr	r2, [pc, #60]	; (8027028 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8026fec:	4b0e      	ldr	r3, [pc, #56]	; (8027028 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8026fee:	685b      	ldr	r3, [r3, #4]
 8026ff0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8026ff4:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8026ff6:	79fb      	ldrb	r3, [r7, #7]
 8026ff8:	2b01      	cmp	r3, #1
 8026ffa:	d10e      	bne.n	802701a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8026ffc:	4a0a      	ldr	r2, [pc, #40]	; (8027028 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8026ffe:	4b0a      	ldr	r3, [pc, #40]	; (8027028 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8027000:	685b      	ldr	r3, [r3, #4]
 8027002:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8027006:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8027008:	2064      	movs	r0, #100	; 0x64
 802700a:	f7ff fcf1 	bl	80269f0 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 802700e:	4a06      	ldr	r2, [pc, #24]	; (8027028 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8027010:	4b05      	ldr	r3, [pc, #20]	; (8027028 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8027012:	685b      	ldr	r3, [r3, #4]
 8027014:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8027018:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 802701a:	2064      	movs	r0, #100	; 0x64
 802701c:	f7ff fce8 	bl	80269f0 <XMC_SCU_lDelay>
}
 8027020:	3708      	adds	r7, #8
 8027022:	46bd      	mov	sp, r7
 8027024:	bd80      	pop	{r7, pc}
 8027026:	bf00      	nop
 8027028:	50004710 	.word	0x50004710

0802702c <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 802702c:	b480      	push	{r7}
 802702e:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8027030:	4b12      	ldr	r3, [pc, #72]	; (802707c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8027032:	681b      	ldr	r3, [r3, #0]
 8027034:	f003 0301 	and.w	r3, r3, #1
 8027038:	2b00      	cmp	r3, #0
 802703a:	d109      	bne.n	8027050 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 802703c:	4b0f      	ldr	r3, [pc, #60]	; (802707c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 802703e:	2201      	movs	r2, #1
 8027040:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8027042:	bf00      	nop
 8027044:	4b0d      	ldr	r3, [pc, #52]	; (802707c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8027046:	681b      	ldr	r3, [r3, #0]
 8027048:	f003 0301 	and.w	r3, r3, #1
 802704c:	2b00      	cmp	r3, #0
 802704e:	d0f9      	beq.n	8027044 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8027050:	4b0b      	ldr	r3, [pc, #44]	; (8027080 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8027052:	681b      	ldr	r3, [r3, #0]
 8027054:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8027058:	2b00      	cmp	r3, #0
 802705a:	d00a      	beq.n	8027072 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 802705c:	4b08      	ldr	r3, [pc, #32]	; (8027080 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 802705e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8027062:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8027064:	bf00      	nop
 8027066:	4b06      	ldr	r3, [pc, #24]	; (8027080 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8027068:	681b      	ldr	r3, [r3, #0]
 802706a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 802706e:	2b00      	cmp	r3, #0
 8027070:	d1f9      	bne.n	8027066 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8027072:	46bd      	mov	sp, r7
 8027074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027078:	4770      	bx	lr
 802707a:	bf00      	nop
 802707c:	50004200 	.word	0x50004200
 8027080:	50004400 	.word	0x50004400

08027084 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8027084:	b480      	push	{r7}
 8027086:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8027088:	4b06      	ldr	r3, [pc, #24]	; (80270a4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 802708a:	681b      	ldr	r3, [r3, #0]
 802708c:	f003 0308 	and.w	r3, r3, #8
 8027090:	2b00      	cmp	r3, #0
 8027092:	bf0c      	ite	eq
 8027094:	2301      	moveq	r3, #1
 8027096:	2300      	movne	r3, #0
 8027098:	b2db      	uxtb	r3, r3
}
 802709a:	4618      	mov	r0, r3
 802709c:	46bd      	mov	sp, r7
 802709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80270a2:	4770      	bx	lr
 80270a4:	50004300 	.word	0x50004300

080270a8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 80270a8:	b580      	push	{r7, lr}
 80270aa:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 80270ac:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80270b0:	f7ff fccc 	bl	8026a4c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 80270b4:	4a17      	ldr	r2, [pc, #92]	; (8027114 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80270b6:	4b17      	ldr	r3, [pc, #92]	; (8027114 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80270b8:	69db      	ldr	r3, [r3, #28]
 80270ba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80270be:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 80270c0:	bf00      	nop
 80270c2:	f7ff fcb7 	bl	8026a34 <XMC_SCU_INTERUPT_GetEventStatus>
 80270c6:	4603      	mov	r3, r0
 80270c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80270cc:	2b00      	cmp	r3, #0
 80270ce:	d0f8      	beq.n	80270c2 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 80270d0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80270d4:	f7ff fcba 	bl	8026a4c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 80270d8:	4b0e      	ldr	r3, [pc, #56]	; (8027114 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80270da:	2208      	movs	r2, #8
 80270dc:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 80270de:	bf00      	nop
 80270e0:	f7ff fca8 	bl	8026a34 <XMC_SCU_INTERUPT_GetEventStatus>
 80270e4:	4603      	mov	r3, r0
 80270e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80270ea:	2b00      	cmp	r3, #0
 80270ec:	d0f8      	beq.n	80270e0 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 80270ee:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80270f2:	f7ff fcab 	bl	8026a4c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 80270f6:	4a07      	ldr	r2, [pc, #28]	; (8027114 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80270f8:	4b06      	ldr	r3, [pc, #24]	; (8027114 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80270fa:	68db      	ldr	r3, [r3, #12]
 80270fc:	f043 0308 	orr.w	r3, r3, #8
 8027100:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8027102:	bf00      	nop
 8027104:	f7ff fc96 	bl	8026a34 <XMC_SCU_INTERUPT_GetEventStatus>
 8027108:	4603      	mov	r3, r0
 802710a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 802710e:	2b00      	cmp	r3, #0
 8027110:	d0f8      	beq.n	8027104 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8027112:	bd80      	pop	{r7, pc}
 8027114:	50004300 	.word	0x50004300

08027118 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8027118:	b5b0      	push	{r4, r5, r7, lr}
 802711a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 802711c:	4a0f      	ldr	r2, [pc, #60]	; (802715c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 802711e:	4b0f      	ldr	r3, [pc, #60]	; (802715c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8027120:	685b      	ldr	r3, [r3, #4]
 8027122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8027126:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8027128:	4d0d      	ldr	r5, [pc, #52]	; (8027160 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 802712a:	4b0d      	ldr	r3, [pc, #52]	; (8027160 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 802712c:	685b      	ldr	r3, [r3, #4]
 802712e:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8027132:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8027136:	f002 ffd7 	bl	802a0e8 <OSCHP_GetFrequency>
 802713a:	4602      	mov	r2, r0
 802713c:	4b09      	ldr	r3, [pc, #36]	; (8027164 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 802713e:	fba3 2302 	umull	r2, r3, r3, r2
 8027142:	0d1b      	lsrs	r3, r3, #20
 8027144:	3b01      	subs	r3, #1
 8027146:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8027148:	4323      	orrs	r3, r4
 802714a:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 802714c:	4a03      	ldr	r2, [pc, #12]	; (802715c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 802714e:	4b03      	ldr	r3, [pc, #12]	; (802715c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8027150:	685b      	ldr	r3, [r3, #4]
 8027152:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8027156:	6053      	str	r3, [r2, #4]
}
 8027158:	bdb0      	pop	{r4, r5, r7, pc}
 802715a:	bf00      	nop
 802715c:	50004710 	.word	0x50004710
 8027160:	50004700 	.word	0x50004700
 8027164:	6b5fca6b 	.word	0x6b5fca6b

08027168 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8027168:	b480      	push	{r7}
 802716a:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 802716c:	4b07      	ldr	r3, [pc, #28]	; (802718c <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 802716e:	681b      	ldr	r3, [r3, #0]
 8027170:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8027174:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8027178:	bf0c      	ite	eq
 802717a:	2301      	moveq	r3, #1
 802717c:	2300      	movne	r3, #0
 802717e:	b2db      	uxtb	r3, r3
}
 8027180:	4618      	mov	r0, r3
 8027182:	46bd      	mov	sp, r7
 8027184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027188:	4770      	bx	lr
 802718a:	bf00      	nop
 802718c:	50004710 	.word	0x50004710

08027190 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8027190:	b480      	push	{r7}
 8027192:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8027194:	4a05      	ldr	r2, [pc, #20]	; (80271ac <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8027196:	4b05      	ldr	r3, [pc, #20]	; (80271ac <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8027198:	685b      	ldr	r3, [r3, #4]
 802719a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802719e:	f023 0302 	bic.w	r3, r3, #2
 80271a2:	6053      	str	r3, [r2, #4]
}
 80271a4:	46bd      	mov	sp, r7
 80271a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80271aa:	4770      	bx	lr
 80271ac:	50004710 	.word	0x50004710

080271b0 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 80271b0:	b480      	push	{r7}
 80271b2:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80271b4:	4a05      	ldr	r2, [pc, #20]	; (80271cc <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 80271b6:	4b05      	ldr	r3, [pc, #20]	; (80271cc <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 80271b8:	685b      	ldr	r3, [r3, #4]
 80271ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80271be:	f043 0302 	orr.w	r3, r3, #2
 80271c2:	6053      	str	r3, [r2, #4]
}
 80271c4:	46bd      	mov	sp, r7
 80271c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80271ca:	4770      	bx	lr
 80271cc:	50004710 	.word	0x50004710

080271d0 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 80271d0:	b580      	push	{r7, lr}
 80271d2:	b086      	sub	sp, #24
 80271d4:	af00      	add	r7, sp, #0
 80271d6:	60ba      	str	r2, [r7, #8]
 80271d8:	607b      	str	r3, [r7, #4]
 80271da:	4603      	mov	r3, r0
 80271dc:	81fb      	strh	r3, [r7, #14]
 80271de:	460b      	mov	r3, r1
 80271e0:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 80271e2:	89fb      	ldrh	r3, [r7, #14]
 80271e4:	4618      	mov	r0, r3
 80271e6:	f7ff fd59 	bl	8026c9c <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80271ea:	7b7b      	ldrb	r3, [r7, #13]
 80271ec:	2b01      	cmp	r3, #1
 80271ee:	f040 808b 	bne.w	8027308 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 80271f2:	89fb      	ldrh	r3, [r7, #14]
 80271f4:	2b00      	cmp	r3, #0
 80271f6:	d109      	bne.n	802720c <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 80271f8:	f002 ff76 	bl	802a0e8 <OSCHP_GetFrequency>
 80271fc:	4602      	mov	r2, r0
 80271fe:	4b54      	ldr	r3, [pc, #336]	; (8027350 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 8027200:	fba3 2302 	umull	r2, r3, r3, r2
 8027204:	0c9b      	lsrs	r3, r3, #18
 8027206:	059b      	lsls	r3, r3, #22
 8027208:	617b      	str	r3, [r7, #20]
 802720a:	e002      	b.n	8027212 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 802720c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8027210:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8027212:	697b      	ldr	r3, [r7, #20]
 8027214:	687a      	ldr	r2, [r7, #4]
 8027216:	fb02 f203 	mul.w	r2, r2, r3
 802721a:	68bb      	ldr	r3, [r7, #8]
 802721c:	fbb2 f3f3 	udiv	r3, r2, r3
 8027220:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8027222:	697b      	ldr	r3, [r7, #20]
 8027224:	4a4b      	ldr	r2, [pc, #300]	; (8027354 <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 8027226:	fba2 2303 	umull	r2, r3, r2, r3
 802722a:	091b      	lsrs	r3, r3, #4
 802722c:	0d9b      	lsrs	r3, r3, #22
 802722e:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8027230:	4a49      	ldr	r2, [pc, #292]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027232:	4b49      	ldr	r3, [pc, #292]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027234:	685b      	ldr	r3, [r3, #4]
 8027236:	f043 0301 	orr.w	r3, r3, #1
 802723a:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 802723c:	bf00      	nop
 802723e:	4b46      	ldr	r3, [pc, #280]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027240:	681b      	ldr	r3, [r3, #0]
 8027242:	f003 0301 	and.w	r3, r3, #1
 8027246:	2b00      	cmp	r3, #0
 8027248:	d0f9      	beq.n	802723e <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 802724a:	4a43      	ldr	r2, [pc, #268]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802724c:	4b42      	ldr	r3, [pc, #264]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802724e:	685b      	ldr	r3, [r3, #4]
 8027250:	f043 0310 	orr.w	r3, r3, #16
 8027254:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8027256:	4940      	ldr	r1, [pc, #256]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027258:	4b3f      	ldr	r3, [pc, #252]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802725a:	689a      	ldr	r2, [r3, #8]
 802725c:	4b3f      	ldr	r3, [pc, #252]	; (802735c <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 802725e:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8027260:	687a      	ldr	r2, [r7, #4]
 8027262:	3a01      	subs	r2, #1
 8027264:	0212      	lsls	r2, r2, #8
 8027266:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8027268:	693b      	ldr	r3, [r7, #16]
 802726a:	3b01      	subs	r3, #1
 802726c:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 802726e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8027270:	68bb      	ldr	r3, [r7, #8]
 8027272:	3b01      	subs	r3, #1
 8027274:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8027276:	4313      	orrs	r3, r2
 8027278:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 802727a:	4a37      	ldr	r2, [pc, #220]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802727c:	4b36      	ldr	r3, [pc, #216]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802727e:	685b      	ldr	r3, [r3, #4]
 8027280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8027284:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8027286:	4a34      	ldr	r2, [pc, #208]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027288:	4b33      	ldr	r3, [pc, #204]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802728a:	685b      	ldr	r3, [r3, #4]
 802728c:	f023 0310 	bic.w	r3, r3, #16
 8027290:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8027292:	4a31      	ldr	r2, [pc, #196]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027294:	4b30      	ldr	r3, [pc, #192]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027296:	685b      	ldr	r3, [r3, #4]
 8027298:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 802729c:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 802729e:	bf00      	nop
 80272a0:	4b2d      	ldr	r3, [pc, #180]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80272a2:	681b      	ldr	r3, [r3, #0]
 80272a4:	f003 0304 	and.w	r3, r3, #4
 80272a8:	2b00      	cmp	r3, #0
 80272aa:	d0f9      	beq.n	80272a0 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80272ac:	4a2a      	ldr	r2, [pc, #168]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80272ae:	4b2a      	ldr	r3, [pc, #168]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80272b0:	685b      	ldr	r3, [r3, #4]
 80272b2:	f023 0301 	bic.w	r3, r3, #1
 80272b6:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 80272b8:	bf00      	nop
 80272ba:	4b27      	ldr	r3, [pc, #156]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80272bc:	681b      	ldr	r3, [r3, #0]
 80272be:	f003 0301 	and.w	r3, r3, #1
 80272c2:	2b00      	cmp	r3, #0
 80272c4:	d1f9      	bne.n	80272ba <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 80272c6:	697b      	ldr	r3, [r7, #20]
 80272c8:	4a25      	ldr	r2, [pc, #148]	; (8027360 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 80272ca:	fba2 2303 	umull	r2, r3, r2, r3
 80272ce:	095b      	lsrs	r3, r3, #5
 80272d0:	0d9b      	lsrs	r3, r3, #22
 80272d2:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 80272d4:	6a3a      	ldr	r2, [r7, #32]
 80272d6:	693b      	ldr	r3, [r7, #16]
 80272d8:	429a      	cmp	r2, r3
 80272da:	d202      	bcs.n	80272e2 <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80272dc:	6938      	ldr	r0, [r7, #16]
 80272de:	f000 f845 	bl	802736c <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 80272e2:	697b      	ldr	r3, [r7, #20]
 80272e4:	085b      	lsrs	r3, r3, #1
 80272e6:	4a1f      	ldr	r2, [pc, #124]	; (8027364 <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 80272e8:	fba2 2303 	umull	r2, r3, r2, r3
 80272ec:	095b      	lsrs	r3, r3, #5
 80272ee:	0d9b      	lsrs	r3, r3, #22
 80272f0:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 80272f2:	6a3a      	ldr	r2, [r7, #32]
 80272f4:	693b      	ldr	r3, [r7, #16]
 80272f6:	429a      	cmp	r2, r3
 80272f8:	d202      	bcs.n	8027300 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80272fa:	6938      	ldr	r0, [r7, #16]
 80272fc:	f000 f836 	bl	802736c <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8027300:	6a38      	ldr	r0, [r7, #32]
 8027302:	f000 f833 	bl	802736c <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8027306:	e01c      	b.n	8027342 <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8027308:	4913      	ldr	r1, [pc, #76]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802730a:	4b13      	ldr	r3, [pc, #76]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802730c:	689b      	ldr	r3, [r3, #8]
 802730e:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8027312:	6a3b      	ldr	r3, [r7, #32]
 8027314:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8027316:	4313      	orrs	r3, r2
 8027318:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 802731a:	bf00      	nop
 802731c:	4b0e      	ldr	r3, [pc, #56]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802731e:	681b      	ldr	r3, [r3, #0]
 8027320:	f003 0310 	and.w	r3, r3, #16
 8027324:	2b00      	cmp	r3, #0
 8027326:	d0f9      	beq.n	802731c <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8027328:	4a0b      	ldr	r2, [pc, #44]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802732a:	4b0b      	ldr	r3, [pc, #44]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 802732c:	685b      	ldr	r3, [r3, #4]
 802732e:	f043 0301 	orr.w	r3, r3, #1
 8027332:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8027334:	bf00      	nop
 8027336:	4b08      	ldr	r3, [pc, #32]	; (8027358 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8027338:	681b      	ldr	r3, [r3, #0]
 802733a:	f003 0301 	and.w	r3, r3, #1
 802733e:	2b00      	cmp	r3, #0
 8027340:	d0f9      	beq.n	8027336 <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8027342:	4b09      	ldr	r3, [pc, #36]	; (8027368 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 8027344:	2205      	movs	r2, #5
 8027346:	60da      	str	r2, [r3, #12]
}
 8027348:	3718      	adds	r7, #24
 802734a:	46bd      	mov	sp, r7
 802734c:	bd80      	pop	{r7, pc}
 802734e:	bf00      	nop
 8027350:	431bde83 	.word	0x431bde83
 8027354:	aaaaaaab 	.word	0xaaaaaaab
 8027358:	50004710 	.word	0x50004710
 802735c:	f08080ff 	.word	0xf08080ff
 8027360:	88888889 	.word	0x88888889
 8027364:	b60b60b7 	.word	0xb60b60b7
 8027368:	50004160 	.word	0x50004160

0802736c <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 802736c:	b580      	push	{r7, lr}
 802736e:	b082      	sub	sp, #8
 8027370:	af00      	add	r7, sp, #0
 8027372:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8027374:	490b      	ldr	r1, [pc, #44]	; (80273a4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8027376:	4b0b      	ldr	r3, [pc, #44]	; (80273a4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8027378:	689b      	ldr	r3, [r3, #8]
 802737a:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 802737e:	687b      	ldr	r3, [r7, #4]
 8027380:	3b01      	subs	r3, #1
 8027382:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8027384:	4313      	orrs	r3, r2
 8027386:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8027388:	bf00      	nop
 802738a:	4b06      	ldr	r3, [pc, #24]	; (80273a4 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 802738c:	681b      	ldr	r3, [r3, #0]
 802738e:	f003 0320 	and.w	r3, r3, #32
 8027392:	2b00      	cmp	r3, #0
 8027394:	d0f9      	beq.n	802738a <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 8027396:	2032      	movs	r0, #50	; 0x32
 8027398:	f7ff fb2a 	bl	80269f0 <XMC_SCU_lDelay>
}
 802739c:	3708      	adds	r7, #8
 802739e:	46bd      	mov	sp, r7
 80273a0:	bd80      	pop	{r7, pc}
 80273a2:	bf00      	nop
 80273a4:	50004710 	.word	0x50004710

080273a8 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 80273a8:	b480      	push	{r7}
 80273aa:	b083      	sub	sp, #12
 80273ac:	af00      	add	r7, sp, #0
 80273ae:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 80273b0:	687b      	ldr	r3, [r7, #4]
 80273b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80273b6:	60da      	str	r2, [r3, #12]
}
 80273b8:	370c      	adds	r7, #12
 80273ba:	46bd      	mov	sp, r7
 80273bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80273c0:	4770      	bx	lr
 80273c2:	bf00      	nop

080273c4 <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 80273c4:	b580      	push	{r7, lr}
 80273c6:	b082      	sub	sp, #8
 80273c8:	af00      	add	r7, sp, #0
 80273ca:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 80273cc:	687b      	ldr	r3, [r7, #4]
 80273ce:	4a08      	ldr	r2, [pc, #32]	; (80273f0 <XMC_CCU4_lDeassertReset+0x2c>)
 80273d0:	4293      	cmp	r3, r2
 80273d2:	d103      	bne.n	80273dc <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 80273d4:	2004      	movs	r0, #4
 80273d6:	f7ff fbd5 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>
 80273da:	e006      	b.n	80273ea <XMC_CCU4_lDeassertReset+0x26>
  }
#if defined(CCU41)
  else if (module == CCU41)
 80273dc:	687b      	ldr	r3, [r7, #4]
 80273de:	4a05      	ldr	r2, [pc, #20]	; (80273f4 <XMC_CCU4_lDeassertReset+0x30>)
 80273e0:	4293      	cmp	r3, r2
 80273e2:	d102      	bne.n	80273ea <XMC_CCU4_lDeassertReset+0x26>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 80273e4:	2008      	movs	r0, #8
 80273e6:	f7ff fbcd 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 80273ea:	3708      	adds	r7, #8
 80273ec:	46bd      	mov	sp, r7
 80273ee:	bd80      	pop	{r7, pc}
 80273f0:	4000c000 	.word	0x4000c000
 80273f4:	40010000 	.word	0x40010000

080273f8 <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
 80273f8:	b580      	push	{r7, lr}
 80273fa:	b082      	sub	sp, #8
 80273fc:	af00      	add	r7, sp, #0
 80273fe:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8027400:	687b      	ldr	r3, [r7, #4]
 8027402:	4a08      	ldr	r2, [pc, #32]	; (8027424 <XMC_CCU4_lUngateClock+0x2c>)
 8027404:	4293      	cmp	r3, r2
 8027406:	d103      	bne.n	8027410 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 8027408:	2004      	movs	r0, #4
 802740a:	f7ff fd3f 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
 802740e:	e006      	b.n	802741e <XMC_CCU4_lUngateClock+0x26>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8027410:	687b      	ldr	r3, [r7, #4]
 8027412:	4a05      	ldr	r2, [pc, #20]	; (8027428 <XMC_CCU4_lUngateClock+0x30>)
 8027414:	4293      	cmp	r3, r2
 8027416:	d102      	bne.n	802741e <XMC_CCU4_lUngateClock+0x26>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 8027418:	2008      	movs	r0, #8
 802741a:	f7ff fd37 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
 802741e:	3708      	adds	r7, #8
 8027420:	46bd      	mov	sp, r7
 8027422:	bd80      	pop	{r7, pc}
 8027424:	4000c000 	.word	0x4000c000
 8027428:	40010000 	.word	0x40010000

0802742c <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 802742c:	b580      	push	{r7, lr}
 802742e:	b082      	sub	sp, #8
 8027430:	af00      	add	r7, sp, #0
 8027432:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8027434:	2010      	movs	r0, #16
 8027436:	f7ff fd19 	bl	8026e6c <XMC_SCU_CLOCK_EnableClock>
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
 802743a:	6878      	ldr	r0, [r7, #4]
 802743c:	f7ff ffdc 	bl	80273f8 <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8027440:	6878      	ldr	r0, [r7, #4]
 8027442:	f7ff ffbf 	bl	80273c4 <XMC_CCU4_lDeassertReset>
#endif
}
 8027446:	3708      	adds	r7, #8
 8027448:	46bd      	mov	sp, r7
 802744a:	bd80      	pop	{r7, pc}

0802744c <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 802744c:	b580      	push	{r7, lr}
 802744e:	b084      	sub	sp, #16
 8027450:	af00      	add	r7, sp, #0
 8027452:	6078      	str	r0, [r7, #4]
 8027454:	460b      	mov	r3, r1
 8027456:	70fb      	strb	r3, [r7, #3]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8027458:	6878      	ldr	r0, [r7, #4]
 802745a:	f7ff ffe7 	bl	802742c <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 802745e:	6878      	ldr	r0, [r7, #4]
 8027460:	f7ff ffa2 	bl	80273a8 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
 8027464:	687b      	ldr	r3, [r7, #4]
 8027466:	681b      	ldr	r3, [r3, #0]
 8027468:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 802746a:	68fb      	ldr	r3, [r7, #12]
 802746c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8027470:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 8027472:	78fb      	ldrb	r3, [r7, #3]
 8027474:	039b      	lsls	r3, r3, #14
 8027476:	68fa      	ldr	r2, [r7, #12]
 8027478:	4313      	orrs	r3, r2
 802747a:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
 802747c:	687b      	ldr	r3, [r7, #4]
 802747e:	68fa      	ldr	r2, [r7, #12]
 8027480:	601a      	str	r2, [r3, #0]
}
 8027482:	3710      	adds	r7, #16
 8027484:	46bd      	mov	sp, r7
 8027486:	bd80      	pop	{r7, pc}

08027488 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8027488:	b480      	push	{r7}
 802748a:	b083      	sub	sp, #12
 802748c:	af00      	add	r7, sp, #0
 802748e:	6078      	str	r0, [r7, #4]
 8027490:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8027492:	683b      	ldr	r3, [r7, #0]
 8027494:	681a      	ldr	r2, [r3, #0]
 8027496:	687b      	ldr	r3, [r7, #4]
 8027498:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 802749a:	683b      	ldr	r3, [r7, #0]
 802749c:	795b      	ldrb	r3, [r3, #5]
 802749e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80274a2:	b2db      	uxtb	r3, r3
 80274a4:	051a      	lsls	r2, r3, #20
 80274a6:	687b      	ldr	r3, [r7, #4]
 80274a8:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 80274aa:	683b      	ldr	r3, [r7, #0]
 80274ac:	791b      	ldrb	r3, [r3, #4]
 80274ae:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80274b2:	b2db      	uxtb	r3, r3
 80274b4:	461a      	mov	r2, r3
 80274b6:	687b      	ldr	r3, [r7, #4]
 80274b8:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 80274ba:	683b      	ldr	r3, [r7, #0]
 80274bc:	795b      	ldrb	r3, [r3, #5]
 80274be:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80274c2:	b2db      	uxtb	r3, r3
 80274c4:	461a      	mov	r2, r3
 80274c6:	687b      	ldr	r3, [r7, #4]
 80274c8:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 80274ca:	683b      	ldr	r3, [r7, #0]
 80274cc:	795b      	ldrb	r3, [r3, #5]
 80274ce:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80274d2:	b2db      	uxtb	r3, r3
 80274d4:	461a      	mov	r2, r3
 80274d6:	687b      	ldr	r3, [r7, #4]
 80274d8:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 80274da:	683b      	ldr	r3, [r7, #0]
 80274dc:	791b      	ldrb	r3, [r3, #4]
 80274de:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80274e2:	b2db      	uxtb	r3, r3
 80274e4:	461a      	mov	r2, r3
 80274e6:	687b      	ldr	r3, [r7, #4]
 80274e8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80274ea:	370c      	adds	r7, #12
 80274ec:	46bd      	mov	sp, r7
 80274ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80274f2:	4770      	bx	lr

080274f4 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 80274f4:	b480      	push	{r7}
 80274f6:	b087      	sub	sp, #28
 80274f8:	af00      	add	r7, sp, #0
 80274fa:	6078      	str	r0, [r7, #4]
 80274fc:	460b      	mov	r3, r1
 80274fe:	70fb      	strb	r3, [r7, #3]
 8027500:	4613      	mov	r3, r2
 8027502:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));

  switch (event)
 8027504:	78fb      	ldrb	r3, [r7, #3]
 8027506:	2b0b      	cmp	r3, #11
 8027508:	d836      	bhi.n	8027578 <XMC_CCU4_SLICE_SetInterruptNode+0x84>
 802750a:	a201      	add	r2, pc, #4	; (adr r2, 8027510 <XMC_CCU4_SLICE_SetInterruptNode+0x1c>)
 802750c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8027510:	08027541 	.word	0x08027541
 8027514:	08027541 	.word	0x08027541
 8027518:	0802754b 	.word	0x0802754b
 802751c:	0802754b 	.word	0x0802754b
 8027520:	08027579 	.word	0x08027579
 8027524:	08027579 	.word	0x08027579
 8027528:	08027579 	.word	0x08027579
 802752c:	08027579 	.word	0x08027579
 8027530:	08027555 	.word	0x08027555
 8027534:	08027561 	.word	0x08027561
 8027538:	0802756d 	.word	0x0802756d
 802753c:	0802756d 	.word	0x0802756d
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 8027540:	2303      	movs	r3, #3
 8027542:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 8027544:	2300      	movs	r3, #0
 8027546:	617b      	str	r3, [r7, #20]
      break;
 8027548:	e01b      	b.n	8027582 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 802754a:	230c      	movs	r3, #12
 802754c:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 802754e:	2302      	movs	r3, #2
 8027550:	617b      	str	r3, [r7, #20]
      break;
 8027552:	e016      	b.n	8027582 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8027554:	f44f 7340 	mov.w	r3, #768	; 0x300
 8027558:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 802755a:	2308      	movs	r3, #8
 802755c:	617b      	str	r3, [r7, #20]
      break;
 802755e:	e010      	b.n	8027582 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 8027560:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8027564:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 8027566:	230a      	movs	r3, #10
 8027568:	617b      	str	r3, [r7, #20]
      break;
 802756a:	e00a      	b.n	8027582 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT2:
    case XMC_CCU4_SLICE_IRQ_ID_TRAP:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 802756c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8027570:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8027572:	230c      	movs	r3, #12
 8027574:	617b      	str	r3, [r7, #20]
      break;
 8027576:	e004      	b.n	8027582 <XMC_CCU4_SLICE_SetInterruptNode+0x8e>
	  
	default:
	  mask = 0;
 8027578:	2300      	movs	r3, #0
 802757a:	613b      	str	r3, [r7, #16]
	  pos = 0;
 802757c:	2300      	movs	r3, #0
 802757e:	617b      	str	r3, [r7, #20]
	  break;
 8027580:	bf00      	nop
  }

  if (mask != 0)
 8027582:	693b      	ldr	r3, [r7, #16]
 8027584:	2b00      	cmp	r3, #0
 8027586:	d013      	beq.n	80275b0 <XMC_CCU4_SLICE_SetInterruptNode+0xbc>
  {
    srs = slice->SRS;
 8027588:	687b      	ldr	r3, [r7, #4]
 802758a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 802758e:	60fb      	str	r3, [r7, #12]
    srs &= ~mask;
 8027590:	693b      	ldr	r3, [r7, #16]
 8027592:	43db      	mvns	r3, r3
 8027594:	68fa      	ldr	r2, [r7, #12]
 8027596:	4013      	ands	r3, r2
 8027598:	60fb      	str	r3, [r7, #12]
    srs |= (uint32_t)sr << pos;
 802759a:	78ba      	ldrb	r2, [r7, #2]
 802759c:	697b      	ldr	r3, [r7, #20]
 802759e:	fa02 f303 	lsl.w	r3, r2, r3
 80275a2:	68fa      	ldr	r2, [r7, #12]
 80275a4:	4313      	orrs	r3, r2
 80275a6:	60fb      	str	r3, [r7, #12]
    slice->SRS = srs;
 80275a8:	687b      	ldr	r3, [r7, #4]
 80275aa:	68fa      	ldr	r2, [r7, #12]
 80275ac:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  }
}
 80275b0:	371c      	adds	r7, #28
 80275b2:	46bd      	mov	sp, r7
 80275b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80275b8:	4770      	bx	lr
 80275ba:	bf00      	nop

080275bc <XMC_DMA_GetEventStatus>:
 * Source transaction complete -> ::XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE      <br>
 * Destination transaction complete -> ::XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE <br>
 * DMA error event -> ::XMC_DMA_CH_EVENT_ERROR                                     <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetEventStatus(XMC_DMA_t *const dma)
{
 80275bc:	b480      	push	{r7}
 80275be:	b083      	sub	sp, #12
 80275c0:	af00      	add	r7, sp, #0
 80275c2:	6078      	str	r0, [r7, #4]
  return (dma->STATUSGLEV);
 80275c4:	687b      	ldr	r3, [r7, #4]
 80275c6:	f8d3 3360 	ldr.w	r3, [r3, #864]	; 0x360
}
 80275ca:	4618      	mov	r0, r3
 80275cc:	370c      	adds	r7, #12
 80275ce:	46bd      	mov	sp, r7
 80275d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80275d4:	4770      	bx	lr
 80275d6:	bf00      	nop

080275d8 <XMC_DMA_GetChannelsTransferCompleteStatus>:
 *
 * \par
 * The function returns GPDMA transfer complete interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsTransferCompleteStatus(XMC_DMA_t *const dma)
{
 80275d8:	b480      	push	{r7}
 80275da:	b083      	sub	sp, #12
 80275dc:	af00      	add	r7, sp, #0
 80275de:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[0]);
 80275e0:	687b      	ldr	r3, [r7, #4]
 80275e2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
}
 80275e6:	4618      	mov	r0, r3
 80275e8:	370c      	adds	r7, #12
 80275ea:	46bd      	mov	sp, r7
 80275ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80275f0:	4770      	bx	lr
 80275f2:	bf00      	nop

080275f4 <XMC_DMA_GetChannelsBlockCompleteStatus>:
 *
 * \par
 * The function returns GPDMA block transfer complete interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsBlockCompleteStatus(XMC_DMA_t *const dma)
{
 80275f4:	b480      	push	{r7}
 80275f6:	b083      	sub	sp, #12
 80275f8:	af00      	add	r7, sp, #0
 80275fa:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[2]);
 80275fc:	687b      	ldr	r3, [r7, #4]
 80275fe:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
}
 8027602:	4618      	mov	r0, r3
 8027604:	370c      	adds	r7, #12
 8027606:	46bd      	mov	sp, r7
 8027608:	f85d 7b04 	ldr.w	r7, [sp], #4
 802760c:	4770      	bx	lr
 802760e:	bf00      	nop

08027610 <XMC_DMA_GetChannelsSourceTransactionCompleteStatus>:
 * \par<b>Note: </b><br>
 * If the source peripheral is memory, the source transaction complete interrupt is
 * ignored.
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsSourceTransactionCompleteStatus(XMC_DMA_t *const dma)
{
 8027610:	b480      	push	{r7}
 8027612:	b083      	sub	sp, #12
 8027614:	af00      	add	r7, sp, #0
 8027616:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[4]);
 8027618:	687b      	ldr	r3, [r7, #4]
 802761a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
}
 802761e:	4618      	mov	r0, r3
 8027620:	370c      	adds	r7, #12
 8027622:	46bd      	mov	sp, r7
 8027624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027628:	4770      	bx	lr
 802762a:	bf00      	nop

0802762c <XMC_DMA_GetChannelsDestinationTransactionCompleteStatus>:
 * \par<b>Note: </b><br>
 * If the destination peripheral is memory, the destination transaction complete
 * interrupt is ignored.
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(XMC_DMA_t *const dma)
{
 802762c:	b480      	push	{r7}
 802762e:	b083      	sub	sp, #12
 8027630:	af00      	add	r7, sp, #0
 8027632:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[6]);
 8027634:	687b      	ldr	r3, [r7, #4]
 8027636:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
}
 802763a:	4618      	mov	r0, r3
 802763c:	370c      	adds	r7, #12
 802763e:	46bd      	mov	sp, r7
 8027640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027644:	4770      	bx	lr
 8027646:	bf00      	nop

08027648 <XMC_DMA_GetChannelsErrorStatus>:
 *
 * \par
 * The function returns error interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsErrorStatus(XMC_DMA_t *const dma)
{
 8027648:	b480      	push	{r7}
 802764a:	b083      	sub	sp, #12
 802764c:	af00      	add	r7, sp, #0
 802764e:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[8]);
 8027650:	687b      	ldr	r3, [r7, #4]
 8027652:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
}
 8027656:	4618      	mov	r0, r3
 8027658:	370c      	adds	r7, #12
 802765a:	46bd      	mov	sp, r7
 802765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027660:	4770      	bx	lr
 8027662:	bf00      	nop

08027664 <XMC_DMA_Init>:
 * API IMPLEMENTATION
 *******************************************************************************/

/* Initialize GPDMA */
void XMC_DMA_Init(XMC_DMA_t *const dma)
{
 8027664:	b580      	push	{r7, lr}
 8027666:	b082      	sub	sp, #8
 8027668:	af00      	add	r7, sp, #0
 802766a:	6078      	str	r0, [r7, #4]
  XMC_DMA_Enable(dma);
 802766c:	6878      	ldr	r0, [r7, #4]
 802766e:	f000 f803 	bl	8027678 <XMC_DMA_Enable>
}
 8027672:	3708      	adds	r7, #8
 8027674:	46bd      	mov	sp, r7
 8027676:	bd80      	pop	{r7, pc}

08027678 <XMC_DMA_Enable>:

/* Enable GPDMA module */
void XMC_DMA_Enable(XMC_DMA_t *const dma)
{
 8027678:	b580      	push	{r7, lr}
 802767a:	b082      	sub	sp, #8
 802767c:	af00      	add	r7, sp, #0
 802767e:	6078      	str	r0, [r7, #4]
#if defined(GPDMA1)
  if (dma == XMC_DMA0)
  {
#endif
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_GPDMA0);
 8027680:	4806      	ldr	r0, [pc, #24]	; (802769c <XMC_DMA_Enable+0x24>)
 8027682:	f7ff fc03 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_GPDMA0);
 8027686:	4805      	ldr	r0, [pc, #20]	; (802769c <XMC_DMA_Enable+0x24>)
 8027688:	f7ff fa7c 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_GPDMA1);
  }
#endif

  dma->DMACFGREG = 0x1U;
 802768c:	687b      	ldr	r3, [r7, #4]
 802768e:	2201      	movs	r2, #1
 8027690:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398
}
 8027694:	3708      	adds	r7, #8
 8027696:	46bd      	mov	sp, r7
 8027698:	bd80      	pop	{r7, pc}
 802769a:	bf00      	nop
 802769c:	20000010 	.word	0x20000010

080276a0 <XMC_DMA_IsEnabled>:
#endif
}

/* Check is the GPDMA peripheral is enabled */
bool XMC_DMA_IsEnabled(const XMC_DMA_t *const dma)
{
 80276a0:	b580      	push	{r7, lr}
 80276a2:	b084      	sub	sp, #16
 80276a4:	af00      	add	r7, sp, #0
 80276a6:	6078      	str	r0, [r7, #4]

#if defined(GPDMA1)
  if (dma == XMC_DMA0)
  {
#endif
    status = !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_GPDMA0);
 80276a8:	481e      	ldr	r0, [pc, #120]	; (8027724 <XMC_DMA_IsEnabled+0x84>)
 80276aa:	f7ff fa87 	bl	8026bbc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80276ae:	4603      	mov	r3, r0
 80276b0:	2b00      	cmp	r3, #0
 80276b2:	bf14      	ite	ne
 80276b4:	2301      	movne	r3, #1
 80276b6:	2300      	moveq	r3, #0
 80276b8:	b2db      	uxtb	r3, r3
 80276ba:	f083 0301 	eor.w	r3, r3, #1
 80276be:	b2db      	uxtb	r3, r3
 80276c0:	73fb      	strb	r3, [r7, #15]
 80276c2:	7bfb      	ldrb	r3, [r7, #15]
 80276c4:	f003 0301 	and.w	r3, r3, #1
 80276c8:	73fb      	strb	r3, [r7, #15]
#if defined(CLOCK_GATING_SUPPORTED)
    status = status && !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_GPDMA0);
 80276ca:	7bfb      	ldrb	r3, [r7, #15]
 80276cc:	2b00      	cmp	r3, #0
 80276ce:	d00a      	beq.n	80276e6 <XMC_DMA_IsEnabled+0x46>
 80276d0:	4814      	ldr	r0, [pc, #80]	; (8027724 <XMC_DMA_IsEnabled+0x84>)
 80276d2:	f7ff fbf7 	bl	8026ec4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 80276d6:	4603      	mov	r3, r0
 80276d8:	f083 0301 	eor.w	r3, r3, #1
 80276dc:	b2db      	uxtb	r3, r3
 80276de:	2b00      	cmp	r3, #0
 80276e0:	d001      	beq.n	80276e6 <XMC_DMA_IsEnabled+0x46>
 80276e2:	2301      	movs	r3, #1
 80276e4:	e000      	b.n	80276e8 <XMC_DMA_IsEnabled+0x48>
 80276e6:	2300      	movs	r3, #0
 80276e8:	73fb      	strb	r3, [r7, #15]
 80276ea:	7bfb      	ldrb	r3, [r7, #15]
 80276ec:	f003 0301 	and.w	r3, r3, #1
 80276f0:	73fb      	strb	r3, [r7, #15]
#endif
  }
#endif

  /* DMA reset is not asserted and peripheral clock is not gated */
  if (status == true)
 80276f2:	7bfb      	ldrb	r3, [r7, #15]
 80276f4:	2b00      	cmp	r3, #0
 80276f6:	d00f      	beq.n	8027718 <XMC_DMA_IsEnabled+0x78>
  {
    status = status && (dma->DMACFGREG != 0U);
 80276f8:	7bfb      	ldrb	r3, [r7, #15]
 80276fa:	2b00      	cmp	r3, #0
 80276fc:	d006      	beq.n	802770c <XMC_DMA_IsEnabled+0x6c>
 80276fe:	687b      	ldr	r3, [r7, #4]
 8027700:	f8d3 3398 	ldr.w	r3, [r3, #920]	; 0x398
 8027704:	2b00      	cmp	r3, #0
 8027706:	d001      	beq.n	802770c <XMC_DMA_IsEnabled+0x6c>
 8027708:	2301      	movs	r3, #1
 802770a:	e000      	b.n	802770e <XMC_DMA_IsEnabled+0x6e>
 802770c:	2300      	movs	r3, #0
 802770e:	73fb      	strb	r3, [r7, #15]
 8027710:	7bfb      	ldrb	r3, [r7, #15]
 8027712:	f003 0301 	and.w	r3, r3, #1
 8027716:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8027718:	7bfb      	ldrb	r3, [r7, #15]
}
 802771a:	4618      	mov	r0, r3
 802771c:	3710      	adds	r7, #16
 802771e:	46bd      	mov	sp, r7
 8027720:	bd80      	pop	{r7, pc}
 8027722:	bf00      	nop
 8027724:	20000010 	.word	0x20000010

08027728 <XMC_DMA_EnableRequestLine>:

/* Enable request line */
void XMC_DMA_EnableRequestLine(XMC_DMA_t *const dma, uint8_t line, uint8_t peripheral)
{
 8027728:	b480      	push	{r7}
 802772a:	b083      	sub	sp, #12
 802772c:	af00      	add	r7, sp, #0
 802772e:	6078      	str	r0, [r7, #4]
 8027730:	460b      	mov	r3, r1
 8027732:	70fb      	strb	r3, [r7, #3]
 8027734:	4613      	mov	r3, r2
 8027736:	70bb      	strb	r3, [r7, #2]
  if (dma == XMC_DMA0)
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    DLR->SRSEL0 = ((DLR->SRSEL0 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 8027738:	480f      	ldr	r0, [pc, #60]	; (8027778 <XMC_DMA_EnableRequestLine+0x50>)
 802773a:	4b0f      	ldr	r3, [pc, #60]	; (8027778 <XMC_DMA_EnableRequestLine+0x50>)
 802773c:	689a      	ldr	r2, [r3, #8]
 802773e:	78fb      	ldrb	r3, [r7, #3]
 8027740:	009b      	lsls	r3, r3, #2
 8027742:	4619      	mov	r1, r3
 8027744:	230f      	movs	r3, #15
 8027746:	408b      	lsls	r3, r1
 8027748:	43db      	mvns	r3, r3
 802774a:	401a      	ands	r2, r3
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
 802774c:	78bb      	ldrb	r3, [r7, #2]
 802774e:	78f9      	ldrb	r1, [r7, #3]
 8027750:	0089      	lsls	r1, r1, #2
 8027752:	408b      	lsls	r3, r1
  if (dma == XMC_DMA0)
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    DLR->SRSEL0 = ((DLR->SRSEL0 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 8027754:	4313      	orrs	r3, r2
 8027756:	6083      	str	r3, [r0, #8]
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
    DLR->LNEN |= (0x1UL << (line & GPDMA0_CH_CFGH_PER_Msk));
 8027758:	4907      	ldr	r1, [pc, #28]	; (8027778 <XMC_DMA_EnableRequestLine+0x50>)
 802775a:	4b07      	ldr	r3, [pc, #28]	; (8027778 <XMC_DMA_EnableRequestLine+0x50>)
 802775c:	691a      	ldr	r2, [r3, #16]
 802775e:	78fb      	ldrb	r3, [r7, #3]
 8027760:	f003 0307 	and.w	r3, r3, #7
 8027764:	2001      	movs	r0, #1
 8027766:	fa00 f303 	lsl.w	r3, r0, r3
 802776a:	4313      	orrs	r3, r2
 802776c:	610b      	str	r3, [r1, #16]
    DLR->SRSEL1 = ((DLR->SRSEL1 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
    DLR->LNEN |= (0x100UL << line);
  }
#endif
}
 802776e:	370c      	adds	r7, #12
 8027770:	46bd      	mov	sp, r7
 8027772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027776:	4770      	bx	lr
 8027778:	50004900 	.word	0x50004900

0802777c <XMC_DMA_CH_IsEnabled>:
  }
}

/* Check if a DMA channel is enabled */
bool XMC_DMA_CH_IsEnabled(XMC_DMA_t *const dma, const uint8_t channel)
{
 802777c:	b480      	push	{r7}
 802777e:	b083      	sub	sp, #12
 8027780:	af00      	add	r7, sp, #0
 8027782:	6078      	str	r0, [r7, #4]
 8027784:	460b      	mov	r3, r1
 8027786:	70fb      	strb	r3, [r7, #3]
  return (bool)(dma->CHENREG & ((uint32_t)1U << channel));
 8027788:	687b      	ldr	r3, [r7, #4]
 802778a:	f8d3 23a0 	ldr.w	r2, [r3, #928]	; 0x3a0
 802778e:	78fb      	ldrb	r3, [r7, #3]
 8027790:	fa22 f303 	lsr.w	r3, r2, r3
 8027794:	f003 0301 	and.w	r3, r3, #1
 8027798:	2b00      	cmp	r3, #0
 802779a:	bf14      	ite	ne
 802779c:	2301      	movne	r3, #1
 802779e:	2300      	moveq	r3, #0
 80277a0:	b2db      	uxtb	r3, r3
}
 80277a2:	4618      	mov	r0, r3
 80277a4:	370c      	adds	r7, #12
 80277a6:	46bd      	mov	sp, r7
 80277a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80277ac:	4770      	bx	lr
 80277ae:	bf00      	nop

080277b0 <XMC_DMA_CH_Init>:

/* Initialize DMA channel */
XMC_DMA_CH_STATUS_t XMC_DMA_CH_Init(XMC_DMA_t *const dma, const uint8_t channel, const XMC_DMA_CH_CONFIG_t *const config)
{
 80277b0:	b580      	push	{r7, lr}
 80277b2:	b086      	sub	sp, #24
 80277b4:	af00      	add	r7, sp, #0
 80277b6:	60f8      	str	r0, [r7, #12]
 80277b8:	460b      	mov	r3, r1
 80277ba:	607a      	str	r2, [r7, #4]
 80277bc:	72fb      	strb	r3, [r7, #11]
  XMC_DMA_CH_STATUS_t status;
  uint8_t line;
  uint8_t peripheral;

  if (XMC_DMA_IsEnabled(dma) == true)
 80277be:	68f8      	ldr	r0, [r7, #12]
 80277c0:	f7ff ff6e 	bl	80276a0 <XMC_DMA_IsEnabled>
 80277c4:	4603      	mov	r3, r0
 80277c6:	2b00      	cmp	r3, #0
 80277c8:	f000 81db 	beq.w	8027b82 <XMC_DMA_CH_Init+0x3d2>
  {
    if (XMC_DMA_CH_IsEnabled(dma, channel) == false)
 80277cc:	7afb      	ldrb	r3, [r7, #11]
 80277ce:	68f8      	ldr	r0, [r7, #12]
 80277d0:	4619      	mov	r1, r3
 80277d2:	f7ff ffd3 	bl	802777c <XMC_DMA_CH_IsEnabled>
 80277d6:	4603      	mov	r3, r0
 80277d8:	f083 0301 	eor.w	r3, r3, #1
 80277dc:	b2db      	uxtb	r3, r3
 80277de:	2b00      	cmp	r3, #0
 80277e0:	f000 81cc 	beq.w	8027b7c <XMC_DMA_CH_Init+0x3cc>
    {
      dma->CH[channel].SAR = config->src_addr;
 80277e4:	7afb      	ldrb	r3, [r7, #11]
 80277e6:	687a      	ldr	r2, [r7, #4]
 80277e8:	6852      	ldr	r2, [r2, #4]
 80277ea:	68f9      	ldr	r1, [r7, #12]
 80277ec:	2058      	movs	r0, #88	; 0x58
 80277ee:	fb00 f303 	mul.w	r3, r0, r3
 80277f2:	440b      	add	r3, r1
 80277f4:	601a      	str	r2, [r3, #0]
      dma->CH[channel].DAR = config->dst_addr;
 80277f6:	7afb      	ldrb	r3, [r7, #11]
 80277f8:	687a      	ldr	r2, [r7, #4]
 80277fa:	6892      	ldr	r2, [r2, #8]
 80277fc:	68f9      	ldr	r1, [r7, #12]
 80277fe:	2058      	movs	r0, #88	; 0x58
 8027800:	fb00 f303 	mul.w	r3, r0, r3
 8027804:	440b      	add	r3, r1
 8027806:	3308      	adds	r3, #8
 8027808:	601a      	str	r2, [r3, #0]
      dma->CH[channel].LLP = (uint32_t)config->linked_list_pointer;
 802780a:	7afb      	ldrb	r3, [r7, #11]
 802780c:	687a      	ldr	r2, [r7, #4]
 802780e:	68d2      	ldr	r2, [r2, #12]
 8027810:	4610      	mov	r0, r2
 8027812:	68fa      	ldr	r2, [r7, #12]
 8027814:	2158      	movs	r1, #88	; 0x58
 8027816:	fb01 f303 	mul.w	r3, r1, r3
 802781a:	4413      	add	r3, r2
 802781c:	3310      	adds	r3, #16
 802781e:	6018      	str	r0, [r3, #0]
      dma->CH[channel].CTLH = (uint32_t)config->block_size;
 8027820:	7afb      	ldrb	r3, [r7, #11]
 8027822:	687a      	ldr	r2, [r7, #4]
 8027824:	8b12      	ldrh	r2, [r2, #24]
 8027826:	4610      	mov	r0, r2
 8027828:	68fa      	ldr	r2, [r7, #12]
 802782a:	2158      	movs	r1, #88	; 0x58
 802782c:	fb01 f303 	mul.w	r3, r1, r3
 8027830:	4413      	add	r3, r2
 8027832:	3318      	adds	r3, #24
 8027834:	6058      	str	r0, [r3, #4]
      dma->CH[channel].CTLL = config->control;
 8027836:	7afb      	ldrb	r3, [r7, #11]
 8027838:	687a      	ldr	r2, [r7, #4]
 802783a:	6812      	ldr	r2, [r2, #0]
 802783c:	68f9      	ldr	r1, [r7, #12]
 802783e:	2058      	movs	r0, #88	; 0x58
 8027840:	fb00 f303 	mul.w	r3, r0, r3
 8027844:	440b      	add	r3, r1
 8027846:	3318      	adds	r3, #24
 8027848:	601a      	str	r2, [r3, #0]

      dma->CH[channel].CFGL = (uint32_t)((uint32_t)config->priority |
 802784a:	7afb      	ldrb	r3, [r7, #11]
 802784c:	687a      	ldr	r2, [r7, #4]
 802784e:	7ed2      	ldrb	r2, [r2, #27]
 8027850:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 8027854:	68f9      	ldr	r1, [r7, #12]
 8027856:	2058      	movs	r0, #88	; 0x58
 8027858:	fb00 f303 	mul.w	r3, r0, r3
 802785c:	440b      	add	r3, r1
 802785e:	3340      	adds	r3, #64	; 0x40
 8027860:	601a      	str	r2, [r3, #0]
                                         (uint32_t)GPDMA0_CH_CFGL_HS_SEL_SRC_Msk |
                                         (uint32_t)GPDMA0_CH_CFGL_HS_SEL_DST_Msk);

      if ((dma == XMC_DMA0) && (channel < (uint8_t)2))
 8027862:	68fb      	ldr	r3, [r7, #12]
 8027864:	4aa6      	ldr	r2, [pc, #664]	; (8027b00 <XMC_DMA_CH_Init+0x350>)
 8027866:	4293      	cmp	r3, r2
 8027868:	d116      	bne.n	8027898 <XMC_DMA_CH_Init+0xe8>
 802786a:	7afb      	ldrb	r3, [r7, #11]
 802786c:	2b01      	cmp	r3, #1
 802786e:	d813      	bhi.n	8027898 <XMC_DMA_CH_Init+0xe8>
      {
        /* Configure scatter and gather */
        dma->CH[channel].SGR = config->src_gather_control;
 8027870:	7afb      	ldrb	r3, [r7, #11]
 8027872:	687a      	ldr	r2, [r7, #4]
 8027874:	6912      	ldr	r2, [r2, #16]
 8027876:	68f9      	ldr	r1, [r7, #12]
 8027878:	2058      	movs	r0, #88	; 0x58
 802787a:	fb00 f303 	mul.w	r3, r0, r3
 802787e:	440b      	add	r3, r1
 8027880:	3348      	adds	r3, #72	; 0x48
 8027882:	601a      	str	r2, [r3, #0]
        dma->CH[channel].DSR = config->dst_scatter_control;
 8027884:	7afb      	ldrb	r3, [r7, #11]
 8027886:	687a      	ldr	r2, [r7, #4]
 8027888:	6952      	ldr	r2, [r2, #20]
 802788a:	68f9      	ldr	r1, [r7, #12]
 802788c:	2058      	movs	r0, #88	; 0x58
 802788e:	fb00 f303 	mul.w	r3, r0, r3
 8027892:	440b      	add	r3, r1
 8027894:	3350      	adds	r3, #80	; 0x50
 8027896:	601a      	str	r2, [r3, #0]
      }

      if (config->dst_handshaking == XMC_DMA_CH_DST_HANDSHAKING_HARDWARE)
 8027898:	687b      	ldr	r3, [r7, #4]
 802789a:	8c1b      	ldrh	r3, [r3, #32]
 802789c:	2b00      	cmp	r3, #0
 802789e:	d144      	bne.n	802792a <XMC_DMA_CH_Init+0x17a>
      {
        /* Hardware handshaking interface configuration */
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA) ||
 80278a0:	687b      	ldr	r3, [r7, #4]
 80278a2:	789b      	ldrb	r3, [r3, #2]
 80278a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80278a8:	b2db      	uxtb	r3, r3
 80278aa:	2b10      	cmp	r3, #16
 80278ac:	d006      	beq.n	80278bc <XMC_DMA_CH_Init+0x10c>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
 80278ae:	687b      	ldr	r3, [r7, #4]
 80278b0:	789b      	ldrb	r3, [r3, #2]
 80278b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80278b6:	b2db      	uxtb	r3, r3
      }

      if (config->dst_handshaking == XMC_DMA_CH_DST_HANDSHAKING_HARDWARE)
      {
        /* Hardware handshaking interface configuration */
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA) ||
 80278b8:	2b30      	cmp	r3, #48	; 0x30
 80278ba:	d136      	bne.n	802792a <XMC_DMA_CH_Init+0x17a>
        {
#if defined(GPDMA1)
          if (dma == XMC_DMA0)
          {
#endif
            line = config->dst_peripheral_request & GPDMA0_CH_CFGH_PER_Msk;
 80278bc:	687b      	ldr	r3, [r7, #4]
 80278be:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80278c2:	f003 0307 	and.w	r3, r3, #7
 80278c6:	75bb      	strb	r3, [r7, #22]
          else
          {
            line = config->dst_peripheral_request & GPDMA1_CH_CFGH_PER_Msk;
          }
#endif
          peripheral = config->dst_peripheral_request >> GPDMA_CH_CFGH_PER_BITSIZE;
 80278c8:	687b      	ldr	r3, [r7, #4]
 80278ca:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80278ce:	091b      	lsrs	r3, r3, #4
 80278d0:	757b      	strb	r3, [r7, #21]

          dma->CH[channel].CFGH |= (uint32_t)((uint32_t)line << GPDMA0_CH_CFGH_DEST_PER_Pos);
 80278d2:	7afb      	ldrb	r3, [r7, #11]
 80278d4:	7afa      	ldrb	r2, [r7, #11]
 80278d6:	68f9      	ldr	r1, [r7, #12]
 80278d8:	2058      	movs	r0, #88	; 0x58
 80278da:	fb00 f202 	mul.w	r2, r0, r2
 80278de:	440a      	add	r2, r1
 80278e0:	3240      	adds	r2, #64	; 0x40
 80278e2:	6851      	ldr	r1, [r2, #4]
 80278e4:	7dba      	ldrb	r2, [r7, #22]
 80278e6:	02d2      	lsls	r2, r2, #11
 80278e8:	430a      	orrs	r2, r1
 80278ea:	68f9      	ldr	r1, [r7, #12]
 80278ec:	2058      	movs	r0, #88	; 0x58
 80278ee:	fb00 f303 	mul.w	r3, r0, r3
 80278f2:	440b      	add	r3, r1
 80278f4:	3340      	adds	r3, #64	; 0x40
 80278f6:	605a      	str	r2, [r3, #4]
          XMC_DMA_EnableRequestLine(dma, line, peripheral);
 80278f8:	7dba      	ldrb	r2, [r7, #22]
 80278fa:	7d7b      	ldrb	r3, [r7, #21]
 80278fc:	68f8      	ldr	r0, [r7, #12]
 80278fe:	4611      	mov	r1, r2
 8027900:	461a      	mov	r2, r3
 8027902:	f7ff ff11 	bl	8027728 <XMC_DMA_EnableRequestLine>
          dma->CH[channel].CFGL &= (uint32_t)~GPDMA0_CH_CFGL_HS_SEL_DST_Msk;
 8027906:	7afb      	ldrb	r3, [r7, #11]
 8027908:	7afa      	ldrb	r2, [r7, #11]
 802790a:	68f9      	ldr	r1, [r7, #12]
 802790c:	2058      	movs	r0, #88	; 0x58
 802790e:	fb00 f202 	mul.w	r2, r0, r2
 8027912:	440a      	add	r2, r1
 8027914:	3240      	adds	r2, #64	; 0x40
 8027916:	6812      	ldr	r2, [r2, #0]
 8027918:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802791c:	68f9      	ldr	r1, [r7, #12]
 802791e:	2058      	movs	r0, #88	; 0x58
 8027920:	fb00 f303 	mul.w	r3, r0, r3
 8027924:	440b      	add	r3, r1
 8027926:	3340      	adds	r3, #64	; 0x40
 8027928:	601a      	str	r2, [r3, #0]
        }
      }


      if (config->src_handshaking == XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE)
 802792a:	687b      	ldr	r3, [r7, #4]
 802792c:	8b9b      	ldrh	r3, [r3, #28]
 802792e:	2b00      	cmp	r3, #0
 8027930:	d142      	bne.n	80279b8 <XMC_DMA_CH_Init+0x208>
      {
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA) ||
 8027932:	687b      	ldr	r3, [r7, #4]
 8027934:	789b      	ldrb	r3, [r3, #2]
 8027936:	f003 0370 	and.w	r3, r3, #112	; 0x70
 802793a:	b2db      	uxtb	r3, r3
 802793c:	2b20      	cmp	r3, #32
 802793e:	d006      	beq.n	802794e <XMC_DMA_CH_Init+0x19e>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
 8027940:	687b      	ldr	r3, [r7, #4]
 8027942:	789b      	ldrb	r3, [r3, #2]
 8027944:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8027948:	b2db      	uxtb	r3, r3
      }


      if (config->src_handshaking == XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE)
      {
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA) ||
 802794a:	2b30      	cmp	r3, #48	; 0x30
 802794c:	d134      	bne.n	80279b8 <XMC_DMA_CH_Init+0x208>
        {
#if defined(GPDMA1)
          if (dma == XMC_DMA0)
          {
#endif
            line = config->src_peripheral_request & GPDMA0_CH_CFGH_PER_Msk;
 802794e:	687b      	ldr	r3, [r7, #4]
 8027950:	7f9b      	ldrb	r3, [r3, #30]
 8027952:	f003 0307 	and.w	r3, r3, #7
 8027956:	75bb      	strb	r3, [r7, #22]
          else
          {
            line = config->src_peripheral_request & GPDMA1_CH_CFGH_PER_Msk;
          }
#endif
          peripheral = config->src_peripheral_request >> GPDMA_CH_CFGH_PER_BITSIZE;
 8027958:	687b      	ldr	r3, [r7, #4]
 802795a:	7f9b      	ldrb	r3, [r3, #30]
 802795c:	091b      	lsrs	r3, r3, #4
 802795e:	757b      	strb	r3, [r7, #21]

          dma->CH[channel].CFGH |= (uint32_t)((uint32_t)line << GPDMA0_CH_CFGH_SRC_PER_Pos);
 8027960:	7afb      	ldrb	r3, [r7, #11]
 8027962:	7afa      	ldrb	r2, [r7, #11]
 8027964:	68f9      	ldr	r1, [r7, #12]
 8027966:	2058      	movs	r0, #88	; 0x58
 8027968:	fb00 f202 	mul.w	r2, r0, r2
 802796c:	440a      	add	r2, r1
 802796e:	3240      	adds	r2, #64	; 0x40
 8027970:	6851      	ldr	r1, [r2, #4]
 8027972:	7dba      	ldrb	r2, [r7, #22]
 8027974:	01d2      	lsls	r2, r2, #7
 8027976:	430a      	orrs	r2, r1
 8027978:	68f9      	ldr	r1, [r7, #12]
 802797a:	2058      	movs	r0, #88	; 0x58
 802797c:	fb00 f303 	mul.w	r3, r0, r3
 8027980:	440b      	add	r3, r1
 8027982:	3340      	adds	r3, #64	; 0x40
 8027984:	605a      	str	r2, [r3, #4]
          XMC_DMA_EnableRequestLine(dma, line, peripheral);
 8027986:	7dba      	ldrb	r2, [r7, #22]
 8027988:	7d7b      	ldrb	r3, [r7, #21]
 802798a:	68f8      	ldr	r0, [r7, #12]
 802798c:	4611      	mov	r1, r2
 802798e:	461a      	mov	r2, r3
 8027990:	f7ff feca 	bl	8027728 <XMC_DMA_EnableRequestLine>
          dma->CH[channel].CFGL &= (uint32_t)~GPDMA0_CH_CFGL_HS_SEL_SRC_Msk;
 8027994:	7afb      	ldrb	r3, [r7, #11]
 8027996:	7afa      	ldrb	r2, [r7, #11]
 8027998:	68f9      	ldr	r1, [r7, #12]
 802799a:	2058      	movs	r0, #88	; 0x58
 802799c:	fb00 f202 	mul.w	r2, r0, r2
 80279a0:	440a      	add	r2, r1
 80279a2:	3240      	adds	r2, #64	; 0x40
 80279a4:	6812      	ldr	r2, [r2, #0]
 80279a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80279aa:	68f9      	ldr	r1, [r7, #12]
 80279ac:	2058      	movs	r0, #88	; 0x58
 80279ae:	fb00 f303 	mul.w	r3, r0, r3
 80279b2:	440b      	add	r3, r1
 80279b4:	3340      	adds	r3, #64	; 0x40
 80279b6:	601a      	str	r2, [r3, #0]
        }
      }

      XMC_DMA_CH_ClearEventStatus(dma, channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE |
 80279b8:	7afb      	ldrb	r3, [r7, #11]
 80279ba:	68f8      	ldr	r0, [r7, #12]
 80279bc:	4619      	mov	r1, r3
 80279be:	221f      	movs	r2, #31
 80279c0:	f000 f90e 	bl	8027be0 <XMC_DMA_CH_ClearEventStatus>
                                  (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_ERROR));

      switch (config->transfer_type)
 80279c4:	687b      	ldr	r3, [r7, #4]
 80279c6:	7e9b      	ldrb	r3, [r3, #26]
 80279c8:	2b08      	cmp	r3, #8
 80279ca:	f200 80d3 	bhi.w	8027b74 <XMC_DMA_CH_Init+0x3c4>
 80279ce:	a201      	add	r2, pc, #4	; (adr r2, 80279d4 <XMC_DMA_CH_Init+0x224>)
 80279d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80279d4:	08027b75 	.word	0x08027b75
 80279d8:	080279f9 	.word	0x080279f9
 80279dc:	08027a1f 	.word	0x08027a1f
 80279e0:	08027a45 	.word	0x08027a45
 80279e4:	08027a6b 	.word	0x08027a6b
 80279e8:	08027a91 	.word	0x08027a91
 80279ec:	08027adb 	.word	0x08027adb
 80279f0:	08027b05 	.word	0x08027b05
 80279f4:	08027b4f 	.word	0x08027b4f
      {
        case XMC_DMA_CH_TRANSFER_TYPE_SINGLE_BLOCK:
          break;

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk;
 80279f8:	7afb      	ldrb	r3, [r7, #11]
 80279fa:	7afa      	ldrb	r2, [r7, #11]
 80279fc:	68f9      	ldr	r1, [r7, #12]
 80279fe:	2058      	movs	r0, #88	; 0x58
 8027a00:	fb00 f202 	mul.w	r2, r0, r2
 8027a04:	440a      	add	r2, r1
 8027a06:	3240      	adds	r2, #64	; 0x40
 8027a08:	6812      	ldr	r2, [r2, #0]
 8027a0a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8027a0e:	68f9      	ldr	r1, [r7, #12]
 8027a10:	2058      	movs	r0, #88	; 0x58
 8027a12:	fb00 f303 	mul.w	r3, r0, r3
 8027a16:	440b      	add	r3, r1
 8027a18:	3340      	adds	r3, #64	; 0x40
 8027a1a:	601a      	str	r2, [r3, #0]
          break;
 8027a1c:	e0ab      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_CONTIGUOUS:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk;
 8027a1e:	7afb      	ldrb	r3, [r7, #11]
 8027a20:	7afa      	ldrb	r2, [r7, #11]
 8027a22:	68f9      	ldr	r1, [r7, #12]
 8027a24:	2058      	movs	r0, #88	; 0x58
 8027a26:	fb00 f202 	mul.w	r2, r0, r2
 8027a2a:	440a      	add	r2, r1
 8027a2c:	3240      	adds	r2, #64	; 0x40
 8027a2e:	6812      	ldr	r2, [r2, #0]
 8027a30:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8027a34:	68f9      	ldr	r1, [r7, #12]
 8027a36:	2058      	movs	r0, #88	; 0x58
 8027a38:	fb00 f303 	mul.w	r3, r0, r3
 8027a3c:	440b      	add	r3, r1
 8027a3e:	3340      	adds	r3, #64	; 0x40
 8027a40:	601a      	str	r2, [r3, #0]
          break;
 8027a42:	e098      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)((uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk |
 8027a44:	7afb      	ldrb	r3, [r7, #11]
 8027a46:	7afa      	ldrb	r2, [r7, #11]
 8027a48:	68f9      	ldr	r1, [r7, #12]
 8027a4a:	2058      	movs	r0, #88	; 0x58
 8027a4c:	fb00 f202 	mul.w	r2, r0, r2
 8027a50:	440a      	add	r2, r1
 8027a52:	3240      	adds	r2, #64	; 0x40
 8027a54:	6812      	ldr	r2, [r2, #0]
 8027a56:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8027a5a:	68f9      	ldr	r1, [r7, #12]
 8027a5c:	2058      	movs	r0, #88	; 0x58
 8027a5e:	fb00 f303 	mul.w	r3, r0, r3
 8027a62:	440b      	add	r3, r1
 8027a64:	3340      	adds	r3, #64	; 0x40
 8027a66:	601a      	str	r2, [r3, #0]
                                              (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk);
          break;
 8027a68:	e085      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_LINKED:
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk;
 8027a6a:	7afb      	ldrb	r3, [r7, #11]
 8027a6c:	7afa      	ldrb	r2, [r7, #11]
 8027a6e:	68f9      	ldr	r1, [r7, #12]
 8027a70:	2058      	movs	r0, #88	; 0x58
 8027a72:	fb00 f202 	mul.w	r2, r0, r2
 8027a76:	440a      	add	r2, r1
 8027a78:	3218      	adds	r2, #24
 8027a7a:	6812      	ldr	r2, [r2, #0]
 8027a7c:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8027a80:	68f9      	ldr	r1, [r7, #12]
 8027a82:	2058      	movs	r0, #88	; 0x58
 8027a84:	fb00 f303 	mul.w	r3, r0, r3
 8027a88:	440b      	add	r3, r1
 8027a8a:	3318      	adds	r3, #24
 8027a8c:	601a      	str	r2, [r3, #0]
          break;
 8027a8e:	e072      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_LINKED:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk;
 8027a90:	7afb      	ldrb	r3, [r7, #11]
 8027a92:	7afa      	ldrb	r2, [r7, #11]
 8027a94:	68f9      	ldr	r1, [r7, #12]
 8027a96:	2058      	movs	r0, #88	; 0x58
 8027a98:	fb00 f202 	mul.w	r2, r0, r2
 8027a9c:	440a      	add	r2, r1
 8027a9e:	3240      	adds	r2, #64	; 0x40
 8027aa0:	6812      	ldr	r2, [r2, #0]
 8027aa2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8027aa6:	68f9      	ldr	r1, [r7, #12]
 8027aa8:	2058      	movs	r0, #88	; 0x58
 8027aaa:	fb00 f303 	mul.w	r3, r0, r3
 8027aae:	440b      	add	r3, r1
 8027ab0:	3340      	adds	r3, #64	; 0x40
 8027ab2:	601a      	str	r2, [r3, #0]
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk;
 8027ab4:	7afb      	ldrb	r3, [r7, #11]
 8027ab6:	7afa      	ldrb	r2, [r7, #11]
 8027ab8:	68f9      	ldr	r1, [r7, #12]
 8027aba:	2058      	movs	r0, #88	; 0x58
 8027abc:	fb00 f202 	mul.w	r2, r0, r2
 8027ac0:	440a      	add	r2, r1
 8027ac2:	3218      	adds	r2, #24
 8027ac4:	6812      	ldr	r2, [r2, #0]
 8027ac6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8027aca:	68f9      	ldr	r1, [r7, #12]
 8027acc:	2058      	movs	r0, #88	; 0x58
 8027ace:	fb00 f303 	mul.w	r3, r0, r3
 8027ad2:	440b      	add	r3, r1
 8027ad4:	3318      	adds	r3, #24
 8027ad6:	601a      	str	r2, [r3, #0]
          break;
 8027ad8:	e04d      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_CONTIGUOUS:
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk;
 8027ada:	7afb      	ldrb	r3, [r7, #11]
 8027adc:	7afa      	ldrb	r2, [r7, #11]
 8027ade:	68f9      	ldr	r1, [r7, #12]
 8027ae0:	2058      	movs	r0, #88	; 0x58
 8027ae2:	fb00 f202 	mul.w	r2, r0, r2
 8027ae6:	440a      	add	r2, r1
 8027ae8:	3218      	adds	r2, #24
 8027aea:	6812      	ldr	r2, [r2, #0]
 8027aec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8027af0:	68f9      	ldr	r1, [r7, #12]
 8027af2:	2058      	movs	r0, #88	; 0x58
 8027af4:	fb00 f303 	mul.w	r3, r0, r3
 8027af8:	440b      	add	r3, r1
 8027afa:	3318      	adds	r3, #24
 8027afc:	601a      	str	r2, [r3, #0]
          break;
 8027afe:	e03a      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>
 8027b00:	50014000 	.word	0x50014000

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk;
 8027b04:	7afb      	ldrb	r3, [r7, #11]
 8027b06:	7afa      	ldrb	r2, [r7, #11]
 8027b08:	68f9      	ldr	r1, [r7, #12]
 8027b0a:	2058      	movs	r0, #88	; 0x58
 8027b0c:	fb00 f202 	mul.w	r2, r0, r2
 8027b10:	440a      	add	r2, r1
 8027b12:	3240      	adds	r2, #64	; 0x40
 8027b14:	6812      	ldr	r2, [r2, #0]
 8027b16:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8027b1a:	68f9      	ldr	r1, [r7, #12]
 8027b1c:	2058      	movs	r0, #88	; 0x58
 8027b1e:	fb00 f303 	mul.w	r3, r0, r3
 8027b22:	440b      	add	r3, r1
 8027b24:	3340      	adds	r3, #64	; 0x40
 8027b26:	601a      	str	r2, [r3, #0]
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk;
 8027b28:	7afb      	ldrb	r3, [r7, #11]
 8027b2a:	7afa      	ldrb	r2, [r7, #11]
 8027b2c:	68f9      	ldr	r1, [r7, #12]
 8027b2e:	2058      	movs	r0, #88	; 0x58
 8027b30:	fb00 f202 	mul.w	r2, r0, r2
 8027b34:	440a      	add	r2, r1
 8027b36:	3218      	adds	r2, #24
 8027b38:	6812      	ldr	r2, [r2, #0]
 8027b3a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8027b3e:	68f9      	ldr	r1, [r7, #12]
 8027b40:	2058      	movs	r0, #88	; 0x58
 8027b42:	fb00 f303 	mul.w	r3, r0, r3
 8027b46:	440b      	add	r3, r1
 8027b48:	3318      	adds	r3, #24
 8027b4a:	601a      	str	r2, [r3, #0]
          break;
 8027b4c:	e013      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_LINKED:
          dma->CH[channel].CTLL |= (uint32_t)((uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk |
 8027b4e:	7afb      	ldrb	r3, [r7, #11]
 8027b50:	7afa      	ldrb	r2, [r7, #11]
 8027b52:	68f9      	ldr	r1, [r7, #12]
 8027b54:	2058      	movs	r0, #88	; 0x58
 8027b56:	fb00 f202 	mul.w	r2, r0, r2
 8027b5a:	440a      	add	r2, r1
 8027b5c:	3218      	adds	r2, #24
 8027b5e:	6812      	ldr	r2, [r2, #0]
 8027b60:	f042 52c0 	orr.w	r2, r2, #402653184	; 0x18000000
 8027b64:	68f9      	ldr	r1, [r7, #12]
 8027b66:	2058      	movs	r0, #88	; 0x58
 8027b68:	fb00 f303 	mul.w	r3, r0, r3
 8027b6c:	440b      	add	r3, r1
 8027b6e:	3318      	adds	r3, #24
 8027b70:	601a      	str	r2, [r3, #0]
                                              (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk);
          break;
 8027b72:	e000      	b.n	8027b76 <XMC_DMA_CH_Init+0x3c6>

        default:
          break;
 8027b74:	bf00      	nop
      }

      status = XMC_DMA_CH_STATUS_OK;
 8027b76:	2300      	movs	r3, #0
 8027b78:	75fb      	strb	r3, [r7, #23]
 8027b7a:	e004      	b.n	8027b86 <XMC_DMA_CH_Init+0x3d6>

    }
    else
    {
      status = XMC_DMA_CH_STATUS_BUSY;
 8027b7c:	2302      	movs	r3, #2
 8027b7e:	75fb      	strb	r3, [r7, #23]
 8027b80:	e001      	b.n	8027b86 <XMC_DMA_CH_Init+0x3d6>
    }
  }
  else
  {
    status = XMC_DMA_CH_STATUS_ERROR;
 8027b82:	2301      	movs	r3, #1
 8027b84:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8027b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8027b88:	4618      	mov	r0, r3
 8027b8a:	3718      	adds	r7, #24
 8027b8c:	46bd      	mov	sp, r7
 8027b8e:	bd80      	pop	{r7, pc}

08027b90 <XMC_DMA_CH_EnableEvent>:
  return (bool)(dma->CH[channel].CFGL & (uint32_t)GPDMA0_CH_CFGL_CH_SUSP_Msk);
}

/* Enable GPDMA event */
void XMC_DMA_CH_EnableEvent(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
 8027b90:	b480      	push	{r7}
 8027b92:	b087      	sub	sp, #28
 8027b94:	af00      	add	r7, sp, #0
 8027b96:	60f8      	str	r0, [r7, #12]
 8027b98:	460b      	mov	r3, r1
 8027b9a:	607a      	str	r2, [r7, #4]
 8027b9c:	72fb      	strb	r3, [r7, #11]
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8027b9e:	2300      	movs	r3, #0
 8027ba0:	617b      	str	r3, [r7, #20]
 8027ba2:	e014      	b.n	8027bce <XMC_DMA_CH_EnableEvent+0x3e>
  {
    if (event & ((uint32_t)0x1UL << event_idx))
 8027ba4:	697b      	ldr	r3, [r7, #20]
 8027ba6:	687a      	ldr	r2, [r7, #4]
 8027ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8027bac:	f003 0301 	and.w	r3, r3, #1
 8027bb0:	2b00      	cmp	r3, #0
 8027bb2:	d009      	beq.n	8027bc8 <XMC_DMA_CH_EnableEvent+0x38>
    {
      dma->MASKCHEV[event_idx * 2UL] = ((uint32_t)0x101UL << channel);
 8027bb4:	697b      	ldr	r3, [r7, #20]
 8027bb6:	005a      	lsls	r2, r3, #1
 8027bb8:	7afb      	ldrb	r3, [r7, #11]
 8027bba:	f240 1101 	movw	r1, #257	; 0x101
 8027bbe:	4099      	lsls	r1, r3
 8027bc0:	68fb      	ldr	r3, [r7, #12]
 8027bc2:	32c4      	adds	r2, #196	; 0xc4
 8027bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/* Enable GPDMA event */
void XMC_DMA_CH_EnableEvent(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8027bc8:	697b      	ldr	r3, [r7, #20]
 8027bca:	3301      	adds	r3, #1
 8027bcc:	617b      	str	r3, [r7, #20]
 8027bce:	697b      	ldr	r3, [r7, #20]
 8027bd0:	2b04      	cmp	r3, #4
 8027bd2:	d9e7      	bls.n	8027ba4 <XMC_DMA_CH_EnableEvent+0x14>
    if (event & ((uint32_t)0x1UL << event_idx))
    {
      dma->MASKCHEV[event_idx * 2UL] = ((uint32_t)0x101UL << channel);
    }
  }
}
 8027bd4:	371c      	adds	r7, #28
 8027bd6:	46bd      	mov	sp, r7
 8027bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027bdc:	4770      	bx	lr
 8027bde:	bf00      	nop

08027be0 <XMC_DMA_CH_ClearEventStatus>:
  }
}

/* Clear GPDMA event */
void XMC_DMA_CH_ClearEventStatus(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
 8027be0:	b480      	push	{r7}
 8027be2:	b087      	sub	sp, #28
 8027be4:	af00      	add	r7, sp, #0
 8027be6:	60f8      	str	r0, [r7, #12]
 8027be8:	460b      	mov	r3, r1
 8027bea:	607a      	str	r2, [r7, #4]
 8027bec:	72fb      	strb	r3, [r7, #11]
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8027bee:	2300      	movs	r3, #0
 8027bf0:	617b      	str	r3, [r7, #20]
 8027bf2:	e013      	b.n	8027c1c <XMC_DMA_CH_ClearEventStatus+0x3c>
  {
    if (event & (uint32_t)((uint32_t)0x1UL << event_idx))
 8027bf4:	697b      	ldr	r3, [r7, #20]
 8027bf6:	687a      	ldr	r2, [r7, #4]
 8027bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8027bfc:	f003 0301 	and.w	r3, r3, #1
 8027c00:	2b00      	cmp	r3, #0
 8027c02:	d008      	beq.n	8027c16 <XMC_DMA_CH_ClearEventStatus+0x36>
    {
      dma->CLEARCHEV[event_idx * 2UL] = ((uint32_t)0x1UL << channel);
 8027c04:	697b      	ldr	r3, [r7, #20]
 8027c06:	005a      	lsls	r2, r3, #1
 8027c08:	7afb      	ldrb	r3, [r7, #11]
 8027c0a:	2101      	movs	r1, #1
 8027c0c:	4099      	lsls	r1, r3
 8027c0e:	68fb      	ldr	r3, [r7, #12]
 8027c10:	32ce      	adds	r2, #206	; 0xce
 8027c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/* Clear GPDMA event */
void XMC_DMA_CH_ClearEventStatus(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8027c16:	697b      	ldr	r3, [r7, #20]
 8027c18:	3301      	adds	r3, #1
 8027c1a:	617b      	str	r3, [r7, #20]
 8027c1c:	697b      	ldr	r3, [r7, #20]
 8027c1e:	2b04      	cmp	r3, #4
 8027c20:	d9e8      	bls.n	8027bf4 <XMC_DMA_CH_ClearEventStatus+0x14>
    {
      dma->CLEARCHEV[event_idx * 2UL] = ((uint32_t)0x1UL << channel);
    }
  }

}
 8027c22:	371c      	adds	r7, #28
 8027c24:	46bd      	mov	sp, r7
 8027c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c2a:	4770      	bx	lr

08027c2c <XMC_DMA_CH_SetEventHandler>:
  dma->CH[channel].CTLL &= (uint32_t)~(GPDMA0_CH_CTLL_LLP_SRC_EN_Msk | GPDMA0_CH_CTLL_LLP_DST_EN_Msk);
}

/* Set event handler */
void XMC_DMA_CH_SetEventHandler(XMC_DMA_t *const dma, const uint8_t channel, XMC_DMA_CH_EVENT_HANDLER_t event_handler)
{
 8027c2c:	b480      	push	{r7}
 8027c2e:	b085      	sub	sp, #20
 8027c30:	af00      	add	r7, sp, #0
 8027c32:	60f8      	str	r0, [r7, #12]
 8027c34:	460b      	mov	r3, r1
 8027c36:	607a      	str	r2, [r7, #4]
 8027c38:	72fb      	strb	r3, [r7, #11]
  if (dma == XMC_DMA0)
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    dma0_event_handlers[channel] = event_handler;
 8027c3a:	7afb      	ldrb	r3, [r7, #11]
 8027c3c:	4904      	ldr	r1, [pc, #16]	; (8027c50 <XMC_DMA_CH_SetEventHandler+0x24>)
 8027c3e:	687a      	ldr	r2, [r7, #4]
 8027c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  else
  {
    dma1_event_handlers[channel] = event_handler;
  }
#endif
}
 8027c44:	3714      	adds	r7, #20
 8027c46:	46bd      	mov	sp, r7
 8027c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c4c:	4770      	bx	lr
 8027c4e:	bf00      	nop
 8027c50:	1fff18b8 	.word	0x1fff18b8

08027c54 <XMC_DMA_IRQHandler>:
  XMC_DMA_ClearRequestLine(dma, (uint8_t)line);
}

/* Default DMA IRQ handler */
void XMC_DMA_IRQHandler(XMC_DMA_t *const dma)
{
 8027c54:	b580      	push	{r7, lr}
 8027c56:	b088      	sub	sp, #32
 8027c58:	af00      	add	r7, sp, #0
 8027c5a:	6078      	str	r0, [r7, #4]

#if defined(GPDMA1)
  if (dma == XMC_DMA0)
  {
#endif
    dma_event_handlers = dma0_event_handlers;
 8027c5c:	4b7f      	ldr	r3, [pc, #508]	; (8027e5c <XMC_DMA_IRQHandler+0x208>)
 8027c5e:	61bb      	str	r3, [r7, #24]
  {
    dma_event_handlers = dma1_event_handlers;
  }
#endif

  event = XMC_DMA_GetEventStatus(dma);
 8027c60:	6878      	ldr	r0, [r7, #4]
 8027c62:	f7ff fcab 	bl	80275bc <XMC_DMA_GetEventStatus>
 8027c66:	6178      	str	r0, [r7, #20]
  channel = 0;
 8027c68:	2300      	movs	r3, #0
 8027c6a:	61fb      	str	r3, [r7, #28]

  if ((event & (uint32_t)XMC_DMA_CH_EVENT_ERROR) != (uint32_t)0UL)
 8027c6c:	697b      	ldr	r3, [r7, #20]
 8027c6e:	f003 0310 	and.w	r3, r3, #16
 8027c72:	2b00      	cmp	r3, #0
 8027c74:	d02b      	beq.n	8027cce <XMC_DMA_IRQHandler+0x7a>
  {
    event = XMC_DMA_GetChannelsErrorStatus(dma);
 8027c76:	6878      	ldr	r0, [r7, #4]
 8027c78:	f7ff fce6 	bl	8027648 <XMC_DMA_GetChannelsErrorStatus>
 8027c7c:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8027c7e:	e021      	b.n	8027cc4 <XMC_DMA_IRQHandler+0x70>
    {
      mask = (uint32_t)1U << channel;
 8027c80:	2201      	movs	r2, #1
 8027c82:	69fb      	ldr	r3, [r7, #28]
 8027c84:	fa02 f303 	lsl.w	r3, r2, r3
 8027c88:	613b      	str	r3, [r7, #16]
      if ((event & mask) != 0)
 8027c8a:	697a      	ldr	r2, [r7, #20]
 8027c8c:	693b      	ldr	r3, [r7, #16]
 8027c8e:	4013      	ands	r3, r2
 8027c90:	2b00      	cmp	r3, #0
 8027c92:	d014      	beq.n	8027cbe <XMC_DMA_IRQHandler+0x6a>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_ERROR);
 8027c94:	69fb      	ldr	r3, [r7, #28]
 8027c96:	b2db      	uxtb	r3, r3
 8027c98:	6878      	ldr	r0, [r7, #4]
 8027c9a:	4619      	mov	r1, r3
 8027c9c:	2210      	movs	r2, #16
 8027c9e:	f7ff ff9f 	bl	8027be0 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8027ca2:	69fb      	ldr	r3, [r7, #28]
 8027ca4:	009b      	lsls	r3, r3, #2
 8027ca6:	69ba      	ldr	r2, [r7, #24]
 8027ca8:	4413      	add	r3, r2
 8027caa:	681b      	ldr	r3, [r3, #0]
 8027cac:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8027cae:	68fb      	ldr	r3, [r7, #12]
 8027cb0:	2b00      	cmp	r3, #0
 8027cb2:	d003      	beq.n	8027cbc <XMC_DMA_IRQHandler+0x68>
        {
          event_handler(XMC_DMA_CH_EVENT_ERROR);
 8027cb4:	68fb      	ldr	r3, [r7, #12]
 8027cb6:	2010      	movs	r0, #16
 8027cb8:	4798      	blx	r3
        }

        break;
 8027cba:	e007      	b.n	8027ccc <XMC_DMA_IRQHandler+0x78>
 8027cbc:	e006      	b.n	8027ccc <XMC_DMA_IRQHandler+0x78>
      }
      ++channel;
 8027cbe:	69fb      	ldr	r3, [r7, #28]
 8027cc0:	3301      	adds	r3, #1
 8027cc2:	61fb      	str	r3, [r7, #28]
  channel = 0;

  if ((event & (uint32_t)XMC_DMA_CH_EVENT_ERROR) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsErrorStatus(dma);
    while (event != 0)
 8027cc4:	697b      	ldr	r3, [r7, #20]
 8027cc6:	2b00      	cmp	r3, #0
 8027cc8:	d1da      	bne.n	8027c80 <XMC_DMA_IRQHandler+0x2c>
 8027cca:	e0c3      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
 8027ccc:	e0c2      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE) != (uint32_t)0UL)
 8027cce:	697b      	ldr	r3, [r7, #20]
 8027cd0:	f003 0301 	and.w	r3, r3, #1
 8027cd4:	2b00      	cmp	r3, #0
 8027cd6:	d02b      	beq.n	8027d30 <XMC_DMA_IRQHandler+0xdc>
  {
    event = XMC_DMA_GetChannelsTransferCompleteStatus(dma);
 8027cd8:	6878      	ldr	r0, [r7, #4]
 8027cda:	f7ff fc7d 	bl	80275d8 <XMC_DMA_GetChannelsTransferCompleteStatus>
 8027cde:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8027ce0:	e021      	b.n	8027d26 <XMC_DMA_IRQHandler+0xd2>
    {
      mask = (uint32_t)1U << channel;
 8027ce2:	2201      	movs	r2, #1
 8027ce4:	69fb      	ldr	r3, [r7, #28]
 8027ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8027cea:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8027cec:	697a      	ldr	r2, [r7, #20]
 8027cee:	693b      	ldr	r3, [r7, #16]
 8027cf0:	4013      	ands	r3, r2
 8027cf2:	2b00      	cmp	r3, #0
 8027cf4:	d014      	beq.n	8027d20 <XMC_DMA_IRQHandler+0xcc>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE |
 8027cf6:	69fb      	ldr	r3, [r7, #28]
 8027cf8:	b2db      	uxtb	r3, r3
 8027cfa:	6878      	ldr	r0, [r7, #4]
 8027cfc:	4619      	mov	r1, r3
 8027cfe:	220f      	movs	r2, #15
 8027d00:	f7ff ff6e 	bl	8027be0 <XMC_DMA_CH_ClearEventStatus>
                                    (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE));

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8027d04:	69fb      	ldr	r3, [r7, #28]
 8027d06:	009b      	lsls	r3, r3, #2
 8027d08:	69ba      	ldr	r2, [r7, #24]
 8027d0a:	4413      	add	r3, r2
 8027d0c:	681b      	ldr	r3, [r3, #0]
 8027d0e:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8027d10:	68fb      	ldr	r3, [r7, #12]
 8027d12:	2b00      	cmp	r3, #0
 8027d14:	d003      	beq.n	8027d1e <XMC_DMA_IRQHandler+0xca>
        {
          event_handler(XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 8027d16:	68fb      	ldr	r3, [r7, #12]
 8027d18:	2001      	movs	r0, #1
 8027d1a:	4798      	blx	r3
        }

        break;
 8027d1c:	e007      	b.n	8027d2e <XMC_DMA_IRQHandler+0xda>
 8027d1e:	e006      	b.n	8027d2e <XMC_DMA_IRQHandler+0xda>
      }
      ++channel;
 8027d20:	69fb      	ldr	r3, [r7, #28]
 8027d22:	3301      	adds	r3, #1
 8027d24:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsTransferCompleteStatus(dma);
    while (event != 0)
 8027d26:	697b      	ldr	r3, [r7, #20]
 8027d28:	2b00      	cmp	r3, #0
 8027d2a:	d1da      	bne.n	8027ce2 <XMC_DMA_IRQHandler+0x8e>
 8027d2c:	e092      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
 8027d2e:	e091      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE) != (uint32_t)0UL)
 8027d30:	697b      	ldr	r3, [r7, #20]
 8027d32:	f003 0302 	and.w	r3, r3, #2
 8027d36:	2b00      	cmp	r3, #0
 8027d38:	d02b      	beq.n	8027d92 <XMC_DMA_IRQHandler+0x13e>
  {
    event = XMC_DMA_GetChannelsBlockCompleteStatus(dma);
 8027d3a:	6878      	ldr	r0, [r7, #4]
 8027d3c:	f7ff fc5a 	bl	80275f4 <XMC_DMA_GetChannelsBlockCompleteStatus>
 8027d40:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8027d42:	e021      	b.n	8027d88 <XMC_DMA_IRQHandler+0x134>
    {
      mask = (uint32_t)1U << channel;
 8027d44:	2201      	movs	r2, #1
 8027d46:	69fb      	ldr	r3, [r7, #28]
 8027d48:	fa02 f303 	lsl.w	r3, r2, r3
 8027d4c:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8027d4e:	697a      	ldr	r2, [r7, #20]
 8027d50:	693b      	ldr	r3, [r7, #16]
 8027d52:	4013      	ands	r3, r2
 8027d54:	2b00      	cmp	r3, #0
 8027d56:	d014      	beq.n	8027d82 <XMC_DMA_IRQHandler+0x12e>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
 8027d58:	69fb      	ldr	r3, [r7, #28]
 8027d5a:	b2db      	uxtb	r3, r3
 8027d5c:	6878      	ldr	r0, [r7, #4]
 8027d5e:	4619      	mov	r1, r3
 8027d60:	220e      	movs	r2, #14
 8027d62:	f7ff ff3d 	bl	8027be0 <XMC_DMA_CH_ClearEventStatus>
                                    (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE));

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8027d66:	69fb      	ldr	r3, [r7, #28]
 8027d68:	009b      	lsls	r3, r3, #2
 8027d6a:	69ba      	ldr	r2, [r7, #24]
 8027d6c:	4413      	add	r3, r2
 8027d6e:	681b      	ldr	r3, [r3, #0]
 8027d70:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8027d72:	68fb      	ldr	r3, [r7, #12]
 8027d74:	2b00      	cmp	r3, #0
 8027d76:	d003      	beq.n	8027d80 <XMC_DMA_IRQHandler+0x12c>
        {
          event_handler(XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE);
 8027d78:	68fb      	ldr	r3, [r7, #12]
 8027d7a:	2002      	movs	r0, #2
 8027d7c:	4798      	blx	r3
        }

        break;
 8027d7e:	e007      	b.n	8027d90 <XMC_DMA_IRQHandler+0x13c>
 8027d80:	e006      	b.n	8027d90 <XMC_DMA_IRQHandler+0x13c>
      }
      ++channel;
 8027d82:	69fb      	ldr	r3, [r7, #28]
 8027d84:	3301      	adds	r3, #1
 8027d86:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsBlockCompleteStatus(dma);
    while (event != 0)
 8027d88:	697b      	ldr	r3, [r7, #20]
 8027d8a:	2b00      	cmp	r3, #0
 8027d8c:	d1da      	bne.n	8027d44 <XMC_DMA_IRQHandler+0xf0>
 8027d8e:	e061      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
 8027d90:	e060      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE) != (uint32_t)0UL)
 8027d92:	697b      	ldr	r3, [r7, #20]
 8027d94:	f003 0304 	and.w	r3, r3, #4
 8027d98:	2b00      	cmp	r3, #0
 8027d9a:	d02b      	beq.n	8027df4 <XMC_DMA_IRQHandler+0x1a0>
  {
    event = XMC_DMA_GetChannelsSourceTransactionCompleteStatus(dma);
 8027d9c:	6878      	ldr	r0, [r7, #4]
 8027d9e:	f7ff fc37 	bl	8027610 <XMC_DMA_GetChannelsSourceTransactionCompleteStatus>
 8027da2:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8027da4:	e021      	b.n	8027dea <XMC_DMA_IRQHandler+0x196>
    {
      mask = (uint32_t)1U << channel;
 8027da6:	2201      	movs	r2, #1
 8027da8:	69fb      	ldr	r3, [r7, #28]
 8027daa:	fa02 f303 	lsl.w	r3, r2, r3
 8027dae:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8027db0:	697a      	ldr	r2, [r7, #20]
 8027db2:	693b      	ldr	r3, [r7, #16]
 8027db4:	4013      	ands	r3, r2
 8027db6:	2b00      	cmp	r3, #0
 8027db8:	d014      	beq.n	8027de4 <XMC_DMA_IRQHandler+0x190>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE);
 8027dba:	69fb      	ldr	r3, [r7, #28]
 8027dbc:	b2db      	uxtb	r3, r3
 8027dbe:	6878      	ldr	r0, [r7, #4]
 8027dc0:	4619      	mov	r1, r3
 8027dc2:	2204      	movs	r2, #4
 8027dc4:	f7ff ff0c 	bl	8027be0 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8027dc8:	69fb      	ldr	r3, [r7, #28]
 8027dca:	009b      	lsls	r3, r3, #2
 8027dcc:	69ba      	ldr	r2, [r7, #24]
 8027dce:	4413      	add	r3, r2
 8027dd0:	681b      	ldr	r3, [r3, #0]
 8027dd2:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8027dd4:	68fb      	ldr	r3, [r7, #12]
 8027dd6:	2b00      	cmp	r3, #0
 8027dd8:	d003      	beq.n	8027de2 <XMC_DMA_IRQHandler+0x18e>
        {
          event_handler(XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE);
 8027dda:	68fb      	ldr	r3, [r7, #12]
 8027ddc:	2004      	movs	r0, #4
 8027dde:	4798      	blx	r3
        }

        break;
 8027de0:	e007      	b.n	8027df2 <XMC_DMA_IRQHandler+0x19e>
 8027de2:	e006      	b.n	8027df2 <XMC_DMA_IRQHandler+0x19e>
      }
      ++channel;
 8027de4:	69fb      	ldr	r3, [r7, #28]
 8027de6:	3301      	adds	r3, #1
 8027de8:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsSourceTransactionCompleteStatus(dma);
    while (event != 0)
 8027dea:	697b      	ldr	r3, [r7, #20]
 8027dec:	2b00      	cmp	r3, #0
 8027dee:	d1da      	bne.n	8027da6 <XMC_DMA_IRQHandler+0x152>
 8027df0:	e030      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
 8027df2:	e02f      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE) != (uint32_t)0UL)
 8027df4:	697b      	ldr	r3, [r7, #20]
 8027df6:	f003 0308 	and.w	r3, r3, #8
 8027dfa:	2b00      	cmp	r3, #0
 8027dfc:	d02a      	beq.n	8027e54 <XMC_DMA_IRQHandler+0x200>
  {
    event = XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(dma);
 8027dfe:	6878      	ldr	r0, [r7, #4]
 8027e00:	f7ff fc14 	bl	802762c <XMC_DMA_GetChannelsDestinationTransactionCompleteStatus>
 8027e04:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8027e06:	e021      	b.n	8027e4c <XMC_DMA_IRQHandler+0x1f8>
    {
      mask = (uint32_t)1U << channel;
 8027e08:	2201      	movs	r2, #1
 8027e0a:	69fb      	ldr	r3, [r7, #28]
 8027e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8027e10:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8027e12:	697a      	ldr	r2, [r7, #20]
 8027e14:	693b      	ldr	r3, [r7, #16]
 8027e16:	4013      	ands	r3, r2
 8027e18:	2b00      	cmp	r3, #0
 8027e1a:	d014      	beq.n	8027e46 <XMC_DMA_IRQHandler+0x1f2>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE);
 8027e1c:	69fb      	ldr	r3, [r7, #28]
 8027e1e:	b2db      	uxtb	r3, r3
 8027e20:	6878      	ldr	r0, [r7, #4]
 8027e22:	4619      	mov	r1, r3
 8027e24:	2208      	movs	r2, #8
 8027e26:	f7ff fedb 	bl	8027be0 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8027e2a:	69fb      	ldr	r3, [r7, #28]
 8027e2c:	009b      	lsls	r3, r3, #2
 8027e2e:	69ba      	ldr	r2, [r7, #24]
 8027e30:	4413      	add	r3, r2
 8027e32:	681b      	ldr	r3, [r3, #0]
 8027e34:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8027e36:	68fb      	ldr	r3, [r7, #12]
 8027e38:	2b00      	cmp	r3, #0
 8027e3a:	d003      	beq.n	8027e44 <XMC_DMA_IRQHandler+0x1f0>
        {
          event_handler(XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE);
 8027e3c:	68fb      	ldr	r3, [r7, #12]
 8027e3e:	2008      	movs	r0, #8
 8027e40:	4798      	blx	r3
        }

        break;
 8027e42:	e007      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
 8027e44:	e006      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
      }
      ++channel;
 8027e46:	69fb      	ldr	r3, [r7, #28]
 8027e48:	3301      	adds	r3, #1
 8027e4a:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(dma);
    while (event != 0)
 8027e4c:	697b      	ldr	r3, [r7, #20]
 8027e4e:	2b00      	cmp	r3, #0
 8027e50:	d1da      	bne.n	8027e08 <XMC_DMA_IRQHandler+0x1b4>
 8027e52:	e7ff      	b.n	8027e54 <XMC_DMA_IRQHandler+0x200>
  else
  {
    /* no active interrupt was found? */
  }

}
 8027e54:	3720      	adds	r7, #32
 8027e56:	46bd      	mov	sp, r7
 8027e58:	bd80      	pop	{r7, pc}
 8027e5a:	bf00      	nop
 8027e5c:	1fff18b8 	.word	0x1fff18b8

08027e60 <XMC_ECAT_Enable>:
  ECAT0->MII_PDI_ACS_STATE = 0x0;
}

/* EtherCAT module clock ungating and deassert reset API (Enables ECAT) */
void XMC_ECAT_Enable(void)
{
 8027e60:	b580      	push	{r7, lr}
 8027e62:	af00      	add	r7, sp, #0
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ECAT0);
 8027e64:	4806      	ldr	r0, [pc, #24]	; (8027e80 <XMC_ECAT_Enable+0x20>)
 8027e66:	f7ff f811 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_ECAT0);
 8027e6a:	4805      	ldr	r0, [pc, #20]	; (8027e80 <XMC_ECAT_Enable+0x20>)
 8027e6c:	f7fe fe8a 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>

  while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_ECAT0) == true) {}
 8027e70:	bf00      	nop
 8027e72:	4803      	ldr	r0, [pc, #12]	; (8027e80 <XMC_ECAT_Enable+0x20>)
 8027e74:	f7fe fea2 	bl	8026bbc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8027e78:	4603      	mov	r3, r0
 8027e7a:	2b00      	cmp	r3, #0
 8027e7c:	d1f9      	bne.n	8027e72 <XMC_ECAT_Enable+0x12>
}
 8027e7e:	bd80      	pop	{r7, pc}
 8027e80:	20000400 	.word	0x20000400

08027e84 <XMC_ECAT_Init>:
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ECAT0);
}

/* EtherCAT initialization function */
void XMC_ECAT_Init(XMC_ECAT_CONFIG_t *const config)
{
 8027e84:	b580      	push	{r7, lr}
 8027e86:	b082      	sub	sp, #8
 8027e88:	af00      	add	r7, sp, #0
 8027e8a:	6078      	str	r0, [r7, #4]
  XMC_ECAT_Enable();
 8027e8c:	f7ff ffe8 	bl	8027e60 <XMC_ECAT_Enable>

  /* The process memory is not accessible until the ESC Configuration Area is loaded successfully. */

  /* words 0x0-0x3 */
  ECAT0->EEP_DATA[0U] = config->dword[0U];
 8027e90:	4a19      	ldr	r2, [pc, #100]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027e92:	687b      	ldr	r3, [r7, #4]
 8027e94:	681b      	ldr	r3, [r3, #0]
 8027e96:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  ECAT0->EEP_DATA[1U] = config->dword[1U];
 8027e9a:	4a17      	ldr	r2, [pc, #92]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027e9c:	687b      	ldr	r3, [r7, #4]
 8027e9e:	685b      	ldr	r3, [r3, #4]
 8027ea0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
  ECAT0->EEP_CONT_STAT |= (uint16_t)((uint16_t)0x4U << (uint16_t)ECAT_EEP_CONT_STAT_CMD_REG_Pos);
 8027ea4:	4a14      	ldr	r2, [pc, #80]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027ea6:	4b14      	ldr	r3, [pc, #80]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027ea8:	f8b3 3502 	ldrh.w	r3, [r3, #1282]	; 0x502
 8027eac:	b29b      	uxth	r3, r3
 8027eae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8027eb2:	b29b      	uxth	r3, r3
 8027eb4:	f8a2 3502 	strh.w	r3, [r2, #1282]	; 0x502

  /* words 0x4-0x7 */
  ECAT0->EEP_DATA[0U] = config->dword[2U];
 8027eb8:	4a0f      	ldr	r2, [pc, #60]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027eba:	687b      	ldr	r3, [r7, #4]
 8027ebc:	689b      	ldr	r3, [r3, #8]
 8027ebe:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  ECAT0->EEP_DATA[1U] = config->dword[3U];
 8027ec2:	4a0d      	ldr	r2, [pc, #52]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027ec4:	687b      	ldr	r3, [r7, #4]
 8027ec6:	68db      	ldr	r3, [r3, #12]
 8027ec8:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
  ECAT0->EEP_CONT_STAT |= (uint16_t)((uint16_t)0x4U << (uint16_t)ECAT_EEP_CONT_STAT_CMD_REG_Pos);
 8027ecc:	4a0a      	ldr	r2, [pc, #40]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027ece:	4b0a      	ldr	r3, [pc, #40]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027ed0:	f8b3 3502 	ldrh.w	r3, [r3, #1282]	; 0x502
 8027ed4:	b29b      	uxth	r3, r3
 8027ed6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8027eda:	b29b      	uxth	r3, r3
 8027edc:	f8a2 3502 	strh.w	r3, [r2, #1282]	; 0x502

  while (ECAT0->EEP_CONT_STAT & ECAT_EEP_CONT_STAT_L_STAT_Msk)
 8027ee0:	bf00      	nop
 8027ee2:	4b05      	ldr	r3, [pc, #20]	; (8027ef8 <XMC_ECAT_Init+0x74>)
 8027ee4:	f8b3 3502 	ldrh.w	r3, [r3, #1282]	; 0x502
 8027ee8:	b29b      	uxth	r3, r3
 8027eea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8027eee:	2b00      	cmp	r3, #0
 8027ef0:	d1f7      	bne.n	8027ee2 <XMC_ECAT_Init+0x5e>
  {
    /* Wait until the EEPROM_Loaded signal is active */
  }

}
 8027ef2:	3708      	adds	r7, #8
 8027ef4:	46bd      	mov	sp, r7
 8027ef6:	bd80      	pop	{r7, pc}
 8027ef8:	54010000 	.word	0x54010000

08027efc <XMC_ECAT_DisableEvent>:
{
  ECAT0->AL_EVENT_MASK |= event;
}
/* EtherCAT application event disable API */
void XMC_ECAT_DisableEvent(uint32_t event)
{
 8027efc:	b480      	push	{r7}
 8027efe:	b083      	sub	sp, #12
 8027f00:	af00      	add	r7, sp, #0
 8027f02:	6078      	str	r0, [r7, #4]
  ECAT0->AL_EVENT_MASK &= ~event;
 8027f04:	4906      	ldr	r1, [pc, #24]	; (8027f20 <XMC_ECAT_DisableEvent+0x24>)
 8027f06:	4b06      	ldr	r3, [pc, #24]	; (8027f20 <XMC_ECAT_DisableEvent+0x24>)
 8027f08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8027f0c:	687b      	ldr	r3, [r7, #4]
 8027f0e:	43db      	mvns	r3, r3
 8027f10:	4013      	ands	r3, r2
 8027f12:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
}
 8027f16:	370c      	adds	r7, #12
 8027f18:	46bd      	mov	sp, r7
 8027f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027f1e:	4770      	bx	lr
 8027f20:	54010000 	.word	0x54010000

08027f24 <XMC_ECAT_DisableSyncManChannel>:
  return (ECAT0->AL_EVENT_REQ);
}

/* EtherCAT SyncManager channel disable function*/
void XMC_ECAT_DisableSyncManChannel(const uint8_t channel)
{
 8027f24:	b480      	push	{r7}
 8027f26:	b083      	sub	sp, #12
 8027f28:	af00      	add	r7, sp, #0
 8027f2a:	4603      	mov	r3, r0
 8027f2c:	71fb      	strb	r3, [r7, #7]
  ((ECAT0_SM_Type *)(void *)((uint8_t *)(void *)ECAT0_SM0 + (channel * 8U)))->SM_PDI_CTR |= 0x1U;
 8027f2e:	79fb      	ldrb	r3, [r7, #7]
 8027f30:	00db      	lsls	r3, r3, #3
 8027f32:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8027f36:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8027f3a:	79fa      	ldrb	r2, [r7, #7]
 8027f3c:	00d2      	lsls	r2, r2, #3
 8027f3e:	f102 42a8 	add.w	r2, r2, #1409286144	; 0x54000000
 8027f42:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 8027f46:	79d2      	ldrb	r2, [r2, #7]
 8027f48:	b2d2      	uxtb	r2, r2
 8027f4a:	f042 0201 	orr.w	r2, r2, #1
 8027f4e:	b2d2      	uxtb	r2, r2
 8027f50:	71da      	strb	r2, [r3, #7]
}
 8027f52:	370c      	adds	r7, #12
 8027f54:	46bd      	mov	sp, r7
 8027f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027f5a:	4770      	bx	lr

08027f5c <XMC_ERU_ETL_Init>:
 ********************************************************************************************************************/
/* Initializes the selected ERU_ETLx channel with the config structure.  */
void XMC_ERU_ETL_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_ETL_CONFIG_t *const config)
{
 8027f5c:	b580      	push	{r7, lr}
 8027f5e:	b084      	sub	sp, #16
 8027f60:	af00      	add	r7, sp, #0
 8027f62:	60f8      	str	r0, [r7, #12]
 8027f64:	460b      	mov	r3, r1
 8027f66:	607a      	str	r2, [r7, #4]
 8027f68:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
 8027f6a:	68f8      	ldr	r0, [r7, #12]
 8027f6c:	f7fe fb86 	bl	802667c <XMC_ERU_Enable>

  eru->EXISEL = (eru->EXISEL &
 8027f70:	68fb      	ldr	r3, [r7, #12]
 8027f72:	681a      	ldr	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
 8027f74:	7afb      	ldrb	r3, [r7, #11]
 8027f76:	009b      	lsls	r3, r3, #2
 8027f78:	4619      	mov	r1, r3
 8027f7a:	230f      	movs	r3, #15
 8027f7c:	408b      	lsls	r3, r1
 8027f7e:	43db      	mvns	r3, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
 8027f80:	401a      	ands	r2, r3
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
 8027f82:	687b      	ldr	r3, [r7, #4]
 8027f84:	681b      	ldr	r3, [r3, #0]
 8027f86:	7af9      	ldrb	r1, [r7, #11]
 8027f88:	0089      	lsls	r1, r1, #2
 8027f8a:	408b      	lsls	r3, r1
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
 8027f8c:	431a      	orrs	r2, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
 8027f8e:	68fb      	ldr	r3, [r7, #12]
 8027f90:	601a      	str	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));

  eru->EXICON[channel] = config->raw;
 8027f92:	7afa      	ldrb	r2, [r7, #11]
 8027f94:	687b      	ldr	r3, [r7, #4]
 8027f96:	6859      	ldr	r1, [r3, #4]
 8027f98:	68fb      	ldr	r3, [r7, #12]
 8027f9a:	3204      	adds	r2, #4
 8027f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8027fa0:	3710      	adds	r7, #16
 8027fa2:	46bd      	mov	sp, r7
 8027fa4:	bd80      	pop	{r7, pc}
 8027fa6:	bf00      	nop

08027fa8 <XMC_ERU_OGU_Init>:

/* Initializes the selected ERU_OGUy channel with the config structure.  */
void XMC_ERU_OGU_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_OGU_CONFIG_t *const config)
{
 8027fa8:	b580      	push	{r7, lr}
 8027faa:	b084      	sub	sp, #16
 8027fac:	af00      	add	r7, sp, #0
 8027fae:	60f8      	str	r0, [r7, #12]
 8027fb0:	460b      	mov	r3, r1
 8027fb2:	607a      	str	r2, [r7, #4]
 8027fb4:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_ERU_OGU_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_OGU_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
 8027fb6:	68f8      	ldr	r0, [r7, #12]
 8027fb8:	f7fe fb60 	bl	802667c <XMC_ERU_Enable>

  eru->EXOCON[channel] = config->raw;
 8027fbc:	7afa      	ldrb	r2, [r7, #11]
 8027fbe:	687b      	ldr	r3, [r7, #4]
 8027fc0:	6819      	ldr	r1, [r3, #0]
 8027fc2:	68fb      	ldr	r3, [r7, #12]
 8027fc4:	3208      	adds	r2, #8
 8027fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8027fca:	3710      	adds	r7, #16
 8027fcc:	46bd      	mov	sp, r7
 8027fce:	bd80      	pop	{r7, pc}

08027fd0 <XMC_FCE_Init>:
/*
 * Initialize the FCE peripheral:
 * Update FCE configuration and initialize seed value
 */
XMC_FCE_STATUS_t XMC_FCE_Init(const XMC_FCE_t *const engine)
{
 8027fd0:	b480      	push	{r7}
 8027fd2:	b083      	sub	sp, #12
 8027fd4:	af00      	add	r7, sp, #0
 8027fd6:	6078      	str	r0, [r7, #4]
  engine->kernel_ptr->CFG = engine->fce_cfg_update.regval;
 8027fd8:	687b      	ldr	r3, [r7, #4]
 8027fda:	681b      	ldr	r3, [r3, #0]
 8027fdc:	687a      	ldr	r2, [r7, #4]
 8027fde:	6852      	ldr	r2, [r2, #4]
 8027fe0:	609a      	str	r2, [r3, #8]
  engine->kernel_ptr->CRC = engine->seedvalue;
 8027fe2:	687b      	ldr	r3, [r7, #4]
 8027fe4:	681b      	ldr	r3, [r3, #0]
 8027fe6:	687a      	ldr	r2, [r7, #4]
 8027fe8:	6892      	ldr	r2, [r2, #8]
 8027fea:	619a      	str	r2, [r3, #24]

  return XMC_FCE_STATUS_OK;
 8027fec:	2300      	movs	r3, #0
}
 8027fee:	4618      	mov	r0, r3
 8027ff0:	370c      	adds	r7, #12
 8027ff2:	46bd      	mov	sp, r7
 8027ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027ff8:	4770      	bx	lr
 8027ffa:	bf00      	nop

08027ffc <XMC_FCE_Enable>:

}

/* Enable FCE */
void XMC_FCE_Enable(void)
{
 8027ffc:	b580      	push	{r7, lr}
 8027ffe:	af00      	add	r7, sp, #0
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_FCE);
 8028000:	4806      	ldr	r0, [pc, #24]	; (802801c <XMC_FCE_Enable+0x20>)
 8028002:	f7fe ff43 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif

  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_FCE);
 8028006:	4805      	ldr	r0, [pc, #20]	; (802801c <XMC_FCE_Enable+0x20>)
 8028008:	f7fe fdbc 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>

  FCE->CLC &= (uint32_t)~FCE_CLC_DISR_Msk;
 802800c:	4a04      	ldr	r2, [pc, #16]	; (8028020 <XMC_FCE_Enable+0x24>)
 802800e:	4b04      	ldr	r3, [pc, #16]	; (8028020 <XMC_FCE_Enable+0x24>)
 8028010:	681b      	ldr	r3, [r3, #0]
 8028012:	f023 0301 	bic.w	r3, r3, #1
 8028016:	6013      	str	r3, [r2, #0]
}
 8028018:	bd80      	pop	{r7, pc}
 802801a:	bf00      	nop
 802801c:	20000040 	.word	0x20000040
 8028020:	50020000 	.word	0x50020000

08028024 <XMC_FCE_CalculateCRC32>:
/* Calculate and return the IEEE 802.3 Ethernet CRC32 checksum */
XMC_FCE_STATUS_t XMC_FCE_CalculateCRC32(const XMC_FCE_t *const engine,
                                        const uint32_t *data,
                                        uint32_t length,
                                        uint32_t *result)
{
 8028024:	b480      	push	{r7}
 8028026:	b087      	sub	sp, #28
 8028028:	af00      	add	r7, sp, #0
 802802a:	60f8      	str	r0, [r7, #12]
 802802c:	60b9      	str	r1, [r7, #8]
 802802e:	607a      	str	r2, [r7, #4]
 8028030:	603b      	str	r3, [r7, #0]
  XMC_FCE_STATUS_t status = XMC_FCE_STATUS_OK;
 8028032:	2300      	movs	r3, #0
 8028034:	75fb      	strb	r3, [r7, #23]
             (engine->kernel_ptr == XMC_FCE_CRC32_1)));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length field is empty", (length != 0));
  XMC_ASSERT("XMC_FCE_CalculateCRC32: Length is not aligned", ((length & 0x3U) == 0));

  /* Check length is a multiple of 4 */
  if ((length == 0) || ((length & 0x3U) != 0U))
 8028036:	687b      	ldr	r3, [r7, #4]
 8028038:	2b00      	cmp	r3, #0
 802803a:	d004      	beq.n	8028046 <XMC_FCE_CalculateCRC32+0x22>
 802803c:	687b      	ldr	r3, [r7, #4]
 802803e:	f003 0303 	and.w	r3, r3, #3
 8028042:	2b00      	cmp	r3, #0
 8028044:	d002      	beq.n	802804c <XMC_FCE_CalculateCRC32+0x28>
  {
    status = XMC_FCE_STATUS_ERROR;
 8028046:	2302      	movs	r3, #2
 8028048:	75fb      	strb	r3, [r7, #23]
 802804a:	e013      	b.n	8028074 <XMC_FCE_CalculateCRC32+0x50>
  }
  else
  {
    while (0UL != length)
 802804c:	e00a      	b.n	8028064 <XMC_FCE_CalculateCRC32+0x40>
    {
      engine->kernel_ptr->IR = *data;
 802804e:	68fb      	ldr	r3, [r7, #12]
 8028050:	681b      	ldr	r3, [r3, #0]
 8028052:	68ba      	ldr	r2, [r7, #8]
 8028054:	6812      	ldr	r2, [r2, #0]
 8028056:	601a      	str	r2, [r3, #0]
      data++;
 8028058:	68bb      	ldr	r3, [r7, #8]
 802805a:	3304      	adds	r3, #4
 802805c:	60bb      	str	r3, [r7, #8]
      length -= 4U;
 802805e:	687b      	ldr	r3, [r7, #4]
 8028060:	3b04      	subs	r3, #4
 8028062:	607b      	str	r3, [r7, #4]
  {
    status = XMC_FCE_STATUS_ERROR;
  }
  else
  {
    while (0UL != length)
 8028064:	687b      	ldr	r3, [r7, #4]
 8028066:	2b00      	cmp	r3, #0
 8028068:	d1f1      	bne.n	802804e <XMC_FCE_CalculateCRC32+0x2a>
      engine->kernel_ptr->IR = *data;
      data++;
      length -= 4U;
    }

    *result = engine->kernel_ptr->CRC;
 802806a:	68fb      	ldr	r3, [r7, #12]
 802806c:	681b      	ldr	r3, [r3, #0]
 802806e:	699a      	ldr	r2, [r3, #24]
 8028070:	683b      	ldr	r3, [r7, #0]
 8028072:	601a      	str	r2, [r3, #0]
  }

  return status;
 8028074:	7dfb      	ldrb	r3, [r7, #23]
}
 8028076:	4618      	mov	r0, r3
 8028078:	371c      	adds	r7, #28
 802807a:	46bd      	mov	sp, r7
 802807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028080:	4770      	bx	lr
 8028082:	bf00      	nop

08028084 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8028084:	b480      	push	{r7}
 8028086:	b083      	sub	sp, #12
 8028088:	af00      	add	r7, sp, #0
 802808a:	6078      	str	r0, [r7, #4]
 802808c:	460b      	mov	r3, r1
 802808e:	70fb      	strb	r3, [r7, #3]
 8028090:	4613      	mov	r3, r2
 8028092:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8028094:	687b      	ldr	r3, [r7, #4]
 8028096:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8028098:	78fb      	ldrb	r3, [r7, #3]
 802809a:	005b      	lsls	r3, r3, #1
 802809c:	4619      	mov	r1, r3
 802809e:	2303      	movs	r3, #3
 80280a0:	408b      	lsls	r3, r1
 80280a2:	43db      	mvns	r3, r3
 80280a4:	401a      	ands	r2, r3
 80280a6:	687b      	ldr	r3, [r7, #4]
 80280a8:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80280aa:	687b      	ldr	r3, [r7, #4]
 80280ac:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80280ae:	78bb      	ldrb	r3, [r7, #2]
 80280b0:	78f9      	ldrb	r1, [r7, #3]
 80280b2:	0049      	lsls	r1, r1, #1
 80280b4:	408b      	lsls	r3, r1
 80280b6:	431a      	orrs	r2, r3
 80280b8:	687b      	ldr	r3, [r7, #4]
 80280ba:	675a      	str	r2, [r3, #116]	; 0x74
}
 80280bc:	370c      	adds	r7, #12
 80280be:	46bd      	mov	sp, r7
 80280c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80280c4:	4770      	bx	lr
 80280c6:	bf00      	nop

080280c8 <XMC_SPI_CH_InitEx>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/* Initializes the selected SPI channel with the config structure. */
void XMC_SPI_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config, bool init_brg)
{
 80280c8:	b580      	push	{r7, lr}
 80280ca:	b084      	sub	sp, #16
 80280cc:	af00      	add	r7, sp, #0
 80280ce:	60f8      	str	r0, [r7, #12]
 80280d0:	60b9      	str	r1, [r7, #8]
 80280d2:	4613      	mov	r3, r2
 80280d4:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_Enable(channel);
 80280d6:	68f8      	ldr	r0, [r7, #12]
 80280d8:	f000 f88c 	bl	80281f4 <XMC_USIC_CH_Enable>

  if ((config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER) && init_brg)
 80280dc:	68bb      	ldr	r3, [r7, #8]
 80280de:	795b      	ldrb	r3, [r3, #5]
 80280e0:	2b00      	cmp	r3, #0
 80280e2:	d115      	bne.n	8028110 <XMC_SPI_CH_InitEx+0x48>
 80280e4:	79fb      	ldrb	r3, [r7, #7]
 80280e6:	2b00      	cmp	r3, #0
 80280e8:	d012      	beq.n	8028110 <XMC_SPI_CH_InitEx+0x48>
  {
    /* Configure baud rate */
    if (config->normal_divider_mode)
 80280ea:	68bb      	ldr	r3, [r7, #8]
 80280ec:	791b      	ldrb	r3, [r3, #4]
 80280ee:	2b00      	cmp	r3, #0
 80280f0:	d007      	beq.n	8028102 <XMC_SPI_CH_InitEx+0x3a>
    {
      /* Normal divider mode */
      (void)XMC_USIC_CH_SetBaudrateEx(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING);
 80280f2:	68bb      	ldr	r3, [r7, #8]
 80280f4:	681b      	ldr	r3, [r3, #0]
 80280f6:	68f8      	ldr	r0, [r7, #12]
 80280f8:	4619      	mov	r1, r3
 80280fa:	2202      	movs	r2, #2
 80280fc:	f000 f926 	bl	802834c <XMC_USIC_CH_SetBaudrateEx>
 8028100:	e006      	b.n	8028110 <XMC_SPI_CH_InitEx+0x48>
    }
    else
    {
      /* Fractional divider mode */
      (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING);
 8028102:	68bb      	ldr	r3, [r7, #8]
 8028104:	681b      	ldr	r3, [r3, #0]
 8028106:	68f8      	ldr	r0, [r7, #12]
 8028108:	4619      	mov	r1, r3
 802810a:	2202      	movs	r2, #2
 802810c:	f000 f8ac 	bl	8028268 <XMC_USIC_CH_SetBaudrate>
  }

  /* Configuration of USIC Shift Control */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  channel->SCTR = USIC_CH_SCTR_PDL_Msk |
 8028110:	68fb      	ldr	r3, [r7, #12]
 8028112:	4a0f      	ldr	r2, [pc, #60]	; (8028150 <XMC_SPI_CH_InitEx+0x88>)
 8028114:	635a      	str	r2, [r3, #52]	; 0x34
                  (0x7UL << USIC_CH_SCTR_WLE_Pos);

  /* Configuration of USIC Transmit Control/Status Register */
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
  channel->TCSR = (uint32_t)(USIC_CH_TCSR_HPCMD_Msk |
 8028116:	68fb      	ldr	r3, [r7, #12]
 8028118:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 802811c:	639a      	str	r2, [r3, #56]	; 0x38
                             (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
                             USIC_CH_TCSR_TDSSM_Msk);

  if (config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 802811e:	68bb      	ldr	r3, [r7, #8]
 8028120:	795b      	ldrb	r3, [r3, #5]
 8028122:	2b00      	cmp	r3, #0
 8028124:	d107      	bne.n	8028136 <XMC_SPI_CH_InitEx+0x6e>
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
                                      USIC_CH_PCR_SSCMode_SELCTR_Msk |
                                      (uint32_t)config->selo_inversion |
 8028126:	68bb      	ldr	r3, [r7, #8]
 8028128:	799b      	ldrb	r3, [r3, #6]
                             USIC_CH_TCSR_TDSSM_Msk);

  if (config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
 802812a:	f043 030b 	orr.w	r3, r3, #11
 802812e:	b2db      	uxtb	r3, r3
 8028130:	461a      	mov	r2, r3
 8028132:	68fb      	ldr	r3, [r7, #12]
 8028134:	63da      	str	r2, [r3, #60]	; 0x3c
                                      (uint32_t)config->selo_inversion |
                                      USIC_CH_PCR_SSCMode_FEM_Msk);
  }

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8028136:	68fb      	ldr	r3, [r7, #12]
 8028138:	f04f 32ff 	mov.w	r2, #4294967295
 802813c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 802813e:	68bb      	ldr	r3, [r7, #8]
 8028140:	891b      	ldrh	r3, [r3, #8]
 8028142:	461a      	mov	r2, r3
 8028144:	68fb      	ldr	r3, [r7, #12]
 8028146:	641a      	str	r2, [r3, #64]	; 0x40
}
 8028148:	3710      	adds	r7, #16
 802814a:	46bd      	mov	sp, r7
 802814c:	bd80      	pop	{r7, pc}
 802814e:	bf00      	nop
 8028150:	073f0102 	.word	0x073f0102

08028154 <XMC_SPI_CH_GetReceivedData>:
  }
}

/* Reads the data from the buffers based on the FIFO mode selection. */
uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 8028154:	b480      	push	{r7}
 8028156:	b085      	sub	sp, #20
 8028158:	af00      	add	r7, sp, #0
 802815a:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 802815c:	687b      	ldr	r3, [r7, #4]
 802815e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8028162:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8028166:	2b00      	cmp	r3, #0
 8028168:	d103      	bne.n	8028172 <XMC_SPI_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 802816a:	687b      	ldr	r3, [r7, #4]
 802816c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802816e:	81fb      	strh	r3, [r7, #14]
 8028170:	e003      	b.n	802817a <XMC_SPI_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 8028172:	687b      	ldr	r3, [r7, #4]
 8028174:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8028178:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 802817a:	89fb      	ldrh	r3, [r7, #14]
}
 802817c:	4618      	mov	r0, r3
 802817e:	3714      	adds	r7, #20
 8028180:	46bd      	mov	sp, r7
 8028182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028186:	4770      	bx	lr

08028188 <XMC_SPI_CH_EnableEvent>:

  return status;
}

void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8028188:	b480      	push	{r7}
 802818a:	b083      	sub	sp, #12
 802818c:	af00      	add	r7, sp, #0
 802818e:	6078      	str	r0, [r7, #4]
 8028190:	6039      	str	r1, [r7, #0]
  channel->CCR |= (event & 0x1fc00U);
 8028192:	687b      	ldr	r3, [r7, #4]
 8028194:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8028196:	683b      	ldr	r3, [r7, #0]
 8028198:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 802819c:	431a      	orrs	r2, r3
 802819e:	687b      	ldr	r3, [r7, #4]
 80281a0:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_SSCMode |= ((event << 13U) & 0xe000U);
 80281a2:	687b      	ldr	r3, [r7, #4]
 80281a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80281a6:	683b      	ldr	r3, [r7, #0]
 80281a8:	035b      	lsls	r3, r3, #13
 80281aa:	b29b      	uxth	r3, r3
 80281ac:	431a      	orrs	r2, r3
 80281ae:	687b      	ldr	r3, [r7, #4]
 80281b0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80281b2:	370c      	adds	r7, #12
 80281b4:	46bd      	mov	sp, r7
 80281b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80281ba:	4770      	bx	lr

080281bc <XMC_SPI_CH_DisableEvent>:

void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80281bc:	b480      	push	{r7}
 80281be:	b083      	sub	sp, #12
 80281c0:	af00      	add	r7, sp, #0
 80281c2:	6078      	str	r0, [r7, #4]
 80281c4:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~(event & 0x1fc00U);
 80281c6:	687b      	ldr	r3, [r7, #4]
 80281c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80281ca:	683b      	ldr	r3, [r7, #0]
 80281cc:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 80281d0:	43db      	mvns	r3, r3
 80281d2:	401a      	ands	r2, r3
 80281d4:	687b      	ldr	r3, [r7, #4]
 80281d6:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_SSCMode &= (uint32_t)~((event << 13U) & 0xe000U);
 80281d8:	687b      	ldr	r3, [r7, #4]
 80281da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80281dc:	683b      	ldr	r3, [r7, #0]
 80281de:	035b      	lsls	r3, r3, #13
 80281e0:	b29b      	uxth	r3, r3
 80281e2:	43db      	mvns	r3, r3
 80281e4:	401a      	ands	r2, r3
 80281e6:	687b      	ldr	r3, [r7, #4]
 80281e8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80281ea:	370c      	adds	r7, #12
 80281ec:	46bd      	mov	sp, r7
 80281ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80281f2:	4770      	bx	lr

080281f4 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 80281f4:	b580      	push	{r7, lr}
 80281f6:	b082      	sub	sp, #8
 80281f8:	af00      	add	r7, sp, #0
 80281fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 80281fc:	687b      	ldr	r3, [r7, #4]
 80281fe:	4a14      	ldr	r2, [pc, #80]	; (8028250 <XMC_USIC_CH_Enable+0x5c>)
 8028200:	4293      	cmp	r3, r2
 8028202:	d003      	beq.n	802820c <XMC_USIC_CH_Enable+0x18>
 8028204:	687b      	ldr	r3, [r7, #4]
 8028206:	4a13      	ldr	r2, [pc, #76]	; (8028254 <XMC_USIC_CH_Enable+0x60>)
 8028208:	4293      	cmp	r3, r2
 802820a:	d103      	bne.n	8028214 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 802820c:	4812      	ldr	r0, [pc, #72]	; (8028258 <XMC_USIC_CH_Enable+0x64>)
 802820e:	f000 f939 	bl	8028484 <XMC_USIC_Enable>
 8028212:	e00a      	b.n	802822a <XMC_USIC_CH_Enable+0x36>
  }
#if defined(USIC1)
  else if ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 8028214:	687b      	ldr	r3, [r7, #4]
 8028216:	4a11      	ldr	r2, [pc, #68]	; (802825c <XMC_USIC_CH_Enable+0x68>)
 8028218:	4293      	cmp	r3, r2
 802821a:	d003      	beq.n	8028224 <XMC_USIC_CH_Enable+0x30>
 802821c:	687b      	ldr	r3, [r7, #4]
 802821e:	4a10      	ldr	r2, [pc, #64]	; (8028260 <XMC_USIC_CH_Enable+0x6c>)
 8028220:	4293      	cmp	r3, r2
 8028222:	d102      	bne.n	802822a <XMC_USIC_CH_Enable+0x36>
  {
    XMC_USIC_Enable(XMC_USIC1);
 8028224:	480f      	ldr	r0, [pc, #60]	; (8028264 <XMC_USIC_CH_Enable+0x70>)
 8028226:	f000 f92d 	bl	8028484 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 802822a:	687b      	ldr	r3, [r7, #4]
 802822c:	2203      	movs	r2, #3
 802822e:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 8028230:	bf00      	nop
 8028232:	687b      	ldr	r3, [r7, #4]
 8028234:	68db      	ldr	r3, [r3, #12]
 8028236:	f003 0301 	and.w	r3, r3, #1
 802823a:	2b00      	cmp	r3, #0
 802823c:	d0f9      	beq.n	8028232 <XMC_USIC_CH_Enable+0x3e>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 802823e:	687b      	ldr	r3, [r7, #4]
 8028240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028242:	f023 020f 	bic.w	r2, r3, #15
 8028246:	687b      	ldr	r3, [r7, #4]
 8028248:	641a      	str	r2, [r3, #64]	; 0x40
}
 802824a:	3708      	adds	r7, #8
 802824c:	46bd      	mov	sp, r7
 802824e:	bd80      	pop	{r7, pc}
 8028250:	40030000 	.word	0x40030000
 8028254:	40030200 	.word	0x40030200
 8028258:	40030008 	.word	0x40030008
 802825c:	48020000 	.word	0x48020000
 8028260:	48020200 	.word	0x48020200
 8028264:	48020008 	.word	0x48020008

08028268 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 8028268:	b580      	push	{r7, lr}
 802826a:	b08e      	sub	sp, #56	; 0x38
 802826c:	af00      	add	r7, sp, #0
 802826e:	60f8      	str	r0, [r7, #12]
 8028270:	60b9      	str	r1, [r7, #8]
 8028272:	607a      	str	r2, [r7, #4]

  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 8028274:	68bb      	ldr	r3, [r7, #8]
 8028276:	2b63      	cmp	r3, #99	; 0x63
 8028278:	d95a      	bls.n	8028330 <XMC_USIC_CH_SetBaudrate+0xc8>
 802827a:	687b      	ldr	r3, [r7, #4]
 802827c:	2b00      	cmp	r3, #0
 802827e:	d057      	beq.n	8028330 <XMC_USIC_CH_SetBaudrate+0xc8>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 8028280:	f7fe fcc0 	bl	8026c04 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8028284:	4602      	mov	r2, r0
 8028286:	4b2f      	ldr	r3, [pc, #188]	; (8028344 <XMC_USIC_CH_SetBaudrate+0xdc>)
 8028288:	fba3 2302 	umull	r2, r3, r3, r2
 802828c:	095b      	lsrs	r3, r3, #5
 802828e:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 8028290:	68bb      	ldr	r3, [r7, #8]
 8028292:	4a2c      	ldr	r2, [pc, #176]	; (8028344 <XMC_USIC_CH_SetBaudrate+0xdc>)
 8028294:	fba2 2303 	umull	r2, r3, r2, r3
 8028298:	095b      	lsrs	r3, r3, #5
 802829a:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1024U;
 802829c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80282a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 80282a2:	2301      	movs	r3, #1
 80282a4:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 80282a6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80282aa:	627b      	str	r3, [r7, #36]	; 0x24

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 80282ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80282b0:	633b      	str	r3, [r7, #48]	; 0x30
 80282b2:	e022      	b.n	80282fa <XMC_USIC_CH_SetBaudrate+0x92>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 80282b4:	6a3b      	ldr	r3, [r7, #32]
 80282b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80282b8:	fb02 f203 	mul.w	r2, r2, r3
 80282bc:	68bb      	ldr	r3, [r7, #8]
 80282be:	6879      	ldr	r1, [r7, #4]
 80282c0:	fb01 f303 	mul.w	r3, r1, r3
 80282c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80282c8:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 80282ca:	69fb      	ldr	r3, [r7, #28]
 80282cc:	0a9b      	lsrs	r3, r3, #10
 80282ce:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 80282d0:	69fb      	ldr	r3, [r7, #28]
 80282d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80282d6:	617b      	str	r3, [r7, #20]

      if ((pdiv_int <= 1024U) && (pdiv_frac < pdiv_frac_min))
 80282d8:	69bb      	ldr	r3, [r7, #24]
 80282da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80282de:	d809      	bhi.n	80282f4 <XMC_USIC_CH_SetBaudrate+0x8c>
 80282e0:	697a      	ldr	r2, [r7, #20]
 80282e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80282e4:	429a      	cmp	r2, r3
 80282e6:	d205      	bcs.n	80282f4 <XMC_USIC_CH_SetBaudrate+0x8c>
      {
        pdiv_frac_min = pdiv_frac;
 80282e8:	697b      	ldr	r3, [r7, #20]
 80282ea:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 80282ec:	69bb      	ldr	r3, [r7, #24]
 80282ee:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 80282f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80282f2:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1024U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 80282f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80282f6:	3b01      	subs	r3, #1
 80282f8:	633b      	str	r3, [r7, #48]	; 0x30
 80282fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80282fc:	2b00      	cmp	r3, #0
 80282fe:	d1d9      	bne.n	80282b4 <XMC_USIC_CH_SetBaudrate+0x4c>
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);
 8028300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028302:	3b01      	subs	r3, #1
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 8028304:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8028308:	68fb      	ldr	r3, [r7, #12]
 802830a:	611a      	str	r2, [r3, #16]
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 802830c:	68fb      	ldr	r3, [r7, #12]
 802830e:	695a      	ldr	r2, [r3, #20]
 8028310:	4b0d      	ldr	r3, [pc, #52]	; (8028348 <XMC_USIC_CH_SetBaudrate+0xe0>)
 8028312:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8028314:	687a      	ldr	r2, [r7, #4]
 8028316:	3a01      	subs	r2, #1
 8028318:	0292      	lsls	r2, r2, #10
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 802831a:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 802831c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802831e:	3b01      	subs	r3, #1
 8028320:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8028322:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8028324:	68fb      	ldr	r3, [r7, #12]
 8028326:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 8028328:	2300      	movs	r3, #0
 802832a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 802832e:	e002      	b.n	8028336 <XMC_USIC_CH_SetBaudrate+0xce>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8028330:	2301      	movs	r3, #1
 8028332:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  return status;
 8028336:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 802833a:	4618      	mov	r0, r3
 802833c:	3738      	adds	r7, #56	; 0x38
 802833e:	46bd      	mov	sp, r7
 8028340:	bd80      	pop	{r7, pc}
 8028342:	bf00      	nop
 8028344:	51eb851f 	.word	0x51eb851f
 8028348:	fc0080ef 	.word	0xfc0080ef

0802834c <XMC_USIC_CH_SetBaudrateEx>:

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t oversampling)
{
 802834c:	b580      	push	{r7, lr}
 802834e:	b08c      	sub	sp, #48	; 0x30
 8028350:	af00      	add	r7, sp, #0
 8028352:	60f8      	str	r0, [r7, #12]
 8028354:	60b9      	str	r1, [r7, #8]
 8028356:	607a      	str	r2, [r7, #4]
  int32_t peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 8028358:	f7fe fc54 	bl	8026c04 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 802835c:	4603      	mov	r3, r0
 802835e:	623b      	str	r3, [r7, #32]
  int32_t brg_clock = rate * oversampling;
 8028360:	68bb      	ldr	r3, [r7, #8]
 8028362:	687a      	ldr	r2, [r7, #4]
 8028364:	fb02 f303 	mul.w	r3, r2, r3
 8028368:	61fb      	str	r3, [r7, #28]
  int32_t actual_rate_upper;
  int32_t actual_rate_lower;
  uint32_t pdiv = 1;
 802836a:	2301      	movs	r3, #1
 802836c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t divider_step;
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
 802836e:	6a3a      	ldr	r2, [r7, #32]
 8028370:	69fb      	ldr	r3, [r7, #28]
 8028372:	429a      	cmp	r2, r3
 8028374:	dd5f      	ble.n	8028436 <XMC_USIC_CH_SetBaudrateEx+0xea>
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 8028376:	6a3a      	ldr	r2, [r7, #32]
 8028378:	69fb      	ldr	r3, [r7, #28]
 802837a:	fb92 f3f3 	sdiv	r3, r2, r3
 802837e:	62bb      	str	r3, [r7, #40]	; 0x28
    while (divider_step >= 1023)
 8028380:	e010      	b.n	80283a4 <XMC_USIC_CH_SetBaudrateEx+0x58>
    {
      pdiv++;
 8028382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028384:	3301      	adds	r3, #1
 8028386:	62fb      	str	r3, [r7, #44]	; 0x2c
      brg_clock = rate * oversampling * pdiv;
 8028388:	68bb      	ldr	r3, [r7, #8]
 802838a:	687a      	ldr	r2, [r7, #4]
 802838c:	fb02 f303 	mul.w	r3, r2, r3
 8028390:	461a      	mov	r2, r3
 8028392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028394:	fb03 f302 	mul.w	r3, r3, r2
 8028398:	61fb      	str	r3, [r7, #28]
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 802839a:	6a3a      	ldr	r2, [r7, #32]
 802839c:	69fb      	ldr	r3, [r7, #28]
 802839e:	fb92 f3f3 	sdiv	r3, r2, r3
 80283a2:	62bb      	str	r3, [r7, #40]	; 0x28
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    while (divider_step >= 1023)
 80283a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80283a6:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80283aa:	4293      	cmp	r3, r2
 80283ac:	d8e9      	bhi.n	8028382 <XMC_USIC_CH_SetBaudrateEx+0x36>
    {
      pdiv++;
      brg_clock = rate * oversampling * pdiv;
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    }
    actual_rate_upper = peripheral_clock / (divider_step * oversampling * pdiv);
 80283ae:	6a3a      	ldr	r2, [r7, #32]
 80283b0:	687b      	ldr	r3, [r7, #4]
 80283b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80283b4:	fb01 f303 	mul.w	r3, r1, r3
 80283b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80283ba:	fb01 f303 	mul.w	r3, r1, r3
 80283be:	fbb2 f3f3 	udiv	r3, r2, r3
 80283c2:	61bb      	str	r3, [r7, #24]
    actual_rate_lower = peripheral_clock / ((divider_step + 1) * oversampling * pdiv);
 80283c4:	6a3a      	ldr	r2, [r7, #32]
 80283c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80283c8:	3301      	adds	r3, #1
 80283ca:	6879      	ldr	r1, [r7, #4]
 80283cc:	fb01 f303 	mul.w	r3, r1, r3
 80283d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80283d2:	fb01 f303 	mul.w	r3, r1, r3
 80283d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80283da:	617b      	str	r3, [r7, #20]

    // choose better approximation if the peripheral frequency is not a multiple of the baudrate
    if (abs(rate - actual_rate_lower) < abs(rate - actual_rate_upper))
 80283dc:	68ba      	ldr	r2, [r7, #8]
 80283de:	697b      	ldr	r3, [r7, #20]
 80283e0:	1ad3      	subs	r3, r2, r3
 80283e2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80283e6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80283ea:	68b9      	ldr	r1, [r7, #8]
 80283ec:	69bb      	ldr	r3, [r7, #24]
 80283ee:	1acb      	subs	r3, r1, r3
 80283f0:	2b00      	cmp	r3, #0
 80283f2:	bfb8      	it	lt
 80283f4:	425b      	neglt	r3, r3
 80283f6:	429a      	cmp	r2, r3
 80283f8:	da02      	bge.n	8028400 <XMC_USIC_CH_SetBaudrateEx+0xb4>
    {
      divider_step += 1;
 80283fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80283fc:	3301      	adds	r3, #1
 80283fe:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    divider_step = 1024 - divider_step;
 8028400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028402:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8028406:	62bb      	str	r3, [r7, #40]	; 0x28


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
 8028408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802840a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 802840e:	68fb      	ldr	r3, [r7, #12]
 8028410:	611a      	str	r2, [r3, #16]
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8028412:	68fb      	ldr	r3, [r7, #12]
 8028414:	695a      	ldr	r2, [r3, #20]
 8028416:	4b0c      	ldr	r3, [pc, #48]	; (8028448 <XMC_USIC_CH_SetBaudrateEx+0xfc>)
 8028418:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 802841a:	687a      	ldr	r2, [r7, #4]
 802841c:	3a01      	subs	r2, #1
 802841e:	0292      	lsls	r2, r2, #10
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8028420:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);
 8028422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028424:	3b01      	subs	r3, #1
 8028426:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8028428:	431a      	orrs	r2, r3


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 802842a:	68fb      	ldr	r3, [r7, #12]
 802842c:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 802842e:	2300      	movs	r3, #0
 8028430:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8028434:	e002      	b.n	802843c <XMC_USIC_CH_SetBaudrateEx+0xf0>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8028436:	2301      	movs	r3, #1
 8028438:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return status;
 802843c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8028440:	4618      	mov	r0, r3
 8028442:	3730      	adds	r7, #48	; 0x30
 8028444:	46bd      	mov	sp, r7
 8028446:	bd80      	pop	{r7, pc}
 8028448:	fc0080ef 	.word	0xfc0080ef

0802844c <XMC_USIC_CH_SetInterruptNodePointer>:
}

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 802844c:	b480      	push	{r7}
 802844e:	b085      	sub	sp, #20
 8028450:	af00      	add	r7, sp, #0
 8028452:	60f8      	str	r0, [r7, #12]
 8028454:	460b      	mov	r3, r1
 8028456:	607a      	str	r2, [r7, #4]
 8028458:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 802845a:	68fb      	ldr	r3, [r7, #12]
 802845c:	699a      	ldr	r2, [r3, #24]
 802845e:	7afb      	ldrb	r3, [r7, #11]
 8028460:	2107      	movs	r1, #7
 8028462:	fa01 f303 	lsl.w	r3, r1, r3
 8028466:	43db      	mvns	r3, r3
 8028468:	401a      	ands	r2, r3
                             (service_request << (uint32_t)interrupt_node));
 802846a:	7afb      	ldrb	r3, [r7, #11]
 802846c:	6879      	ldr	r1, [r7, #4]
 802846e:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8028472:	431a      	orrs	r2, r3
 8028474:	68fb      	ldr	r3, [r7, #12]
 8028476:	619a      	str	r2, [r3, #24]
                             (service_request << (uint32_t)interrupt_node));
}
 8028478:	3714      	adds	r7, #20
 802847a:	46bd      	mov	sp, r7
 802847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028480:	4770      	bx	lr
 8028482:	bf00      	nop

08028484 <XMC_USIC_Enable>:
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
                              (service_request << (uint32_t)interrupt_node));
}

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 8028484:	b580      	push	{r7, lr}
 8028486:	b082      	sub	sp, #8
 8028488:	af00      	add	r7, sp, #0
 802848a:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 802848c:	687b      	ldr	r3, [r7, #4]
 802848e:	4a1b      	ldr	r2, [pc, #108]	; (80284fc <XMC_USIC_Enable+0x78>)
 8028490:	4293      	cmp	r3, r2
 8028492:	d118      	bne.n	80284c6 <XMC_USIC_Enable+0x42>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
 8028494:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8028498:	f7fe fcf8 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC0));
 802849c:	bf00      	nop
 802849e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80284a2:	f7fe fd0f 	bl	8026ec4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 80284a6:	4603      	mov	r3, r0
 80284a8:	2b00      	cmp	r3, #0
 80284aa:	d1f8      	bne.n	802849e <XMC_USIC_Enable+0x1a>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 80284ac:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80284b0:	f7fe fb68 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC0));
 80284b4:	bf00      	nop
 80284b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80284ba:	f7fe fb7f 	bl	8026bbc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80284be:	4603      	mov	r3, r0
 80284c0:	2b00      	cmp	r3, #0
 80284c2:	d1f8      	bne.n	80284b6 <XMC_USIC_Enable+0x32>
 80284c4:	e017      	b.n	80284f6 <XMC_USIC_Enable+0x72>
#endif
  }
#if defined(USIC1)
  else if (usic == USIC1)
 80284c6:	687b      	ldr	r3, [r7, #4]
 80284c8:	4a0d      	ldr	r2, [pc, #52]	; (8028500 <XMC_USIC_Enable+0x7c>)
 80284ca:	4293      	cmp	r3, r2
 80284cc:	d113      	bne.n	80284f6 <XMC_USIC_Enable+0x72>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
 80284ce:	480d      	ldr	r0, [pc, #52]	; (8028504 <XMC_USIC_Enable+0x80>)
 80284d0:	f7fe fcdc 	bl	8026e8c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC1));
 80284d4:	bf00      	nop
 80284d6:	480b      	ldr	r0, [pc, #44]	; (8028504 <XMC_USIC_Enable+0x80>)
 80284d8:	f7fe fcf4 	bl	8026ec4 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 80284dc:	4603      	mov	r3, r0
 80284de:	2b00      	cmp	r3, #0
 80284e0:	d1f9      	bne.n	80284d6 <XMC_USIC_Enable+0x52>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 80284e2:	4808      	ldr	r0, [pc, #32]	; (8028504 <XMC_USIC_Enable+0x80>)
 80284e4:	f7fe fb4e 	bl	8026b84 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC1));
 80284e8:	bf00      	nop
 80284ea:	4806      	ldr	r0, [pc, #24]	; (8028504 <XMC_USIC_Enable+0x80>)
 80284ec:	f7fe fb66 	bl	8026bbc <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80284f0:	4603      	mov	r3, r0
 80284f2:	2b00      	cmp	r3, #0
 80284f4:	d1f9      	bne.n	80284ea <XMC_USIC_Enable+0x66>
#endif
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 80284f6:	3708      	adds	r7, #8
 80284f8:	46bd      	mov	sp, r7
 80284fa:	bd80      	pop	{r7, pc}
 80284fc:	40030008 	.word	0x40030008
 8028500:	48020008 	.word	0x48020008
 8028504:	10000080 	.word	0x10000080

08028508 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8028508:	b580      	push	{r7, lr}
 802850a:	b084      	sub	sp, #16
 802850c:	af00      	add	r7, sp, #0
 802850e:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8028510:	4b14      	ldr	r3, [pc, #80]	; (8028564 <_sbrk+0x5c>)
 8028512:	681b      	ldr	r3, [r3, #0]
 8028514:	2b00      	cmp	r3, #0
 8028516:	d102      	bne.n	802851e <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8028518:	4b12      	ldr	r3, [pc, #72]	; (8028564 <_sbrk+0x5c>)
 802851a:	4a13      	ldr	r2, [pc, #76]	; (8028568 <_sbrk+0x60>)
 802851c:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 802851e:	4b11      	ldr	r3, [pc, #68]	; (8028564 <_sbrk+0x5c>)
 8028520:	681b      	ldr	r3, [r3, #0]
 8028522:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8028524:	687b      	ldr	r3, [r7, #4]
 8028526:	3303      	adds	r3, #3
 8028528:	f023 0303 	bic.w	r3, r3, #3
 802852c:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 802852e:	4b0d      	ldr	r3, [pc, #52]	; (8028564 <_sbrk+0x5c>)
 8028530:	681a      	ldr	r2, [r3, #0]
 8028532:	687b      	ldr	r3, [r7, #4]
 8028534:	4413      	add	r3, r2
 8028536:	4a0d      	ldr	r2, [pc, #52]	; (802856c <_sbrk+0x64>)
 8028538:	4293      	cmp	r3, r2
 802853a:	d207      	bcs.n	802854c <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 802853c:	4b09      	ldr	r3, [pc, #36]	; (8028564 <_sbrk+0x5c>)
 802853e:	681a      	ldr	r2, [r3, #0]
 8028540:	687b      	ldr	r3, [r7, #4]
 8028542:	4413      	add	r3, r2
 8028544:	4a07      	ldr	r2, [pc, #28]	; (8028564 <_sbrk+0x5c>)
 8028546:	6013      	str	r3, [r2, #0]
    return (base);
 8028548:	68fb      	ldr	r3, [r7, #12]
 802854a:	e006      	b.n	802855a <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 802854c:	f002 f828 	bl	802a5a0 <__errno>
 8028550:	4602      	mov	r2, r0
 8028552:	230c      	movs	r3, #12
 8028554:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8028556:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 802855a:	4618      	mov	r0, r3
 802855c:	3710      	adds	r7, #16
 802855e:	46bd      	mov	sp, r7
 8028560:	bd80      	pop	{r7, pc}
 8028562:	bf00      	nop
 8028564:	1fff18d8 	.word	0x1fff18d8
 8028568:	20000000 	.word	0x20000000
 802856c:	2000ffc0 	.word	0x2000ffc0

08028570 <_init>:

/* Init */
void _init(void)
{}
 8028570:	b480      	push	{r7}
 8028572:	af00      	add	r7, sp, #0
 8028574:	46bd      	mov	sp, r7
 8028576:	f85d 7b04 	ldr.w	r7, [sp], #4
 802857a:	4770      	bx	lr

0802857c <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 802857c:	b480      	push	{r7}
 802857e:	b083      	sub	sp, #12
 8028580:	af00      	add	r7, sp, #0
 8028582:	6078      	str	r0, [r7, #4]
 8028584:	460b      	mov	r3, r1
 8028586:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
 8028588:	78fb      	ldrb	r3, [r7, #3]
 802858a:	2201      	movs	r2, #1
 802858c:	409a      	lsls	r2, r3
 802858e:	687b      	ldr	r3, [r7, #4]
 8028590:	60da      	str	r2, [r3, #12]
}
 8028592:	370c      	adds	r7, #12
 8028594:	46bd      	mov	sp, r7
 8028596:	f85d 7b04 	ldr.w	r7, [sp], #4
 802859a:	4770      	bx	lr

0802859c <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 802859c:	b480      	push	{r7}
 802859e:	b083      	sub	sp, #12
 80285a0:	af00      	add	r7, sp, #0
 80285a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 80285a4:	687b      	ldr	r3, [r7, #4]
 80285a6:	2201      	movs	r2, #1
 80285a8:	60da      	str	r2, [r3, #12]
}
 80285aa:	370c      	adds	r7, #12
 80285ac:	46bd      	mov	sp, r7
 80285ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80285b2:	4770      	bx	lr

080285b4 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
 80285b4:	b480      	push	{r7}
 80285b6:	b083      	sub	sp, #12
 80285b8:	af00      	add	r7, sp, #0
 80285ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 80285bc:	687b      	ldr	r3, [r7, #4]
 80285be:	2202      	movs	r2, #2
 80285c0:	611a      	str	r2, [r3, #16]
}
 80285c2:	370c      	adds	r7, #12
 80285c4:	46bd      	mov	sp, r7
 80285c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80285ca:	4770      	bx	lr

080285cc <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 80285cc:	b480      	push	{r7}
 80285ce:	b083      	sub	sp, #12
 80285d0:	af00      	add	r7, sp, #0
 80285d2:	6078      	str	r0, [r7, #4]
 80285d4:	460b      	mov	r3, r1
 80285d6:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 80285d8:	887a      	ldrh	r2, [r7, #2]
 80285da:	687b      	ldr	r3, [r7, #4]
 80285dc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80285de:	370c      	adds	r7, #12
 80285e0:	46bd      	mov	sp, r7
 80285e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80285e6:	4770      	bx	lr

080285e8 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 80285e8:	b480      	push	{r7}
 80285ea:	b083      	sub	sp, #12
 80285ec:	af00      	add	r7, sp, #0
 80285ee:	6078      	str	r0, [r7, #4]
 80285f0:	460b      	mov	r3, r1
 80285f2:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 80285f4:	887a      	ldrh	r2, [r7, #2]
 80285f6:	687b      	ldr	r3, [r7, #4]
 80285f8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80285fa:	370c      	adds	r7, #12
 80285fc:	46bd      	mov	sp, r7
 80285fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028602:	4770      	bx	lr

08028604 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8028604:	b480      	push	{r7}
 8028606:	b083      	sub	sp, #12
 8028608:	af00      	add	r7, sp, #0
 802860a:	6078      	str	r0, [r7, #4]
 802860c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
 802860e:	687b      	ldr	r3, [r7, #4]
 8028610:	683a      	ldr	r2, [r7, #0]
 8028612:	611a      	str	r2, [r3, #16]
}
 8028614:	370c      	adds	r7, #12
 8028616:	46bd      	mov	sp, r7
 8028618:	f85d 7b04 	ldr.w	r7, [sp], #4
 802861c:	4770      	bx	lr
 802861e:	bf00      	nop

08028620 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 8028620:	b480      	push	{r7}
 8028622:	b083      	sub	sp, #12
 8028624:	af00      	add	r7, sp, #0
 8028626:	6078      	str	r0, [r7, #4]
 8028628:	460b      	mov	r3, r1
 802862a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 802862c:	687b      	ldr	r3, [r7, #4]
 802862e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8028632:	78fb      	ldrb	r3, [r7, #3]
 8028634:	2101      	movs	r1, #1
 8028636:	fa01 f303 	lsl.w	r3, r1, r3
 802863a:	431a      	orrs	r2, r3
 802863c:	687b      	ldr	r3, [r7, #4]
 802863e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8028642:	370c      	adds	r7, #12
 8028644:	46bd      	mov	sp, r7
 8028646:	f85d 7b04 	ldr.w	r7, [sp], #4
 802864a:	4770      	bx	lr

0802864c <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
 802864c:	b580      	push	{r7, lr}
 802864e:	b084      	sub	sp, #16
 8028650:	af00      	add	r7, sp, #0
 8028652:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
 8028654:	2300      	movs	r3, #0
 8028656:	73fb      	strb	r3, [r7, #15]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
 8028658:	687b      	ldr	r3, [r7, #4]
 802865a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 802865e:	f083 0301 	eor.w	r3, r3, #1
 8028662:	b2db      	uxtb	r3, r3
 8028664:	2b00      	cmp	r3, #0
 8028666:	d009      	beq.n	802867c <TIMER_Init+0x30>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8028668:	687b      	ldr	r3, [r7, #4]
 802866a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 802866e:	2b00      	cmp	r3, #0
 8028670:	d104      	bne.n	802867c <TIMER_Init+0x30>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
 8028672:	6878      	ldr	r0, [r7, #4]
 8028674:	f000 f826 	bl	80286c4 <TIMER_CCU4_lInit>
 8028678:	4603      	mov	r3, r0
 802867a:	73fb      	strb	r3, [r7, #15]
      status = TIMER_CCU8_lInit(handle_ptr);
    }
#endif
  }

  return (status);
 802867c:	7bfb      	ldrb	r3, [r7, #15]
}
 802867e:	4618      	mov	r0, r3
 8028680:	3710      	adds	r7, #16
 8028682:	46bd      	mov	sp, r7
 8028684:	bd80      	pop	{r7, pc}
 8028686:	bf00      	nop

08028688 <TIMER_Start>:

/*
 * This function starts the timer to generate the events for the specified time_interval value
 */
TIMER_STATUS_t TIMER_Start(TIMER_t  *const handle_ptr)
{
 8028688:	b580      	push	{r7, lr}
 802868a:	b084      	sub	sp, #16
 802868c:	af00      	add	r7, sp, #0
 802868e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Start:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handle_ptr->initialized)
 8028690:	687b      	ldr	r3, [r7, #4]
 8028692:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8028696:	2b00      	cmp	r3, #0
 8028698:	d00c      	beq.n	80286b4 <TIMER_Start+0x2c>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 802869a:	687b      	ldr	r3, [r7, #4]
 802869c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80286a0:	2b00      	cmp	r3, #0
 80286a2:	d104      	bne.n	80286ae <TIMER_Start+0x26>
    {
      /* Start the timer manually */
      XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 80286a4:	687b      	ldr	r3, [r7, #4]
 80286a6:	695b      	ldr	r3, [r3, #20]
 80286a8:	4618      	mov	r0, r3
 80286aa:	f7ff ff77 	bl	802859c <XMC_CCU4_SLICE_StartTimer>
       {
      /* Start the timer manually */
      XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 80286ae:	2300      	movs	r3, #0
 80286b0:	73fb      	strb	r3, [r7, #15]
 80286b2:	e001      	b.n	80286b8 <TIMER_Start+0x30>
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 80286b4:	2301      	movs	r3, #1
 80286b6:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 80286b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80286ba:	4618      	mov	r0, r3
 80286bc:	3710      	adds	r7, #16
 80286be:	46bd      	mov	sp, r7
 80286c0:	bd80      	pop	{r7, pc}
 80286c2:	bf00      	nop

080286c4 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
 80286c4:	b580      	push	{r7, lr}
 80286c6:	b084      	sub	sp, #16
 80286c8:	af00      	add	r7, sp, #0
 80286ca:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
 80286cc:	687b      	ldr	r3, [r7, #4]
 80286ce:	691b      	ldr	r3, [r3, #16]
 80286d0:	4618      	mov	r0, r3
 80286d2:	f000 fe01 	bl	80292d8 <GLOBAL_CCU4_Init>
 80286d6:	4603      	mov	r3, r0
 80286d8:	73fb      	strb	r3, [r7, #15]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
 80286da:	687b      	ldr	r3, [r7, #4]
 80286dc:	691b      	ldr	r3, [r3, #16]
 80286de:	689a      	ldr	r2, [r3, #8]
 80286e0:	687b      	ldr	r3, [r7, #4]
 80286e2:	7e1b      	ldrb	r3, [r3, #24]
 80286e4:	4610      	mov	r0, r2
 80286e6:	4619      	mov	r1, r3
 80286e8:	f7ff ff48 	bl	802857c <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 80286ec:	687b      	ldr	r3, [r7, #4]
 80286ee:	695a      	ldr	r2, [r3, #20]
 80286f0:	687b      	ldr	r3, [r7, #4]
 80286f2:	69db      	ldr	r3, [r3, #28]
 80286f4:	4610      	mov	r0, r2
 80286f6:	4619      	mov	r1, r3
 80286f8:	f7fe fec6 	bl	8027488 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
 80286fc:	6878      	ldr	r0, [r7, #4]
 80286fe:	f000 f82d 	bl	802875c <TIMER_CCU4_lShadowTransfer>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 8028702:	687b      	ldr	r3, [r7, #4]
 8028704:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8028708:	2b00      	cmp	r3, #0
 802870a:	d00f      	beq.n	802872c <TIMER_CCU4_lInit+0x68>
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
 802870c:	687b      	ldr	r3, [r7, #4]
 802870e:	695a      	ldr	r2, [r3, #20]
 8028710:	687b      	ldr	r3, [r7, #4]
 8028712:	f893 3020 	ldrb.w	r3, [r3, #32]
 8028716:	4610      	mov	r0, r2
 8028718:	2100      	movs	r1, #0
 802871a:	461a      	mov	r2, r3
 802871c:	f7fe feea 	bl	80274f4 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8028720:	687b      	ldr	r3, [r7, #4]
 8028722:	695b      	ldr	r3, [r3, #20]
 8028724:	4618      	mov	r0, r3
 8028726:	2100      	movs	r1, #0
 8028728:	f7ff ff7a 	bl	8028620 <XMC_CCU4_SLICE_EnableEvent>
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
 802872c:	687b      	ldr	r3, [r7, #4]
 802872e:	695b      	ldr	r3, [r3, #20]
 8028730:	4618      	mov	r0, r3
 8028732:	f7ff ff3f 	bl	80285b4 <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 8028736:	687b      	ldr	r3, [r7, #4]
 8028738:	2201      	movs	r2, #1
 802873a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 802873e:	687b      	ldr	r3, [r7, #4]
 8028740:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8028744:	2b00      	cmp	r3, #0
 8028746:	d004      	beq.n	8028752 <TIMER_CCU4_lInit+0x8e>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8028748:	687b      	ldr	r3, [r7, #4]
 802874a:	695b      	ldr	r3, [r3, #20]
 802874c:	4618      	mov	r0, r3
 802874e:	f7ff ff25 	bl	802859c <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
 8028752:	7bfb      	ldrb	r3, [r7, #15]
}
 8028754:	4618      	mov	r0, r3
 8028756:	3710      	adds	r7, #16
 8028758:	46bd      	mov	sp, r7
 802875a:	bd80      	pop	{r7, pc}

0802875c <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
 802875c:	b580      	push	{r7, lr}
 802875e:	b082      	sub	sp, #8
 8028760:	af00      	add	r7, sp, #0
 8028762:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
 8028764:	687b      	ldr	r3, [r7, #4]
 8028766:	695a      	ldr	r2, [r3, #20]
 8028768:	687b      	ldr	r3, [r7, #4]
 802876a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 802876c:	4610      	mov	r0, r2
 802876e:	4619      	mov	r1, r3
 8028770:	f7ff ff2c 	bl	80285cc <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
 8028774:	687b      	ldr	r3, [r7, #4]
 8028776:	695b      	ldr	r3, [r3, #20]
 8028778:	4618      	mov	r0, r3
 802877a:	2100      	movs	r1, #0
 802877c:	f7ff ff34 	bl	80285e8 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 8028780:	687b      	ldr	r3, [r7, #4]
 8028782:	691b      	ldr	r3, [r3, #16]
 8028784:	689a      	ldr	r2, [r3, #8]
 8028786:	687b      	ldr	r3, [r7, #4]
 8028788:	68db      	ldr	r3, [r3, #12]
 802878a:	4610      	mov	r0, r2
 802878c:	4619      	mov	r1, r3
 802878e:	f7ff ff39 	bl	8028604 <XMC_CCU4_EnableShadowTransfer>
}
 8028792:	3708      	adds	r7, #8
 8028794:	46bd      	mov	sp, r7
 8028796:	bd80      	pop	{r7, pc}

08028798 <XMC_SPI_CH_SetTransmitMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
 8028798:	b480      	push	{r7}
 802879a:	b083      	sub	sp, #12
 802879c:	af00      	add	r7, sp, #0
 802879e:	6078      	str	r0, [r7, #4]
 80287a0:	460b      	mov	r3, r1
 80287a2:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 80287a4:	687b      	ldr	r3, [r7, #4]
 80287a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80287a8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
                 (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 80287ac:	78fb      	ldrb	r3, [r7, #3]
 80287ae:	019b      	lsls	r3, r3, #6
 80287b0:	b2db      	uxtb	r3, r3
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 80287b2:	431a      	orrs	r2, r3
 80287b4:	687b      	ldr	r3, [r7, #4]
 80287b6:	641a      	str	r2, [r3, #64]	; 0x40
                 (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
}
 80287b8:	370c      	adds	r7, #12
 80287ba:	46bd      	mov	sp, r7
 80287bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80287c0:	4770      	bx	lr
 80287c2:	bf00      	nop

080287c4 <XMC_DMA_CH_Enable>:
 * The function sets the GPDMA's CHENREG register to enable a DMA channel. Please
 * ensure that the GPDMA module itself is enabled before calling this function.
 * See ::XMC_DMA_Enable() for details.
 */
__STATIC_INLINE void XMC_DMA_CH_Enable(XMC_DMA_t *const dma, const uint8_t channel)
{
 80287c4:	b480      	push	{r7}
 80287c6:	b083      	sub	sp, #12
 80287c8:	af00      	add	r7, sp, #0
 80287ca:	6078      	str	r0, [r7, #4]
 80287cc:	460b      	mov	r3, r1
 80287ce:	70fb      	strb	r3, [r7, #3]
  dma->CHENREG = (uint32_t)(0x101UL << channel);
 80287d0:	78fb      	ldrb	r3, [r7, #3]
 80287d2:	f240 1201 	movw	r2, #257	; 0x101
 80287d6:	409a      	lsls	r2, r3
 80287d8:	687b      	ldr	r3, [r7, #4]
 80287da:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 80287de:	370c      	adds	r7, #12
 80287e0:	46bd      	mov	sp, r7
 80287e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80287e6:	4770      	bx	lr

080287e8 <XMC_DMA_CH_SetSourceAddress>:
 *
 * \par<b>Related API: </b><br>
 * ::XMC_DMA_CH_SetDestinationAddress() <br>
 */
__STATIC_INLINE void XMC_DMA_CH_SetSourceAddress(XMC_DMA_t *const dma, const uint8_t channel, uint32_t addr)
{
 80287e8:	b480      	push	{r7}
 80287ea:	b085      	sub	sp, #20
 80287ec:	af00      	add	r7, sp, #0
 80287ee:	60f8      	str	r0, [r7, #12]
 80287f0:	460b      	mov	r3, r1
 80287f2:	607a      	str	r2, [r7, #4]
 80287f4:	72fb      	strb	r3, [r7, #11]
  dma->CH[channel].SAR = addr;
 80287f6:	7afb      	ldrb	r3, [r7, #11]
 80287f8:	68fa      	ldr	r2, [r7, #12]
 80287fa:	2158      	movs	r1, #88	; 0x58
 80287fc:	fb01 f303 	mul.w	r3, r1, r3
 8028800:	4413      	add	r3, r2
 8028802:	687a      	ldr	r2, [r7, #4]
 8028804:	601a      	str	r2, [r3, #0]
}
 8028806:	3714      	adds	r7, #20
 8028808:	46bd      	mov	sp, r7
 802880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802880e:	4770      	bx	lr

08028810 <XMC_DMA_CH_SetDestinationAddress>:
 *
 * \par<b>Related API: </b><br>
 * ::XMC_DMA_CH_SetSourceAddress() <br>
 */
__STATIC_INLINE void XMC_DMA_CH_SetDestinationAddress(XMC_DMA_t *const dma, const uint8_t channel, uint32_t addr)
{
 8028810:	b480      	push	{r7}
 8028812:	b085      	sub	sp, #20
 8028814:	af00      	add	r7, sp, #0
 8028816:	60f8      	str	r0, [r7, #12]
 8028818:	460b      	mov	r3, r1
 802881a:	607a      	str	r2, [r7, #4]
 802881c:	72fb      	strb	r3, [r7, #11]
  dma->CH[channel].DAR = addr;
 802881e:	7afb      	ldrb	r3, [r7, #11]
 8028820:	68fa      	ldr	r2, [r7, #12]
 8028822:	2158      	movs	r1, #88	; 0x58
 8028824:	fb01 f303 	mul.w	r3, r1, r3
 8028828:	4413      	add	r3, r2
 802882a:	3308      	adds	r3, #8
 802882c:	687a      	ldr	r2, [r7, #4]
 802882e:	601a      	str	r2, [r3, #0]
}
 8028830:	3714      	adds	r7, #20
 8028832:	46bd      	mov	sp, r7
 8028834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028838:	4770      	bx	lr
 802883a:	bf00      	nop

0802883c <XMC_DMA_CH_SetBlockSize>:
 * The function may be called after enabling the DMA channel. Please
 * see ::XMC_DMA_CH_Enable() for more information.
 *
 */
__STATIC_INLINE void XMC_DMA_CH_SetBlockSize(XMC_DMA_t *const dma, const uint8_t channel, uint32_t block_size)
{
 802883c:	b480      	push	{r7}
 802883e:	b085      	sub	sp, #20
 8028840:	af00      	add	r7, sp, #0
 8028842:	60f8      	str	r0, [r7, #12]
 8028844:	460b      	mov	r3, r1
 8028846:	607a      	str	r2, [r7, #4]
 8028848:	72fb      	strb	r3, [r7, #11]
  dma->CH[channel].CTLH = block_size;
 802884a:	7afb      	ldrb	r3, [r7, #11]
 802884c:	68fa      	ldr	r2, [r7, #12]
 802884e:	2158      	movs	r1, #88	; 0x58
 8028850:	fb01 f303 	mul.w	r3, r1, r3
 8028854:	4413      	add	r3, r2
 8028856:	3318      	adds	r3, #24
 8028858:	687a      	ldr	r2, [r7, #4]
 802885a:	605a      	str	r2, [r3, #4]
}
 802885c:	3714      	adds	r7, #20
 802885e:	46bd      	mov	sp, r7
 8028860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028864:	4770      	bx	lr
 8028866:	bf00      	nop

08028868 <SPI_MASTER_Init>:

/*
 * This function initializes the SPI channel, based on UI configuration.
 */
SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle)
{
 8028868:	b580      	push	{r7, lr}
 802886a:	b084      	sub	sp, #16
 802886c:	af00      	add	r7, sp, #0
 802886e:	6078      	str	r0, [r7, #4]
  SPI_MASTER_STATUS_t status;

  XMC_ASSERT("SPI_MASTER_Init:handle NULL" , (handle != NULL));

  /* Configure the port registers and data input registers of SPI channel */
  status = handle->config->fptr_spi_master_config();
 8028870:	687b      	ldr	r3, [r7, #4]
 8028872:	685b      	ldr	r3, [r3, #4]
 8028874:	685b      	ldr	r3, [r3, #4]
 8028876:	4798      	blx	r3
 8028878:	4603      	mov	r3, r0
 802887a:	73fb      	strb	r3, [r7, #15]

  return status;
 802887c:	7bfb      	ldrb	r3, [r7, #15]
}
 802887e:	4618      	mov	r0, r3
 8028880:	3710      	adds	r7, #16
 8028882:	46bd      	mov	sp, r7
 8028884:	bd80      	pop	{r7, pc}
 8028886:	bf00      	nop

08028888 <SPI_MASTER_Transmit>:

  return status;
}

SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8028888:	b580      	push	{r7, lr}
 802888a:	b086      	sub	sp, #24
 802888c:	af00      	add	r7, sp, #0
 802888e:	60f8      	str	r0, [r7, #12]
 8028890:	60b9      	str	r1, [r7, #8]
 8028892:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;
  
   status = SPI_MASTER_STATUS_FAILURE;
 8028894:	2301      	movs	r3, #1
 8028896:	75fb      	strb	r3, [r7, #23]
    status = SPI_MASTER_StartTransmitIRQ(handle, dataptr, count);
  }
#endif

#if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
  if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 8028898:	68fb      	ldr	r3, [r7, #12]
 802889a:	685b      	ldr	r3, [r3, #4]
 802889c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80288a0:	2b01      	cmp	r3, #1
 80288a2:	d106      	bne.n	80288b2 <SPI_MASTER_Transmit+0x2a>
  {
    status = SPI_MASTER_StartTransmitDMA(handle, dataptr, count);
 80288a4:	68f8      	ldr	r0, [r7, #12]
 80288a6:	68b9      	ldr	r1, [r7, #8]
 80288a8:	687a      	ldr	r2, [r7, #4]
 80288aa:	f000 f807 	bl	80288bc <SPI_MASTER_StartTransmitDMA>
 80288ae:	4603      	mov	r3, r0
 80288b0:	75fb      	strb	r3, [r7, #23]
  {
    status = SPI_MASTER_lStartTransmitPolling(handle, dataptr, count);
  }
#endif

  return status;
 80288b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80288b4:	4618      	mov	r0, r3
 80288b6:	3718      	adds	r7, #24
 80288b8:	46bd      	mov	sp, r7
 80288ba:	bd80      	pop	{r7, pc}

080288bc <SPI_MASTER_StartTransmitDMA>:
}
#endif

#if(SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitDMA(const SPI_MASTER_t *const handle, uint8_t *data_ptr, uint32_t block_size)
{
 80288bc:	b580      	push	{r7, lr}
 80288be:	b088      	sub	sp, #32
 80288c0:	af00      	add	r7, sp, #0
 80288c2:	60f8      	str	r0, [r7, #12]
 80288c4:	60b9      	str	r1, [r7, #8]
 80288c6:	607a      	str	r2, [r7, #4]
  uint32_t dma_ctll;
  uint32_t mode;

  XMC_ASSERT("SPI_MASTER_StartTransmitDMA:handle NULL" , (handle != NULL));

  status = SPI_MASTER_STATUS_MODE_MISMATCH;
 80288c8:	2304      	movs	r3, #4
 80288ca:	77fb      	strb	r3, [r7, #31]
  runtime_handle = handle->runtime;
 80288cc:	68fb      	ldr	r3, [r7, #12]
 80288ce:	689b      	ldr	r3, [r3, #8]
 80288d0:	617b      	str	r3, [r7, #20]

  if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 80288d2:	68fb      	ldr	r3, [r7, #12]
 80288d4:	685b      	ldr	r3, [r3, #4]
 80288d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80288da:	2b01      	cmp	r3, #1
 80288dc:	f040 80bc 	bne.w	8028a58 <SPI_MASTER_StartTransmitDMA+0x19c>
  {
    /* Check whether SPI channel is free or not */
    if (false == runtime_handle->tx_busy)
 80288e0:	697b      	ldr	r3, [r7, #20]
 80288e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80288e6:	b2db      	uxtb	r3, r3
 80288e8:	f083 0301 	eor.w	r3, r3, #1
 80288ec:	b2db      	uxtb	r3, r3
 80288ee:	2b00      	cmp	r3, #0
 80288f0:	f000 80b0 	beq.w	8028a54 <SPI_MASTER_StartTransmitDMA+0x198>
    {
      /* Check data pointer is valid or not */
      if ((data_ptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 80288f4:	68bb      	ldr	r3, [r7, #8]
 80288f6:	2b00      	cmp	r3, #0
 80288f8:	f000 80a9 	beq.w	8028a4e <SPI_MASTER_StartTransmitDMA+0x192>
 80288fc:	687b      	ldr	r3, [r7, #4]
 80288fe:	2b00      	cmp	r3, #0
 8028900:	f000 80a5 	beq.w	8028a4e <SPI_MASTER_StartTransmitDMA+0x192>
 8028904:	687b      	ldr	r3, [r7, #4]
 8028906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802890a:	f080 80a0 	bcs.w	8028a4e <SPI_MASTER_StartTransmitDMA+0x192>
      {
        /* Obtain the address of data, size of data */
        runtime_handle->tx_data_count = block_size;
 802890e:	697b      	ldr	r3, [r7, #20]
 8028910:	687a      	ldr	r2, [r7, #4]
 8028912:	605a      	str	r2, [r3, #4]
        /* Initialize to first index and set the busy flag */
        runtime_handle->tx_data_index = 0U;
 8028914:	697b      	ldr	r3, [r7, #20]
 8028916:	2200      	movs	r2, #0
 8028918:	609a      	str	r2, [r3, #8]
        runtime_handle->tx_busy = true;
 802891a:	697b      	ldr	r3, [r7, #20]
 802891c:	2201      	movs	r2, #1
 802891e:	f883 2020 	strb.w	r2, [r3, #32]

        if (runtime_handle->tx_data_dummy == true)
 8028922:	697b      	ldr	r3, [r7, #20]
 8028924:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8028928:	b2db      	uxtb	r3, r3
 802892a:	2b00      	cmp	r3, #0
 802892c:	d029      	beq.n	8028982 <SPI_MASTER_StartTransmitDMA+0xc6>
        {
          dma_ctll = (uint32_t)handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 802892e:	68fb      	ldr	r3, [r7, #12]
 8028930:	68db      	ldr	r3, [r3, #12]
 8028932:	681a      	ldr	r2, [r3, #0]
 8028934:	68fb      	ldr	r3, [r7, #12]
 8028936:	7f5b      	ldrb	r3, [r3, #29]
 8028938:	4619      	mov	r1, r3
 802893a:	2358      	movs	r3, #88	; 0x58
 802893c:	fb03 f301 	mul.w	r3, r3, r1
 8028940:	4413      	add	r3, r2
 8028942:	3318      	adds	r3, #24
 8028944:	681b      	ldr	r3, [r3, #0]
 8028946:	613b      	str	r3, [r7, #16]

          dma_ctll = (uint32_t)(dma_ctll & (uint32_t)(~(GPDMA0_CH_CTLL_SINC_Msk))) |
 8028948:	693b      	ldr	r3, [r7, #16]
 802894a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 802894e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8028952:	613b      	str	r3, [r7, #16]
                               ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_NO_CHANGE << GPDMA0_CH_CTLL_SINC_Pos);

          handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 8028954:	68fb      	ldr	r3, [r7, #12]
 8028956:	68db      	ldr	r3, [r3, #12]
 8028958:	681a      	ldr	r2, [r3, #0]
 802895a:	68fb      	ldr	r3, [r7, #12]
 802895c:	7f5b      	ldrb	r3, [r3, #29]
 802895e:	4619      	mov	r1, r3
 8028960:	2358      	movs	r3, #88	; 0x58
 8028962:	fb03 f301 	mul.w	r3, r3, r1
 8028966:	4413      	add	r3, r2
 8028968:	3318      	adds	r3, #24
 802896a:	693a      	ldr	r2, [r7, #16]
 802896c:	601a      	str	r2, [r3, #0]
          mode = (uint32_t)((uint32_t)handle->runtime->spi_master_mode & 0xfffbU);
 802896e:	68fb      	ldr	r3, [r7, #12]
 8028970:	689b      	ldr	r3, [r3, #8]
 8028972:	7f1b      	ldrb	r3, [r3, #28]
 8028974:	b2db      	uxtb	r3, r3
 8028976:	461a      	mov	r2, r3
 8028978:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 802897c:	4013      	ands	r3, r2
 802897e:	61bb      	str	r3, [r7, #24]
 8028980:	e025      	b.n	80289ce <SPI_MASTER_StartTransmitDMA+0x112>
        }
        else
        {
          runtime_handle->tx_data = data_ptr;
 8028982:	697b      	ldr	r3, [r7, #20]
 8028984:	68ba      	ldr	r2, [r7, #8]
 8028986:	619a      	str	r2, [r3, #24]
          dma_ctll = handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 8028988:	68fb      	ldr	r3, [r7, #12]
 802898a:	68db      	ldr	r3, [r3, #12]
 802898c:	681a      	ldr	r2, [r3, #0]
 802898e:	68fb      	ldr	r3, [r7, #12]
 8028990:	7f5b      	ldrb	r3, [r3, #29]
 8028992:	4619      	mov	r1, r3
 8028994:	2358      	movs	r3, #88	; 0x58
 8028996:	fb03 f301 	mul.w	r3, r3, r1
 802899a:	4413      	add	r3, r2
 802899c:	3318      	adds	r3, #24
 802899e:	681b      	ldr	r3, [r3, #0]
 80289a0:	613b      	str	r3, [r7, #16]

          dma_ctll = (uint32_t)(dma_ctll & (~GPDMA0_CH_CTLL_SINC_Msk)) |
 80289a2:	693b      	ldr	r3, [r7, #16]
 80289a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80289a8:	613b      	str	r3, [r7, #16]
                               ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_INCREMENT << GPDMA0_CH_CTLL_SINC_Pos);

          handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 80289aa:	68fb      	ldr	r3, [r7, #12]
 80289ac:	68db      	ldr	r3, [r3, #12]
 80289ae:	681a      	ldr	r2, [r3, #0]
 80289b0:	68fb      	ldr	r3, [r7, #12]
 80289b2:	7f5b      	ldrb	r3, [r3, #29]
 80289b4:	4619      	mov	r1, r3
 80289b6:	2358      	movs	r3, #88	; 0x58
 80289b8:	fb03 f301 	mul.w	r3, r3, r1
 80289bc:	4413      	add	r3, r2
 80289be:	3318      	adds	r3, #24
 80289c0:	693a      	ldr	r2, [r7, #16]
 80289c2:	601a      	str	r2, [r3, #0]
          mode = (uint32_t)handle->runtime->spi_master_mode;
 80289c4:	68fb      	ldr	r3, [r7, #12]
 80289c6:	689b      	ldr	r3, [r3, #8]
 80289c8:	7f1b      	ldrb	r3, [r3, #28]
 80289ca:	b2db      	uxtb	r3, r3
 80289cc:	61bb      	str	r3, [r7, #24]
        }

        /* Enable transmit event generation */
        XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)XMC_SPI_CH_EVENT_RECEIVE_START);
 80289ce:	68fb      	ldr	r3, [r7, #12]
 80289d0:	681b      	ldr	r3, [r3, #0]
 80289d2:	4618      	mov	r0, r3
 80289d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80289d8:	f7ff fbd6 	bl	8028188 <XMC_SPI_CH_EnableEvent>

        XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_tx_number, block_size);
 80289dc:	68fb      	ldr	r3, [r7, #12]
 80289de:	68db      	ldr	r3, [r3, #12]
 80289e0:	681a      	ldr	r2, [r3, #0]
 80289e2:	68fb      	ldr	r3, [r7, #12]
 80289e4:	7f5b      	ldrb	r3, [r3, #29]
 80289e6:	4610      	mov	r0, r2
 80289e8:	4619      	mov	r1, r3
 80289ea:	687a      	ldr	r2, [r7, #4]
 80289ec:	f7ff ff26 	bl	802883c <XMC_DMA_CH_SetBlockSize>

        XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma, handle->dma_ch_tx_number, (uint32_t)runtime_handle->tx_data);
 80289f0:	68fb      	ldr	r3, [r7, #12]
 80289f2:	68db      	ldr	r3, [r3, #12]
 80289f4:	6819      	ldr	r1, [r3, #0]
 80289f6:	68fb      	ldr	r3, [r7, #12]
 80289f8:	7f5a      	ldrb	r2, [r3, #29]
 80289fa:	697b      	ldr	r3, [r7, #20]
 80289fc:	699b      	ldr	r3, [r3, #24]
 80289fe:	4608      	mov	r0, r1
 8028a00:	4611      	mov	r1, r2
 8028a02:	461a      	mov	r2, r3
 8028a04:	f7ff fef0 	bl	80287e8 <XMC_DMA_CH_SetSourceAddress>

        XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 8028a08:	68fb      	ldr	r3, [r7, #12]
 8028a0a:	681a      	ldr	r2, [r3, #0]
 8028a0c:	697b      	ldr	r3, [r7, #20]
 8028a0e:	7f1b      	ldrb	r3, [r3, #28]
 8028a10:	b2db      	uxtb	r3, r3
 8028a12:	4610      	mov	r0, r2
 8028a14:	4619      	mov	r1, r3
 8028a16:	f7ff febf 	bl	8028798 <XMC_SPI_CH_SetTransmitMode>

        XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma,
 8028a1a:	68fb      	ldr	r3, [r7, #12]
 8028a1c:	68db      	ldr	r3, [r3, #12]
 8028a1e:	6818      	ldr	r0, [r3, #0]
 8028a20:	68fb      	ldr	r3, [r7, #12]
 8028a22:	7f59      	ldrb	r1, [r3, #29]
                                         handle->dma_ch_tx_number,
                                         (uint32_t)&(handle->channel->TBUF[mode]));
 8028a24:	68fb      	ldr	r3, [r7, #12]
 8028a26:	681a      	ldr	r2, [r3, #0]
 8028a28:	69bb      	ldr	r3, [r7, #24]
 8028a2a:	3320      	adds	r3, #32
 8028a2c:	009b      	lsls	r3, r3, #2
 8028a2e:	4413      	add	r3, r2

        XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma, handle->dma_ch_tx_number, (uint32_t)runtime_handle->tx_data);

        XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);

        XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma,
 8028a30:	461a      	mov	r2, r3
 8028a32:	f7ff feed 	bl	8028810 <XMC_DMA_CH_SetDestinationAddress>
                                         handle->dma_ch_tx_number,
                                         (uint32_t)&(handle->channel->TBUF[mode]));

        status = SPI_MASTER_STATUS_SUCCESS;
 8028a36:	2300      	movs	r3, #0
 8028a38:	77fb      	strb	r3, [r7, #31]

        XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_tx_number);
 8028a3a:	68fb      	ldr	r3, [r7, #12]
 8028a3c:	68db      	ldr	r3, [r3, #12]
 8028a3e:	681a      	ldr	r2, [r3, #0]
 8028a40:	68fb      	ldr	r3, [r7, #12]
 8028a42:	7f5b      	ldrb	r3, [r3, #29]
 8028a44:	4610      	mov	r0, r2
 8028a46:	4619      	mov	r1, r3
 8028a48:	f7ff febc 	bl	80287c4 <XMC_DMA_CH_Enable>
 8028a4c:	e004      	b.n	8028a58 <SPI_MASTER_StartTransmitDMA+0x19c>
      }
      else
      {
        status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8028a4e:	2303      	movs	r3, #3
 8028a50:	77fb      	strb	r3, [r7, #31]
 8028a52:	e001      	b.n	8028a58 <SPI_MASTER_StartTransmitDMA+0x19c>
      }
    }
    else
    {
      status = SPI_MASTER_STATUS_BUSY;
 8028a54:	2302      	movs	r3, #2
 8028a56:	77fb      	strb	r3, [r7, #31]
    }
  }

  return status;
 8028a58:	7ffb      	ldrb	r3, [r7, #31]
}
 8028a5a:	4618      	mov	r0, r3
 8028a5c:	3720      	adds	r7, #32
 8028a5e:	46bd      	mov	sp, r7
 8028a60:	bd80      	pop	{r7, pc}
 8028a62:	bf00      	nop

08028a64 <SPI_MASTER_Transfer>:
 */
SPI_MASTER_STATUS_t SPI_MASTER_Transfer(const SPI_MASTER_t *const handle,
                                        uint8_t* tx_dataptr,
                                        uint8_t* rx_dataptr,
                                        uint32_t count)
{
 8028a64:	b580      	push	{r7, lr}
 8028a66:	b086      	sub	sp, #24
 8028a68:	af00      	add	r7, sp, #0
 8028a6a:	60f8      	str	r0, [r7, #12]
 8028a6c:	60b9      	str	r1, [r7, #8]
 8028a6e:	607a      	str	r2, [r7, #4]
 8028a70:	603b      	str	r3, [r7, #0]
  SPI_MASTER_STATUS_t status;
  SPI_MASTER_RUNTIME_t * runtime_handle;

  XMC_ASSERT("SPI_MASTER_Transfer:handle NULL" , (handle != NULL));

  status = SPI_MASTER_STATUS_BUSY;
 8028a72:	2302      	movs	r3, #2
 8028a74:	75fb      	strb	r3, [r7, #23]
  runtime_handle = handle->runtime;
 8028a76:	68fb      	ldr	r3, [r7, #12]
 8028a78:	689b      	ldr	r3, [r3, #8]
 8028a7a:	613b      	str	r3, [r7, #16]

  if (XMC_SPI_CH_MODE_STANDARD == runtime_handle->spi_master_mode)
 8028a7c:	693b      	ldr	r3, [r7, #16]
 8028a7e:	7f1b      	ldrb	r3, [r3, #28]
 8028a80:	b2db      	uxtb	r3, r3
 8028a82:	2b00      	cmp	r3, #0
 8028a84:	d13f      	bne.n	8028b06 <SPI_MASTER_Transfer+0xa2>
  {
    /* Check whether SPI channel is free or not */
    if ((tx_dataptr != NULL) && (rx_dataptr != NULL) && (count > 0U))
 8028a86:	68bb      	ldr	r3, [r7, #8]
 8028a88:	2b00      	cmp	r3, #0
 8028a8a:	d038      	beq.n	8028afe <SPI_MASTER_Transfer+0x9a>
 8028a8c:	687b      	ldr	r3, [r7, #4]
 8028a8e:	2b00      	cmp	r3, #0
 8028a90:	d035      	beq.n	8028afe <SPI_MASTER_Transfer+0x9a>
 8028a92:	683b      	ldr	r3, [r7, #0]
 8028a94:	2b00      	cmp	r3, #0
 8028a96:	d032      	beq.n	8028afe <SPI_MASTER_Transfer+0x9a>
    {
      /*Check data pointer is valid or not*/
      if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 8028a98:	693b      	ldr	r3, [r7, #16]
 8028a9a:	7fdb      	ldrb	r3, [r3, #31]
 8028a9c:	b2db      	uxtb	r3, r3
 8028a9e:	f083 0301 	eor.w	r3, r3, #1
 8028aa2:	b2db      	uxtb	r3, r3
 8028aa4:	2b00      	cmp	r3, #0
 8028aa6:	d029      	beq.n	8028afc <SPI_MASTER_Transfer+0x98>
 8028aa8:	693b      	ldr	r3, [r7, #16]
 8028aaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8028aae:	b2db      	uxtb	r3, r3
 8028ab0:	f083 0301 	eor.w	r3, r3, #1
 8028ab4:	b2db      	uxtb	r3, r3
 8028ab6:	2b00      	cmp	r3, #0
 8028ab8:	d020      	beq.n	8028afc <SPI_MASTER_Transfer+0x98>
      {
        runtime_handle->rx_busy = true;
 8028aba:	693b      	ldr	r3, [r7, #16]
 8028abc:	2201      	movs	r2, #1
 8028abe:	77da      	strb	r2, [r3, #31]
        runtime_handle->rx_data = rx_dataptr;
 8028ac0:	693b      	ldr	r3, [r7, #16]
 8028ac2:	687a      	ldr	r2, [r7, #4]
 8028ac4:	615a      	str	r2, [r3, #20]
        runtime_handle->tx_data = tx_dataptr;
 8028ac6:	693b      	ldr	r3, [r7, #16]
 8028ac8:	68ba      	ldr	r2, [r7, #8]
 8028aca:	619a      	str	r2, [r3, #24]
        runtime_handle->tx_data_count = count;
 8028acc:	693b      	ldr	r3, [r7, #16]
 8028ace:	683a      	ldr	r2, [r7, #0]
 8028ad0:	605a      	str	r2, [r3, #4]
        runtime_handle->tx_data_dummy = false;
 8028ad2:	693b      	ldr	r3, [r7, #16]
 8028ad4:	2200      	movs	r2, #0
 8028ad6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        runtime_handle->rx_data_dummy = false;
 8028ada:	693b      	ldr	r3, [r7, #16]
 8028adc:	2200      	movs	r2, #0
 8028ade:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        {
          status = SPI_MASTER_lReceiveIRQ(handle, count);
        }
#endif
#if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
        if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 8028ae2:	68fb      	ldr	r3, [r7, #12]
 8028ae4:	685b      	ldr	r3, [r3, #4]
 8028ae6:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8028aea:	2b01      	cmp	r3, #1
 8028aec:	d106      	bne.n	8028afc <SPI_MASTER_Transfer+0x98>
        {
          status = SPI_MASTER_lReceiveDMA(handle, count);
 8028aee:	68f8      	ldr	r0, [r7, #12]
 8028af0:	6839      	ldr	r1, [r7, #0]
 8028af2:	f000 f80f 	bl	8028b14 <SPI_MASTER_lReceiveDMA>
 8028af6:	4603      	mov	r3, r0
 8028af8:	75fb      	strb	r3, [r7, #23]
  {
    /* Check whether SPI channel is free or not */
    if ((tx_dataptr != NULL) && (rx_dataptr != NULL) && (count > 0U))
    {
      /*Check data pointer is valid or not*/
      if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 8028afa:	e003      	b.n	8028b04 <SPI_MASTER_Transfer+0xa0>
 8028afc:	e002      	b.n	8028b04 <SPI_MASTER_Transfer+0xa0>
#endif
      }
    }
    else
    {
      status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8028afe:	2303      	movs	r3, #3
 8028b00:	75fb      	strb	r3, [r7, #23]
 8028b02:	e002      	b.n	8028b0a <SPI_MASTER_Transfer+0xa6>
 8028b04:	e001      	b.n	8028b0a <SPI_MASTER_Transfer+0xa6>
    }
  }
  else
  {
    status = SPI_MASTER_STATUS_FAILURE;
 8028b06:	2301      	movs	r3, #1
 8028b08:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8028b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8028b0c:	4618      	mov	r0, r3
 8028b0e:	3718      	adds	r7, #24
 8028b10:	46bd      	mov	sp, r7
 8028b12:	bd80      	pop	{r7, pc}

08028b14 <SPI_MASTER_lReceiveDMA>:
}
#endif

#if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
SPI_MASTER_STATUS_t SPI_MASTER_lReceiveDMA(const SPI_MASTER_t *const handle, uint32_t block_size)
{
 8028b14:	b580      	push	{r7, lr}
 8028b16:	b084      	sub	sp, #16
 8028b18:	af00      	add	r7, sp, #0
 8028b1a:	6078      	str	r0, [r7, #4]
 8028b1c:	6039      	str	r1, [r7, #0]
  SPI_MASTER_STATUS_t status;
  SPI_MASTER_RUNTIME_t * runtime_handle;

  runtime_handle = handle->runtime;
 8028b1e:	687b      	ldr	r3, [r7, #4]
 8028b20:	689b      	ldr	r3, [r3, #8]
 8028b22:	60fb      	str	r3, [r7, #12]
  runtime_handle->rx_data_index = 0U;
 8028b24:	68fb      	ldr	r3, [r7, #12]
 8028b26:	2200      	movs	r2, #0
 8028b28:	611a      	str	r2, [r3, #16]
  runtime_handle->rx_data_count = (uint32_t)block_size;
 8028b2a:	68fb      	ldr	r3, [r7, #12]
 8028b2c:	683a      	ldr	r2, [r7, #0]
 8028b2e:	60da      	str	r2, [r3, #12]

  SPI_MASTER_lStdRBUFFlush(handle->channel);
 8028b30:	687b      	ldr	r3, [r7, #4]
 8028b32:	681b      	ldr	r3, [r3, #0]
 8028b34:	4618      	mov	r0, r3
 8028b36:	f000 f847 	bl	8028bc8 <SPI_MASTER_lStdRBUFFlush>

  XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
 8028b3a:	687b      	ldr	r3, [r7, #4]
 8028b3c:	681b      	ldr	r3, [r3, #0]
 8028b3e:	4618      	mov	r0, r3
 8028b40:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8028b44:	f7ff fb20 	bl	8028188 <XMC_SPI_CH_EnableEvent>

  XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_rx_number, runtime_handle->rx_data_count);
 8028b48:	687b      	ldr	r3, [r7, #4]
 8028b4a:	68db      	ldr	r3, [r3, #12]
 8028b4c:	6819      	ldr	r1, [r3, #0]
 8028b4e:	687b      	ldr	r3, [r7, #4]
 8028b50:	7f1a      	ldrb	r2, [r3, #28]
 8028b52:	68fb      	ldr	r3, [r7, #12]
 8028b54:	68db      	ldr	r3, [r3, #12]
 8028b56:	4608      	mov	r0, r1
 8028b58:	4611      	mov	r1, r2
 8028b5a:	461a      	mov	r2, r3
 8028b5c:	f7ff fe6e 	bl	802883c <XMC_DMA_CH_SetBlockSize>

  XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma,
 8028b60:	687b      	ldr	r3, [r7, #4]
 8028b62:	68db      	ldr	r3, [r3, #12]
 8028b64:	6819      	ldr	r1, [r3, #0]
 8028b66:	687b      	ldr	r3, [r7, #4]
 8028b68:	7f1a      	ldrb	r2, [r3, #28]
                              handle->dma_ch_rx_number,
                              (uint32_t)&(handle->channel->RBUF));
 8028b6a:	687b      	ldr	r3, [r7, #4]
 8028b6c:	681b      	ldr	r3, [r3, #0]
 8028b6e:	3354      	adds	r3, #84	; 0x54

  XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);

  XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_rx_number, runtime_handle->rx_data_count);

  XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma,
 8028b70:	4608      	mov	r0, r1
 8028b72:	4611      	mov	r1, r2
 8028b74:	461a      	mov	r2, r3
 8028b76:	f7ff fe37 	bl	80287e8 <XMC_DMA_CH_SetSourceAddress>
                              handle->dma_ch_rx_number,
                              (uint32_t)&(handle->channel->RBUF));

  XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma, handle->dma_ch_rx_number, (uint32_t)runtime_handle->rx_data);
 8028b7a:	687b      	ldr	r3, [r7, #4]
 8028b7c:	68db      	ldr	r3, [r3, #12]
 8028b7e:	6819      	ldr	r1, [r3, #0]
 8028b80:	687b      	ldr	r3, [r7, #4]
 8028b82:	7f1a      	ldrb	r2, [r3, #28]
 8028b84:	68fb      	ldr	r3, [r7, #12]
 8028b86:	695b      	ldr	r3, [r3, #20]
 8028b88:	4608      	mov	r0, r1
 8028b8a:	4611      	mov	r1, r2
 8028b8c:	461a      	mov	r2, r3
 8028b8e:	f7ff fe3f 	bl	8028810 <XMC_DMA_CH_SetDestinationAddress>

  status = SPI_MASTER_STATUS_SUCCESS;
 8028b92:	2300      	movs	r3, #0
 8028b94:	72fb      	strb	r3, [r7, #11]

  XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_rx_number);
 8028b96:	687b      	ldr	r3, [r7, #4]
 8028b98:	68db      	ldr	r3, [r3, #12]
 8028b9a:	681a      	ldr	r2, [r3, #0]
 8028b9c:	687b      	ldr	r3, [r7, #4]
 8028b9e:	7f1b      	ldrb	r3, [r3, #28]
 8028ba0:	4610      	mov	r0, r2
 8028ba2:	4619      	mov	r1, r3
 8028ba4:	f7ff fe0e 	bl	80287c4 <XMC_DMA_CH_Enable>

  /* Call the transmit, to receive the data synchronously */
  status = SPI_MASTER_Transmit(handle, runtime_handle->tx_data, runtime_handle->tx_data_count);
 8028ba8:	68fb      	ldr	r3, [r7, #12]
 8028baa:	699a      	ldr	r2, [r3, #24]
 8028bac:	68fb      	ldr	r3, [r7, #12]
 8028bae:	685b      	ldr	r3, [r3, #4]
 8028bb0:	6878      	ldr	r0, [r7, #4]
 8028bb2:	4611      	mov	r1, r2
 8028bb4:	461a      	mov	r2, r3
 8028bb6:	f7ff fe67 	bl	8028888 <SPI_MASTER_Transmit>
 8028bba:	4603      	mov	r3, r0
 8028bbc:	72fb      	strb	r3, [r7, #11]

  return status;
 8028bbe:	7afb      	ldrb	r3, [r7, #11]
}
 8028bc0:	4618      	mov	r0, r3
 8028bc2:	3710      	adds	r7, #16
 8028bc4:	46bd      	mov	sp, r7
 8028bc6:	bd80      	pop	{r7, pc}

08028bc8 <SPI_MASTER_lStdRBUFFlush>:

/*
 * Clears the receive buffers
 */
static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel)
{
 8028bc8:	b580      	push	{r7, lr}
 8028bca:	b082      	sub	sp, #8
 8028bcc:	af00      	add	r7, sp, #0
 8028bce:	6078      	str	r0, [r7, #4]
  /* Clear RBF0 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 8028bd0:	6878      	ldr	r0, [r7, #4]
 8028bd2:	f7ff fabf 	bl	8028154 <XMC_SPI_CH_GetReceivedData>
  /* Clear RBF1 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 8028bd6:	6878      	ldr	r0, [r7, #4]
 8028bd8:	f7ff fabc 	bl	8028154 <XMC_SPI_CH_GetReceivedData>
}
 8028bdc:	3708      	adds	r7, #8
 8028bde:	46bd      	mov	sp, r7
 8028be0:	bd80      	pop	{r7, pc}
 8028be2:	bf00      	nop

08028be4 <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8028be4:	b480      	push	{r7}
 8028be6:	b083      	sub	sp, #12
 8028be8:	af00      	add	r7, sp, #0
 8028bea:	6078      	str	r0, [r7, #4]
 8028bec:	460b      	mov	r3, r1
 8028bee:	70fb      	strb	r3, [r7, #3]
 8028bf0:	4613      	mov	r3, r2
 8028bf2:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8028bf4:	78f8      	ldrb	r0, [r7, #3]
 8028bf6:	78fb      	ldrb	r3, [r7, #3]
 8028bf8:	687a      	ldr	r2, [r7, #4]
 8028bfa:	3306      	adds	r3, #6
 8028bfc:	009b      	lsls	r3, r3, #2
 8028bfe:	4413      	add	r3, r2
 8028c00:	685b      	ldr	r3, [r3, #4]
 8028c02:	f023 0207 	bic.w	r2, r3, #7
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8028c06:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8028c08:	431a      	orrs	r2, r3
 8028c0a:	6879      	ldr	r1, [r7, #4]
 8028c0c:	1d83      	adds	r3, r0, #6
 8028c0e:	009b      	lsls	r3, r3, #2
 8028c10:	440b      	add	r3, r1
 8028c12:	605a      	str	r2, [r3, #4]
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8028c14:	370c      	adds	r7, #12
 8028c16:	46bd      	mov	sp, r7
 8028c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028c1c:	4770      	bx	lr
 8028c1e:	bf00      	nop

08028c20 <XMC_USIC_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8028c20:	b480      	push	{r7}
 8028c22:	b083      	sub	sp, #12
 8028c24:	af00      	add	r7, sp, #0
 8028c26:	6078      	str	r0, [r7, #4]
 8028c28:	460b      	mov	r3, r1
 8028c2a:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8028c2c:	687b      	ldr	r3, [r7, #4]
 8028c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8028c30:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
 8028c34:	78fb      	ldrb	r3, [r7, #3]
 8028c36:	3b01      	subs	r3, #1
 8028c38:	061b      	lsls	r3, r3, #24
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8028c3a:	431a      	orrs	r2, r3
 8028c3c:	687b      	ldr	r3, [r7, #4]
 8028c3e:	635a      	str	r2, [r3, #52]	; 0x34
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
}
 8028c40:	370c      	adds	r7, #12
 8028c42:	46bd      	mov	sp, r7
 8028c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028c48:	4770      	bx	lr
 8028c4a:	bf00      	nop

08028c4c <XMC_USIC_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8028c4c:	b480      	push	{r7}
 8028c4e:	b083      	sub	sp, #12
 8028c50:	af00      	add	r7, sp, #0
 8028c52:	6078      	str	r0, [r7, #4]
 8028c54:	460b      	mov	r3, r1
 8028c56:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 8028c58:	687b      	ldr	r3, [r7, #4]
 8028c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8028c5c:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 8028c60:	78fb      	ldrb	r3, [r7, #3]
 8028c62:	3b01      	subs	r3, #1
 8028c64:	041b      	lsls	r3, r3, #16
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 8028c66:	431a      	orrs	r2, r3
 8028c68:	687b      	ldr	r3, [r7, #4]
 8028c6a:	635a      	str	r2, [r3, #52]	; 0x34
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
}
 8028c6c:	370c      	adds	r7, #12
 8028c6e:	46bd      	mov	sp, r7
 8028c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028c74:	4770      	bx	lr
 8028c76:	bf00      	nop

08028c78 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8028c78:	b480      	push	{r7}
 8028c7a:	b083      	sub	sp, #12
 8028c7c:	af00      	add	r7, sp, #0
 8028c7e:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8028c80:	687b      	ldr	r3, [r7, #4]
 8028c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028c84:	b2db      	uxtb	r3, r3
 8028c86:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8028c8a:	b2db      	uxtb	r3, r3
}
 8028c8c:	4618      	mov	r0, r3
 8028c8e:	370c      	adds	r7, #12
 8028c90:	46bd      	mov	sp, r7
 8028c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028c96:	4770      	bx	lr

08028c98 <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
 8028c98:	b480      	push	{r7}
 8028c9a:	b083      	sub	sp, #12
 8028c9c:	af00      	add	r7, sp, #0
 8028c9e:	6078      	str	r0, [r7, #4]
 8028ca0:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
 8028ca2:	683b      	ldr	r3, [r7, #0]
 8028ca4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8028ca8:	409a      	lsls	r2, r3
 8028caa:	687b      	ldr	r3, [r7, #4]
 8028cac:	669a      	str	r2, [r3, #104]	; 0x68
}
 8028cae:	370c      	adds	r7, #12
 8028cb0:	46bd      	mov	sp, r7
 8028cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028cb6:	4770      	bx	lr

08028cb8 <XMC_USIC_CH_ConfigureShiftClockOutput>:
 *
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8028cb8:	b480      	push	{r7}
 8028cba:	b085      	sub	sp, #20
 8028cbc:	af00      	add	r7, sp, #0
 8028cbe:	60f8      	str	r0, [r7, #12]
 8028cc0:	60b9      	str	r1, [r7, #8]
 8028cc2:	607a      	str	r2, [r7, #4]
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8028cc4:	68fb      	ldr	r3, [r7, #12]
 8028cc6:	695b      	ldr	r3, [r3, #20]
 8028cc8:	f023 4250 	bic.w	r2, r3, #3489660928	; 0xd0000000
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
 8028ccc:	68bb      	ldr	r3, [r7, #8]
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
 8028cce:	431a      	orrs	r2, r3
                 (uint32_t)passive_level |
 8028cd0:	687b      	ldr	r3, [r7, #4]
 8028cd2:	431a      	orrs	r2, r3
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8028cd4:	68fb      	ldr	r3, [r7, #12]
 8028cd6:	615a      	str	r2, [r3, #20]
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
                 (uint32_t)clock_output;
}
 8028cd8:	3714      	adds	r7, #20
 8028cda:	46bd      	mov	sp, r7
 8028cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028ce0:	4770      	bx	lr
 8028ce2:	bf00      	nop

08028ce4 <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 8028ce4:	b480      	push	{r7}
 8028ce6:	b083      	sub	sp, #12
 8028ce8:	af00      	add	r7, sp, #0
 8028cea:	6078      	str	r0, [r7, #4]
 8028cec:	460b      	mov	r3, r1
 8028cee:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 8028cf0:	687b      	ldr	r3, [r7, #4]
 8028cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028cf4:	f023 020f 	bic.w	r2, r3, #15
 8028cf8:	78fb      	ldrb	r3, [r7, #3]
 8028cfa:	431a      	orrs	r2, r3
 8028cfc:	687b      	ldr	r3, [r7, #4]
 8028cfe:	641a      	str	r2, [r3, #64]	; 0x40
}
 8028d00:	370c      	adds	r7, #12
 8028d02:	46bd      	mov	sp, r7
 8028d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028d08:	4770      	bx	lr
 8028d0a:	bf00      	nop

08028d0c <XMC_SPI_CH_Init>:
 * <li>Set polarity for the Slave signal,</li>
 * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 * </ul>
 */
__STATIC_INLINE void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config)
{
 8028d0c:	b580      	push	{r7, lr}
 8028d0e:	b082      	sub	sp, #8
 8028d10:	af00      	add	r7, sp, #0
 8028d12:	6078      	str	r0, [r7, #4]
 8028d14:	6039      	str	r1, [r7, #0]
  XMC_SPI_CH_InitEx(channel, config, true);
 8028d16:	6878      	ldr	r0, [r7, #4]
 8028d18:	6839      	ldr	r1, [r7, #0]
 8028d1a:	2201      	movs	r2, #1
 8028d1c:	f7ff f9d4 	bl	80280c8 <XMC_SPI_CH_InitEx>
}
 8028d20:	3708      	adds	r7, #8
 8028d22:	46bd      	mov	sp, r7
 8028d24:	bd80      	pop	{r7, pc}
 8028d26:	bf00      	nop

08028d28 <XMC_SPI_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 */
__STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
{
 8028d28:	b580      	push	{r7, lr}
 8028d2a:	b082      	sub	sp, #8
 8028d2c:	af00      	add	r7, sp, #0
 8028d2e:	6078      	str	r0, [r7, #4]
  /* USIC channel in SPI mode */
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 8028d30:	6878      	ldr	r0, [r7, #4]
 8028d32:	2101      	movs	r1, #1
 8028d34:	f7ff ffd6 	bl	8028ce4 <XMC_USIC_CH_SetMode>
}
 8028d38:	3708      	adds	r7, #8
 8028d3a:	46bd      	mov	sp, r7
 8028d3c:	bd80      	pop	{r7, pc}
 8028d3e:	bf00      	nop

08028d40 <XMC_SPI_CH_SetBitOrderMsbFirst>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetBitOrderLsbFirst()
 */
__STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
{
 8028d40:	b480      	push	{r7}
 8028d42:	b083      	sub	sp, #12
 8028d44:	af00      	add	r7, sp, #0
 8028d46:	6078      	str	r0, [r7, #4]
  channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 8028d48:	687b      	ldr	r3, [r7, #4]
 8028d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8028d4c:	f043 0201 	orr.w	r2, r3, #1
 8028d50:	687b      	ldr	r3, [r7, #4]
 8028d52:	635a      	str	r2, [r3, #52]	; 0x34
}
 8028d54:	370c      	adds	r7, #12
 8028d56:	46bd      	mov	sp, r7
 8028d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028d5c:	4770      	bx	lr
 8028d5e:	bf00      	nop

08028d60 <XMC_SPI_CH_SetSlaveSelectDelay>:
 * This delay is dependent on the peripheral clock. The maximum possible value supported by this API
 * is 30 clock cycles.
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{
 8028d60:	b480      	push	{r7}
 8028d62:	b083      	sub	sp, #12
 8028d64:	af00      	add	r7, sp, #0
 8028d66:	6078      	str	r0, [r7, #4]
 8028d68:	6039      	str	r1, [r7, #0]

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8028d6a:	687b      	ldr	r3, [r7, #4]
 8028d6c:	695b      	ldr	r3, [r3, #20]
 8028d6e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
                                   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 8028d72:	683b      	ldr	r3, [r7, #0]
 8028d74:	3b01      	subs	r3, #1
 8028d76:	029b      	lsls	r3, r3, #10
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                   USIC_CH_BRG_PCTQ_Msk)) |
 8028d78:	4313      	orrs	r3, r2
 8028d7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8028d7e:	687b      	ldr	r3, [r7, #4]
 8028d80:	615a      	str	r2, [r3, #20]
                                   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
}
 8028d82:	370c      	adds	r7, #12
 8028d84:	46bd      	mov	sp, r7
 8028d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028d8a:	4770      	bx	lr

08028d8c <XMC_SPI_CH_ConfigureShiftClockOutput>:
 * period. These settings are applicable only in master mode.
 */
__STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8028d8c:	b580      	push	{r7, lr}
 8028d8e:	b084      	sub	sp, #16
 8028d90:	af00      	add	r7, sp, #0
 8028d92:	60f8      	str	r0, [r7, #12]
 8028d94:	60b9      	str	r1, [r7, #8]
 8028d96:	607a      	str	r2, [r7, #4]
  XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passive_level,
 8028d98:	68f8      	ldr	r0, [r7, #12]
 8028d9a:	68b9      	ldr	r1, [r7, #8]
 8028d9c:	687a      	ldr	r2, [r7, #4]
 8028d9e:	f7ff ff8b 	bl	8028cb8 <XMC_USIC_CH_ConfigureShiftClockOutput>
                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
}
 8028da2:	3710      	adds	r7, #16
 8028da4:	46bd      	mov	sp, r7
 8028da6:	bd80      	pop	{r7, pc}

08028da8 <XMC_SPI_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetFrameLength()
 */
__STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8028da8:	b580      	push	{r7, lr}
 8028daa:	b082      	sub	sp, #8
 8028dac:	af00      	add	r7, sp, #0
 8028dae:	6078      	str	r0, [r7, #4]
 8028db0:	460b      	mov	r3, r1
 8028db2:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetWordLength(channel, word_length);
 8028db4:	78fb      	ldrb	r3, [r7, #3]
 8028db6:	6878      	ldr	r0, [r7, #4]
 8028db8:	4619      	mov	r1, r3
 8028dba:	f7ff ff31 	bl	8028c20 <XMC_USIC_CH_SetWordLength>
}
 8028dbe:	3708      	adds	r7, #8
 8028dc0:	46bd      	mov	sp, r7
 8028dc2:	bd80      	pop	{r7, pc}

08028dc4 <XMC_SPI_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSelect()
 */
__STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8028dc4:	b580      	push	{r7, lr}
 8028dc6:	b082      	sub	sp, #8
 8028dc8:	af00      	add	r7, sp, #0
 8028dca:	6078      	str	r0, [r7, #4]
 8028dcc:	460b      	mov	r3, r1
 8028dce:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetFrameLength(channel, frame_length);
 8028dd0:	78fb      	ldrb	r3, [r7, #3]
 8028dd2:	6878      	ldr	r0, [r7, #4]
 8028dd4:	4619      	mov	r1, r3
 8028dd6:	f7ff ff39 	bl	8028c4c <XMC_USIC_CH_SetFrameLength>
}
 8028dda:	3708      	adds	r7, #8
 8028ddc:	46bd      	mov	sp, r7
 8028dde:	bd80      	pop	{r7, pc}

08028de0 <XMC_SPI_CH_SetInputSource>:
 * the SPI communication.
 */
__STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
    const XMC_SPI_CH_INPUT_t input,
    const uint8_t source)
{
 8028de0:	b580      	push	{r7, lr}
 8028de2:	b082      	sub	sp, #8
 8028de4:	af00      	add	r7, sp, #0
 8028de6:	6078      	str	r0, [r7, #4]
 8028de8:	460b      	mov	r3, r1
 8028dea:	70fb      	strb	r3, [r7, #3]
 8028dec:	4613      	mov	r3, r2
 8028dee:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0CR_INSW_Msk;
 8028df0:	78f8      	ldrb	r0, [r7, #3]
 8028df2:	78fb      	ldrb	r3, [r7, #3]
 8028df4:	687a      	ldr	r2, [r7, #4]
 8028df6:	3306      	adds	r3, #6
 8028df8:	009b      	lsls	r3, r3, #2
 8028dfa:	4413      	add	r3, r2
 8028dfc:	685b      	ldr	r3, [r3, #4]
 8028dfe:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8028e02:	f043 0210 	orr.w	r2, r3, #16
 8028e06:	6879      	ldr	r1, [r7, #4]
 8028e08:	1d83      	adds	r3, r0, #6
 8028e0a:	009b      	lsls	r3, r3, #2
 8028e0c:	440b      	add	r3, r1
 8028e0e:	605a      	str	r2, [r3, #4]
  XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 8028e10:	78fa      	ldrb	r2, [r7, #3]
 8028e12:	78bb      	ldrb	r3, [r7, #2]
 8028e14:	6878      	ldr	r0, [r7, #4]
 8028e16:	4611      	mov	r1, r2
 8028e18:	461a      	mov	r2, r3
 8028e1a:	f7ff fee3 	bl	8028be4 <XMC_USIC_CH_SetInputSource>
}
 8028e1e:	3708      	adds	r7, #8
 8028e20:	46bd      	mov	sp, r7
 8028e22:	bd80      	pop	{r7, pc}

08028e24 <SPI_MASTER_0_lInit>:
 * @brief Configure the port registers and data input registers of SPI channel
 *
 * @param[in] handle Pointer to an object of SPI_MASTER configuration
 */
static SPI_MASTER_STATUS_t SPI_MASTER_0_lInit(void)
{
 8028e24:	b580      	push	{r7, lr}
 8028e26:	b082      	sub	sp, #8
 8028e28:	af00      	add	r7, sp, #0
  SPI_MASTER_STATUS_t status;
  status = SPI_MASTER_STATUS_SUCCESS; 
 8028e2a:	2300      	movs	r3, #0
 8028e2c:	71fb      	strb	r3, [r7, #7]
  status =  (SPI_MASTER_STATUS_t)GLOBAL_DMA_Init(&GLOBAL_DMA_0);
 8028e2e:	4839      	ldr	r0, [pc, #228]	; (8028f14 <SPI_MASTER_0_lInit+0xf0>)
 8028e30:	f000 fa06 	bl	8029240 <GLOBAL_DMA_Init>
 8028e34:	4603      	mov	r3, r0
 8028e36:	71fb      	strb	r3, [r7, #7]
  if (status == SPI_MASTER_STATUS_SUCCESS)
 8028e38:	79fb      	ldrb	r3, [r7, #7]
 8028e3a:	2b00      	cmp	r3, #0
 8028e3c:	d164      	bne.n	8028f08 <SPI_MASTER_0_lInit+0xe4>
  {            
                            
  (void)XMC_DMA_CH_Init(XMC_DMA0, 1U, &SPI_MASTER_0_dma_ch_tx_config);
 8028e3e:	4836      	ldr	r0, [pc, #216]	; (8028f18 <SPI_MASTER_0_lInit+0xf4>)
 8028e40:	2101      	movs	r1, #1
 8028e42:	4a36      	ldr	r2, [pc, #216]	; (8028f1c <SPI_MASTER_0_lInit+0xf8>)
 8028e44:	f7fe fcb4 	bl	80277b0 <XMC_DMA_CH_Init>
  /*"Interrupt Settings" configuration for "transmit" and/or "receive"*/
  XMC_DMA_CH_EnableEvent(XMC_DMA0, 1U, (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 8028e48:	4833      	ldr	r0, [pc, #204]	; (8028f18 <SPI_MASTER_0_lInit+0xf4>)
 8028e4a:	2101      	movs	r1, #1
 8028e4c:	2201      	movs	r2, #1
 8028e4e:	f7fe fe9f 	bl	8027b90 <XMC_DMA_CH_EnableEvent>
  XMC_DMA_CH_SetEventHandler(XMC_DMA0, 1U, SPI_MASTER_0_DMA_tx_handler);
 8028e52:	4831      	ldr	r0, [pc, #196]	; (8028f18 <SPI_MASTER_0_lInit+0xf4>)
 8028e54:	2101      	movs	r1, #1
 8028e56:	4a32      	ldr	r2, [pc, #200]	; (8028f20 <SPI_MASTER_0_lInit+0xfc>)
 8028e58:	f7fe fee8 	bl	8027c2c <XMC_DMA_CH_SetEventHandler>
                             
  (void)XMC_DMA_CH_Init(XMC_DMA0, 0U, &SPI_MASTER_0_dma_ch_rx_config);
 8028e5c:	482e      	ldr	r0, [pc, #184]	; (8028f18 <SPI_MASTER_0_lInit+0xf4>)
 8028e5e:	2100      	movs	r1, #0
 8028e60:	4a30      	ldr	r2, [pc, #192]	; (8028f24 <SPI_MASTER_0_lInit+0x100>)
 8028e62:	f7fe fca5 	bl	80277b0 <XMC_DMA_CH_Init>
  /*"Interrupt Settings" configuration for "transmit" and/or "receive"*/
  XMC_DMA_CH_EnableEvent(XMC_DMA0, 0U, (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 8028e66:	482c      	ldr	r0, [pc, #176]	; (8028f18 <SPI_MASTER_0_lInit+0xf4>)
 8028e68:	2100      	movs	r1, #0
 8028e6a:	2201      	movs	r2, #1
 8028e6c:	f7fe fe90 	bl	8027b90 <XMC_DMA_CH_EnableEvent>
  XMC_DMA_CH_SetEventHandler(XMC_DMA0, 0U, SPI_MASTER_0_DMA_rx_handler);
 8028e70:	4829      	ldr	r0, [pc, #164]	; (8028f18 <SPI_MASTER_0_lInit+0xf4>)
 8028e72:	2100      	movs	r1, #0
 8028e74:	4a2c      	ldr	r2, [pc, #176]	; (8028f28 <SPI_MASTER_0_lInit+0x104>)
 8028e76:	f7fe fed9 	bl	8027c2c <XMC_DMA_CH_SetEventHandler>
                             
  /* LLD initialization */
  XMC_SPI_CH_Init(XMC_SPI1_CH0, &SPI_MASTER_0_Channel_Config);
 8028e7a:	482c      	ldr	r0, [pc, #176]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028e7c:	492c      	ldr	r1, [pc, #176]	; (8028f30 <SPI_MASTER_0_lInit+0x10c>)
 8028e7e:	f7ff ff45 	bl	8028d0c <XMC_SPI_CH_Init>
                             
  XMC_SPI_CH_SetBitOrderMsbFirst(XMC_SPI1_CH0);
 8028e82:	482a      	ldr	r0, [pc, #168]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028e84:	f7ff ff5c 	bl	8028d40 <XMC_SPI_CH_SetBitOrderMsbFirst>
          
  XMC_SPI_CH_SetWordLength(XMC_SPI1_CH0, (uint8_t)8);
 8028e88:	4828      	ldr	r0, [pc, #160]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028e8a:	2108      	movs	r1, #8
 8028e8c:	f7ff ff8c 	bl	8028da8 <XMC_SPI_CH_SetWordLength>

  XMC_SPI_CH_SetFrameLength(XMC_SPI1_CH0, (uint8_t)48);
 8028e90:	4826      	ldr	r0, [pc, #152]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028e92:	2130      	movs	r1, #48	; 0x30
 8028e94:	f7ff ff96 	bl	8028dc4 <XMC_SPI_CH_SetFrameLength>

  /* Configure the clock polarity and clock delay */
  XMC_SPI_CH_ConfigureShiftClockOutput(XMC_SPI1_CH0,
 8028e98:	4824      	ldr	r0, [pc, #144]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028e9a:	2100      	movs	r1, #0
 8028e9c:	2200      	movs	r2, #0
 8028e9e:	f7ff ff75 	bl	8028d8c <XMC_SPI_CH_ConfigureShiftClockOutput>
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
  /* Configure Leading/Trailing delay */
  XMC_SPI_CH_SetSlaveSelectDelay(XMC_SPI1_CH0, 2U);
 8028ea2:	4822      	ldr	r0, [pc, #136]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028ea4:	2102      	movs	r1, #2
 8028ea6:	f7ff ff5b 	bl	8028d60 <XMC_SPI_CH_SetSlaveSelectDelay>

               
  /* Configure the input pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)4, &SPI_MASTER_0_MISO_Config.port_config);
 8028eaa:	4822      	ldr	r0, [pc, #136]	; (8028f34 <SPI_MASTER_0_lInit+0x110>)
 8028eac:	2104      	movs	r1, #4
 8028eae:	4a22      	ldr	r2, [pc, #136]	; (8028f38 <SPI_MASTER_0_lInit+0x114>)
 8028eb0:	f7fd fce0 	bl	8026874 <XMC_GPIO_Init>

  /* Configure the data input line selected */
  XMC_SPI_CH_SetInputSource(XMC_SPI1_CH0, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_A);
 8028eb4:	481d      	ldr	r0, [pc, #116]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028eb6:	2100      	movs	r1, #0
 8028eb8:	2200      	movs	r2, #0
 8028eba:	f7ff ff91 	bl	8028de0 <XMC_SPI_CH_SetInputSource>
  /* Start the SPI_Channel */
  XMC_SPI_CH_Start(XMC_SPI1_CH0);
 8028ebe:	481b      	ldr	r0, [pc, #108]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028ec0:	f7ff ff32 	bl	8028d28 <XMC_SPI_CH_Start>

  /* Configure the output pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, &SPI_MASTER_0_MOSI_Config.port_config);
 8028ec4:	481b      	ldr	r0, [pc, #108]	; (8028f34 <SPI_MASTER_0_lInit+0x110>)
 8028ec6:	2105      	movs	r1, #5
 8028ec8:	4a1c      	ldr	r2, [pc, #112]	; (8028f3c <SPI_MASTER_0_lInit+0x118>)
 8028eca:	f7fd fcd3 	bl	8026874 <XMC_GPIO_Init>
    
  /* Initialize SPI SCLK out pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, &SPI_MASTER_0_SCLKOUT_Config.port_config);
 8028ece:	4819      	ldr	r0, [pc, #100]	; (8028f34 <SPI_MASTER_0_lInit+0x110>)
 8028ed0:	210b      	movs	r1, #11
 8028ed2:	4a1b      	ldr	r2, [pc, #108]	; (8028f40 <SPI_MASTER_0_lInit+0x11c>)
 8028ed4:	f7fd fcce 	bl	8026874 <XMC_GPIO_Init>

  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8028ed8:	4814      	ldr	r0, [pc, #80]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028eda:	2104      	movs	r1, #4
 8028edc:	2200      	movs	r2, #0
 8028ede:	f7ff fab5 	bl	802844c <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER,
                                      (uint32_t)SPI_MASTER_SR_ID_0);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8028ee2:	4812      	ldr	r0, [pc, #72]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028ee4:	2108      	movs	r1, #8
 8028ee6:	2201      	movs	r2, #1
 8028ee8:	f7ff fab0 	bl	802844c <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,
                                      (uint32_t)SPI_MASTER_SR_ID_1);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8028eec:	480f      	ldr	r0, [pc, #60]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028eee:	210c      	movs	r1, #12
 8028ef0:	2201      	movs	r2, #1
 8028ef2:	f7ff faab 	bl	802844c <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,
                                      (uint32_t)SPI_MASTER_SR_ID_1);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8028ef6:	480d      	ldr	r0, [pc, #52]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028ef8:	2110      	movs	r1, #16
 8028efa:	2202      	movs	r2, #2
 8028efc:	f7ff faa6 	bl	802844c <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                      (uint32_t)SPI_MASTER_SR_ID_2);
            
  XMC_USIC_CH_TriggerServiceRequest(XMC_SPI1_CH0, (uint32_t)SPI_MASTER_SR_ID_0);
 8028f00:	480a      	ldr	r0, [pc, #40]	; (8028f2c <SPI_MASTER_0_lInit+0x108>)
 8028f02:	2100      	movs	r1, #0
 8028f04:	f7ff fec8 	bl	8028c98 <XMC_USIC_CH_TriggerServiceRequest>
}            

  return status;
 8028f08:	79fb      	ldrb	r3, [r7, #7]
}
 8028f0a:	4618      	mov	r0, r3
 8028f0c:	3708      	adds	r7, #8
 8028f0e:	46bd      	mov	sp, r7
 8028f10:	bd80      	pop	{r7, pc}
 8028f12:	bf00      	nop
 8028f14:	1fff17cc 	.word	0x1fff17cc
 8028f18:	50014000 	.word	0x50014000
 8028f1c:	1fff173c 	.word	0x1fff173c
 8028f20:	08028f45 	.word	0x08028f45
 8028f24:	1fff1760 	.word	0x1fff1760
 8028f28:	08028f7d 	.word	0x08028f7d
 8028f2c:	48020000 	.word	0x48020000
 8028f30:	1fff1730 	.word	0x1fff1730
 8028f34:	48028000 	.word	0x48028000
 8028f38:	1fff171c 	.word	0x1fff171c
 8028f3c:	1fff1708 	.word	0x1fff1708
 8028f40:	0802b26c 	.word	0x0802b26c

08028f44 <SPI_MASTER_0_DMA_tx_handler>:
/*Transmit ISR*/
void SPI_MASTER_0_DMA_tx_handler(XMC_DMA_CH_EVENT_t event)
{
 8028f44:	b580      	push	{r7, lr}
 8028f46:	b082      	sub	sp, #8
 8028f48:	af00      	add	r7, sp, #0
 8028f4a:	4603      	mov	r3, r0
 8028f4c:	71fb      	strb	r3, [r7, #7]
  if (event == XMC_DMA_CH_EVENT_TRANSFER_COMPLETE)
 8028f4e:	79fb      	ldrb	r3, [r7, #7]
 8028f50:	2b01      	cmp	r3, #1
 8028f52:	d10b      	bne.n	8028f6c <SPI_MASTER_0_DMA_tx_handler+0x28>
  {
    while(XMC_USIC_CH_GetTransmitBufferStatus(XMC_SPI1_CH0) == XMC_USIC_CH_TBUF_STATUS_BUSY);
 8028f54:	bf00      	nop
 8028f56:	4807      	ldr	r0, [pc, #28]	; (8028f74 <SPI_MASTER_0_DMA_tx_handler+0x30>)
 8028f58:	f7ff fe8e 	bl	8028c78 <XMC_USIC_CH_GetTransmitBufferStatus>
 8028f5c:	4603      	mov	r3, r0
 8028f5e:	2b80      	cmp	r3, #128	; 0x80
 8028f60:	d0f9      	beq.n	8028f56 <SPI_MASTER_0_DMA_tx_handler+0x12>
    SPI_MASTER_0.runtime->tx_busy = false;
 8028f62:	4b05      	ldr	r3, [pc, #20]	; (8028f78 <SPI_MASTER_0_DMA_tx_handler+0x34>)
 8028f64:	689b      	ldr	r3, [r3, #8]
 8028f66:	2200      	movs	r2, #0
 8028f68:	f883 2020 	strb.w	r2, [r3, #32]
  }
}
 8028f6c:	3708      	adds	r7, #8
 8028f6e:	46bd      	mov	sp, r7
 8028f70:	bd80      	pop	{r7, pc}
 8028f72:	bf00      	nop
 8028f74:	48020000 	.word	0x48020000
 8028f78:	1fff17a8 	.word	0x1fff17a8

08028f7c <SPI_MASTER_0_DMA_rx_handler>:

/*Receive ISR*/
void SPI_MASTER_0_DMA_rx_handler(XMC_DMA_CH_EVENT_t event)
{
 8028f7c:	b580      	push	{r7, lr}
 8028f7e:	b082      	sub	sp, #8
 8028f80:	af00      	add	r7, sp, #0
 8028f82:	4603      	mov	r3, r0
 8028f84:	71fb      	strb	r3, [r7, #7]
  if (event == XMC_DMA_CH_EVENT_TRANSFER_COMPLETE)
 8028f86:	79fb      	ldrb	r3, [r7, #7]
 8028f88:	2b01      	cmp	r3, #1
 8028f8a:	d112      	bne.n	8028fb2 <SPI_MASTER_0_DMA_rx_handler+0x36>
  {
    XMC_SPI_CH_DisableEvent(XMC_SPI1_CH0, (uint32_t)((uint32_t)XMC_SPI_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE));
 8028f8c:	480a      	ldr	r0, [pc, #40]	; (8028fb8 <SPI_MASTER_0_DMA_rx_handler+0x3c>)
 8028f8e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8028f92:	f7ff f913 	bl	80281bc <XMC_SPI_CH_DisableEvent>
    SPI_MASTER_0.runtime->tx_data_dummy = false;
 8028f96:	4b09      	ldr	r3, [pc, #36]	; (8028fbc <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8028f98:	689b      	ldr	r3, [r3, #8]
 8028f9a:	2200      	movs	r2, #0
 8028f9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    SPI_MASTER_0.runtime->rx_data_dummy = true;
 8028fa0:	4b06      	ldr	r3, [pc, #24]	; (8028fbc <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8028fa2:	689b      	ldr	r3, [r3, #8]
 8028fa4:	2201      	movs	r2, #1
 8028fa6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    SPI_MASTER_0.runtime->rx_busy = false;
 8028faa:	4b04      	ldr	r3, [pc, #16]	; (8028fbc <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8028fac:	689b      	ldr	r3, [r3, #8]
 8028fae:	2200      	movs	r2, #0
 8028fb0:	77da      	strb	r2, [r3, #31]
  }
}
 8028fb2:	3708      	adds	r7, #8
 8028fb4:	46bd      	mov	sp, r7
 8028fb6:	bd80      	pop	{r7, pc}
 8028fb8:	48020000 	.word	0x48020000
 8028fbc:	1fff17a8 	.word	0x1fff17a8

08028fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8028fc0:	b480      	push	{r7}
 8028fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8028fc4:	4b04      	ldr	r3, [pc, #16]	; (8028fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8028fc6:	68db      	ldr	r3, [r3, #12]
 8028fc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8028fcc:	0a1b      	lsrs	r3, r3, #8
}
 8028fce:	4618      	mov	r0, r3
 8028fd0:	46bd      	mov	sp, r7
 8028fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028fd6:	4770      	bx	lr
 8028fd8:	e000ed00 	.word	0xe000ed00

08028fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8028fdc:	b480      	push	{r7}
 8028fde:	b083      	sub	sp, #12
 8028fe0:	af00      	add	r7, sp, #0
 8028fe2:	4603      	mov	r3, r0
 8028fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8028fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8028fea:	2b00      	cmp	r3, #0
 8028fec:	db0b      	blt.n	8029006 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8028fee:	4908      	ldr	r1, [pc, #32]	; (8029010 <__NVIC_EnableIRQ+0x34>)
 8028ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8028ff4:	095b      	lsrs	r3, r3, #5
 8028ff6:	79fa      	ldrb	r2, [r7, #7]
 8028ff8:	f002 021f 	and.w	r2, r2, #31
 8028ffc:	2001      	movs	r0, #1
 8028ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8029002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8029006:	370c      	adds	r7, #12
 8029008:	46bd      	mov	sp, r7
 802900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802900e:	4770      	bx	lr
 8029010:	e000e100 	.word	0xe000e100

08029014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8029014:	b480      	push	{r7}
 8029016:	b083      	sub	sp, #12
 8029018:	af00      	add	r7, sp, #0
 802901a:	4603      	mov	r3, r0
 802901c:	6039      	str	r1, [r7, #0]
 802901e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8029020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029024:	2b00      	cmp	r3, #0
 8029026:	db0a      	blt.n	802903e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8029028:	490d      	ldr	r1, [pc, #52]	; (8029060 <__NVIC_SetPriority+0x4c>)
 802902a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802902e:	683a      	ldr	r2, [r7, #0]
 8029030:	b2d2      	uxtb	r2, r2
 8029032:	0092      	lsls	r2, r2, #2
 8029034:	b2d2      	uxtb	r2, r2
 8029036:	440b      	add	r3, r1
 8029038:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 802903c:	e00a      	b.n	8029054 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802903e:	4909      	ldr	r1, [pc, #36]	; (8029064 <__NVIC_SetPriority+0x50>)
 8029040:	79fb      	ldrb	r3, [r7, #7]
 8029042:	f003 030f 	and.w	r3, r3, #15
 8029046:	3b04      	subs	r3, #4
 8029048:	683a      	ldr	r2, [r7, #0]
 802904a:	b2d2      	uxtb	r2, r2
 802904c:	0092      	lsls	r2, r2, #2
 802904e:	b2d2      	uxtb	r2, r2
 8029050:	440b      	add	r3, r1
 8029052:	761a      	strb	r2, [r3, #24]
  }
}
 8029054:	370c      	adds	r7, #12
 8029056:	46bd      	mov	sp, r7
 8029058:	f85d 7b04 	ldr.w	r7, [sp], #4
 802905c:	4770      	bx	lr
 802905e:	bf00      	nop
 8029060:	e000e100 	.word	0xe000e100
 8029064:	e000ed00 	.word	0xe000ed00

08029068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8029068:	b480      	push	{r7}
 802906a:	b089      	sub	sp, #36	; 0x24
 802906c:	af00      	add	r7, sp, #0
 802906e:	60f8      	str	r0, [r7, #12]
 8029070:	60b9      	str	r1, [r7, #8]
 8029072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8029074:	68fb      	ldr	r3, [r7, #12]
 8029076:	f003 0307 	and.w	r3, r3, #7
 802907a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 802907c:	69fb      	ldr	r3, [r7, #28]
 802907e:	f1c3 0307 	rsb	r3, r3, #7
 8029082:	2b06      	cmp	r3, #6
 8029084:	bf28      	it	cs
 8029086:	2306      	movcs	r3, #6
 8029088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802908a:	69fb      	ldr	r3, [r7, #28]
 802908c:	3306      	adds	r3, #6
 802908e:	2b06      	cmp	r3, #6
 8029090:	d902      	bls.n	8029098 <NVIC_EncodePriority+0x30>
 8029092:	69fb      	ldr	r3, [r7, #28]
 8029094:	3b01      	subs	r3, #1
 8029096:	e000      	b.n	802909a <NVIC_EncodePriority+0x32>
 8029098:	2300      	movs	r3, #0
 802909a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 802909c:	69bb      	ldr	r3, [r7, #24]
 802909e:	2201      	movs	r2, #1
 80290a0:	fa02 f303 	lsl.w	r3, r2, r3
 80290a4:	1e5a      	subs	r2, r3, #1
 80290a6:	68bb      	ldr	r3, [r7, #8]
 80290a8:	401a      	ands	r2, r3
 80290aa:	697b      	ldr	r3, [r7, #20]
 80290ac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80290ae:	697b      	ldr	r3, [r7, #20]
 80290b0:	2101      	movs	r1, #1
 80290b2:	fa01 f303 	lsl.w	r3, r1, r3
 80290b6:	1e59      	subs	r1, r3, #1
 80290b8:	687b      	ldr	r3, [r7, #4]
 80290ba:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80290bc:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80290be:	4618      	mov	r0, r3
 80290c0:	3724      	adds	r7, #36	; 0x24
 80290c2:	46bd      	mov	sp, r7
 80290c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80290c8:	4770      	bx	lr
 80290ca:	bf00      	nop

080290cc <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
 80290cc:	b580      	push	{r7, lr}
 80290ce:	b082      	sub	sp, #8
 80290d0:	af00      	add	r7, sp, #0
 80290d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
 80290d4:	687b      	ldr	r3, [r7, #4]
 80290d6:	781b      	ldrb	r3, [r3, #0]
 80290d8:	b25b      	sxtb	r3, r3
 80290da:	4618      	mov	r0, r3
 80290dc:	f7ff ff7e 	bl	8028fdc <__NVIC_EnableIRQ>
}
 80290e0:	3708      	adds	r7, #8
 80290e2:	46bd      	mov	sp, r7
 80290e4:	bd80      	pop	{r7, pc}
 80290e6:	bf00      	nop

080290e8 <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
 80290e8:	b590      	push	{r4, r7, lr}
 80290ea:	b083      	sub	sp, #12
 80290ec:	af00      	add	r7, sp, #0
 80290ee:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 80290f0:	687b      	ldr	r3, [r7, #4]
 80290f2:	781c      	ldrb	r4, [r3, #0]
 80290f4:	f7ff ff64 	bl	8028fc0 <__NVIC_GetPriorityGrouping>
 80290f8:	4601      	mov	r1, r0
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
 80290fa:	687b      	ldr	r3, [r7, #4]
 80290fc:	785b      	ldrb	r3, [r3, #1]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 80290fe:	461a      	mov	r2, r3
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
 8029100:	687b      	ldr	r3, [r7, #4]
 8029102:	789b      	ldrb	r3, [r3, #2]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 8029104:	4608      	mov	r0, r1
 8029106:	4611      	mov	r1, r2
 8029108:	461a      	mov	r2, r3
 802910a:	f7ff ffad 	bl	8029068 <NVIC_EncodePriority>
 802910e:	4602      	mov	r2, r0
 8029110:	b263      	sxtb	r3, r4
 8029112:	4618      	mov	r0, r3
 8029114:	4611      	mov	r1, r2
 8029116:	f7ff ff7d 	bl	8029014 <__NVIC_SetPriority>
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
  if (handler->enable_at_init == true)
 802911a:	687b      	ldr	r3, [r7, #4]
 802911c:	78db      	ldrb	r3, [r3, #3]
 802911e:	2b00      	cmp	r3, #0
 8029120:	d002      	beq.n	8029128 <INTERRUPT_Init+0x40>
  {
    INTERRUPT_Enable(handler);
 8029122:	6878      	ldr	r0, [r7, #4]
 8029124:	f7ff ffd2 	bl	80290cc <INTERRUPT_Enable>
  {
    INTERRUPT_Enable(handler);
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
 8029128:	2300      	movs	r3, #0
}
 802912a:	4618      	mov	r0, r3
 802912c:	370c      	adds	r7, #12
 802912e:	46bd      	mov	sp, r7
 8029130:	bd90      	pop	{r4, r7, pc}
 8029132:	bf00      	nop

08029134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8029134:	b480      	push	{r7}
 8029136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8029138:	4b04      	ldr	r3, [pc, #16]	; (802914c <__NVIC_GetPriorityGrouping+0x18>)
 802913a:	68db      	ldr	r3, [r3, #12]
 802913c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8029140:	0a1b      	lsrs	r3, r3, #8
}
 8029142:	4618      	mov	r0, r3
 8029144:	46bd      	mov	sp, r7
 8029146:	f85d 7b04 	ldr.w	r7, [sp], #4
 802914a:	4770      	bx	lr
 802914c:	e000ed00 	.word	0xe000ed00

08029150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8029150:	b480      	push	{r7}
 8029152:	b083      	sub	sp, #12
 8029154:	af00      	add	r7, sp, #0
 8029156:	4603      	mov	r3, r0
 8029158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 802915a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802915e:	2b00      	cmp	r3, #0
 8029160:	db0b      	blt.n	802917a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8029162:	4908      	ldr	r1, [pc, #32]	; (8029184 <__NVIC_EnableIRQ+0x34>)
 8029164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029168:	095b      	lsrs	r3, r3, #5
 802916a:	79fa      	ldrb	r2, [r7, #7]
 802916c:	f002 021f 	and.w	r2, r2, #31
 8029170:	2001      	movs	r0, #1
 8029172:	fa00 f202 	lsl.w	r2, r0, r2
 8029176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 802917a:	370c      	adds	r7, #12
 802917c:	46bd      	mov	sp, r7
 802917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029182:	4770      	bx	lr
 8029184:	e000e100 	.word	0xe000e100

08029188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8029188:	b480      	push	{r7}
 802918a:	b083      	sub	sp, #12
 802918c:	af00      	add	r7, sp, #0
 802918e:	4603      	mov	r3, r0
 8029190:	6039      	str	r1, [r7, #0]
 8029192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8029194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029198:	2b00      	cmp	r3, #0
 802919a:	db0a      	blt.n	80291b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802919c:	490d      	ldr	r1, [pc, #52]	; (80291d4 <__NVIC_SetPriority+0x4c>)
 802919e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80291a2:	683a      	ldr	r2, [r7, #0]
 80291a4:	b2d2      	uxtb	r2, r2
 80291a6:	0092      	lsls	r2, r2, #2
 80291a8:	b2d2      	uxtb	r2, r2
 80291aa:	440b      	add	r3, r1
 80291ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80291b0:	e00a      	b.n	80291c8 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80291b2:	4909      	ldr	r1, [pc, #36]	; (80291d8 <__NVIC_SetPriority+0x50>)
 80291b4:	79fb      	ldrb	r3, [r7, #7]
 80291b6:	f003 030f 	and.w	r3, r3, #15
 80291ba:	3b04      	subs	r3, #4
 80291bc:	683a      	ldr	r2, [r7, #0]
 80291be:	b2d2      	uxtb	r2, r2
 80291c0:	0092      	lsls	r2, r2, #2
 80291c2:	b2d2      	uxtb	r2, r2
 80291c4:	440b      	add	r3, r1
 80291c6:	761a      	strb	r2, [r3, #24]
  }
}
 80291c8:	370c      	adds	r7, #12
 80291ca:	46bd      	mov	sp, r7
 80291cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80291d0:	4770      	bx	lr
 80291d2:	bf00      	nop
 80291d4:	e000e100 	.word	0xe000e100
 80291d8:	e000ed00 	.word	0xe000ed00

080291dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80291dc:	b480      	push	{r7}
 80291de:	b089      	sub	sp, #36	; 0x24
 80291e0:	af00      	add	r7, sp, #0
 80291e2:	60f8      	str	r0, [r7, #12]
 80291e4:	60b9      	str	r1, [r7, #8]
 80291e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80291e8:	68fb      	ldr	r3, [r7, #12]
 80291ea:	f003 0307 	and.w	r3, r3, #7
 80291ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80291f0:	69fb      	ldr	r3, [r7, #28]
 80291f2:	f1c3 0307 	rsb	r3, r3, #7
 80291f6:	2b06      	cmp	r3, #6
 80291f8:	bf28      	it	cs
 80291fa:	2306      	movcs	r3, #6
 80291fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80291fe:	69fb      	ldr	r3, [r7, #28]
 8029200:	3306      	adds	r3, #6
 8029202:	2b06      	cmp	r3, #6
 8029204:	d902      	bls.n	802920c <NVIC_EncodePriority+0x30>
 8029206:	69fb      	ldr	r3, [r7, #28]
 8029208:	3b01      	subs	r3, #1
 802920a:	e000      	b.n	802920e <NVIC_EncodePriority+0x32>
 802920c:	2300      	movs	r3, #0
 802920e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8029210:	69bb      	ldr	r3, [r7, #24]
 8029212:	2201      	movs	r2, #1
 8029214:	fa02 f303 	lsl.w	r3, r2, r3
 8029218:	1e5a      	subs	r2, r3, #1
 802921a:	68bb      	ldr	r3, [r7, #8]
 802921c:	401a      	ands	r2, r3
 802921e:	697b      	ldr	r3, [r7, #20]
 8029220:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8029222:	697b      	ldr	r3, [r7, #20]
 8029224:	2101      	movs	r1, #1
 8029226:	fa01 f303 	lsl.w	r3, r1, r3
 802922a:	1e59      	subs	r1, r3, #1
 802922c:	687b      	ldr	r3, [r7, #4]
 802922e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8029230:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8029232:	4618      	mov	r0, r3
 8029234:	3724      	adds	r7, #36	; 0x24
 8029236:	46bd      	mov	sp, r7
 8029238:	f85d 7b04 	ldr.w	r7, [sp], #4
 802923c:	4770      	bx	lr
 802923e:	bf00      	nop

08029240 <GLOBAL_DMA_Init>:
  return version;
}

/* GLOBAL_DMA initialization function */
GLOBAL_DMA_STATUS_t GLOBAL_DMA_Init(GLOBAL_DMA_t *const obj)
{
 8029240:	b590      	push	{r4, r7, lr}
 8029242:	b083      	sub	sp, #12
 8029244:	af00      	add	r7, sp, #0
 8029246:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DMA_GLOBAL_Init: NULL DMA_GLOBAL_t object", (obj != NULL));

  if (obj->initialized == false)
 8029248:	687b      	ldr	r3, [r7, #4]
 802924a:	7a1b      	ldrb	r3, [r3, #8]
 802924c:	f083 0301 	eor.w	r3, r3, #1
 8029250:	b2db      	uxtb	r3, r3
 8029252:	2b00      	cmp	r3, #0
 8029254:	d024      	beq.n	80292a0 <GLOBAL_DMA_Init+0x60>
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);
 8029256:	687b      	ldr	r3, [r7, #4]
 8029258:	681b      	ldr	r3, [r3, #0]
 802925a:	4618      	mov	r0, r3
 802925c:	f7fe fa02 	bl	8027664 <XMC_DMA_Init>

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8029260:	687b      	ldr	r3, [r7, #4]
 8029262:	7a5c      	ldrb	r4, [r3, #9]
 8029264:	f7ff ff66 	bl	8029134 <__NVIC_GetPriorityGrouping>
 8029268:	4601      	mov	r1, r0
                                                        obj->config->priority,
 802926a:	687b      	ldr	r3, [r7, #4]
 802926c:	685b      	ldr	r3, [r3, #4]
 802926e:	781b      	ldrb	r3, [r3, #0]
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8029270:	461a      	mov	r2, r3
                                                        obj->config->priority,
                                                        obj->config->sub_priority));
 8029272:	687b      	ldr	r3, [r7, #4]
 8029274:	685b      	ldr	r3, [r3, #4]
 8029276:	785b      	ldrb	r3, [r3, #1]
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8029278:	4608      	mov	r0, r1
 802927a:	4611      	mov	r1, r2
 802927c:	461a      	mov	r2, r3
 802927e:	f7ff ffad 	bl	80291dc <NVIC_EncodePriority>
 8029282:	4602      	mov	r2, r0
 8029284:	b263      	sxtb	r3, r4
 8029286:	4618      	mov	r0, r3
 8029288:	4611      	mov	r1, r2
 802928a:	f7ff ff7d 	bl	8029188 <__NVIC_SetPriority>
                                                        obj->config->priority,
                                                        obj->config->sub_priority));
    NVIC_EnableIRQ(obj->irq_node);
 802928e:	687b      	ldr	r3, [r7, #4]
 8029290:	7a5b      	ldrb	r3, [r3, #9]
 8029292:	b25b      	sxtb	r3, r3
 8029294:	4618      	mov	r0, r3
 8029296:	f7ff ff5b 	bl	8029150 <__NVIC_EnableIRQ>
    obj->initialized = true;
 802929a:	687b      	ldr	r3, [r7, #4]
 802929c:	2201      	movs	r2, #1
 802929e:	721a      	strb	r2, [r3, #8]
  }

  return GLOBAL_DMA_STATUS_SUCCESS;
 80292a0:	2300      	movs	r3, #0
}
 80292a2:	4618      	mov	r0, r3
 80292a4:	370c      	adds	r7, #12
 80292a6:	46bd      	mov	sp, r7
 80292a8:	bd90      	pop	{r4, r7, pc}
 80292aa:	bf00      	nop

080292ac <GPDMA0_0_IRQHandler>:
  .initialized = (bool)0U, /* Is DMA initialized yet? */
  .irq_node = (IRQn_Type)105U /* Allotted DMA IRQ node */
};

void GPDMA0_0_IRQHandler(void)
{
 80292ac:	b580      	push	{r7, lr}
 80292ae:	af00      	add	r7, sp, #0
  XMC_DMA_IRQHandler(XMC_DMA0);
 80292b0:	4801      	ldr	r0, [pc, #4]	; (80292b8 <GPDMA0_0_IRQHandler+0xc>)
 80292b2:	f7fe fccf 	bl	8027c54 <XMC_DMA_IRQHandler>
}
 80292b6:	bd80      	pop	{r7, pc}
 80292b8:	50014000 	.word	0x50014000

080292bc <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 80292bc:	b480      	push	{r7}
 80292be:	b083      	sub	sp, #12
 80292c0:	af00      	add	r7, sp, #0
 80292c2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 80292c4:	687b      	ldr	r3, [r7, #4]
 80292c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80292ca:	60da      	str	r2, [r3, #12]
}
 80292cc:	370c      	adds	r7, #12
 80292ce:	46bd      	mov	sp, r7
 80292d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80292d4:	4770      	bx	lr
 80292d6:	bf00      	nop

080292d8 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 80292d8:	b580      	push	{r7, lr}
 80292da:	b082      	sub	sp, #8
 80292dc:	af00      	add	r7, sp, #0
 80292de:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 80292e0:	687b      	ldr	r3, [r7, #4]
 80292e2:	7b5b      	ldrb	r3, [r3, #13]
 80292e4:	f083 0301 	eor.w	r3, r3, #1
 80292e8:	b2db      	uxtb	r3, r3
 80292ea:	2b00      	cmp	r3, #0
 80292ec:	d00f      	beq.n	802930e <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 80292ee:	687b      	ldr	r3, [r7, #4]
 80292f0:	689a      	ldr	r2, [r3, #8]
 80292f2:	687b      	ldr	r3, [r7, #4]
 80292f4:	7b1b      	ldrb	r3, [r3, #12]
 80292f6:	4610      	mov	r0, r2
 80292f8:	4619      	mov	r1, r3
 80292fa:	f7fe f8a7 	bl	802744c <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 80292fe:	687b      	ldr	r3, [r7, #4]
 8029300:	689b      	ldr	r3, [r3, #8]
 8029302:	4618      	mov	r0, r3
 8029304:	f7ff ffda 	bl	80292bc <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8029308:	687b      	ldr	r3, [r7, #4]
 802930a:	2201      	movs	r2, #1
 802930c:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 802930e:	2300      	movs	r3, #0
}
 8029310:	4618      	mov	r0, r3
 8029312:	3708      	adds	r7, #8
 8029314:	46bd      	mov	sp, r7
 8029316:	bd80      	pop	{r7, pc}

08029318 <XMC_FLASH_SetMargin>:
 *
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_SetMargin(const XMC_FLASH_MARGIN_t margin)
{
 8029318:	b480      	push	{r7}
 802931a:	b083      	sub	sp, #12
 802931c:	af00      	add	r7, sp, #0
 802931e:	4603      	mov	r3, r0
 8029320:	71fb      	strb	r3, [r7, #7]
  FLASH0->MARP = (FLASH0->MARP & (uint32_t)~FLASH_MARP_MARGIN_Msk) | margin;
 8029322:	4909      	ldr	r1, [pc, #36]	; (8029348 <XMC_FLASH_SetMargin+0x30>)
 8029324:	4b08      	ldr	r3, [pc, #32]	; (8029348 <XMC_FLASH_SetMargin+0x30>)
 8029326:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802932a:	3318      	adds	r3, #24
 802932c:	681b      	ldr	r3, [r3, #0]
 802932e:	f023 020f 	bic.w	r2, r3, #15
 8029332:	79fb      	ldrb	r3, [r7, #7]
 8029334:	431a      	orrs	r2, r3
 8029336:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 802933a:	3318      	adds	r3, #24
 802933c:	601a      	str	r2, [r3, #0]
}
 802933e:	370c      	adds	r7, #12
 8029340:	46bd      	mov	sp, r7
 8029342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029346:	4770      	bx	lr
 8029348:	58001000 	.word	0x58001000

0802934c <XMC_FLASH_EnableDoubleBitErrorTrap>:
 *
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_EnableDoubleBitErrorTrap(void)
{
 802934c:	b480      	push	{r7}
 802934e:	af00      	add	r7, sp, #0
  FLASH0->MARP &= (uint32_t)~FLASH_MARP_TRAPDIS_Msk;
 8029350:	4907      	ldr	r1, [pc, #28]	; (8029370 <XMC_FLASH_EnableDoubleBitErrorTrap+0x24>)
 8029352:	4b07      	ldr	r3, [pc, #28]	; (8029370 <XMC_FLASH_EnableDoubleBitErrorTrap+0x24>)
 8029354:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8029358:	3318      	adds	r3, #24
 802935a:	681b      	ldr	r3, [r3, #0]
 802935c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8029360:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8029364:	3318      	adds	r3, #24
 8029366:	601a      	str	r2, [r3, #0]
}
 8029368:	46bd      	mov	sp, r7
 802936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802936e:	4770      	bx	lr
 8029370:	58001000 	.word	0x58001000

08029374 <XMC_FLASH_DisableDoubleBitErrorTrap>:
 *
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_FLASH_DisableDoubleBitErrorTrap(void)
{
 8029374:	b480      	push	{r7}
 8029376:	af00      	add	r7, sp, #0
  FLASH0->MARP |= FLASH_MARP_TRAPDIS_Msk;
 8029378:	4907      	ldr	r1, [pc, #28]	; (8029398 <XMC_FLASH_DisableDoubleBitErrorTrap+0x24>)
 802937a:	4b07      	ldr	r3, [pc, #28]	; (8029398 <XMC_FLASH_DisableDoubleBitErrorTrap+0x24>)
 802937c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8029380:	3318      	adds	r3, #24
 8029382:	681b      	ldr	r3, [r3, #0]
 8029384:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8029388:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 802938c:	3318      	adds	r3, #24
 802938e:	601a      	str	r2, [r3, #0]
}
 8029390:	46bd      	mov	sp, r7
 8029392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029396:	4770      	bx	lr
 8029398:	58001000 	.word	0x58001000

0802939c <XMC_FCE_InitializeSeedValue>:
 *
 * \par
 * The function sets the initial CRC (seed) value in the CRC register.
 */
__STATIC_INLINE void XMC_FCE_InitializeSeedValue(const XMC_FCE_t *const engine, uint32_t seedvalue)
{
 802939c:	b480      	push	{r7}
 802939e:	b083      	sub	sp, #12
 80293a0:	af00      	add	r7, sp, #0
 80293a2:	6078      	str	r0, [r7, #4]
 80293a4:	6039      	str	r1, [r7, #0]
  engine->kernel_ptr->CRC = seedvalue;
 80293a6:	687b      	ldr	r3, [r7, #4]
 80293a8:	681b      	ldr	r3, [r3, #0]
 80293aa:	683a      	ldr	r2, [r7, #0]
 80293ac:	619a      	str	r2, [r3, #24]
}
 80293ae:	370c      	adds	r7, #12
 80293b0:	46bd      	mov	sp, r7
 80293b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80293b6:	4770      	bx	lr

080293b8 <E_EEPROM_XMC4_Init>:

  return (version);
}

E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_Init(E_EEPROM_XMC4_t *const handle)
{
 80293b8:	b580      	push	{r7, lr}
 80293ba:	b084      	sub	sp, #16
 80293bc:	af00      	add	r7, sp, #0
 80293be:	6078      	str	r0, [r7, #4]
  uint32_t sector_count;
  E_EEPROM_XMC4_STATUS_t status ;

  XMC_ASSERT("E_EEPROM_XMC4_Init:Invalid handle Pointer", (handle != NULL));

  status = E_EEPROM_XMC4_STATUS_OK;
 80293c0:	2300      	movs	r3, #0
 80293c2:	72fb      	strb	r3, [r7, #11]
  
  if (handle->initialized == (bool)false)
 80293c4:	687b      	ldr	r3, [r7, #4]
 80293c6:	781b      	ldrb	r3, [r3, #0]
 80293c8:	f083 0301 	eor.w	r3, r3, #1
 80293cc:	b2db      	uxtb	r3, r3
 80293ce:	2b00      	cmp	r3, #0
 80293d0:	d04c      	beq.n	802946c <E_EEPROM_XMC4_Init+0xb4>
  {
    e_eeprom_xmc4_data_buffer.block_cycle_count = 0U;
 80293d2:	4b29      	ldr	r3, [pc, #164]	; (8029478 <E_EEPROM_XMC4_Init+0xc0>)
 80293d4:	2200      	movs	r2, #0
 80293d6:	605a      	str	r2, [r3, #4]
    e_eeprom_xmc4_sector_info.flash_data_addr = E_EEPROM_XMC4_EMPTY;
 80293d8:	4b28      	ldr	r3, [pc, #160]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 80293da:	2200      	movs	r2, #0
 80293dc:	605a      	str	r2, [r3, #4]
  
    XMC_FLASH_SetMargin(XMC_FLASH_MARGIN_TIGHT0);
 80293de:	2001      	movs	r0, #1
 80293e0:	f7ff ff9a 	bl	8029318 <XMC_FLASH_SetMargin>
    XMC_FLASH_DisableDoubleBitErrorTrap();
 80293e4:	f7ff ffc6 	bl	8029374 <XMC_FLASH_DisableDoubleBitErrorTrap>
  
    XMC_FCE_Enable();
 80293e8:	f7fe fe08 	bl	8027ffc <XMC_FCE_Enable>

    /* Initialize FCE module for Hardware calculations */
    (void)XMC_FCE_Init(&e_eeprom_xmc4_fce);
 80293ec:	4824      	ldr	r0, [pc, #144]	; (8029480 <E_EEPROM_XMC4_Init+0xc8>)
 80293ee:	f7fe fdef 	bl	8027fd0 <XMC_FCE_Init>
  
    /* Iterate all 4 sectors to find out which is the active sector having the latest data block*/
    for (sector_count = 0U; sector_count < E_EEPROM_XMC4_MAX_SECTORS ; sector_count++)
 80293f2:	2300      	movs	r3, #0
 80293f4:	60fb      	str	r3, [r7, #12]
 80293f6:	e005      	b.n	8029404 <E_EEPROM_XMC4_Init+0x4c>
    {
      E_EEPROM_XMC4_lInitReadSectorInfo(sector_count);
 80293f8:	68f8      	ldr	r0, [r7, #12]
 80293fa:	f000 f943 	bl	8029684 <E_EEPROM_XMC4_lInitReadSectorInfo>

    /* Initialize FCE module for Hardware calculations */
    (void)XMC_FCE_Init(&e_eeprom_xmc4_fce);
  
    /* Iterate all 4 sectors to find out which is the active sector having the latest data block*/
    for (sector_count = 0U; sector_count < E_EEPROM_XMC4_MAX_SECTORS ; sector_count++)
 80293fe:	68fb      	ldr	r3, [r7, #12]
 8029400:	3301      	adds	r3, #1
 8029402:	60fb      	str	r3, [r7, #12]
 8029404:	68fb      	ldr	r3, [r7, #12]
 8029406:	2b03      	cmp	r3, #3
 8029408:	d9f6      	bls.n	80293f8 <E_EEPROM_XMC4_Init+0x40>
    {
      E_EEPROM_XMC4_lInitReadSectorInfo(sector_count);
    }  
  
    XMC_FLASH_SetMargin(XMC_FLASH_MARGIN_DEFAULT);
 802940a:	2000      	movs	r0, #0
 802940c:	f7ff ff84 	bl	8029318 <XMC_FLASH_SetMargin>
  
    /* Implement the OVER ERASE CHECK code here and return the status*/
  
    /* If Read was successful*/
    if (status == E_EEPROM_XMC4_STATUS_OK)
 8029410:	7afb      	ldrb	r3, [r7, #11]
 8029412:	2b00      	cmp	r3, #0
 8029414:	d125      	bne.n	8029462 <E_EEPROM_XMC4_Init+0xaa>
    {
      /* Execute erase state machine to free up the unwanted sectors and keep
       * only the sector which has latest valid block. If no valid block found then all sectors are emptied.
       */
      status = E_EEPROM_XMC4_lInitEraseStateMachine();
 8029416:	f000 f98b 	bl	8029730 <E_EEPROM_XMC4_lInitEraseStateMachine>
 802941a:	4603      	mov	r3, r0
 802941c:	72fb      	strb	r3, [r7, #11]
  
      /* If erase operations were successful, continue block data updates to RAM buffer */
      if (status == E_EEPROM_XMC4_STATUS_OK)
 802941e:	7afb      	ldrb	r3, [r7, #11]
 8029420:	2b00      	cmp	r3, #0
 8029422:	d11e      	bne.n	8029462 <E_EEPROM_XMC4_Init+0xaa>
      {
  
        /* If a valid latest block were not detected, we shall assume that all sectors may be empty.
         * Then make Sector-0 as current sector and next free address as Sector0 start address
         */
        if (e_eeprom_xmc4_sector_info.flash_data_addr == E_EEPROM_XMC4_EMPTY)
 8029424:	4b15      	ldr	r3, [pc, #84]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 8029426:	685b      	ldr	r3, [r3, #4]
 8029428:	2b00      	cmp	r3, #0
 802942a:	d106      	bne.n	802943a <E_EEPROM_XMC4_Init+0x82>
        {
          e_eeprom_xmc4_sector_info.current_sector = E_EEPROM_XMC4_SECTOR_0;
 802942c:	4b13      	ldr	r3, [pc, #76]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 802942e:	2200      	movs	r2, #0
 8029430:	609a      	str	r2, [r3, #8]
          e_eeprom_xmc4_sector_info.next_free_start_addr =  E_EEPROM_XMC4_SECTOR0_START_ADDR;
 8029432:	4b12      	ldr	r3, [pc, #72]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 8029434:	4a13      	ldr	r2, [pc, #76]	; (8029484 <E_EEPROM_XMC4_Init+0xcc>)
 8029436:	601a      	str	r2, [r3, #0]
 8029438:	e013      	b.n	8029462 <E_EEPROM_XMC4_Init+0xaa>
        }
        else
        {
          /* If a valid latest block was detected, copy the valid block from flash to RAM. */
          E_EEPROM_XMC4_lCopyFlashToRam();
 802943a:	f000 f9d1 	bl	80297e0 <E_EEPROM_XMC4_lCopyFlashToRam>
  
          if ((e_eeprom_xmc4_sector_info.next_free_start_addr - e_eeprom_xmc4_sector_info.flash_data_addr) !=
 802943e:	4b0f      	ldr	r3, [pc, #60]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 8029440:	681a      	ldr	r2, [r3, #0]
 8029442:	4b0e      	ldr	r3, [pc, #56]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 8029444:	685b      	ldr	r3, [r3, #4]
 8029446:	1ad3      	subs	r3, r2, r3
 8029448:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 802944c:	d001      	beq.n	8029452 <E_EEPROM_XMC4_Init+0x9a>
              E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE)
          {
            status = E_EEPROM_XMC4_STATUS_ERROR_OLD_DATA;
 802944e:	2301      	movs	r3, #1
 8029450:	72fb      	strb	r3, [r7, #11]
          }
  
          if (e_eeprom_xmc4_sector_info.next_free_start_addr >= E_EEPROM_XMC4_SECTOR4_START_ADDR)
 8029452:	4b0a      	ldr	r3, [pc, #40]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 8029454:	681b      	ldr	r3, [r3, #0]
 8029456:	4a0c      	ldr	r2, [pc, #48]	; (8029488 <E_EEPROM_XMC4_Init+0xd0>)
 8029458:	4293      	cmp	r3, r2
 802945a:	d902      	bls.n	8029462 <E_EEPROM_XMC4_Init+0xaa>
          {
            e_eeprom_xmc4_sector_info.next_free_start_addr =  E_EEPROM_XMC4_SECTOR0_START_ADDR;
 802945c:	4b07      	ldr	r3, [pc, #28]	; (802947c <E_EEPROM_XMC4_Init+0xc4>)
 802945e:	4a09      	ldr	r2, [pc, #36]	; (8029484 <E_EEPROM_XMC4_Init+0xcc>)
 8029460:	601a      	str	r2, [r3, #0]
  
        }
      }
    }

    XMC_FLASH_EnableDoubleBitErrorTrap();
 8029462:	f7ff ff73 	bl	802934c <XMC_FLASH_EnableDoubleBitErrorTrap>

    handle->initialized = (bool)true;
 8029466:	687b      	ldr	r3, [r7, #4]
 8029468:	2201      	movs	r2, #1
 802946a:	701a      	strb	r2, [r3, #0]
  }

  return (status);
 802946c:	7afb      	ldrb	r3, [r7, #11]
}
 802946e:	4618      	mov	r0, r3
 8029470:	3710      	adds	r7, #16
 8029472:	46bd      	mov	sp, r7
 8029474:	bd80      	pop	{r7, pc}
 8029476:	bf00      	nop
 8029478:	1fff18dc 	.word	0x1fff18dc
 802947c:	1fff17e8 	.word	0x1fff17e8
 8029480:	0802b318 	.word	0x0802b318
 8029484:	0c010000 	.word	0x0c010000
 8029488:	0c01ffff 	.word	0x0c01ffff

0802948c <E_EEPROM_XMC4_WriteArray>:



/* Update a set of bytes to RAM buffer*/
bool E_EEPROM_XMC4_WriteArray(const uint16_t offset_address, const uint8_t *const data, const uint16_t length)
{
 802948c:	b580      	push	{r7, lr}
 802948e:	b086      	sub	sp, #24
 8029490:	af00      	add	r7, sp, #0
 8029492:	4603      	mov	r3, r0
 8029494:	6039      	str	r1, [r7, #0]
 8029496:	80fb      	strh	r3, [r7, #6]
 8029498:	4613      	mov	r3, r2
 802949a:	80bb      	strh	r3, [r7, #4]
  bool status;

  XMC_ASSERT("E_EEPROM_XMC4_WriteArray: Wrong offset address", (offset_address  < E_EEPROM_XMC4_DATA_BLOCK_SIZE));
  XMC_ASSERT("E_EEPROM_XMC4_WriteArray: Wrong length", ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE));

  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;
 802949c:	88fb      	ldrh	r3, [r7, #6]
 802949e:	3308      	adds	r3, #8
 80294a0:	4a12      	ldr	r2, [pc, #72]	; (80294ec <E_EEPROM_XMC4_WriteArray+0x60>)
 80294a2:	4413      	add	r3, r2
 80294a4:	613b      	str	r3, [r7, #16]
  status = (memcmp(address_ptr, data, length) != 0);
 80294a6:	88bb      	ldrh	r3, [r7, #4]
 80294a8:	6938      	ldr	r0, [r7, #16]
 80294aa:	6839      	ldr	r1, [r7, #0]
 80294ac:	461a      	mov	r2, r3
 80294ae:	f001 f8b3 	bl	802a618 <memcmp>
 80294b2:	4603      	mov	r3, r0
 80294b4:	2b00      	cmp	r3, #0
 80294b6:	bf14      	ite	ne
 80294b8:	2301      	movne	r3, #1
 80294ba:	2300      	moveq	r3, #0
 80294bc:	73fb      	strb	r3, [r7, #15]

  for (i = 0U; i < length; i++)
 80294be:	2300      	movs	r3, #0
 80294c0:	82fb      	strh	r3, [r7, #22]
 80294c2:	e00a      	b.n	80294da <E_EEPROM_XMC4_WriteArray+0x4e>
  {
      *(address_ptr + i) = *(data + i);
 80294c4:	8afb      	ldrh	r3, [r7, #22]
 80294c6:	693a      	ldr	r2, [r7, #16]
 80294c8:	4413      	add	r3, r2
 80294ca:	8afa      	ldrh	r2, [r7, #22]
 80294cc:	6839      	ldr	r1, [r7, #0]
 80294ce:	440a      	add	r2, r1
 80294d0:	7812      	ldrb	r2, [r2, #0]
 80294d2:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("E_EEPROM_XMC4_WriteArray: Wrong length", ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE));

  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;
  status = (memcmp(address_ptr, data, length) != 0);

  for (i = 0U; i < length; i++)
 80294d4:	8afb      	ldrh	r3, [r7, #22]
 80294d6:	3301      	adds	r3, #1
 80294d8:	82fb      	strh	r3, [r7, #22]
 80294da:	8afa      	ldrh	r2, [r7, #22]
 80294dc:	88bb      	ldrh	r3, [r7, #4]
 80294de:	429a      	cmp	r2, r3
 80294e0:	d3f0      	bcc.n	80294c4 <E_EEPROM_XMC4_WriteArray+0x38>
  {
      *(address_ptr + i) = *(data + i);
  }

  return status;
 80294e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80294e4:	4618      	mov	r0, r3
 80294e6:	3718      	adds	r7, #24
 80294e8:	46bd      	mov	sp, r7
 80294ea:	bd80      	pop	{r7, pc}
 80294ec:	1fff18dc 	.word	0x1fff18dc

080294f0 <E_EEPROM_XMC4_ReadArray>:



/* Read a set of bytes from RAM Buffer */
void E_EEPROM_XMC4_ReadArray(const uint16_t offset_address, uint8_t *const data, const uint16_t length)
{
 80294f0:	b480      	push	{r7}
 80294f2:	b085      	sub	sp, #20
 80294f4:	af00      	add	r7, sp, #0
 80294f6:	4603      	mov	r3, r0
 80294f8:	6039      	str	r1, [r7, #0]
 80294fa:	80fb      	strh	r3, [r7, #6]
 80294fc:	4613      	mov	r3, r2
 80294fe:	80bb      	strh	r3, [r7, #4]
  uint16_t i;
  uint8_t  *address_ptr;
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong offset address", (offset_address  < E_EEPROM_XMC4_DATA_BLOCK_SIZE));
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong length", ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE));
  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;
 8029500:	88fb      	ldrh	r3, [r7, #6]
 8029502:	3308      	adds	r3, #8
 8029504:	4a0c      	ldr	r2, [pc, #48]	; (8029538 <E_EEPROM_XMC4_ReadArray+0x48>)
 8029506:	4413      	add	r3, r2
 8029508:	60bb      	str	r3, [r7, #8]

  for (i=0U; i<length; i++)
 802950a:	2300      	movs	r3, #0
 802950c:	81fb      	strh	r3, [r7, #14]
 802950e:	e00a      	b.n	8029526 <E_EEPROM_XMC4_ReadArray+0x36>
  {
    *(data + i) = *(address_ptr + i);
 8029510:	89fb      	ldrh	r3, [r7, #14]
 8029512:	683a      	ldr	r2, [r7, #0]
 8029514:	4413      	add	r3, r2
 8029516:	89fa      	ldrh	r2, [r7, #14]
 8029518:	68b9      	ldr	r1, [r7, #8]
 802951a:	440a      	add	r2, r1
 802951c:	7812      	ldrb	r2, [r2, #0]
 802951e:	701a      	strb	r2, [r3, #0]
  uint8_t  *address_ptr;
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong offset address", (offset_address  < E_EEPROM_XMC4_DATA_BLOCK_SIZE));
  XMC_ASSERT("E_EEPROM_XMC4_ReadArray: Wrong length", ((offset_address + length)  < E_EEPROM_XMC4_DATA_BLOCK_SIZE));
  address_ptr = (uint8_t*)(void*)(&e_eeprom_xmc4_data_buffer.eeprom_data) + (uint32_t)offset_address;

  for (i=0U; i<length; i++)
 8029520:	89fb      	ldrh	r3, [r7, #14]
 8029522:	3301      	adds	r3, #1
 8029524:	81fb      	strh	r3, [r7, #14]
 8029526:	89fa      	ldrh	r2, [r7, #14]
 8029528:	88bb      	ldrh	r3, [r7, #4]
 802952a:	429a      	cmp	r2, r3
 802952c:	d3f0      	bcc.n	8029510 <E_EEPROM_XMC4_ReadArray+0x20>
  {
    *(data + i) = *(address_ptr + i);
  }
}
 802952e:	3714      	adds	r7, #20
 8029530:	46bd      	mov	sp, r7
 8029532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029536:	4770      	bx	lr
 8029538:	1fff18dc 	.word	0x1fff18dc

0802953c <E_EEPROM_XMC4_UpdateFlashContents>:



/* Copy data blocks from RAM to FLASH */
E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_UpdateFlashContents(void)
{
 802953c:	b580      	push	{r7, lr}
 802953e:	b082      	sub	sp, #8
 8029540:	af00      	add	r7, sp, #0
  E_EEPROM_XMC4_STATUS_t status;
  uint32_t sector_start_addr;

  status = E_EEPROM_XMC4_STATUS_OK;
 8029542:	2300      	movs	r3, #0
 8029544:	71fb      	strb	r3, [r7, #7]

  /* Calculate the starting address of the active sector from where the first write started for the current cycle*/
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR +
                     (E_EEPROM_XMC4_SECTOR_SIZE * e_eeprom_xmc4_sector_info.current_sector);
 8029546:	4b22      	ldr	r3, [pc, #136]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8029548:	689b      	ldr	r3, [r3, #8]
  uint32_t sector_start_addr;

  status = E_EEPROM_XMC4_STATUS_OK;

  /* Calculate the starting address of the active sector from where the first write started for the current cycle*/
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR +
 802954a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 802954e:	3304      	adds	r3, #4
 8029550:	039b      	lsls	r3, r3, #14
 8029552:	603b      	str	r3, [r7, #0]
                     (E_EEPROM_XMC4_SECTOR_SIZE * e_eeprom_xmc4_sector_info.current_sector);

  /* If the next free address crosses current active sector starting address, then all the sectors are fully written*/
  if ((e_eeprom_xmc4_sector_info.next_free_start_addr == sector_start_addr) &&
 8029554:	4b1e      	ldr	r3, [pc, #120]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8029556:	681a      	ldr	r2, [r3, #0]
 8029558:	683b      	ldr	r3, [r7, #0]
 802955a:	429a      	cmp	r2, r3
 802955c:	d111      	bne.n	8029582 <E_EEPROM_XMC4_UpdateFlashContents+0x46>
     (e_eeprom_xmc4_data_buffer.block_cycle_count != 0U))
 802955e:	4b1d      	ldr	r3, [pc, #116]	; (80295d4 <E_EEPROM_XMC4_UpdateFlashContents+0x98>)
 8029560:	685b      	ldr	r3, [r3, #4]
  /* Calculate the starting address of the active sector from where the first write started for the current cycle*/
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR +
                     (E_EEPROM_XMC4_SECTOR_SIZE * e_eeprom_xmc4_sector_info.current_sector);

  /* If the next free address crosses current active sector starting address, then all the sectors are fully written*/
  if ((e_eeprom_xmc4_sector_info.next_free_start_addr == sector_start_addr) &&
 8029562:	2b00      	cmp	r3, #0
 8029564:	d00d      	beq.n	8029582 <E_EEPROM_XMC4_UpdateFlashContents+0x46>
     (e_eeprom_xmc4_data_buffer.block_cycle_count != 0U))
  {
    /* Update the current sector to the latest sector on which the last write was executed. */
    e_eeprom_xmc4_sector_info.current_sector =  ((e_eeprom_xmc4_sector_info.flash_data_addr &
 8029566:	4b1a      	ldr	r3, [pc, #104]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8029568:	685b      	ldr	r3, [r3, #4]
 802956a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
                                                E_EEPROM_XMC4_SECTOR_POSITION_MASK) >>
 802956e:	0b9b      	lsrs	r3, r3, #14
  /* If the next free address crosses current active sector starting address, then all the sectors are fully written*/
  if ((e_eeprom_xmc4_sector_info.next_free_start_addr == sector_start_addr) &&
     (e_eeprom_xmc4_data_buffer.block_cycle_count != 0U))
  {
    /* Update the current sector to the latest sector on which the last write was executed. */
    e_eeprom_xmc4_sector_info.current_sector =  ((e_eeprom_xmc4_sector_info.flash_data_addr &
 8029570:	4a17      	ldr	r2, [pc, #92]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8029572:	6093      	str	r3, [r2, #8]
                                                E_EEPROM_XMC4_SECTOR_POSITION_MASK) >>
                                                E_EEPROM_XMC4_SECTOR_POSITION);

    /* Mark all the sectors as filled with data */
    e_eeprom_xmc4_sector_info.erase_state = E_EEPROM_XMC4_ALL_SECTORS_FILLED ;
 8029574:	4b16      	ldr	r3, [pc, #88]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 8029576:	220f      	movs	r2, #15
 8029578:	60da      	str	r2, [r3, #12]

    /* Execute erase state machine to free up the unwanted sectors and keep only the sector which has latest block*/
    status = E_EEPROM_XMC4_lInitEraseStateMachine();
 802957a:	f000 f8d9 	bl	8029730 <E_EEPROM_XMC4_lInitEraseStateMachine>
 802957e:	4603      	mov	r3, r0
 8029580:	71fb      	strb	r3, [r7, #7]
  }

  if (status ==  E_EEPROM_XMC4_STATUS_OK)
 8029582:	79fb      	ldrb	r3, [r7, #7]
 8029584:	2b00      	cmp	r3, #0
 8029586:	d11d      	bne.n	80295c4 <E_EEPROM_XMC4_UpdateFlashContents+0x88>
  {
    e_eeprom_xmc4_data_buffer.block_cycle_count++;
 8029588:	4b12      	ldr	r3, [pc, #72]	; (80295d4 <E_EEPROM_XMC4_UpdateFlashContents+0x98>)
 802958a:	685b      	ldr	r3, [r3, #4]
 802958c:	3301      	adds	r3, #1
 802958e:	4a11      	ldr	r2, [pc, #68]	; (80295d4 <E_EEPROM_XMC4_UpdateFlashContents+0x98>)
 8029590:	6053      	str	r3, [r2, #4]

    status = E_EEPROM_XMC4_lWriteToFlash();
 8029592:	f000 f839 	bl	8029608 <E_EEPROM_XMC4_lWriteToFlash>
 8029596:	4603      	mov	r3, r0
 8029598:	71fb      	strb	r3, [r7, #7]

    /* If the flash write succeeds, update the latest flash data location in RAM for reference */
    if (status == E_EEPROM_XMC4_STATUS_OK)
 802959a:	79fb      	ldrb	r3, [r7, #7]
 802959c:	2b00      	cmp	r3, #0
 802959e:	d103      	bne.n	80295a8 <E_EEPROM_XMC4_UpdateFlashContents+0x6c>
    {
      e_eeprom_xmc4_sector_info.flash_data_addr = e_eeprom_xmc4_sector_info.next_free_start_addr;
 80295a0:	4b0b      	ldr	r3, [pc, #44]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 80295a2:	681b      	ldr	r3, [r3, #0]
 80295a4:	4a0a      	ldr	r2, [pc, #40]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 80295a6:	6053      	str	r3, [r2, #4]
    }

    /* Update the next free address to write the new data block*/
    e_eeprom_xmc4_sector_info.next_free_start_addr += E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 80295a8:	4b09      	ldr	r3, [pc, #36]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 80295aa:	681b      	ldr	r3, [r3, #0]
 80295ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80295b0:	4a07      	ldr	r2, [pc, #28]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 80295b2:	6013      	str	r3, [r2, #0]

    /* If the next free address crosses 3rd sector end address relocate the address to 0th sector starting address*/
    if (e_eeprom_xmc4_sector_info.next_free_start_addr >= E_EEPROM_XMC4_SECTOR4_START_ADDR)
 80295b4:	4b06      	ldr	r3, [pc, #24]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 80295b6:	681b      	ldr	r3, [r3, #0]
 80295b8:	4a07      	ldr	r2, [pc, #28]	; (80295d8 <E_EEPROM_XMC4_UpdateFlashContents+0x9c>)
 80295ba:	4293      	cmp	r3, r2
 80295bc:	d902      	bls.n	80295c4 <E_EEPROM_XMC4_UpdateFlashContents+0x88>
    {
      e_eeprom_xmc4_sector_info.next_free_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR;
 80295be:	4b04      	ldr	r3, [pc, #16]	; (80295d0 <E_EEPROM_XMC4_UpdateFlashContents+0x94>)
 80295c0:	4a06      	ldr	r2, [pc, #24]	; (80295dc <E_EEPROM_XMC4_UpdateFlashContents+0xa0>)
 80295c2:	601a      	str	r2, [r3, #0]
    }
  }

  return (status);
 80295c4:	79fb      	ldrb	r3, [r7, #7]
}
 80295c6:	4618      	mov	r0, r3
 80295c8:	3708      	adds	r7, #8
 80295ca:	46bd      	mov	sp, r7
 80295cc:	bd80      	pop	{r7, pc}
 80295ce:	bf00      	nop
 80295d0:	1fff17e8 	.word	0x1fff17e8
 80295d4:	1fff18dc 	.word	0x1fff18dc
 80295d8:	0c01ffff 	.word	0x0c01ffff
 80295dc:	0c010000 	.word	0x0c010000

080295e0 <E_EEPROM_XMC4_IsFlashEmpty>:


/* Check the availability data in the flash emulated EEPROM area */
bool E_EEPROM_XMC4_IsFlashEmpty(void)
{
 80295e0:	b480      	push	{r7}
 80295e2:	b083      	sub	sp, #12
 80295e4:	af00      	add	r7, sp, #0
  bool status = false;
 80295e6:	2300      	movs	r3, #0
 80295e8:	71fb      	strb	r3, [r7, #7]

  /* If data available flash_data_addr will have a valid address*/
  if (e_eeprom_xmc4_sector_info.flash_data_addr == 0U)
 80295ea:	4b06      	ldr	r3, [pc, #24]	; (8029604 <E_EEPROM_XMC4_IsFlashEmpty+0x24>)
 80295ec:	685b      	ldr	r3, [r3, #4]
 80295ee:	2b00      	cmp	r3, #0
 80295f0:	d101      	bne.n	80295f6 <E_EEPROM_XMC4_IsFlashEmpty+0x16>
  {
    status = true;
 80295f2:	2301      	movs	r3, #1
 80295f4:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 80295f6:	79fb      	ldrb	r3, [r7, #7]
}
 80295f8:	4618      	mov	r0, r3
 80295fa:	370c      	adds	r7, #12
 80295fc:	46bd      	mov	sp, r7
 80295fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029602:	4770      	bx	lr
 8029604:	1fff17e8 	.word	0x1fff17e8

08029608 <E_EEPROM_XMC4_lWriteToFlash>:
 * LOCAL ROUTINES
 ********************************************************************************************************************/

/* Local function to program data blocks from RAM into FLASH */
static E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_lWriteToFlash(void)
{
 8029608:	b580      	push	{r7, lr}
 802960a:	b084      	sub	sp, #16
 802960c:	af00      	add	r7, sp, #0
  uint32_t *flash_addr_ptr;
  uint32_t *ram_addr_ptr;
  uint32_t  page_index;
  E_EEPROM_XMC4_STATUS_t status;

  status = E_EEPROM_XMC4_STATUS_OK;
 802960e:	2300      	movs	r3, #0
 8029610:	70fb      	strb	r3, [r7, #3]
  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.next_free_start_addr;
 8029612:	4b18      	ldr	r3, [pc, #96]	; (8029674 <E_EEPROM_XMC4_lWriteToFlash+0x6c>)
 8029614:	681b      	ldr	r3, [r3, #0]
 8029616:	60fb      	str	r3, [r7, #12]
  ram_addr_ptr   = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;
 8029618:	4b17      	ldr	r3, [pc, #92]	; (8029678 <E_EEPROM_XMC4_lWriteToFlash+0x70>)
 802961a:	60bb      	str	r3, [r7, #8]

  e_eeprom_xmc4_data_buffer.crc = E_EEPROM_XMC4_lCalculateCRC((uint32_t*)(void*)
 802961c:	4817      	ldr	r0, [pc, #92]	; (802967c <E_EEPROM_XMC4_lWriteToFlash+0x74>)
 802961e:	f000 f8c7 	bl	80297b0 <E_EEPROM_XMC4_lCalculateCRC>
 8029622:	4602      	mov	r2, r0
 8029624:	4b14      	ldr	r3, [pc, #80]	; (8029678 <E_EEPROM_XMC4_lWriteToFlash+0x70>)
 8029626:	601a      	str	r2, [r3, #0]
                                                             (&(e_eeprom_xmc4_data_buffer.block_cycle_count)));

  for (page_index = 0U ; page_index < E_EEPROM_XMC4_MAX_PAGES; page_index++)
 8029628:	2300      	movs	r3, #0
 802962a:	607b      	str	r3, [r7, #4]
 802962c:	e01a      	b.n	8029664 <E_EEPROM_XMC4_lWriteToFlash+0x5c>
  {
    XMC_FLASH_ClearStatus();
 802962e:	f7fd f8c1 	bl	80267b4 <XMC_FLASH_ClearStatus>

    XMC_FLASH_ProgramPage(flash_addr_ptr,ram_addr_ptr);
 8029632:	68f8      	ldr	r0, [r7, #12]
 8029634:	68b9      	ldr	r1, [r7, #8]
 8029636:	f7fd f8d1 	bl	80267dc <XMC_FLASH_ProgramPage>

    if ((XMC_FLASH_GetStatus() & (uint32_t)(XMC_FLASH_STATUS_VERIFY_ERROR | XMC_FLASH_STATUS_OPERATION_ERROR)) != 0)
 802963a:	f7fd f8c1 	bl	80267c0 <XMC_FLASH_GetStatus>
 802963e:	4602      	mov	r2, r0
 8029640:	4b0f      	ldr	r3, [pc, #60]	; (8029680 <E_EEPROM_XMC4_lWriteToFlash+0x78>)
 8029642:	4013      	ands	r3, r2
 8029644:	2b00      	cmp	r3, #0
 8029646:	d002      	beq.n	802964e <E_EEPROM_XMC4_lWriteToFlash+0x46>
    {
      status = E_EEPROM_XMC4_STATUS_WRITE_ERROR;
 8029648:	2303      	movs	r3, #3
 802964a:	70fb      	strb	r3, [r7, #3]
      break;
 802964c:	e00d      	b.n	802966a <E_EEPROM_XMC4_lWriteToFlash+0x62>
    }
    ram_addr_ptr   += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
 802964e:	68bb      	ldr	r3, [r7, #8]
 8029650:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8029654:	60bb      	str	r3, [r7, #8]
    flash_addr_ptr += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
 8029656:	68fb      	ldr	r3, [r7, #12]
 8029658:	f503 7380 	add.w	r3, r3, #256	; 0x100
 802965c:	60fb      	str	r3, [r7, #12]
  ram_addr_ptr   = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;

  e_eeprom_xmc4_data_buffer.crc = E_EEPROM_XMC4_lCalculateCRC((uint32_t*)(void*)
                                                             (&(e_eeprom_xmc4_data_buffer.block_cycle_count)));

  for (page_index = 0U ; page_index < E_EEPROM_XMC4_MAX_PAGES; page_index++)
 802965e:	687b      	ldr	r3, [r7, #4]
 8029660:	3301      	adds	r3, #1
 8029662:	607b      	str	r3, [r7, #4]
 8029664:	687b      	ldr	r3, [r7, #4]
 8029666:	2b0f      	cmp	r3, #15
 8029668:	d9e1      	bls.n	802962e <E_EEPROM_XMC4_lWriteToFlash+0x26>
    }
    ram_addr_ptr   += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
    flash_addr_ptr += E_EEPROM_XMC4_MIN_WORDS_PER_PAGE ;
  }

  return (status);
 802966a:	78fb      	ldrb	r3, [r7, #3]
}
 802966c:	4618      	mov	r0, r3
 802966e:	3710      	adds	r7, #16
 8029670:	46bd      	mov	sp, r7
 8029672:	bd80      	pop	{r7, pc}
 8029674:	1fff17e8 	.word	0x1fff17e8
 8029678:	1fff18dc 	.word	0x1fff18dc
 802967c:	1fff18e0 	.word	0x1fff18e0
 8029680:	80000100 	.word	0x80000100

08029684 <E_EEPROM_XMC4_lInitReadSectorInfo>:



static void E_EEPROM_XMC4_lInitReadSectorInfo(const uint32_t sector)
{
 8029684:	b580      	push	{r7, lr}
 8029686:	b08a      	sub	sp, #40	; 0x28
 8029688:	af00      	add	r7, sp, #0
 802968a:	6078      	str	r0, [r7, #4]
  uint32_t block_cycle_count;
  uint32_t written_crc;
  uint32_t calculated_crc;

  /* Initialize starting address and last block address of the sector. */
  sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector);
 802968c:	687b      	ldr	r3, [r7, #4]
 802968e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8029692:	3304      	adds	r3, #4
 8029694:	039b      	lsls	r3, r3, #14
 8029696:	61fb      	str	r3, [r7, #28]
  block_read_addr = (sector_start_addr + E_EEPROM_XMC4_SECTOR_SIZE) - E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 8029698:	69fb      	ldr	r3, [r7, #28]
 802969a:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 802969e:	627b      	str	r3, [r7, #36]	; 0x24
  free_block_addr = E_EEPROM_XMC4_EMPTY;
 80296a0:	2300      	movs	r3, #0
 80296a2:	623b      	str	r3, [r7, #32]

  do
  {
    /* Read first 32 bit data from the block which indicates the block cycle counter. */
    data_ptr = (uint32_t*)block_read_addr;
 80296a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80296a6:	61bb      	str	r3, [r7, #24]
    block_cycle_count = *(data_ptr + E_EEPROM_XMC4_BCC_OFFSET);
 80296a8:	69bb      	ldr	r3, [r7, #24]
 80296aa:	685b      	ldr	r3, [r3, #4]
 80296ac:	617b      	str	r3, [r7, #20]

    /* Check if block cycle count is a non zero value*/
    if (block_cycle_count != E_EEPROM_XMC4_EMPTY)
 80296ae:	697b      	ldr	r3, [r7, #20]
 80296b0:	2b00      	cmp	r3, #0
 80296b2:	d02e      	beq.n	8029712 <E_EEPROM_XMC4_lInitReadSectorInfo+0x8e>
    {
      /* Mark sector as non-empty sector*/
      e_eeprom_xmc4_sector_info.erase_state |= ((uint32_t)1U << sector);
 80296b4:	4b1c      	ldr	r3, [pc, #112]	; (8029728 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 80296b6:	68da      	ldr	r2, [r3, #12]
 80296b8:	687b      	ldr	r3, [r7, #4]
 80296ba:	2101      	movs	r1, #1
 80296bc:	fa01 f303 	lsl.w	r3, r1, r3
 80296c0:	4313      	orrs	r3, r2
 80296c2:	4a19      	ldr	r2, [pc, #100]	; (8029728 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 80296c4:	60d3      	str	r3, [r2, #12]

      /* If this is the first non empty block identified, then store the address as next free address */
      if (free_block_addr == E_EEPROM_XMC4_EMPTY)
 80296c6:	6a3b      	ldr	r3, [r7, #32]
 80296c8:	2b00      	cmp	r3, #0
 80296ca:	d103      	bne.n	80296d4 <E_EEPROM_XMC4_lInitReadSectorInfo+0x50>
      {
        free_block_addr = block_read_addr + E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 80296cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80296ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80296d2:	623b      	str	r3, [r7, #32]
      }

      /* Read the second 32bit data which indicates the CRC */
      written_crc = *data_ptr;
 80296d4:	69bb      	ldr	r3, [r7, #24]
 80296d6:	681b      	ldr	r3, [r3, #0]
 80296d8:	613b      	str	r3, [r7, #16]
      /* Calculate the CRC for the written data in flash (3rd word to the last word)*/
      calculated_crc = E_EEPROM_XMC4_lCalculateCRC(data_ptr + E_EEPROM_XMC4_BCC_OFFSET);
 80296da:	69bb      	ldr	r3, [r7, #24]
 80296dc:	3304      	adds	r3, #4
 80296de:	4618      	mov	r0, r3
 80296e0:	f000 f866 	bl	80297b0 <E_EEPROM_XMC4_lCalculateCRC>
 80296e4:	60f8      	str	r0, [r7, #12]

      if (calculated_crc == written_crc)
 80296e6:	68fa      	ldr	r2, [r7, #12]
 80296e8:	693b      	ldr	r3, [r7, #16]
 80296ea:	429a      	cmp	r2, r3
 80296ec:	d111      	bne.n	8029712 <E_EEPROM_XMC4_lInitReadSectorInfo+0x8e>
      {
        /* If both CRC matches and the current block cycle counter is greater than the previous recorded value,
         * Update the Data structure with the current block as the "latest" one and the current sector as "active".
         * Exit from the function.
         */
        if (block_cycle_count > e_eeprom_xmc4_data_buffer.block_cycle_count)
 80296ee:	4b0f      	ldr	r3, [pc, #60]	; (802972c <E_EEPROM_XMC4_lInitReadSectorInfo+0xa8>)
 80296f0:	685a      	ldr	r2, [r3, #4]
 80296f2:	697b      	ldr	r3, [r7, #20]
 80296f4:	429a      	cmp	r2, r3
 80296f6:	d20c      	bcs.n	8029712 <E_EEPROM_XMC4_lInitReadSectorInfo+0x8e>
        {
          e_eeprom_xmc4_data_buffer.block_cycle_count = block_cycle_count;
 80296f8:	4a0c      	ldr	r2, [pc, #48]	; (802972c <E_EEPROM_XMC4_lInitReadSectorInfo+0xa8>)
 80296fa:	697b      	ldr	r3, [r7, #20]
 80296fc:	6053      	str	r3, [r2, #4]
          e_eeprom_xmc4_sector_info.current_sector = sector;
 80296fe:	4a0a      	ldr	r2, [pc, #40]	; (8029728 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 8029700:	687b      	ldr	r3, [r7, #4]
 8029702:	6093      	str	r3, [r2, #8]
          e_eeprom_xmc4_sector_info.flash_data_addr = block_read_addr;
 8029704:	4a08      	ldr	r2, [pc, #32]	; (8029728 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 8029706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029708:	6053      	str	r3, [r2, #4]
          e_eeprom_xmc4_sector_info.next_free_start_addr = free_block_addr;
 802970a:	4a07      	ldr	r2, [pc, #28]	; (8029728 <E_EEPROM_XMC4_lInitReadSectorInfo+0xa4>)
 802970c:	6a3b      	ldr	r3, [r7, #32]
 802970e:	6013      	str	r3, [r2, #0]
          break;
 8029710:	e007      	b.n	8029722 <E_EEPROM_XMC4_lInitReadSectorInfo+0x9e>
        }
      }
    }
    /* Move the block read address to one block size up starting from the bottom of sector */
    block_read_addr -= E_EEPROM_XMC4_ACTUAL_FLASH_BLOCK_SIZE;
 8029712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8029714:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8029718:	627b      	str	r3, [r7, #36]	; 0x24

  /* Iterate the read process until the block read address crosses sector start address or a
   * latest valid block is identified.
   */
  } while ( block_read_addr >= sector_start_addr );
 802971a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802971c:	69fb      	ldr	r3, [r7, #28]
 802971e:	429a      	cmp	r2, r3
 8029720:	d2c0      	bcs.n	80296a4 <E_EEPROM_XMC4_lInitReadSectorInfo+0x20>

}
 8029722:	3728      	adds	r7, #40	; 0x28
 8029724:	46bd      	mov	sp, r7
 8029726:	bd80      	pop	{r7, pc}
 8029728:	1fff17e8 	.word	0x1fff17e8
 802972c:	1fff18dc 	.word	0x1fff18dc

08029730 <E_EEPROM_XMC4_lInitEraseStateMachine>:



static E_EEPROM_XMC4_STATUS_t E_EEPROM_XMC4_lInitEraseStateMachine(void)
{
 8029730:	b580      	push	{r7, lr}
 8029732:	b084      	sub	sp, #16
 8029734:	af00      	add	r7, sp, #0
  uint32_t sector_count;
  uint32_t sector_start_addr;
  E_EEPROM_XMC4_STATUS_t status ;

  status = E_EEPROM_XMC4_STATUS_OK;
 8029736:	2300      	movs	r3, #0
 8029738:	72fb      	strb	r3, [r7, #11]
  sector_count = 0U;
 802973a:	2300      	movs	r3, #0
 802973c:	60fb      	str	r3, [r7, #12]

  do
  {
    /* If the non empty sector is the current active sector, then do not erase it*/
    if (e_eeprom_xmc4_sector_info.current_sector != sector_count)
 802973e:	4b1b      	ldr	r3, [pc, #108]	; (80297ac <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 8029740:	689a      	ldr	r2, [r3, #8]
 8029742:	68fb      	ldr	r3, [r7, #12]
 8029744:	429a      	cmp	r2, r3
 8029746:	d026      	beq.n	8029796 <E_EEPROM_XMC4_lInitEraseStateMachine+0x66>
    {
      /* Check if the sector was previously identified as non-empty. i.e It is having old data or corrupted data
       * If so erase the sector and mark it as erase attempted.
       */
      if ((e_eeprom_xmc4_sector_info.erase_state >> sector_count) & ((uint32_t)1U))
 8029748:	4b18      	ldr	r3, [pc, #96]	; (80297ac <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 802974a:	68da      	ldr	r2, [r3, #12]
 802974c:	68fb      	ldr	r3, [r7, #12]
 802974e:	fa22 f303 	lsr.w	r3, r2, r3
 8029752:	f003 0301 	and.w	r3, r3, #1
 8029756:	2b00      	cmp	r3, #0
 8029758:	d01d      	beq.n	8029796 <E_EEPROM_XMC4_lInitEraseStateMachine+0x66>
      {
        sector_start_addr = E_EEPROM_XMC4_SECTOR0_START_ADDR + (E_EEPROM_XMC4_SECTOR_SIZE * (uint32_t)sector_count);
 802975a:	68fb      	ldr	r3, [r7, #12]
 802975c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8029760:	3304      	adds	r3, #4
 8029762:	039b      	lsls	r3, r3, #14
 8029764:	607b      	str	r3, [r7, #4]

        XMC_FLASH_ClearStatus();
 8029766:	f7fd f825 	bl	80267b4 <XMC_FLASH_ClearStatus>
        XMC_FLASH_EraseSector((uint32_t*)sector_start_addr);
 802976a:	687b      	ldr	r3, [r7, #4]
 802976c:	4618      	mov	r0, r3
 802976e:	f7fd f869 	bl	8026844 <XMC_FLASH_EraseSector>

        if (XMC_FLASH_GetStatus() != (uint32_t)XMC_FLASH_STATUS_ERASE_STATE)
 8029772:	f7fd f825 	bl	80267c0 <XMC_FLASH_GetStatus>
 8029776:	4603      	mov	r3, r0
 8029778:	2b20      	cmp	r3, #32
 802977a:	d002      	beq.n	8029782 <E_EEPROM_XMC4_lInitEraseStateMachine+0x52>
        {
          status = E_EEPROM_XMC4_STATUS_ERASE_ERROR;
 802977c:	2304      	movs	r3, #4
 802977e:	72fb      	strb	r3, [r7, #11]
          break;
 8029780:	e00f      	b.n	80297a2 <E_EEPROM_XMC4_lInitEraseStateMachine+0x72>
        }
        e_eeprom_xmc4_sector_info.erase_state &= ~(((uint32_t)1U << sector_count));
 8029782:	4b0a      	ldr	r3, [pc, #40]	; (80297ac <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 8029784:	68da      	ldr	r2, [r3, #12]
 8029786:	68fb      	ldr	r3, [r7, #12]
 8029788:	2101      	movs	r1, #1
 802978a:	fa01 f303 	lsl.w	r3, r1, r3
 802978e:	43db      	mvns	r3, r3
 8029790:	4013      	ands	r3, r2
 8029792:	4a06      	ldr	r2, [pc, #24]	; (80297ac <E_EEPROM_XMC4_lInitEraseStateMachine+0x7c>)
 8029794:	60d3      	str	r3, [r2, #12]
      }
    }
    sector_count++;
 8029796:	68fb      	ldr	r3, [r7, #12]
 8029798:	3301      	adds	r3, #1
 802979a:	60fb      	str	r3, [r7, #12]
    /* Iterate the erase loop until all 4 sectors are checked. Break and return failure on any sector erase errors.*/
  } while ( sector_count < E_EEPROM_XMC4_MAX_SECTORS );
 802979c:	68fb      	ldr	r3, [r7, #12]
 802979e:	2b03      	cmp	r3, #3
 80297a0:	d9cd      	bls.n	802973e <E_EEPROM_XMC4_lInitEraseStateMachine+0xe>

  return (status);
 80297a2:	7afb      	ldrb	r3, [r7, #11]
}
 80297a4:	4618      	mov	r0, r3
 80297a6:	3710      	adds	r7, #16
 80297a8:	46bd      	mov	sp, r7
 80297aa:	bd80      	pop	{r7, pc}
 80297ac:	1fff17e8 	.word	0x1fff17e8

080297b0 <E_EEPROM_XMC4_lCalculateCRC>:

/* Local function to CRC */
static uint32_t E_EEPROM_XMC4_lCalculateCRC(const uint32_t *data_start_addr)
{
 80297b0:	b580      	push	{r7, lr}
 80297b2:	b084      	sub	sp, #16
 80297b4:	af00      	add	r7, sp, #0
 80297b6:	6078      	str	r0, [r7, #4]
  uint32_t result;

  /* Reset the CRC result register before new CRC calculation */
  XMC_FCE_InitializeSeedValue(&e_eeprom_xmc4_fce, 0U);
 80297b8:	4808      	ldr	r0, [pc, #32]	; (80297dc <E_EEPROM_XMC4_lCalculateCRC+0x2c>)
 80297ba:	2100      	movs	r1, #0
 80297bc:	f7ff fdee 	bl	802939c <XMC_FCE_InitializeSeedValue>

  (void)XMC_FCE_CalculateCRC32(&e_eeprom_xmc4_fce, data_start_addr, E_EEPROM_XMC4_DATA_SIZE_FOR_CRC, &result);
 80297c0:	f107 030c 	add.w	r3, r7, #12
 80297c4:	4805      	ldr	r0, [pc, #20]	; (80297dc <E_EEPROM_XMC4_lCalculateCRC+0x2c>)
 80297c6:	6879      	ldr	r1, [r7, #4]
 80297c8:	f640 72fc 	movw	r2, #4092	; 0xffc
 80297cc:	f7fe fc2a 	bl	8028024 <XMC_FCE_CalculateCRC32>

  return (result);
 80297d0:	68fb      	ldr	r3, [r7, #12]
}
 80297d2:	4618      	mov	r0, r3
 80297d4:	3710      	adds	r7, #16
 80297d6:	46bd      	mov	sp, r7
 80297d8:	bd80      	pop	{r7, pc}
 80297da:	bf00      	nop
 80297dc:	0802b318 	.word	0x0802b318

080297e0 <E_EEPROM_XMC4_lCopyFlashToRam>:



/* Local function to copy data blocks from FLASH to RAM */
static void E_EEPROM_XMC4_lCopyFlashToRam(void)
{
 80297e0:	b480      	push	{r7}
 80297e2:	b085      	sub	sp, #20
 80297e4:	af00      	add	r7, sp, #0
  uint32_t *flash_addr_ptr;
  uint32_t *ram_addr_ptr;
  uint32_t byte_index;

  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.flash_data_addr;
 80297e6:	4b0f      	ldr	r3, [pc, #60]	; (8029824 <E_EEPROM_XMC4_lCopyFlashToRam+0x44>)
 80297e8:	685b      	ldr	r3, [r3, #4]
 80297ea:	60bb      	str	r3, [r7, #8]
  ram_addr_ptr = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;
 80297ec:	4b0e      	ldr	r3, [pc, #56]	; (8029828 <E_EEPROM_XMC4_lCopyFlashToRam+0x48>)
 80297ee:	607b      	str	r3, [r7, #4]

  for(byte_index = 0U ; byte_index < E_EEPROM_XMC4_MAX_WORDS; byte_index++)
 80297f0:	2300      	movs	r3, #0
 80297f2:	60fb      	str	r3, [r7, #12]
 80297f4:	e00c      	b.n	8029810 <E_EEPROM_XMC4_lCopyFlashToRam+0x30>
  {
    *(ram_addr_ptr + byte_index) = *(flash_addr_ptr + byte_index);
 80297f6:	68fb      	ldr	r3, [r7, #12]
 80297f8:	009b      	lsls	r3, r3, #2
 80297fa:	687a      	ldr	r2, [r7, #4]
 80297fc:	4413      	add	r3, r2
 80297fe:	68fa      	ldr	r2, [r7, #12]
 8029800:	0092      	lsls	r2, r2, #2
 8029802:	68b9      	ldr	r1, [r7, #8]
 8029804:	440a      	add	r2, r1
 8029806:	6812      	ldr	r2, [r2, #0]
 8029808:	601a      	str	r2, [r3, #0]
  uint32_t byte_index;

  flash_addr_ptr = (uint32_t*)e_eeprom_xmc4_sector_info.flash_data_addr;
  ram_addr_ptr = (uint32_t*)(void*)&e_eeprom_xmc4_data_buffer;

  for(byte_index = 0U ; byte_index < E_EEPROM_XMC4_MAX_WORDS; byte_index++)
 802980a:	68fb      	ldr	r3, [r7, #12]
 802980c:	3301      	adds	r3, #1
 802980e:	60fb      	str	r3, [r7, #12]
 8029810:	68fb      	ldr	r3, [r7, #12]
 8029812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8029816:	d3ee      	bcc.n	80297f6 <E_EEPROM_XMC4_lCopyFlashToRam+0x16>
  {
    *(ram_addr_ptr + byte_index) = *(flash_addr_ptr + byte_index);
  }
}
 8029818:	3714      	adds	r7, #20
 802981a:	46bd      	mov	sp, r7
 802981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029820:	4770      	bx	lr
 8029822:	bf00      	nop
 8029824:	1fff17e8 	.word	0x1fff17e8
 8029828:	1fff18dc 	.word	0x1fff18dc

0802982c <EVENT_GENERATOR_Init>:

/*
 * This function Initializes a EVENT_GENERATOR APP instances based on user configuration.
 */
EVENT_GENERATOR_STATUS_t EVENT_GENERATOR_Init(EVENT_GENERATOR_t *const handle)
{
 802982c:	b580      	push	{r7, lr}
 802982e:	b082      	sub	sp, #8
 8029830:	af00      	add	r7, sp, #0
 8029832:	6078      	str	r0, [r7, #4]
  /* Checking for null handle */
  XMC_ASSERT("EVENT_GENERATOR_Init:handle NULL" , (handle != NULL));
  
  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
 8029834:	687b      	ldr	r3, [r7, #4]
 8029836:	7b5b      	ldrb	r3, [r3, #13]
 8029838:	f083 0301 	eor.w	r3, r3, #1
 802983c:	b2db      	uxtb	r3, r3
 802983e:	2b00      	cmp	r3, #0
 8029840:	d012      	beq.n	8029868 <EVENT_GENERATOR_Init+0x3c>
  {
    /* Hardware initialization based on UI */
    XMC_ERU_OGU_Init(handle->eru, handle->channel, handle->config);
 8029842:	687b      	ldr	r3, [r7, #4]
 8029844:	6819      	ldr	r1, [r3, #0]
 8029846:	687b      	ldr	r3, [r7, #4]
 8029848:	7b1a      	ldrb	r2, [r3, #12]
 802984a:	687b      	ldr	r3, [r7, #4]
 802984c:	685b      	ldr	r3, [r3, #4]
 802984e:	4608      	mov	r0, r1
 8029850:	4611      	mov	r1, r2
 8029852:	461a      	mov	r2, r3
 8029854:	f7fe fba8 	bl	8027fa8 <XMC_ERU_OGU_Init>
    #if (EVENT_GENERATOR_NMI_SUPPORTED == 1U)
    /* Promote the eru event as NMI, Applicable only for XMC4000 devices */
    XMC_SCU_INTERRUPT_EnableNmiRequest(handle->nmi_eru_msk);
 8029858:	687b      	ldr	r3, [r7, #4]
 802985a:	689b      	ldr	r3, [r3, #8]
 802985c:	4618      	mov	r0, r3
 802985e:	f7fd f97f 	bl	8026b60 <XMC_SCU_INTERRUPT_EnableNmiRequest>
    #endif
    /* Update the init status of the instance */
    handle->init_status = true;
 8029862:	687b      	ldr	r3, [r7, #4]
 8029864:	2201      	movs	r2, #1
 8029866:	735a      	strb	r2, [r3, #13]
  }
  
  return EVENT_GENERATOR_STATUS_SUCCESS;
 8029868:	2300      	movs	r3, #0
}
 802986a:	4618      	mov	r0, r3
 802986c:	3708      	adds	r7, #8
 802986e:	46bd      	mov	sp, r7
 8029870:	bd80      	pop	{r7, pc}
 8029872:	bf00      	nop

08029874 <EVENT_DETECTOR_Init>:

/*
 * This function Initializes a EVENT_DETECTOR APP instances (ERSx+ETLx) based on user configuration.
 */
EVENT_DETECTOR_STATUS_t EVENT_DETECTOR_Init(EVENT_DETECTOR_t *const handle)
{
 8029874:	b580      	push	{r7, lr}
 8029876:	b082      	sub	sp, #8
 8029878:	af00      	add	r7, sp, #0
 802987a:	6078      	str	r0, [r7, #4]
  /* Checking for null handle */
  XMC_ASSERT("EVENT_DETECTOR_Init:handle NULL" , (handle != NULL));

  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
 802987c:	687b      	ldr	r3, [r7, #4]
 802987e:	7b1b      	ldrb	r3, [r3, #12]
 8029880:	f083 0301 	eor.w	r3, r3, #1
 8029884:	b2db      	uxtb	r3, r3
 8029886:	2b00      	cmp	r3, #0
 8029888:	d00d      	beq.n	80298a6 <EVENT_DETECTOR_Init+0x32>
  {
    /* Hardware initialization based on UI */
    XMC_ERU_ETL_Init(handle->eru, handle->channel, handle->config);
 802988a:	687b      	ldr	r3, [r7, #4]
 802988c:	6819      	ldr	r1, [r3, #0]
 802988e:	687b      	ldr	r3, [r7, #4]
 8029890:	791a      	ldrb	r2, [r3, #4]
 8029892:	687b      	ldr	r3, [r7, #4]
 8029894:	689b      	ldr	r3, [r3, #8]
 8029896:	4608      	mov	r0, r1
 8029898:	4611      	mov	r1, r2
 802989a:	461a      	mov	r2, r3
 802989c:	f7fe fb5e 	bl	8027f5c <XMC_ERU_ETL_Init>
    /* Update the init status of the instance */
    handle->init_status = true;
 80298a0:	687b      	ldr	r3, [r7, #4]
 80298a2:	2201      	movs	r2, #1
 80298a4:	731a      	strb	r2, [r3, #12]
  }
  
  return EVENT_DETECTOR_STATUS_SUCCESS;
 80298a6:	2300      	movs	r3, #0
}
 80298a8:	4618      	mov	r0, r3
 80298aa:	3708      	adds	r7, #8
 80298ac:	46bd      	mov	sp, r7
 80298ae:	bd80      	pop	{r7, pc}

080298b0 <ECAT_SSC_Init>:

/*
 * This function intialize's the EtherCAT slave controller.
 */
ECAT_SSC_STATUS_t ECAT_SSC_Init(ECAT_SSC_t *handle)
{
 80298b0:	b580      	push	{r7, lr}
 80298b2:	b084      	sub	sp, #16
 80298b4:	af00      	add	r7, sp, #0
 80298b6:	6078      	str	r0, [r7, #4]
  uint32_t status;

  status = (uint32_t)ECAT_SSC_STATUS_FAILURE;
 80298b8:	2301      	movs	r3, #1
 80298ba:	60fb      	str	r3, [r7, #12]

  /* Initialize the Flash Emulated EEPROM and copy the latest content to the internal working RAM buffer*/
  status = (uint32_t)E_EEPROM_XMC4_Init(handle->eeprom);
 80298bc:	687b      	ldr	r3, [r7, #4]
 80298be:	681b      	ldr	r3, [r3, #0]
 80298c0:	4618      	mov	r0, r3
 80298c2:	f7ff fd79 	bl	80293b8 <E_EEPROM_XMC4_Init>
 80298c6:	4603      	mov	r3, r0
 80298c8:	60fb      	str	r3, [r7, #12]

  if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 80298ca:	68fb      	ldr	r3, [r7, #12]
 80298cc:	2b00      	cmp	r3, #0
 80298ce:	d147      	bne.n	8029960 <ECAT_SSC_Init+0xb0>
  {
    /* Check if the slave configuration data is available in the Flash Emulated EEPROM*/
    if (E_EEPROM_XMC4_IsFlashEmpty())
 80298d0:	f7ff fe86 	bl	80295e0 <E_EEPROM_XMC4_IsFlashEmpty>
 80298d4:	4603      	mov	r3, r0
 80298d6:	2b00      	cmp	r3, #0
 80298d8:	d00a      	beq.n	80298f0 <ECAT_SSC_Init+0x40>
    {
      /* Prepare the default configuration out of the SSC for EEPROM */
      E_EEPROM_XMC4_WriteArray(0U, aEepromData, (uint16_t)ESC_EEPROM_SIZE);
 80298da:	2000      	movs	r0, #0
 80298dc:	4923      	ldr	r1, [pc, #140]	; (802996c <ECAT_SSC_Init+0xbc>)
 80298de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80298e2:	f7ff fdd3 	bl	802948c <E_EEPROM_XMC4_WriteArray>

      /* Program the RAM contents to Emulated EEPROM*/
      status = (uint32_t)E_EEPROM_XMC4_UpdateFlashContents();
 80298e6:	f7ff fe29 	bl	802953c <E_EEPROM_XMC4_UpdateFlashContents>
 80298ea:	4603      	mov	r3, r0
 80298ec:	60fb      	str	r3, [r7, #12]
 80298ee:	e005      	b.n	80298fc <ECAT_SSC_Init+0x4c>
    }
    else
    {
      /* Read the latest contents from RAM buffer which has the latest contents of EEPROM */
      E_EEPROM_XMC4_ReadArray(0U,aEepromData,(uint16_t)ESC_EEPROM_SIZE);
 80298f0:	2000      	movs	r0, #0
 80298f2:	491e      	ldr	r1, [pc, #120]	; (802996c <ECAT_SSC_Init+0xbc>)
 80298f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80298f8:	f7ff fdfa 	bl	80294f0 <E_EEPROM_XMC4_ReadArray>
    }

    /* Initialize the 1 millisecond timer module*/
    if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 80298fc:	68fb      	ldr	r3, [r7, #12]
 80298fe:	2b00      	cmp	r3, #0
 8029900:	d12e      	bne.n	8029960 <ECAT_SSC_Init+0xb0>
    {
      status = (uint32_t)TIMER_Init(handle->timer);
 8029902:	687b      	ldr	r3, [r7, #4]
 8029904:	685b      	ldr	r3, [r3, #4]
 8029906:	4618      	mov	r0, r3
 8029908:	f7fe fea0 	bl	802864c <TIMER_Init>
 802990c:	4603      	mov	r3, r0
 802990e:	60fb      	str	r3, [r7, #12]
      /* Initialize the timer interrupt handler*/
      if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 8029910:	68fb      	ldr	r3, [r7, #12]
 8029912:	2b00      	cmp	r3, #0
 8029914:	d124      	bne.n	8029960 <ECAT_SSC_Init+0xb0>
      {
        status = (uint32_t)INTERRUPT_Init(handle->timer_irqhandler);
 8029916:	687b      	ldr	r3, [r7, #4]
 8029918:	689b      	ldr	r3, [r3, #8]
 802991a:	4618      	mov	r0, r3
 802991c:	f7ff fbe4 	bl	80290e8 <INTERRUPT_Init>
 8029920:	4603      	mov	r3, r0
 8029922:	60fb      	str	r3, [r7, #12]
        /* Call Beckhoff HW abstraction layer API to initialize the XMC4800 ESC and supporting functions*/
        if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 8029924:	68fb      	ldr	r3, [r7, #12]
 8029926:	2b00      	cmp	r3, #0
 8029928:	d11a      	bne.n	8029960 <ECAT_SSC_Init+0xb0>
        {
          status = HW_Init();
 802992a:	f000 f93b 	bl	8029ba4 <HW_Init>
 802992e:	4603      	mov	r3, r0
 8029930:	60fb      	str	r3, [r7, #12]
          /* Call Beckhoff HW abstraction layer API to start the stack interface initialization*/
          if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 8029932:	68fb      	ldr	r3, [r7, #12]
 8029934:	2b00      	cmp	r3, #0
 8029936:	d113      	bne.n	8029960 <ECAT_SSC_Init+0xb0>
          {
            status = MainInit();
 8029938:	f7f7 fa92 	bl	8020e60 <MainInit>
 802993c:	4603      	mov	r3, r0
 802993e:	60fb      	str	r3, [r7, #12]
            if (status == (uint32_t)ECAT_SSC_STATUS_SUCCESS)
 8029940:	68fb      	ldr	r3, [r7, #12]
 8029942:	2b00      	cmp	r3, #0
 8029944:	d10c      	bne.n	8029960 <ECAT_SSC_Init+0xb0>
            {
           	  pAPPL_EEPROM_Reload = HW_EepromReload;
 8029946:	4b0a      	ldr	r3, [pc, #40]	; (8029970 <ECAT_SSC_Init+0xc0>)
 8029948:	4a0a      	ldr	r2, [pc, #40]	; (8029974 <ECAT_SSC_Init+0xc4>)
 802994a:	601a      	str	r2, [r3, #0]
              pAPPL_EEPROM_Write  = HW_EepromWrite;
 802994c:	4b0a      	ldr	r3, [pc, #40]	; (8029978 <ECAT_SSC_Init+0xc8>)
 802994e:	4a0b      	ldr	r2, [pc, #44]	; (802997c <ECAT_SSC_Init+0xcc>)
 8029950:	601a      	str	r2, [r3, #0]

              /*Start the 1 millisec timer*/
              status = (uint32_t)TIMER_Start(handle->timer);
 8029952:	687b      	ldr	r3, [r7, #4]
 8029954:	685b      	ldr	r3, [r3, #4]
 8029956:	4618      	mov	r0, r3
 8029958:	f7fe fe96 	bl	8028688 <TIMER_Start>
 802995c:	4603      	mov	r3, r0
 802995e:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  }
  return ((ECAT_SSC_STATUS_t)status);
 8029960:	68fb      	ldr	r3, [r7, #12]
 8029962:	b2db      	uxtb	r3, r3
}
 8029964:	4618      	mov	r0, r3
 8029966:	3710      	adds	r7, #16
 8029968:	46bd      	mov	sp, r7
 802996a:	bd80      	pop	{r7, pc}
 802996c:	1fff0bd4 	.word	0x1fff0bd4
 8029970:	1fff2a74 	.word	0x1fff2a74
 8029974:	08029e95 	.word	0x08029e95
 8029978:	1fff290c 	.word	0x1fff290c
 802997c:	08029e01 	.word	0x08029e01

08029980 <ENABLE_ESC_INT_USER>:

__WEAK void ENABLE_ESC_INT_USER(void)
{
 8029980:	b480      	push	{r7}
 8029982:	af00      	add	r7, sp, #0
}
 8029984:	46bd      	mov	sp, r7
 8029986:	f85d 7b04 	ldr.w	r7, [sp], #4
 802998a:	4770      	bx	lr

0802998c <DISABLE_ESC_INT_USER>:

__WEAK void DISABLE_ESC_INT_USER(void)
{
 802998c:	b480      	push	{r7}
 802998e:	af00      	add	r7, sp, #0
}
 8029990:	46bd      	mov	sp, r7
 8029992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029996:	4770      	bx	lr

08029998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8029998:	b480      	push	{r7}
 802999a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802999c:	4b04      	ldr	r3, [pc, #16]	; (80299b0 <__NVIC_GetPriorityGrouping+0x18>)
 802999e:	68db      	ldr	r3, [r3, #12]
 80299a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80299a4:	0a1b      	lsrs	r3, r3, #8
}
 80299a6:	4618      	mov	r0, r3
 80299a8:	46bd      	mov	sp, r7
 80299aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80299ae:	4770      	bx	lr
 80299b0:	e000ed00 	.word	0xe000ed00

080299b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80299b4:	b480      	push	{r7}
 80299b6:	b083      	sub	sp, #12
 80299b8:	af00      	add	r7, sp, #0
 80299ba:	4603      	mov	r3, r0
 80299bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80299be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80299c2:	2b00      	cmp	r3, #0
 80299c4:	db0b      	blt.n	80299de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80299c6:	4908      	ldr	r1, [pc, #32]	; (80299e8 <__NVIC_EnableIRQ+0x34>)
 80299c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80299cc:	095b      	lsrs	r3, r3, #5
 80299ce:	79fa      	ldrb	r2, [r7, #7]
 80299d0:	f002 021f 	and.w	r2, r2, #31
 80299d4:	2001      	movs	r0, #1
 80299d6:	fa00 f202 	lsl.w	r2, r0, r2
 80299da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80299de:	370c      	adds	r7, #12
 80299e0:	46bd      	mov	sp, r7
 80299e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80299e6:	4770      	bx	lr
 80299e8:	e000e100 	.word	0xe000e100

080299ec <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80299ec:	b480      	push	{r7}
 80299ee:	b083      	sub	sp, #12
 80299f0:	af00      	add	r7, sp, #0
 80299f2:	4603      	mov	r3, r0
 80299f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80299f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80299fa:	2b00      	cmp	r3, #0
 80299fc:	db10      	blt.n	8029a20 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80299fe:	490b      	ldr	r1, [pc, #44]	; (8029a2c <__NVIC_DisableIRQ+0x40>)
 8029a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029a04:	095b      	lsrs	r3, r3, #5
 8029a06:	79fa      	ldrb	r2, [r7, #7]
 8029a08:	f002 021f 	and.w	r2, r2, #31
 8029a0c:	2001      	movs	r0, #1
 8029a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8029a12:	3320      	adds	r3, #32
 8029a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8029a18:	f3bf 8f4f 	dsb	sy
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8029a1c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8029a20:	370c      	adds	r7, #12
 8029a22:	46bd      	mov	sp, r7
 8029a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a28:	4770      	bx	lr
 8029a2a:	bf00      	nop
 8029a2c:	e000e100 	.word	0xe000e100

08029a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8029a30:	b480      	push	{r7}
 8029a32:	b083      	sub	sp, #12
 8029a34:	af00      	add	r7, sp, #0
 8029a36:	4603      	mov	r3, r0
 8029a38:	6039      	str	r1, [r7, #0]
 8029a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8029a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029a40:	2b00      	cmp	r3, #0
 8029a42:	db0a      	blt.n	8029a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8029a44:	490d      	ldr	r1, [pc, #52]	; (8029a7c <__NVIC_SetPriority+0x4c>)
 8029a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8029a4a:	683a      	ldr	r2, [r7, #0]
 8029a4c:	b2d2      	uxtb	r2, r2
 8029a4e:	0092      	lsls	r2, r2, #2
 8029a50:	b2d2      	uxtb	r2, r2
 8029a52:	440b      	add	r3, r1
 8029a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8029a58:	e00a      	b.n	8029a70 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8029a5a:	4909      	ldr	r1, [pc, #36]	; (8029a80 <__NVIC_SetPriority+0x50>)
 8029a5c:	79fb      	ldrb	r3, [r7, #7]
 8029a5e:	f003 030f 	and.w	r3, r3, #15
 8029a62:	3b04      	subs	r3, #4
 8029a64:	683a      	ldr	r2, [r7, #0]
 8029a66:	b2d2      	uxtb	r2, r2
 8029a68:	0092      	lsls	r2, r2, #2
 8029a6a:	b2d2      	uxtb	r2, r2
 8029a6c:	440b      	add	r3, r1
 8029a6e:	761a      	strb	r2, [r3, #24]
  }
}
 8029a70:	370c      	adds	r7, #12
 8029a72:	46bd      	mov	sp, r7
 8029a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a78:	4770      	bx	lr
 8029a7a:	bf00      	nop
 8029a7c:	e000e100 	.word	0xe000e100
 8029a80:	e000ed00 	.word	0xe000ed00

08029a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8029a84:	b480      	push	{r7}
 8029a86:	b089      	sub	sp, #36	; 0x24
 8029a88:	af00      	add	r7, sp, #0
 8029a8a:	60f8      	str	r0, [r7, #12]
 8029a8c:	60b9      	str	r1, [r7, #8]
 8029a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8029a90:	68fb      	ldr	r3, [r7, #12]
 8029a92:	f003 0307 	and.w	r3, r3, #7
 8029a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8029a98:	69fb      	ldr	r3, [r7, #28]
 8029a9a:	f1c3 0307 	rsb	r3, r3, #7
 8029a9e:	2b06      	cmp	r3, #6
 8029aa0:	bf28      	it	cs
 8029aa2:	2306      	movcs	r3, #6
 8029aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8029aa6:	69fb      	ldr	r3, [r7, #28]
 8029aa8:	3306      	adds	r3, #6
 8029aaa:	2b06      	cmp	r3, #6
 8029aac:	d902      	bls.n	8029ab4 <NVIC_EncodePriority+0x30>
 8029aae:	69fb      	ldr	r3, [r7, #28]
 8029ab0:	3b01      	subs	r3, #1
 8029ab2:	e000      	b.n	8029ab6 <NVIC_EncodePriority+0x32>
 8029ab4:	2300      	movs	r3, #0
 8029ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8029ab8:	69bb      	ldr	r3, [r7, #24]
 8029aba:	2201      	movs	r2, #1
 8029abc:	fa02 f303 	lsl.w	r3, r2, r3
 8029ac0:	1e5a      	subs	r2, r3, #1
 8029ac2:	68bb      	ldr	r3, [r7, #8]
 8029ac4:	401a      	ands	r2, r3
 8029ac6:	697b      	ldr	r3, [r7, #20]
 8029ac8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8029aca:	697b      	ldr	r3, [r7, #20]
 8029acc:	2101      	movs	r1, #1
 8029ace:	fa01 f303 	lsl.w	r3, r1, r3
 8029ad2:	1e59      	subs	r1, r3, #1
 8029ad4:	687b      	ldr	r3, [r7, #4]
 8029ad6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8029ad8:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8029ada:	4618      	mov	r0, r3
 8029adc:	3724      	adds	r7, #36	; 0x24
 8029ade:	46bd      	mov	sp, r7
 8029ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029ae4:	4770      	bx	lr
 8029ae6:	bf00      	nop

08029ae8 <XMC_ECAT_SetPortControl>:
 * \par
 * The function sets the port control by writing the configuration into the ECAT CON register.
 *
 */
__STATIC_INLINE void XMC_ECAT_SetPortControl(const XMC_ECAT_PORT_CTRL_t port_ctrl)
{
 8029ae8:	b480      	push	{r7}
 8029aea:	b085      	sub	sp, #20
 8029aec:	af00      	add	r7, sp, #0
 8029aee:	1d3b      	adds	r3, r7, #4
 8029af0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  ECAT0_CON->CON = (uint32_t)port_ctrl.common.raw;
 8029af4:	4a06      	ldr	r2, [pc, #24]	; (8029b10 <XMC_ECAT_SetPortControl+0x28>)
 8029af6:	687b      	ldr	r3, [r7, #4]
 8029af8:	6013      	str	r3, [r2, #0]
  ECAT0_CON->CONP0 = (uint32_t)port_ctrl.port0.raw;
 8029afa:	4a05      	ldr	r2, [pc, #20]	; (8029b10 <XMC_ECAT_SetPortControl+0x28>)
 8029afc:	68bb      	ldr	r3, [r7, #8]
 8029afe:	6053      	str	r3, [r2, #4]
  ECAT0_CON->CONP1 = (uint32_t)port_ctrl.port1.raw;
 8029b00:	4a03      	ldr	r2, [pc, #12]	; (8029b10 <XMC_ECAT_SetPortControl+0x28>)
 8029b02:	68fb      	ldr	r3, [r7, #12]
 8029b04:	6093      	str	r3, [r2, #8]
}
 8029b06:	3714      	adds	r7, #20
 8029b08:	46bd      	mov	sp, r7
 8029b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029b0e:	4770      	bx	lr
 8029b10:	500041b0 	.word	0x500041b0

08029b14 <HW_EscRead>:
 * \par<b>Description:</b><br>
 * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8029b14:	b580      	push	{r7, lr}
 8029b16:	b082      	sub	sp, #8
 8029b18:	af00      	add	r7, sp, #0
 8029b1a:	6078      	str	r0, [r7, #4]
 8029b1c:	460b      	mov	r3, r1
 8029b1e:	807b      	strh	r3, [r7, #2]
 8029b20:	4613      	mov	r3, r2
 8029b22:	803b      	strh	r3, [r7, #0]
  memcpy(pData, &pEsc[Address], Len);
 8029b24:	887b      	ldrh	r3, [r7, #2]
 8029b26:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8029b2a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8029b2e:	883a      	ldrh	r2, [r7, #0]
 8029b30:	6878      	ldr	r0, [r7, #4]
 8029b32:	4619      	mov	r1, r3
 8029b34:	f000 fd80 	bl	802a638 <memcpy>
}
 8029b38:	3708      	adds	r7, #8
 8029b3a:	46bd      	mov	sp, r7
 8029b3c:	bd80      	pop	{r7, pc}
 8029b3e:	bf00      	nop

08029b40 <HW_EscWrite>:
 * \par<b>Description:</b><br>
 * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the DPRAM area.
 *
 */
__STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
{
 8029b40:	b580      	push	{r7, lr}
 8029b42:	b082      	sub	sp, #8
 8029b44:	af00      	add	r7, sp, #0
 8029b46:	6078      	str	r0, [r7, #4]
 8029b48:	460b      	mov	r3, r1
 8029b4a:	807b      	strh	r3, [r7, #2]
 8029b4c:	4613      	mov	r3, r2
 8029b4e:	803b      	strh	r3, [r7, #0]
  memcpy(&pEsc[Address], pData, Len);
 8029b50:	887b      	ldrh	r3, [r7, #2]
 8029b52:	f103 43a8 	add.w	r3, r3, #1409286144	; 0x54000000
 8029b56:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8029b5a:	883a      	ldrh	r2, [r7, #0]
 8029b5c:	4618      	mov	r0, r3
 8029b5e:	6879      	ldr	r1, [r7, #4]
 8029b60:	f000 fd6a 	bl	802a638 <memcpy>
}
 8029b64:	3708      	adds	r7, #8
 8029b66:	46bd      	mov	sp, r7
 8029b68:	bd80      	pop	{r7, pc}
 8029b6a:	bf00      	nop

08029b6c <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
 8029b6c:	b580      	push	{r7, lr}
 8029b6e:	b082      	sub	sp, #8
 8029b70:	af00      	add	r7, sp, #0
 8029b72:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
 8029b74:	687b      	ldr	r3, [r7, #4]
 8029b76:	781b      	ldrb	r3, [r3, #0]
 8029b78:	b25b      	sxtb	r3, r3
 8029b7a:	4618      	mov	r0, r3
 8029b7c:	f7ff ff1a 	bl	80299b4 <__NVIC_EnableIRQ>
}
 8029b80:	3708      	adds	r7, #8
 8029b82:	46bd      	mov	sp, r7
 8029b84:	bd80      	pop	{r7, pc}
 8029b86:	bf00      	nop

08029b88 <INTERRUPT_Disable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Disable(const INTERRUPT_t *const handler)
{
 8029b88:	b580      	push	{r7, lr}
 8029b8a:	b082      	sub	sp, #8
 8029b8c:	af00      	add	r7, sp, #0
 8029b8e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_DisableIRQ(handler->node);
 8029b90:	687b      	ldr	r3, [r7, #4]
 8029b92:	781b      	ldrb	r3, [r3, #0]
 8029b94:	b25b      	sxtb	r3, r3
 8029b96:	4618      	mov	r0, r3
 8029b98:	f7ff ff28 	bl	80299ec <__NVIC_DisableIRQ>
}
 8029b9c:	3708      	adds	r7, #8
 8029b9e:	46bd      	mov	sp, r7
 8029ba0:	bd80      	pop	{r7, pc}
 8029ba2:	bf00      	nop

08029ba4 <HW_Init>:
  __set_PRIMASK(status);
}

/* EtherCAT Beckhoff HW abstraction layer interface API to initialize XMC ESC */
UINT16 HW_Init(void)
{
 8029ba4:	b580      	push	{r7, lr}
 8029ba6:	b088      	sub	sp, #32
 8029ba8:	af00      	add	r7, sp, #0
  uint8_t i;
  XMC_ECAT_PORT_CTRL_t port_control;
  port_control.common.raw = 0;
 8029baa:	2300      	movs	r3, #0
 8029bac:	613b      	str	r3, [r7, #16]
  port_control.port0.raw = 0;
 8029bae:	2300      	movs	r3, #0
 8029bb0:	617b      	str	r3, [r7, #20]
  port_control.port1.raw = 0;
 8029bb2:	2300      	movs	r3, #0
 8029bb4:	61bb      	str	r3, [r7, #24]

  XMC_GPIO_CONFIG_t gpio_config;

  /* EEPROM interface API registration */
  pEEPROM = &aEepromData[0U];
 8029bb6:	4b8c      	ldr	r3, [pc, #560]	; (8029de8 <HW_Init+0x244>)
 8029bb8:	4a8c      	ldr	r2, [pc, #560]	; (8029dec <HW_Init+0x248>)
 8029bba:	601a      	str	r2, [r3, #0]

  /* EtherCAT slave physical layer pin settings */
  gpio_config.mode = XMC_GPIO_MODE_INPUT_TRISTATE;
 8029bbc:	2300      	movs	r3, #0
 8029bbe:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_LINK_STATUS, &gpio_config);
 8029bc0:	1d3b      	adds	r3, r7, #4
 8029bc2:	488b      	ldr	r0, [pc, #556]	; (8029df0 <HW_Init+0x24c>)
 8029bc4:	210f      	movs	r1, #15
 8029bc6:	461a      	mov	r2, r3
 8029bc8:	f7fc fe54 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD3, &gpio_config);
 8029bcc:	1d3b      	adds	r3, r7, #4
 8029bce:	4889      	ldr	r0, [pc, #548]	; (8029df4 <HW_Init+0x250>)
 8029bd0:	2107      	movs	r1, #7
 8029bd2:	461a      	mov	r2, r3
 8029bd4:	f7fc fe4e 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD2, &gpio_config);
 8029bd8:	1d3b      	adds	r3, r7, #4
 8029bda:	4886      	ldr	r0, [pc, #536]	; (8029df4 <HW_Init+0x250>)
 8029bdc:	2102      	movs	r1, #2
 8029bde:	461a      	mov	r2, r3
 8029be0:	f7fc fe48 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD1, &gpio_config);
 8029be4:	1d3b      	adds	r3, r7, #4
 8029be6:	4883      	ldr	r0, [pc, #524]	; (8029df4 <HW_Init+0x250>)
 8029be8:	2101      	movs	r1, #1
 8029bea:	461a      	mov	r2, r3
 8029bec:	f7fc fe42 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RXD0, &gpio_config);
 8029bf0:	1d3b      	adds	r3, r7, #4
 8029bf2:	4880      	ldr	r0, [pc, #512]	; (8029df4 <HW_Init+0x250>)
 8029bf4:	2100      	movs	r1, #0
 8029bf6:	461a      	mov	r2, r3
 8029bf8:	f7fc fe3c 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RX_DV, &gpio_config);
 8029bfc:	1d3b      	adds	r3, r7, #4
 8029bfe:	487c      	ldr	r0, [pc, #496]	; (8029df0 <HW_Init+0x24c>)
 8029c00:	2109      	movs	r1, #9
 8029c02:	461a      	mov	r2, r3
 8029c04:	f7fc fe36 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RX_CLK, &gpio_config);
 8029c08:	1d3b      	adds	r3, r7, #4
 8029c0a:	4879      	ldr	r0, [pc, #484]	; (8029df0 <HW_Init+0x24c>)
 8029c0c:	2101      	movs	r1, #1
 8029c0e:	461a      	mov	r2, r3
 8029c10:	f7fc fe30 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_RX_ERR, &gpio_config);
 8029c14:	1d3b      	adds	r3, r7, #4
 8029c16:	4878      	ldr	r0, [pc, #480]	; (8029df8 <HW_Init+0x254>)
 8029c18:	2106      	movs	r1, #6
 8029c1a:	461a      	mov	r2, r3
 8029c1c:	f7fc fe2a 	bl	8026874 <XMC_GPIO_Init>
  XMC_GPIO_Init(ECAT_P0_TX_CLK, &gpio_config);
 8029c20:	1d3b      	adds	r3, r7, #4
 8029c22:	4873      	ldr	r0, [pc, #460]	; (8029df0 <HW_Init+0x24c>)
 8029c24:	2100      	movs	r1, #0
 8029c26:	461a      	mov	r2, r3
 8029c28:	f7fc fe24 	bl	8026874 <XMC_GPIO_Init>

  /* If an ESC MII interface is not used, LINK_MII has to be tied to the logic value high which indicates no link */
  gpio_config.mode = XMC_GPIO_MODE_INPUT_PULL_UP;
 8029c2c:	2310      	movs	r3, #16
 8029c2e:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P1_LINK_STATUS, &gpio_config);
 8029c30:	1d3b      	adds	r3, r7, #4
 8029c32:	4872      	ldr	r0, [pc, #456]	; (8029dfc <HW_Init+0x258>)
 8029c34:	2103      	movs	r1, #3
 8029c36:	461a      	mov	r2, r3
 8029c38:	f7fc fe1c 	bl	8026874 <XMC_GPIO_Init>
  port_control.common.enable_rstreq = false;
 8029c3c:	7c3b      	ldrb	r3, [r7, #16]
 8029c3e:	f36f 0300 	bfc	r3, #0, #1
 8029c42:	743b      	strb	r3, [r7, #16]
  port_control.common.mdio = XMC_ECAT_PORT_CTRL_MDIO_P0_12;
 8029c44:	7cbb      	ldrb	r3, [r7, #18]
 8029c46:	f36f 1387 	bfc	r3, #6, #2
 8029c4a:	74bb      	strb	r3, [r7, #18]
  port_control.common.phyaddr_offset = 0;
 8029c4c:	7cbb      	ldrb	r3, [r7, #18]
 8029c4e:	f36f 0304 	bfc	r3, #0, #5
 8029c52:	74bb      	strb	r3, [r7, #18]
  port_control.common.latch_input0 = XMC_ECAT_PORT_CTRL_LATCHIN0_P14_5;
 8029c54:	7c7b      	ldrb	r3, [r7, #17]
 8029c56:	f36f 0301 	bfc	r3, #0, #2
 8029c5a:	747b      	strb	r3, [r7, #17]
  port_control.common.latch_input1 = XMC_ECAT_PORT_CTRL_LATCHIN1_P14_4;
 8029c5c:	7c7b      	ldrb	r3, [r7, #17]
 8029c5e:	f36f 1305 	bfc	r3, #4, #2
 8029c62:	747b      	strb	r3, [r7, #17]
  port_control.port0.rxd0 = XMC_ECAT_PORT0_CTRL_RXD0_P5_0;
 8029c64:	7d3b      	ldrb	r3, [r7, #20]
 8029c66:	2201      	movs	r2, #1
 8029c68:	f362 0301 	bfi	r3, r2, #0, #2
 8029c6c:	753b      	strb	r3, [r7, #20]
  port_control.port0.rxd1 = XMC_ECAT_PORT0_CTRL_RXD1_P5_1;
 8029c6e:	7d3b      	ldrb	r3, [r7, #20]
 8029c70:	2201      	movs	r2, #1
 8029c72:	f362 0383 	bfi	r3, r2, #2, #2
 8029c76:	753b      	strb	r3, [r7, #20]
  port_control.port0.rxd2 = XMC_ECAT_PORT0_CTRL_RXD2_P5_2;
 8029c78:	7d3b      	ldrb	r3, [r7, #20]
 8029c7a:	2201      	movs	r2, #1
 8029c7c:	f362 1305 	bfi	r3, r2, #4, #2
 8029c80:	753b      	strb	r3, [r7, #20]
  port_control.port0.rxd3 = XMC_ECAT_PORT0_CTRL_RXD3_P5_7;
 8029c82:	7d3b      	ldrb	r3, [r7, #20]
 8029c84:	2201      	movs	r2, #1
 8029c86:	f362 1387 	bfi	r3, r2, #6, #2
 8029c8a:	753b      	strb	r3, [r7, #20]
  port_control.port0.rx_clk = XMC_ECAT_PORT0_CTRL_RX_CLK_P1_1;
 8029c8c:	7d7b      	ldrb	r3, [r7, #21]
 8029c8e:	f36f 1305 	bfc	r3, #4, #2
 8029c92:	757b      	strb	r3, [r7, #21]
  port_control.port0.rx_dv = XMC_ECAT_PORT0_CTRL_RX_DV_P1_9;
 8029c94:	7d7b      	ldrb	r3, [r7, #21]
 8029c96:	f36f 0383 	bfc	r3, #2, #2
 8029c9a:	757b      	strb	r3, [r7, #21]
  port_control.port0.rx_err = XMC_ECAT_PORT0_CTRL_RX_ERR_P2_6;
 8029c9c:	7d7b      	ldrb	r3, [r7, #21]
 8029c9e:	2201      	movs	r2, #1
 8029ca0:	f362 0301 	bfi	r3, r2, #0, #2
 8029ca4:	757b      	strb	r3, [r7, #21]
  port_control.port0.link = XMC_ECAT_PORT0_CTRL_LINK_P1_15;
 8029ca6:	7dbb      	ldrb	r3, [r7, #22]
 8029ca8:	2201      	movs	r2, #1
 8029caa:	f362 0301 	bfi	r3, r2, #0, #2
 8029cae:	75bb      	strb	r3, [r7, #22]
  port_control.port0.tx_clk = XMC_ECAT_PORT0_CTRL_TX_CLK_P1_0;
 8029cb0:	7dfb      	ldrb	r3, [r7, #23]
 8029cb2:	f36f 1305 	bfc	r3, #4, #2
 8029cb6:	75fb      	strb	r3, [r7, #23]
  port_control.port0.tx_shift = XMC_ECAT_PORT0_CTRL_TX_SHIFT_0NS; 
 8029cb8:	7dfb      	ldrb	r3, [r7, #23]
 8029cba:	f36f 1387 	bfc	r3, #6, #2
 8029cbe:	75fb      	strb	r3, [r7, #23]
  /* If an ESC MII interface is not used, RX_CLK, RXD, RX_ER, and especially RX_DV have to be tied to GND.                   For this purpose you can select a input position in register ECAT0_CONPx of these signals which are not connected to a pin on the XMC4800 */
  port_control.port1.rxd0 = 3;
 8029cc0:	7e3b      	ldrb	r3, [r7, #24]
 8029cc2:	f043 0303 	orr.w	r3, r3, #3
 8029cc6:	763b      	strb	r3, [r7, #24]
  port_control.port1.rxd1 = 3;
 8029cc8:	7e3b      	ldrb	r3, [r7, #24]
 8029cca:	f043 030c 	orr.w	r3, r3, #12
 8029cce:	763b      	strb	r3, [r7, #24]
  port_control.port1.rxd2 = 3;
 8029cd0:	7e3b      	ldrb	r3, [r7, #24]
 8029cd2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8029cd6:	763b      	strb	r3, [r7, #24]
  port_control.port1.rxd3 = 3;
 8029cd8:	7e3b      	ldrb	r3, [r7, #24]
 8029cda:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8029cde:	763b      	strb	r3, [r7, #24]
  port_control.port1.rx_clk = 3;
 8029ce0:	7e7b      	ldrb	r3, [r7, #25]
 8029ce2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8029ce6:	767b      	strb	r3, [r7, #25]
  port_control.port1.rx_dv = 3;
 8029ce8:	7e7b      	ldrb	r3, [r7, #25]
 8029cea:	f043 030c 	orr.w	r3, r3, #12
 8029cee:	767b      	strb	r3, [r7, #25]
  port_control.port1.rx_err = 3;
 8029cf0:	7e7b      	ldrb	r3, [r7, #25]
 8029cf2:	f043 0303 	orr.w	r3, r3, #3
 8029cf6:	767b      	strb	r3, [r7, #25]
  port_control.port1.link = XMC_ECAT_PORT1_CTRL_LINK_P15_3;
 8029cf8:	7ebb      	ldrb	r3, [r7, #26]
 8029cfa:	2201      	movs	r2, #1
 8029cfc:	f362 0301 	bfi	r3, r2, #0, #2
 8029d00:	76bb      	strb	r3, [r7, #26]
  port_control.port1.tx_clk = 3;
 8029d02:	7efb      	ldrb	r3, [r7, #27]
 8029d04:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8029d08:	76fb      	strb	r3, [r7, #27]
  port_control.port1.tx_shift = XMC_ECAT_PORT1_CTRL_TX_SHIFT_0NS;
 8029d0a:	7efb      	ldrb	r3, [r7, #27]
 8029d0c:	f36f 1387 	bfc	r3, #6, #2
 8029d10:	76fb      	strb	r3, [r7, #27]
  XMC_ECAT_SetPortControl(port_control);
 8029d12:	f107 0310 	add.w	r3, r7, #16
 8029d16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8029d1a:	f7ff fee5 	bl	8029ae8 <XMC_ECAT_SetPortControl>

  /* EtherCAT slave enable and intialization using LLD function */
  XMC_ECAT_Init((XMC_ECAT_CONFIG_t *)(void*)aEepromData);
 8029d1e:	4833      	ldr	r0, [pc, #204]	; (8029dec <HW_Init+0x248>)
 8029d20:	f7fe f8b0 	bl	8027e84 <XMC_ECAT_Init>

  /* EtherCAT slave physical layer pin configurations */
  gpio_config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
 8029d24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8029d28:	60bb      	str	r3, [r7, #8]
  gpio_config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_SOFT_EDGE;
 8029d2a:	2302      	movs	r3, #2
 8029d2c:	733b      	strb	r3, [r7, #12]
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8029d2e:	2388      	movs	r3, #136	; 0x88
 8029d30:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD3, &gpio_config);
 8029d32:	1d3b      	adds	r3, r7, #4
 8029d34:	482e      	ldr	r0, [pc, #184]	; (8029df0 <HW_Init+0x24c>)
 8029d36:	2102      	movs	r1, #2
 8029d38:	461a      	mov	r2, r3
 8029d3a:	f7fc fd9b 	bl	8026874 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8029d3e:	2388      	movs	r3, #136	; 0x88
 8029d40:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD2, &gpio_config);
 8029d42:	1d3b      	adds	r3, r7, #4
 8029d44:	482a      	ldr	r0, [pc, #168]	; (8029df0 <HW_Init+0x24c>)
 8029d46:	2108      	movs	r1, #8
 8029d48:	461a      	mov	r2, r3
 8029d4a:	f7fc fd93 	bl	8026874 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8029d4e:	2388      	movs	r3, #136	; 0x88
 8029d50:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD1, &gpio_config);
 8029d52:	1d3b      	adds	r3, r7, #4
 8029d54:	4826      	ldr	r0, [pc, #152]	; (8029df0 <HW_Init+0x24c>)
 8029d56:	2107      	movs	r1, #7
 8029d58:	461a      	mov	r2, r3
 8029d5a:	f7fc fd8b 	bl	8026874 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8029d5e:	2388      	movs	r3, #136	; 0x88
 8029d60:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TXD0, &gpio_config);
 8029d62:	1d3b      	adds	r3, r7, #4
 8029d64:	4822      	ldr	r0, [pc, #136]	; (8029df0 <HW_Init+0x24c>)
 8029d66:	2106      	movs	r1, #6
 8029d68:	461a      	mov	r2, r3
 8029d6a:	f7fc fd83 	bl	8026874 <XMC_GPIO_Init>
  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1;
 8029d6e:	2388      	movs	r3, #136	; 0x88
 8029d70:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_P0_TX_EN, &gpio_config);
 8029d72:	1d3b      	adds	r3, r7, #4
 8029d74:	481e      	ldr	r0, [pc, #120]	; (8029df0 <HW_Init+0x24c>)
 8029d76:	2103      	movs	r1, #3
 8029d78:	461a      	mov	r2, r3
 8029d7a:	f7fc fd7b 	bl	8026874 <XMC_GPIO_Init>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT4;
 8029d7e:	23a0      	movs	r3, #160	; 0xa0
 8029d80:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_CLK25, &gpio_config);
 8029d82:	1d3b      	adds	r3, r7, #4
 8029d84:	481a      	ldr	r0, [pc, #104]	; (8029df0 <HW_Init+0x24c>)
 8029d86:	210d      	movs	r1, #13
 8029d88:	461a      	mov	r2, r3
 8029d8a:	f7fc fd73 	bl	8026874 <XMC_GPIO_Init>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3;
 8029d8e:	2398      	movs	r3, #152	; 0x98
 8029d90:	713b      	strb	r3, [r7, #4]
  XMC_GPIO_Init(ECAT_PHY_RESET, &gpio_config);
 8029d92:	1d3b      	adds	r3, r7, #4
 8029d94:	4818      	ldr	r0, [pc, #96]	; (8029df8 <HW_Init+0x254>)
 8029d96:	210a      	movs	r1, #10
 8029d98:	461a      	mov	r2, r3
 8029d9a:	f7fc fd6b 	bl	8026874 <XMC_GPIO_Init>

  /* Disable all supported sync manager channels */
  for (i = 0U; i < MAX_SYNC_MAN; i++)
 8029d9e:	2300      	movs	r3, #0
 8029da0:	77fb      	strb	r3, [r7, #31]
 8029da2:	e006      	b.n	8029db2 <HW_Init+0x20e>
  {
    XMC_ECAT_DisableSyncManChannel(i);
 8029da4:	7ffb      	ldrb	r3, [r7, #31]
 8029da6:	4618      	mov	r0, r3
 8029da8:	f7fe f8bc 	bl	8027f24 <XMC_ECAT_DisableSyncManChannel>

  gpio_config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT3;
  XMC_GPIO_Init(ECAT_PHY_RESET, &gpio_config);

  /* Disable all supported sync manager channels */
  for (i = 0U; i < MAX_SYNC_MAN; i++)
 8029dac:	7ffb      	ldrb	r3, [r7, #31]
 8029dae:	3301      	adds	r3, #1
 8029db0:	77fb      	strb	r3, [r7, #31]
 8029db2:	7ffb      	ldrb	r3, [r7, #31]
 8029db4:	2b07      	cmp	r3, #7
 8029db6:	d9f5      	bls.n	8029da4 <HW_Init+0x200>
  {
    XMC_ECAT_DisableSyncManChannel(i);
  }

  /* EtherCAT slave event disable */
  XMC_ECAT_DisableEvent(0xffffffffU);
 8029db8:	f04f 30ff 	mov.w	r0, #4294967295
 8029dbc:	f7fe f89e 	bl	8027efc <XMC_ECAT_DisableEvent>

  /* ECAT interrupt priority settings */
  NVIC_SetPriority(ECAT0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8029dc0:	f7ff fdea 	bl	8029998 <__NVIC_GetPriorityGrouping>
 8029dc4:	4603      	mov	r3, r0
 8029dc6:	4618      	mov	r0, r3
 8029dc8:	213f      	movs	r1, #63	; 0x3f
 8029dca:	2200      	movs	r2, #0
 8029dcc:	f7ff fe5a 	bl	8029a84 <NVIC_EncodePriority>
 8029dd0:	4603      	mov	r3, r0
 8029dd2:	206d      	movs	r0, #109	; 0x6d
 8029dd4:	4619      	mov	r1, r3
 8029dd6:	f7ff fe2b 	bl	8029a30 <__NVIC_SetPriority>
                                                     63U,
                                                     0U));

  /* EtherCAT slave interrupt enable */
  ENABLE_ESC_INT();
 8029dda:	f000 f8b3 	bl	8029f44 <ENABLE_ESC_INT>

  return ((uint16_t)0U);
 8029dde:	2300      	movs	r3, #0
}
 8029de0:	4618      	mov	r0, r3
 8029de2:	3720      	adds	r7, #32
 8029de4:	46bd      	mov	sp, r7
 8029de6:	bd80      	pop	{r7, pc}
 8029de8:	1fff2a6c 	.word	0x1fff2a6c
 8029dec:	1fff0bd4 	.word	0x1fff0bd4
 8029df0:	48028100 	.word	0x48028100
 8029df4:	48028500 	.word	0x48028500
 8029df8:	48028200 	.word	0x48028200
 8029dfc:	48028f00 	.word	0x48028f00

08029e00 <HW_EepromWrite>:
}


/* Beckhoff Hw abstraction layer interface API to write new configuration parameters to slave EEPROM area */
UINT16 HW_EepromWrite(UINT32 wordaddr)
{
 8029e00:	b580      	push	{r7, lr}
 8029e02:	b086      	sub	sp, #24
 8029e04:	af00      	add	r7, sp, #0
 8029e06:	6078      	str	r0, [r7, #4]
  UINT32 status;
  UINT16 EEPROMReg = 0U; /* Regvalue 0x502 - 0x5003 */
 8029e08:	2300      	movs	r3, #0
 8029e0a:	827b      	strh	r3, [r7, #18]
  status = 0U;
 8029e0c:	2300      	movs	r3, #0
 8029e0e:	617b      	str	r3, [r7, #20]
  if ((wordaddr <= (uint32_t)ESC_EEPROM_SIZE) && (pEEPROM != NULL))
 8029e10:	687b      	ldr	r3, [r7, #4]
 8029e12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8029e16:	d830      	bhi.n	8029e7a <HW_EepromWrite+0x7a>
 8029e18:	4b1b      	ldr	r3, [pc, #108]	; (8029e88 <HW_EepromWrite+0x88>)
 8029e1a:	681b      	ldr	r3, [r3, #0]
 8029e1c:	2b00      	cmp	r3, #0
 8029e1e:	d02c      	beq.n	8029e7a <HW_EepromWrite+0x7a>
  {
     UINT16 *pData = (UINT16 *)(void*)pEEPROM;
 8029e20:	4b19      	ldr	r3, [pc, #100]	; (8029e88 <HW_EepromWrite+0x88>)
 8029e22:	681b      	ldr	r3, [r3, #0]
 8029e24:	60fb      	str	r3, [r7, #12]
     HW_EscRead((MEM_ADDR *)(void*)&pData[(wordaddr)], (uint16_t)ESC_EEPROM_DATA_OFFSET, (uint16_t)EEPROM_WRITE_SIZE);
 8029e26:	687b      	ldr	r3, [r7, #4]
 8029e28:	005b      	lsls	r3, r3, #1
 8029e2a:	68fa      	ldr	r2, [r7, #12]
 8029e2c:	4413      	add	r3, r2
 8029e2e:	4618      	mov	r0, r3
 8029e30:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8029e34:	2202      	movs	r2, #2
 8029e36:	f7ff fe6d 	bl	8029b14 <HW_EscRead>
     if ( (wordaddr == (uint32_t)7U) || (wordaddr ==  (((uint32_t)ESC_EEPROM_SIZE >> (uint32_t)1U) - (uint32_t)1U)) )
 8029e3a:	687b      	ldr	r3, [r7, #4]
 8029e3c:	2b07      	cmp	r3, #7
 8029e3e:	d004      	beq.n	8029e4a <HW_EepromWrite+0x4a>
 8029e40:	687b      	ldr	r3, [r7, #4]
 8029e42:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8029e46:	4293      	cmp	r3, r2
 8029e48:	d117      	bne.n	8029e7a <HW_EepromWrite+0x7a>
     {
       /*lets program the complete EEPROM new prepare Data for EEPROM */
       if (E_EEPROM_XMC4_WriteArray((uint16_t)0U,aEepromData,(uint16_t)ESC_EEPROM_SIZE) == true)
 8029e4a:	2000      	movs	r0, #0
 8029e4c:	490f      	ldr	r1, [pc, #60]	; (8029e8c <HW_EepromWrite+0x8c>)
 8029e4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8029e52:	f7ff fb1b 	bl	802948c <E_EEPROM_XMC4_WriteArray>
 8029e56:	4603      	mov	r3, r0
 8029e58:	2b00      	cmp	r3, #0
 8029e5a:	d00e      	beq.n	8029e7a <HW_EepromWrite+0x7a>
       {
         HW_EscReadWord(EEPROMReg,ESC_EEPROM_CONTROL_OFFSET);
 8029e5c:	4b0c      	ldr	r3, [pc, #48]	; (8029e90 <HW_EepromWrite+0x90>)
 8029e5e:	881b      	ldrh	r3, [r3, #0]
 8029e60:	827b      	strh	r3, [r7, #18]
         HW_EscWriteWord(EEPROMReg & (~ESC_EEPROM_BUSY_MASK),ESC_EEPROM_CONTROL_OFFSET);
 8029e62:	4a0b      	ldr	r2, [pc, #44]	; (8029e90 <HW_EepromWrite+0x90>)
 8029e64:	8a7b      	ldrh	r3, [r7, #18]
 8029e66:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8029e6a:	b29b      	uxth	r3, r3
 8029e6c:	8013      	strh	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8029e6e:	b672      	cpsid	i

         __disable_irq();
         /* Program the RAM contents to Emulated EEPROM*/
         status = (uint32_t)E_EEPROM_XMC4_UpdateFlashContents();
 8029e70:	f7ff fb64 	bl	802953c <E_EEPROM_XMC4_UpdateFlashContents>
 8029e74:	4603      	mov	r3, r0
 8029e76:	617b      	str	r3, [r7, #20]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8029e78:	b662      	cpsie	i
         __enable_irq();
       }
     }
   }

   return (uint16_t)status;
 8029e7a:	697b      	ldr	r3, [r7, #20]
 8029e7c:	b29b      	uxth	r3, r3
}
 8029e7e:	4618      	mov	r0, r3
 8029e80:	3718      	adds	r7, #24
 8029e82:	46bd      	mov	sp, r7
 8029e84:	bd80      	pop	{r7, pc}
 8029e86:	bf00      	nop
 8029e88:	1fff2a6c 	.word	0x1fff2a6c
 8029e8c:	1fff0bd4 	.word	0x1fff0bd4
 8029e90:	54010502 	.word	0x54010502

08029e94 <HW_EepromReload>:

/* Beckhoff Hw abstraction layer interface API to reload slave EEPROM area */
UINT16 HW_EepromReload(void)
{
 8029e94:	b580      	push	{r7, lr}
 8029e96:	b084      	sub	sp, #16
 8029e98:	af00      	add	r7, sp, #0
  UINT16 EEPROMReg = 0U; /* Regvalue 0x502 - 0x5003 */
 8029e9a:	2300      	movs	r3, #0
 8029e9c:	81fb      	strh	r3, [r7, #14]
  UINT32 cmd = (uint32_t)EEPROMReg  & (uint32_t)ESC_EEPROM_CMD_MASK;
 8029e9e:	89fb      	ldrh	r3, [r7, #14]
 8029ea0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8029ea4:	607b      	str	r3, [r7, #4]
  UINT32 addr;
  HW_EscReadDWord(addr,(uint32_t)ESC_EEPROM_ADDRESS_OFFSET);
 8029ea6:	4b1b      	ldr	r3, [pc, #108]	; (8029f14 <HW_EepromReload+0x80>)
 8029ea8:	681b      	ldr	r3, [r3, #0]
 8029eaa:	60bb      	str	r3, [r7, #8]
  addr = SWAPDWORD(addr);

  /* EEPROM emulation ( 8Bytes EEPROM data) */
  if ((addr <= (uint32_t)ESC_EEPROM_SIZE) && (pEEPROM != NULL))
 8029eac:	68bb      	ldr	r3, [r7, #8]
 8029eae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8029eb2:	d826      	bhi.n	8029f02 <HW_EepromReload+0x6e>
 8029eb4:	4b18      	ldr	r3, [pc, #96]	; (8029f18 <HW_EepromReload+0x84>)
 8029eb6:	681b      	ldr	r3, [r3, #0]
 8029eb8:	2b00      	cmp	r3, #0
 8029eba:	d022      	beq.n	8029f02 <HW_EepromReload+0x6e>
  {
    UINT16 *pData = (UINT16 *)(void*)pEEPROM;
 8029ebc:	4b16      	ldr	r3, [pc, #88]	; (8029f18 <HW_EepromReload+0x84>)
 8029ebe:	681b      	ldr	r3, [r3, #0]
 8029ec0:	603b      	str	r3, [r7, #0]
    do
    {
    HW_EscWrite((MEM_ADDR *)(void*)&pData[(addr)], (uint16_t)ESC_EEPROM_DATA_OFFSET, (uint16_t)EEPROM_READ_SIZE);
 8029ec2:	68bb      	ldr	r3, [r7, #8]
 8029ec4:	005b      	lsls	r3, r3, #1
 8029ec6:	683a      	ldr	r2, [r7, #0]
 8029ec8:	4413      	add	r3, r2
 8029eca:	4618      	mov	r0, r3
 8029ecc:	f44f 61a1 	mov.w	r1, #1288	; 0x508
 8029ed0:	2208      	movs	r2, #8
 8029ed2:	f7ff fe35 	bl	8029b40 <HW_EscWrite>

     /*Clear error bits */
     EEPROMReg &= (uint16_t)(~(uint16_t)(ESC_EEPROM_ERROR_MASK));
 8029ed6:	89fb      	ldrh	r3, [r7, #14]
 8029ed8:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 8029edc:	81fb      	strh	r3, [r7, #14]

     /*ack current reload segment */
     HW_EscWriteWord(EEPROMReg,(uint32_t)ESC_EEPROM_CONTROL_OFFSET);
 8029ede:	4a0f      	ldr	r2, [pc, #60]	; (8029f1c <HW_EepromReload+0x88>)
 8029ee0:	89fb      	ldrh	r3, [r7, #14]
 8029ee2:	8013      	strh	r3, [r2, #0]

     /* read EEPROM control (to check if the reload is still pending) */
     HW_EscReadWord(EEPROMReg,ESC_EEPROM_CONTROL_OFFSET);
 8029ee4:	4b0d      	ldr	r3, [pc, #52]	; (8029f1c <HW_EepromReload+0x88>)
 8029ee6:	881b      	ldrh	r3, [r3, #0]
 8029ee8:	81fb      	strh	r3, [r7, #14]
     cmd = (uint32_t)EEPROMReg  & (uint32_t)ESC_EEPROM_CMD_MASK;
 8029eea:	89fb      	ldrh	r3, [r7, #14]
 8029eec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8029ef0:	607b      	str	r3, [r7, #4]

     HW_EscReadDWord(addr,(uint32_t)ESC_EEPROM_ADDRESS_OFFSET);
 8029ef2:	4b08      	ldr	r3, [pc, #32]	; (8029f14 <HW_EepromReload+0x80>)
 8029ef4:	681b      	ldr	r3, [r3, #0]
 8029ef6:	60bb      	str	r3, [r7, #8]

    } while(cmd == (uint32_t)ESC_EEPROM_CMD_RELOAD_MASK);
 8029ef8:	687b      	ldr	r3, [r7, #4]
 8029efa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8029efe:	d0e0      	beq.n	8029ec2 <HW_EepromReload+0x2e>
  HW_EscReadDWord(addr,(uint32_t)ESC_EEPROM_ADDRESS_OFFSET);
  addr = SWAPDWORD(addr);

  /* EEPROM emulation ( 8Bytes EEPROM data) */
  if ((addr <= (uint32_t)ESC_EEPROM_SIZE) && (pEEPROM != NULL))
  {
 8029f00:	e003      	b.n	8029f0a <HW_EepromReload+0x76>
    } while(cmd == (uint32_t)ESC_EEPROM_CMD_RELOAD_MASK);
  }
  else
  {
    /* Set Error  */
    EEPROMReg |= (uint16_t)ESC_EEPROM_ERROR_CMD_ACK;
 8029f02:	89fb      	ldrh	r3, [r7, #14]
 8029f04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8029f08:	81fb      	strh	r3, [r7, #14]
  }
  return 0U;
 8029f0a:	2300      	movs	r3, #0
}
 8029f0c:	4618      	mov	r0, r3
 8029f0e:	3710      	adds	r7, #16
 8029f10:	46bd      	mov	sp, r7
 8029f12:	bd80      	pop	{r7, pc}
 8029f14:	54010504 	.word	0x54010504
 8029f18:	1fff2a6c 	.word	0x1fff2a6c
 8029f1c:	54010502 	.word	0x54010502

08029f20 <ECAT0_0_IRQHandler>:

/* ECAT slave interrupt handler function */
void ECAT0_0_IRQHandler(void)
{
 8029f20:	b580      	push	{r7, lr}
 8029f22:	af00      	add	r7, sp, #0
  PDI_Isr();
 8029f24:	f7f6 fdf0 	bl	8020b08 <PDI_Isr>
}
 8029f28:	bd80      	pop	{r7, pc}
 8029f2a:	bf00      	nop

08029f2c <CCU41_1_IRQHandler>:

/* ECAT slave timer interrupt handler function */
void ecat_ssc_timer_handler(void)
{
 8029f2c:	b580      	push	{r7, lr}
 8029f2e:	af00      	add	r7, sp, #0
  ticks++;
 8029f30:	4b03      	ldr	r3, [pc, #12]	; (8029f40 <CCU41_1_IRQHandler+0x14>)
 8029f32:	681b      	ldr	r3, [r3, #0]
 8029f34:	3301      	adds	r3, #1
 8029f36:	4a02      	ldr	r2, [pc, #8]	; (8029f40 <CCU41_1_IRQHandler+0x14>)
 8029f38:	6013      	str	r3, [r2, #0]
#if ECAT_TIMER_INT == 1
  ECAT_CheckTimer();
 8029f3a:	f7f6 fcf1 	bl	8020920 <ECAT_CheckTimer>
#endif
}
 8029f3e:	bd80      	pop	{r7, pc}
 8029f40:	1fff28e0 	.word	0x1fff28e0

08029f44 <ENABLE_ESC_INT>:
{
  ticks = 0;
}

void ENABLE_ESC_INT(void)
{
 8029f44:	b580      	push	{r7, lr}
 8029f46:	af00      	add	r7, sp, #0
  ENABLE_ESC_INT_USER();
 8029f48:	f7ff fd1a 	bl	8029980 <ENABLE_ESC_INT_USER>

  NVIC_EnableIRQ(ECAT0_0_IRQn);
 8029f4c:	206d      	movs	r0, #109	; 0x6d
 8029f4e:	f7ff fd31 	bl	80299b4 <__NVIC_EnableIRQ>
  INTERRUPT_Enable(&INTERRUPT_0);
 8029f52:	4802      	ldr	r0, [pc, #8]	; (8029f5c <ENABLE_ESC_INT+0x18>)
 8029f54:	f7ff fe0a 	bl	8029b6c <INTERRUPT_Enable>
}
 8029f58:	bd80      	pop	{r7, pc}
 8029f5a:	bf00      	nop
 8029f5c:	0802b314 	.word	0x0802b314

08029f60 <DISABLE_ESC_INT>:

void DISABLE_ESC_INT(void)
{
 8029f60:	b580      	push	{r7, lr}
 8029f62:	b086      	sub	sp, #24
 8029f64:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8029f66:	f3ef 8310 	mrs	r3, PRIMASK
 8029f6a:	613b      	str	r3, [r7, #16]
  return(result);
 8029f6c:	693b      	ldr	r3, [r7, #16]
extern void DISABLE_ESC_INT_USER(void);

__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
 8029f6e:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8029f70:	b672      	cpsid	i
  __disable_irq ();
  return status;
 8029f72:	68fb      	ldr	r3, [r7, #12]
}

void DISABLE_ESC_INT(void)
{
  uint32_t ics;
  ics = critical_section_enter();
 8029f74:	617b      	str	r3, [r7, #20]

  DISABLE_ESC_INT_USER();
 8029f76:	f7ff fd09 	bl	802998c <DISABLE_ESC_INT_USER>

  NVIC_DisableIRQ(ECAT0_0_IRQn);
 8029f7a:	206d      	movs	r0, #109	; 0x6d
 8029f7c:	f7ff fd36 	bl	80299ec <__NVIC_DisableIRQ>
  INTERRUPT_Disable(&INTERRUPT_0);
 8029f80:	4806      	ldr	r0, [pc, #24]	; (8029f9c <DISABLE_ESC_INT+0x3c>)
 8029f82:	f7ff fe01 	bl	8029b88 <INTERRUPT_Disable>
 8029f86:	697b      	ldr	r3, [r7, #20]
 8029f88:	60bb      	str	r3, [r7, #8]
 8029f8a:	68bb      	ldr	r3, [r7, #8]
 8029f8c:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8029f8e:	687b      	ldr	r3, [r7, #4]
 8029f90:	f383 8810 	msr	PRIMASK, r3

  critical_section_exit(ics);
}
 8029f94:	3718      	adds	r7, #24
 8029f96:	46bd      	mov	sp, r7
 8029f98:	bd80      	pop	{r7, pc}
 8029f9a:	bf00      	nop
 8029f9c:	0802b314 	.word	0x0802b314

08029fa0 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 8029fa0:	b580      	push	{r7, lr}
 8029fa2:	b082      	sub	sp, #8
 8029fa4:	af00      	add	r7, sp, #0
 8029fa6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 8029fa8:	687b      	ldr	r3, [r7, #4]
 8029faa:	6819      	ldr	r1, [r3, #0]
 8029fac:	687b      	ldr	r3, [r7, #4]
 8029fae:	7c1a      	ldrb	r2, [r3, #16]
 8029fb0:	687b      	ldr	r3, [r7, #4]
 8029fb2:	3304      	adds	r3, #4
 8029fb4:	4608      	mov	r0, r1
 8029fb6:	4611      	mov	r1, r2
 8029fb8:	461a      	mov	r2, r3
 8029fba:	f7fc fc5b 	bl	8026874 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 8029fbe:	687b      	ldr	r3, [r7, #4]
 8029fc0:	6819      	ldr	r1, [r3, #0]
 8029fc2:	687b      	ldr	r3, [r7, #4]
 8029fc4:	7c1a      	ldrb	r2, [r3, #16]
 8029fc6:	687b      	ldr	r3, [r7, #4]
 8029fc8:	7c5b      	ldrb	r3, [r3, #17]
 8029fca:	4608      	mov	r0, r1
 8029fcc:	4611      	mov	r1, r2
 8029fce:	461a      	mov	r2, r3
 8029fd0:	f7fe f858 	bl	8028084 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 8029fd4:	2300      	movs	r3, #0
}
 8029fd6:	4618      	mov	r0, r3
 8029fd8:	3708      	adds	r7, #8
 8029fda:	46bd      	mov	sp, r7
 8029fdc:	bd80      	pop	{r7, pc}
 8029fde:	bf00      	nop

08029fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8029fe0:	b480      	push	{r7}
 8029fe2:	b085      	sub	sp, #20
 8029fe4:	af00      	add	r7, sp, #0
 8029fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8029fe8:	687b      	ldr	r3, [r7, #4]
 8029fea:	f003 0307 	and.w	r3, r3, #7
 8029fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8029ff0:	4b0c      	ldr	r3, [pc, #48]	; (802a024 <__NVIC_SetPriorityGrouping+0x44>)
 8029ff2:	68db      	ldr	r3, [r3, #12]
 8029ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8029ff6:	68ba      	ldr	r2, [r7, #8]
 8029ff8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8029ffc:	4013      	ands	r3, r2
 8029ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 802a000:	68fb      	ldr	r3, [r7, #12]
 802a002:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 802a004:	68bb      	ldr	r3, [r7, #8]
 802a006:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 802a008:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 802a00c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 802a010:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 802a012:	4a04      	ldr	r2, [pc, #16]	; (802a024 <__NVIC_SetPriorityGrouping+0x44>)
 802a014:	68bb      	ldr	r3, [r7, #8]
 802a016:	60d3      	str	r3, [r2, #12]
}
 802a018:	3714      	adds	r7, #20
 802a01a:	46bd      	mov	sp, r7
 802a01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a020:	4770      	bx	lr
 802a022:	bf00      	nop
 802a024:	e000ed00 	.word	0xe000ed00

0802a028 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 802a028:	b580      	push	{r7, lr}
 802a02a:	b082      	sub	sp, #8
 802a02c:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 802a02e:	2001      	movs	r0, #1
 802a030:	f7ff ffd6 	bl	8029fe0 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 802a034:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 802a036:	4b21      	ldr	r3, [pc, #132]	; (802a0bc <SystemCoreSetup+0x94>)
 802a038:	4a21      	ldr	r2, [pc, #132]	; (802a0c0 <SystemCoreSetup+0x98>)
 802a03a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 802a03c:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 802a040:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 802a042:	4a1e      	ldr	r2, [pc, #120]	; (802a0bc <SystemCoreSetup+0x94>)
 802a044:	4b1d      	ldr	r3, [pc, #116]	; (802a0bc <SystemCoreSetup+0x94>)
 802a046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 802a04a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802a04e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 802a052:	4b1c      	ldr	r3, [pc, #112]	; (802a0c4 <SystemCoreSetup+0x9c>)
 802a054:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802a058:	3314      	adds	r3, #20
 802a05a:	681b      	ldr	r3, [r3, #0]
 802a05c:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 802a05e:	687b      	ldr	r3, [r7, #4]
 802a060:	f023 030f 	bic.w	r3, r3, #15
 802a064:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 802a066:	687b      	ldr	r3, [r7, #4]
 802a068:	f043 0304 	orr.w	r3, r3, #4
 802a06c:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 802a06e:	4b15      	ldr	r3, [pc, #84]	; (802a0c4 <SystemCoreSetup+0x9c>)
 802a070:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 802a074:	3314      	adds	r3, #20
 802a076:	687a      	ldr	r2, [r7, #4]
 802a078:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 802a07a:	4a10      	ldr	r2, [pc, #64]	; (802a0bc <SystemCoreSetup+0x94>)
 802a07c:	4b0f      	ldr	r3, [pc, #60]	; (802a0bc <SystemCoreSetup+0x94>)
 802a07e:	695b      	ldr	r3, [r3, #20]
 802a080:	f023 0310 	bic.w	r3, r3, #16
 802a084:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 802a086:	4a0d      	ldr	r2, [pc, #52]	; (802a0bc <SystemCoreSetup+0x94>)
 802a088:	4b0c      	ldr	r3, [pc, #48]	; (802a0bc <SystemCoreSetup+0x94>)
 802a08a:	695b      	ldr	r3, [r3, #20]
 802a08c:	f023 0308 	bic.w	r3, r3, #8
 802a090:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 802a092:	4a0a      	ldr	r2, [pc, #40]	; (802a0bc <SystemCoreSetup+0x94>)
 802a094:	4b09      	ldr	r3, [pc, #36]	; (802a0bc <SystemCoreSetup+0x94>)
 802a096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a098:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802a09c:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 802a09e:	4a07      	ldr	r2, [pc, #28]	; (802a0bc <SystemCoreSetup+0x94>)
 802a0a0:	4b06      	ldr	r3, [pc, #24]	; (802a0bc <SystemCoreSetup+0x94>)
 802a0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a0a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 802a0a8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 802a0aa:	4a04      	ldr	r2, [pc, #16]	; (802a0bc <SystemCoreSetup+0x94>)
 802a0ac:	4b03      	ldr	r3, [pc, #12]	; (802a0bc <SystemCoreSetup+0x94>)
 802a0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802a0b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 802a0b4:	6253      	str	r3, [r2, #36]	; 0x24
}
 802a0b6:	3708      	adds	r7, #8
 802a0b8:	46bd      	mov	sp, r7
 802a0ba:	bd80      	pop	{r7, pc}
 802a0bc:	e000ed00 	.word	0xe000ed00
 802a0c0:	08000000 	.word	0x08000000
 802a0c4:	58001000 	.word	0x58001000

0802a0c8 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 802a0c8:	b480      	push	{r7}
 802a0ca:	b085      	sub	sp, #20
 802a0cc:	af00      	add	r7, sp, #0
 802a0ce:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 802a0d0:	2300      	movs	r3, #0
 802a0d2:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 802a0d4:	687b      	ldr	r3, [r7, #4]
 802a0d6:	2201      	movs	r2, #1
 802a0d8:	701a      	strb	r2, [r3, #0]

  return (status);
 802a0da:	7bfb      	ldrb	r3, [r7, #15]
}
 802a0dc:	4618      	mov	r0, r3
 802a0de:	3714      	adds	r7, #20
 802a0e0:	46bd      	mov	sp, r7
 802a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a0e6:	4770      	bx	lr

0802a0e8 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 802a0e8:	b480      	push	{r7}
 802a0ea:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 802a0ec:	4b02      	ldr	r3, [pc, #8]	; (802a0f8 <OSCHP_GetFrequency+0x10>)
}
 802a0ee:	4618      	mov	r0, r3
 802a0f0:	46bd      	mov	sp, r7
 802a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a0f6:	4770      	bx	lr
 802a0f8:	016e3600 	.word	0x016e3600

0802a0fc <XMC_SCU_CLOCK_SetECATClockSource>:
 * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
 */
__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
{
 802a0fc:	b480      	push	{r7}
 802a0fe:	b083      	sub	sp, #12
 802a100:	af00      	add	r7, sp, #0
 802a102:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
 802a104:	4906      	ldr	r1, [pc, #24]	; (802a120 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 802a106:	4b06      	ldr	r3, [pc, #24]	; (802a120 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 802a108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802a10a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802a10e:	687b      	ldr	r3, [r7, #4]
 802a110:	4313      	orrs	r3, r2
 802a112:	638b      	str	r3, [r1, #56]	; 0x38
                       ((uint32_t)source);
}
 802a114:	370c      	adds	r7, #12
 802a116:	46bd      	mov	sp, r7
 802a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a11c:	4770      	bx	lr
 802a11e:	bf00      	nop
 802a120:	50004600 	.word	0x50004600

0802a124 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 802a124:	b5b0      	push	{r4, r5, r7, lr}
 802a126:	b086      	sub	sp, #24
 802a128:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 802a12a:	4b15      	ldr	r3, [pc, #84]	; (802a180 <SystemCoreClockSetup+0x5c>)
 802a12c:	1d3c      	adds	r4, r7, #4
 802a12e:	461d      	mov	r5, r3
 802a130:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802a132:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802a134:	682b      	ldr	r3, [r5, #0]
 802a136:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 802a138:	1d3b      	adds	r3, r7, #4
 802a13a:	4618      	mov	r0, r3
 802a13c:	f7fc fc94 	bl	8026a68 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 802a140:	2000      	movs	r0, #0
 802a142:	f7fc fdcb 	bl	8026cdc <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_SYSPLL);
 802a146:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 802a14a:	f7fc fd7f 	bl	8026c4c <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(6U);
 802a14e:	2006      	movs	r0, #6
 802a150:	f7fc fe50 	bl	8026df4 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 802a154:	f7fc feda 	bl	8026f0c <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(3U, 50U);
 802a158:	2003      	movs	r0, #3
 802a15a:	2132      	movs	r1, #50	; 0x32
 802a15c:	f7fc fee6 	bl	8026f2c <XMC_SCU_CLOCK_StartUsbPll>
  
#ifdef CLOCK_XMC4_ECATCLK_ENABLED    
  /* ECAT source clock */
  XMC_SCU_CLOCK_SetECATClockSource(XMC_SCU_CLOCK_ECATCLKSRC_USBPLL);
 802a160:	2000      	movs	r0, #0
 802a162:	f7ff ffcb 	bl	802a0fc <XMC_SCU_CLOCK_SetECATClockSource>
  /* ECAT divider setting */
  XMC_SCU_CLOCK_SetECATClockDivider(2U);
 802a166:	2002      	movs	r0, #2
 802a168:	f7fc fe6c 	bl	8026e44 <XMC_SCU_CLOCK_SetECATClockDivider>
#endif

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 802a16c:	2000      	movs	r0, #0
 802a16e:	f7fc fd81 	bl	8026c74 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 802a172:	2001      	movs	r0, #1
 802a174:	f7fc fe52 	bl	8026e1c <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

}
 802a178:	3718      	adds	r7, #24
 802a17a:	46bd      	mov	sp, r7
 802a17c:	bdb0      	pop	{r4, r5, r7, pc}
 802a17e:	bf00      	nop
 802a180:	0802b384 	.word	0x0802b384

0802a184 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 802a184:	b580      	push	{r7, lr}
 802a186:	b082      	sub	sp, #8
 802a188:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 802a18a:	2300      	movs	r3, #0
 802a18c:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 802a18e:	4831      	ldr	r0, [pc, #196]	; (802a254 <DAVE_Init+0xd0>)
 802a190:	f7ff ff9a 	bl	802a0c8 <CLOCK_XMC4_Init>
 802a194:	4603      	mov	r3, r0
 802a196:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 802a198:	79fb      	ldrb	r3, [r7, #7]
 802a19a:	2b00      	cmp	r3, #0
 802a19c:	d104      	bne.n	802a1a8 <DAVE_Init+0x24>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED); 
 802a19e:	482e      	ldr	r0, [pc, #184]	; (802a258 <DAVE_Init+0xd4>)
 802a1a0:	f7ff fefe 	bl	8029fa0 <DIGITAL_IO_Init>
 802a1a4:	4603      	mov	r3, r0
 802a1a6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a1a8:	79fb      	ldrb	r3, [r7, #7]
 802a1aa:	2b00      	cmp	r3, #0
 802a1ac:	d104      	bne.n	802a1b8 <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance SLEEPN5 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&SLEEPN5); 
 802a1ae:	482b      	ldr	r0, [pc, #172]	; (802a25c <DAVE_Init+0xd8>)
 802a1b0:	f7ff fef6 	bl	8029fa0 <DIGITAL_IO_Init>
 802a1b4:	4603      	mov	r3, r0
 802a1b6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a1b8:	79fb      	ldrb	r3, [r7, #7]
 802a1ba:	2b00      	cmp	r3, #0
 802a1bc:	d104      	bne.n	802a1c8 <DAVE_Init+0x44>
  {
	 /**  Initialization of DIGITAL_IO APP instance CS_5 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CS_5); 
 802a1be:	4828      	ldr	r0, [pc, #160]	; (802a260 <DAVE_Init+0xdc>)
 802a1c0:	f7ff feee 	bl	8029fa0 <DIGITAL_IO_Init>
 802a1c4:	4603      	mov	r3, r0
 802a1c6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a1c8:	79fb      	ldrb	r3, [r7, #7]
 802a1ca:	2b00      	cmp	r3, #0
 802a1cc:	d104      	bne.n	802a1d8 <DAVE_Init+0x54>
  {
	 /**  Initialization of SPI_MASTER APP instance SPI_MASTER_0 */
	 init_status = (DAVE_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0); 
 802a1ce:	4825      	ldr	r0, [pc, #148]	; (802a264 <DAVE_Init+0xe0>)
 802a1d0:	f7fe fb4a 	bl	8028868 <SPI_MASTER_Init>
 802a1d4:	4603      	mov	r3, r0
 802a1d6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a1d8:	79fb      	ldrb	r3, [r7, #7]
 802a1da:	2b00      	cmp	r3, #0
 802a1dc:	d104      	bne.n	802a1e8 <DAVE_Init+0x64>
  {
	 /**  Initialization of EVENT_DETECTOR APP instance ED_SYNC_1 */
	 init_status = (DAVE_STATUS_t)EVENT_DETECTOR_Init(&ED_SYNC_1); 
 802a1de:	4822      	ldr	r0, [pc, #136]	; (802a268 <DAVE_Init+0xe4>)
 802a1e0:	f7ff fb48 	bl	8029874 <EVENT_DETECTOR_Init>
 802a1e4:	4603      	mov	r3, r0
 802a1e6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a1e8:	79fb      	ldrb	r3, [r7, #7]
 802a1ea:	2b00      	cmp	r3, #0
 802a1ec:	d104      	bne.n	802a1f8 <DAVE_Init+0x74>
  {
	 /**  Initialization of EVENT_GENERATOR APP instance EG_SYNC_0 */
	 init_status = (DAVE_STATUS_t)EVENT_GENERATOR_Init(&EG_SYNC_0); 
 802a1ee:	481f      	ldr	r0, [pc, #124]	; (802a26c <DAVE_Init+0xe8>)
 802a1f0:	f7ff fb1c 	bl	802982c <EVENT_GENERATOR_Init>
 802a1f4:	4603      	mov	r3, r0
 802a1f6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a1f8:	79fb      	ldrb	r3, [r7, #7]
 802a1fa:	2b00      	cmp	r3, #0
 802a1fc:	d104      	bne.n	802a208 <DAVE_Init+0x84>
  {
	 /**  Initialization of EVENT_GENERATOR APP instance EG_SYNC_1 */
	 init_status = (DAVE_STATUS_t)EVENT_GENERATOR_Init(&EG_SYNC_1); 
 802a1fe:	481c      	ldr	r0, [pc, #112]	; (802a270 <DAVE_Init+0xec>)
 802a200:	f7ff fb14 	bl	802982c <EVENT_GENERATOR_Init>
 802a204:	4603      	mov	r3, r0
 802a206:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a208:	79fb      	ldrb	r3, [r7, #7]
 802a20a:	2b00      	cmp	r3, #0
 802a20c:	d104      	bne.n	802a218 <DAVE_Init+0x94>
  {
	 /**  Initialization of INTERRUPT APP instance INT_SYNC_1 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INT_SYNC_1); 
 802a20e:	4819      	ldr	r0, [pc, #100]	; (802a274 <DAVE_Init+0xf0>)
 802a210:	f7fe ff6a 	bl	80290e8 <INTERRUPT_Init>
 802a214:	4603      	mov	r3, r0
 802a216:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a218:	79fb      	ldrb	r3, [r7, #7]
 802a21a:	2b00      	cmp	r3, #0
 802a21c:	d104      	bne.n	802a228 <DAVE_Init+0xa4>
  {
	 /**  Initialization of INTERRUPT APP instance INT_SYNC_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INT_SYNC_0); 
 802a21e:	4816      	ldr	r0, [pc, #88]	; (802a278 <DAVE_Init+0xf4>)
 802a220:	f7fe ff62 	bl	80290e8 <INTERRUPT_Init>
 802a224:	4603      	mov	r3, r0
 802a226:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a228:	79fb      	ldrb	r3, [r7, #7]
 802a22a:	2b00      	cmp	r3, #0
 802a22c:	d104      	bne.n	802a238 <DAVE_Init+0xb4>
  {
	 /**  Initialization of EVENT_DETECTOR APP instance ED_SYNC_0 */
	 init_status = (DAVE_STATUS_t)EVENT_DETECTOR_Init(&ED_SYNC_0); 
 802a22e:	4813      	ldr	r0, [pc, #76]	; (802a27c <DAVE_Init+0xf8>)
 802a230:	f7ff fb20 	bl	8029874 <EVENT_DETECTOR_Init>
 802a234:	4603      	mov	r3, r0
 802a236:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 802a238:	79fb      	ldrb	r3, [r7, #7]
 802a23a:	2b00      	cmp	r3, #0
 802a23c:	d104      	bne.n	802a248 <DAVE_Init+0xc4>
  {
	 /**  Initialization of ECAT_SSC APP instance ECAT_SSC_0 */
	 init_status = (DAVE_STATUS_t)ECAT_SSC_Init(&ECAT_SSC_0); 
 802a23e:	4810      	ldr	r0, [pc, #64]	; (802a280 <DAVE_Init+0xfc>)
 802a240:	f7ff fb36 	bl	80298b0 <ECAT_SSC_Init>
 802a244:	4603      	mov	r3, r0
 802a246:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 802a248:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 802a24a:	4618      	mov	r0, r3
 802a24c:	3708      	adds	r7, #8
 802a24e:	46bd      	mov	sp, r7
 802a250:	bd80      	pop	{r7, pc}
 802a252:	bf00      	nop
 802a254:	1fff28e4 	.word	0x1fff28e4
 802a258:	0802b348 	.word	0x0802b348
 802a25c:	0802b35c 	.word	0x0802b35c
 802a260:	0802b370 	.word	0x0802b370
 802a264:	1fff17a8 	.word	0x1fff17a8
 802a268:	1fff1818 	.word	0x1fff1818
 802a26c:	1fff17f8 	.word	0x1fff17f8
 802a270:	1fff1808 	.word	0x1fff1808
 802a274:	0802b30c 	.word	0x0802b30c
 802a278:	0802b310 	.word	0x0802b310
 802a27c:	1fff1828 	.word	0x1fff1828
 802a280:	0802b33c 	.word	0x0802b33c

0802a284 <XMC_GPIO_SetOutputLevel>:
 *
 */


__STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_OUTPUT_LEVEL_t level)
{
 802a284:	b480      	push	{r7}
 802a286:	b085      	sub	sp, #20
 802a288:	af00      	add	r7, sp, #0
 802a28a:	60f8      	str	r0, [r7, #12]
 802a28c:	460b      	mov	r3, r1
 802a28e:	607a      	str	r2, [r7, #4]
 802a290:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));

  port->OMR = (uint32_t)level << pin;
 802a292:	7afb      	ldrb	r3, [r7, #11]
 802a294:	687a      	ldr	r2, [r7, #4]
 802a296:	409a      	lsls	r2, r3
 802a298:	68fb      	ldr	r3, [r7, #12]
 802a29a:	605a      	str	r2, [r3, #4]
}
 802a29c:	3714      	adds	r7, #20
 802a29e:	46bd      	mov	sp, r7
 802a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a2a4:	4770      	bx	lr
 802a2a6:	bf00      	nop

0802a2a8 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 802a2a8:	b480      	push	{r7}
 802a2aa:	b083      	sub	sp, #12
 802a2ac:	af00      	add	r7, sp, #0
 802a2ae:	6078      	str	r0, [r7, #4]
 802a2b0:	460b      	mov	r3, r1
 802a2b2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 802a2b4:	78fb      	ldrb	r3, [r7, #3]
 802a2b6:	2201      	movs	r2, #1
 802a2b8:	409a      	lsls	r2, r3
 802a2ba:	687b      	ldr	r3, [r7, #4]
 802a2bc:	605a      	str	r2, [r3, #4]
}
 802a2be:	370c      	adds	r7, #12
 802a2c0:	46bd      	mov	sp, r7
 802a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a2c6:	4770      	bx	lr

0802a2c8 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 802a2c8:	b480      	push	{r7}
 802a2ca:	b083      	sub	sp, #12
 802a2cc:	af00      	add	r7, sp, #0
 802a2ce:	6078      	str	r0, [r7, #4]
 802a2d0:	460b      	mov	r3, r1
 802a2d2:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 802a2d4:	78fb      	ldrb	r3, [r7, #3]
 802a2d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 802a2da:	409a      	lsls	r2, r3
 802a2dc:	687b      	ldr	r3, [r7, #4]
 802a2de:	605a      	str	r2, [r3, #4]
}
 802a2e0:	370c      	adds	r7, #12
 802a2e2:	46bd      	mov	sp, r7
 802a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a2e8:	4770      	bx	lr
 802a2ea:	bf00      	nop

0802a2ec <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 802a2ec:	b580      	push	{r7, lr}
 802a2ee:	b082      	sub	sp, #8
 802a2f0:	af00      	add	r7, sp, #0
 802a2f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 802a2f4:	687b      	ldr	r3, [r7, #4]
 802a2f6:	681a      	ldr	r2, [r3, #0]
 802a2f8:	687b      	ldr	r3, [r7, #4]
 802a2fa:	7c1b      	ldrb	r3, [r3, #16]
 802a2fc:	4610      	mov	r0, r2
 802a2fe:	4619      	mov	r1, r3
 802a300:	f7ff ffd2 	bl	802a2a8 <XMC_GPIO_SetOutputHigh>
}
 802a304:	3708      	adds	r7, #8
 802a306:	46bd      	mov	sp, r7
 802a308:	bd80      	pop	{r7, pc}
 802a30a:	bf00      	nop

0802a30c <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 802a30c:	b580      	push	{r7, lr}
 802a30e:	b082      	sub	sp, #8
 802a310:	af00      	add	r7, sp, #0
 802a312:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 802a314:	687b      	ldr	r3, [r7, #4]
 802a316:	681a      	ldr	r2, [r3, #0]
 802a318:	687b      	ldr	r3, [r7, #4]
 802a31a:	7c1b      	ldrb	r3, [r3, #16]
 802a31c:	4610      	mov	r0, r2
 802a31e:	4619      	mov	r1, r3
 802a320:	f7ff ffd2 	bl	802a2c8 <XMC_GPIO_SetOutputLow>
}
 802a324:	3708      	adds	r7, #8
 802a326:	46bd      	mov	sp, r7
 802a328:	bd80      	pop	{r7, pc}
 802a32a:	bf00      	nop

0802a32c <SPI_MASTER_IsTxBusy>:
 * }
 * @endcode<BR> </p>
 *
 */
__STATIC_INLINE bool SPI_MASTER_IsTxBusy(const SPI_MASTER_t* const handle)
{
 802a32c:	b480      	push	{r7}
 802a32e:	b083      	sub	sp, #12
 802a330:	af00      	add	r7, sp, #0
 802a332:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
  return (handle->runtime->tx_busy);
 802a334:	687b      	ldr	r3, [r7, #4]
 802a336:	689b      	ldr	r3, [r3, #8]
 802a338:	f893 3020 	ldrb.w	r3, [r3, #32]
 802a33c:	b2db      	uxtb	r3, r3
}
 802a33e:	4618      	mov	r0, r3
 802a340:	370c      	adds	r7, #12
 802a342:	46bd      	mov	sp, r7
 802a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a348:	4770      	bx	lr
 802a34a:	bf00      	nop

0802a34c <SPI_MASTER_IsRxBusy>:
 *    return 1U;
 * }
 * @endcode<BR>
 */
__STATIC_INLINE bool SPI_MASTER_IsRxBusy(const SPI_MASTER_t* const handle)
{
 802a34c:	b480      	push	{r7}
 802a34e:	b083      	sub	sp, #12
 802a350:	af00      	add	r7, sp, #0
 802a352:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
  return (handle->runtime->rx_busy);
 802a354:	687b      	ldr	r3, [r7, #4]
 802a356:	689b      	ldr	r3, [r3, #8]
 802a358:	7fdb      	ldrb	r3, [r3, #31]
 802a35a:	b2db      	uxtb	r3, r3
}
 802a35c:	4618      	mov	r0, r3
 802a35e:	370c      	adds	r7, #12
 802a360:	46bd      	mov	sp, r7
 802a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a366:	4770      	bx	lr

0802a368 <Delay_us>:
/**
 * @brief  
 * @param  us:  XMC4300 @ 144MHz
 */
 void Delay_us(uint32_t us)
{
 802a368:	b480      	push	{r7}
 802a36a:	b085      	sub	sp, #20
 802a36c:	af00      	add	r7, sp, #0
 802a36e:	6078      	str	r0, [r7, #4]
    volatile uint32_t count = us * 50;
 802a370:	687b      	ldr	r3, [r7, #4]
 802a372:	2232      	movs	r2, #50	; 0x32
 802a374:	fb02 f303 	mul.w	r3, r2, r3
 802a378:	60fb      	str	r3, [r7, #12]
    while (count--);
 802a37a:	bf00      	nop
 802a37c:	68fb      	ldr	r3, [r7, #12]
 802a37e:	1e5a      	subs	r2, r3, #1
 802a380:	60fa      	str	r2, [r7, #12]
 802a382:	2b00      	cmp	r3, #0
 802a384:	d1fa      	bne.n	802a37c <Delay_us+0x14>
}
 802a386:	3714      	adds	r7, #20
 802a388:	46bd      	mov	sp, r7
 802a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a38e:	4770      	bx	lr

0802a390 <process_app>:

 void process_app(TOBJ7000 *Rxpdo, TOBJ6000 *Txpdo)
 {
 802a390:	b580      	push	{r7, lr}
 802a392:	b082      	sub	sp, #8
 802a394:	af00      	add	r7, sp, #0
 802a396:	6078      	str	r0, [r7, #4]
 802a398:	6039      	str	r1, [r7, #0]
   /* OUTPUT PROCESSING */
   XMC_GPIO_SetOutputLevel(P_LED3, MAP2LEVEL(Rxpdo->TxData_1));
 802a39a:	687b      	ldr	r3, [r7, #4]
 802a39c:	3304      	adds	r3, #4
 802a39e:	2b00      	cmp	r3, #0
 802a3a0:	d102      	bne.n	802a3a8 <process_app+0x18>
 802a3a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 802a3a6:	e000      	b.n	802a3aa <process_app+0x1a>
 802a3a8:	2301      	movs	r3, #1
 802a3aa:	4804      	ldr	r0, [pc, #16]	; (802a3bc <process_app+0x2c>)
 802a3ac:	2102      	movs	r1, #2
 802a3ae:	461a      	mov	r2, r3
 802a3b0:	f7ff ff68 	bl	802a284 <XMC_GPIO_SetOutputLevel>
 }
 802a3b4:	3708      	adds	r7, #8
 802a3b6:	46bd      	mov	sp, r7
 802a3b8:	bd80      	pop	{r7, pc}
 802a3ba:	bf00      	nop
 802a3bc:	48028000 	.word	0x48028000

0802a3c0 <SPI_DMA_GenericTransfer>:
 SPI_MASTER_STATUS_t SPI_DMA_GenericTransfer(const SPI_MASTER_t *const handle,
                                            const DIGITAL_IO_t *const cs_pin,
                                            uint8_t *tx_data,
                                            uint8_t *rx_data,
                                            uint32_t length)
 {
 802a3c0:	b580      	push	{r7, lr}
 802a3c2:	b086      	sub	sp, #24
 802a3c4:	af00      	add	r7, sp, #0
 802a3c6:	60f8      	str	r0, [r7, #12]
 802a3c8:	60b9      	str	r1, [r7, #8]
 802a3ca:	607a      	str	r2, [r7, #4]
 802a3cc:	603b      	str	r3, [r7, #0]
     SPI_MASTER_STATUS_t status;

     // 1. 
     if (handle == NULL || cs_pin == NULL || tx_data == NULL || rx_data == NULL || length == 0) {
 802a3ce:	68fb      	ldr	r3, [r7, #12]
 802a3d0:	2b00      	cmp	r3, #0
 802a3d2:	d00b      	beq.n	802a3ec <SPI_DMA_GenericTransfer+0x2c>
 802a3d4:	68bb      	ldr	r3, [r7, #8]
 802a3d6:	2b00      	cmp	r3, #0
 802a3d8:	d008      	beq.n	802a3ec <SPI_DMA_GenericTransfer+0x2c>
 802a3da:	687b      	ldr	r3, [r7, #4]
 802a3dc:	2b00      	cmp	r3, #0
 802a3de:	d005      	beq.n	802a3ec <SPI_DMA_GenericTransfer+0x2c>
 802a3e0:	683b      	ldr	r3, [r7, #0]
 802a3e2:	2b00      	cmp	r3, #0
 802a3e4:	d002      	beq.n	802a3ec <SPI_DMA_GenericTransfer+0x2c>
 802a3e6:	6a3b      	ldr	r3, [r7, #32]
 802a3e8:	2b00      	cmp	r3, #0
 802a3ea:	d101      	bne.n	802a3f0 <SPI_DMA_GenericTransfer+0x30>
         return SPI_MASTER_STATUS_BUFFER_INVALID;
 802a3ec:	2303      	movs	r3, #3
 802a3ee:	e01f      	b.n	802a430 <SPI_DMA_GenericTransfer+0x70>
     }

     // 2.  ()
     DIGITAL_IO_SetOutputLow(cs_pin);
 802a3f0:	68b8      	ldr	r0, [r7, #8]
 802a3f2:	f7ff ff8b 	bl	802a30c <DIGITAL_IO_SetOutputLow>

     // 3.  DMA 
     //  DMA 
     status = SPI_MASTER_Transfer(handle, tx_data, rx_data, length);
 802a3f6:	68f8      	ldr	r0, [r7, #12]
 802a3f8:	6879      	ldr	r1, [r7, #4]
 802a3fa:	683a      	ldr	r2, [r7, #0]
 802a3fc:	6a3b      	ldr	r3, [r7, #32]
 802a3fe:	f7fe fb31 	bl	8028a64 <SPI_MASTER_Transfer>
 802a402:	4603      	mov	r3, r0
 802a404:	75fb      	strb	r3, [r7, #23]

     if (status == SPI_MASTER_STATUS_SUCCESS) {
 802a406:	7dfb      	ldrb	r3, [r7, #23]
 802a408:	2b00      	cmp	r3, #0
 802a40a:	d10d      	bne.n	802a428 <SPI_DMA_GenericTransfer+0x68>
         // 4.  DMA 
         //  tx_busy  rx_busy
         while (SPI_MASTER_IsTxBusy(handle));
 802a40c:	bf00      	nop
 802a40e:	68f8      	ldr	r0, [r7, #12]
 802a410:	f7ff ff8c 	bl	802a32c <SPI_MASTER_IsTxBusy>
 802a414:	4603      	mov	r3, r0
 802a416:	2b00      	cmp	r3, #0
 802a418:	d1f9      	bne.n	802a40e <SPI_DMA_GenericTransfer+0x4e>
         while (SPI_MASTER_IsRxBusy(handle));
 802a41a:	bf00      	nop
 802a41c:	68f8      	ldr	r0, [r7, #12]
 802a41e:	f7ff ff95 	bl	802a34c <SPI_MASTER_IsRxBusy>
 802a422:	4603      	mov	r3, r0
 802a424:	2b00      	cmp	r3, #0
 802a426:	d1f9      	bne.n	802a41c <SPI_DMA_GenericTransfer+0x5c>
     }

     // 5.  ()
     DIGITAL_IO_SetOutputHigh(cs_pin);
 802a428:	68b8      	ldr	r0, [r7, #8]
 802a42a:	f7ff ff5f 	bl	802a2ec <DIGITAL_IO_SetOutputHigh>

     return status;
 802a42e:	7dfb      	ldrb	r3, [r7, #23]
 }
 802a430:	4618      	mov	r0, r3
 802a432:	3718      	adds	r7, #24
 802a434:	46bd      	mov	sp, r7
 802a436:	bd80      	pop	{r7, pc}

0802a438 <SPI_TMC6460_ReadRegister>:
  * @return uint32_t  32 
  */
 uint32_t SPI_TMC6460_ReadRegister(const SPI_MASTER_t *const handle,
                                   const DIGITAL_IO_t *const cs_pin,
                                   uint16_t addr)
 {
 802a438:	b590      	push	{r4, r7, lr}
 802a43a:	b08d      	sub	sp, #52	; 0x34
 802a43c:	af02      	add	r7, sp, #8
 802a43e:	60f8      	str	r0, [r7, #12]
 802a440:	60b9      	str	r1, [r7, #8]
 802a442:	4613      	mov	r3, r2
 802a444:	80fb      	strh	r3, [r7, #6]
     uint8_t tx_buf[6] = {0};
 802a446:	2300      	movs	r3, #0
 802a448:	61bb      	str	r3, [r7, #24]
 802a44a:	2300      	movs	r3, #0
 802a44c:	83bb      	strh	r3, [r7, #28]
     uint8_t rx_buf[6] = {0};
 802a44e:	2300      	movs	r3, #0
 802a450:	613b      	str	r3, [r7, #16]
 802a452:	2300      	movs	r3, #0
 802a454:	82bb      	strh	r3, [r7, #20]
     uint32_t reg_value = 0;
 802a456:	2300      	movs	r3, #0
 802a458:	627b      	str	r3, [r7, #36]	; 0x24
     SPI_MASTER_STATUS_t status;

     /* ---  --- */
     /*  main.c  0 */
     tx_buf[0] = (uint8_t)((addr >> 8) & 0x03);
 802a45a:	88fb      	ldrh	r3, [r7, #6]
 802a45c:	0a1b      	lsrs	r3, r3, #8
 802a45e:	b29b      	uxth	r3, r3
 802a460:	b2db      	uxtb	r3, r3
 802a462:	f003 0303 	and.w	r3, r3, #3
 802a466:	b2db      	uxtb	r3, r3
 802a468:	763b      	strb	r3, [r7, #24]
     tx_buf[1] = (uint8_t)(addr & 0xFF);
 802a46a:	88fb      	ldrh	r3, [r7, #6]
 802a46c:	b2db      	uxtb	r3, r3
 802a46e:	767b      	strb	r3, [r7, #25]

     /*  DMA  */
     status = SPI_DMA_GenericTransfer(handle, cs_pin, tx_buf, rx_buf, 6);
 802a470:	f107 0218 	add.w	r2, r7, #24
 802a474:	f107 0410 	add.w	r4, r7, #16
 802a478:	2306      	movs	r3, #6
 802a47a:	9300      	str	r3, [sp, #0]
 802a47c:	68f8      	ldr	r0, [r7, #12]
 802a47e:	68b9      	ldr	r1, [r7, #8]
 802a480:	4623      	mov	r3, r4
 802a482:	f7ff ff9d 	bl	802a3c0 <SPI_DMA_GenericTransfer>
 802a486:	4603      	mov	r3, r0
 802a488:	77fb      	strb	r3, [r7, #31]

     if (status != SPI_MASTER_STATUS_SUCCESS) {
 802a48a:	7ffb      	ldrb	r3, [r7, #31]
 802a48c:	2b00      	cmp	r3, #0
 802a48e:	d001      	beq.n	802a494 <SPI_TMC6460_ReadRegister+0x5c>
         return 0; //  0
 802a490:	2300      	movs	r3, #0
 802a492:	e02d      	b.n	802a4f0 <SPI_TMC6460_ReadRegister+0xb8>
     }

     /*  TMC  */
     Delay_us(5);
 802a494:	2005      	movs	r0, #5
 802a496:	f7ff ff67 	bl	802a368 <Delay_us>

     /* --- (Dummy) --- */
     /*  */
     for(int i = 0; i < 6; i++) {
 802a49a:	2300      	movs	r3, #0
 802a49c:	623b      	str	r3, [r7, #32]
 802a49e:	e008      	b.n	802a4b2 <SPI_TMC6460_ReadRegister+0x7a>
         tx_buf[i] = 0;
 802a4a0:	f107 0218 	add.w	r2, r7, #24
 802a4a4:	6a3b      	ldr	r3, [r7, #32]
 802a4a6:	4413      	add	r3, r2
 802a4a8:	2200      	movs	r2, #0
 802a4aa:	701a      	strb	r2, [r3, #0]
     /*  TMC  */
     Delay_us(5);

     /* --- (Dummy) --- */
     /*  */
     for(int i = 0; i < 6; i++) {
 802a4ac:	6a3b      	ldr	r3, [r7, #32]
 802a4ae:	3301      	adds	r3, #1
 802a4b0:	623b      	str	r3, [r7, #32]
 802a4b2:	6a3b      	ldr	r3, [r7, #32]
 802a4b4:	2b05      	cmp	r3, #5
 802a4b6:	ddf3      	ble.n	802a4a0 <SPI_TMC6460_ReadRegister+0x68>
         tx_buf[i] = 0;
     }

     /*  DMA  rx_buf  */
     status = SPI_DMA_GenericTransfer(handle, cs_pin, tx_buf, rx_buf, 6);
 802a4b8:	f107 0218 	add.w	r2, r7, #24
 802a4bc:	f107 0410 	add.w	r4, r7, #16
 802a4c0:	2306      	movs	r3, #6
 802a4c2:	9300      	str	r3, [sp, #0]
 802a4c4:	68f8      	ldr	r0, [r7, #12]
 802a4c6:	68b9      	ldr	r1, [r7, #8]
 802a4c8:	4623      	mov	r3, r4
 802a4ca:	f7ff ff79 	bl	802a3c0 <SPI_DMA_GenericTransfer>
 802a4ce:	4603      	mov	r3, r0
 802a4d0:	77fb      	strb	r3, [r7, #31]

     if (status == SPI_MASTER_STATUS_SUCCESS) {
 802a4d2:	7ffb      	ldrb	r3, [r7, #31]
 802a4d4:	2b00      	cmp	r3, #0
 802a4d6:	d10a      	bne.n	802a4ee <SPI_TMC6460_ReadRegister+0xb6>
         /* ---  32  --- */
         /*  main.c  [2]  [5]  */
         reg_value = ((uint32_t)rx_buf[2] << 24) |
 802a4d8:	7cbb      	ldrb	r3, [r7, #18]
 802a4da:	061a      	lsls	r2, r3, #24
                     ((uint32_t)rx_buf[3] << 16) |
 802a4dc:	7cfb      	ldrb	r3, [r7, #19]
 802a4de:	041b      	lsls	r3, r3, #16
     status = SPI_DMA_GenericTransfer(handle, cs_pin, tx_buf, rx_buf, 6);

     if (status == SPI_MASTER_STATUS_SUCCESS) {
         /* ---  32  --- */
         /*  main.c  [2]  [5]  */
         reg_value = ((uint32_t)rx_buf[2] << 24) |
 802a4e0:	431a      	orrs	r2, r3
                     ((uint32_t)rx_buf[3] << 16) |
                     ((uint32_t)rx_buf[4] << 8)  |
 802a4e2:	7d3b      	ldrb	r3, [r7, #20]
 802a4e4:	021b      	lsls	r3, r3, #8

     if (status == SPI_MASTER_STATUS_SUCCESS) {
         /* ---  32  --- */
         /*  main.c  [2]  [5]  */
         reg_value = ((uint32_t)rx_buf[2] << 24) |
                     ((uint32_t)rx_buf[3] << 16) |
 802a4e6:	4313      	orrs	r3, r2
                     ((uint32_t)rx_buf[4] << 8)  |
                     ((uint32_t)rx_buf[5]);
 802a4e8:	7d7a      	ldrb	r2, [r7, #21]
     status = SPI_DMA_GenericTransfer(handle, cs_pin, tx_buf, rx_buf, 6);

     if (status == SPI_MASTER_STATUS_SUCCESS) {
         /* ---  32  --- */
         /*  main.c  [2]  [5]  */
         reg_value = ((uint32_t)rx_buf[2] << 24) |
 802a4ea:	4313      	orrs	r3, r2
 802a4ec:	627b      	str	r3, [r7, #36]	; 0x24
                     ((uint32_t)rx_buf[3] << 16) |
                     ((uint32_t)rx_buf[4] << 8)  |
                     ((uint32_t)rx_buf[5]);
     }

     return reg_value;
 802a4ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 }
 802a4f0:	4618      	mov	r0, r3
 802a4f2:	372c      	adds	r7, #44	; 0x2c
 802a4f4:	46bd      	mov	sp, r7
 802a4f6:	bd90      	pop	{r4, r7, pc}

0802a4f8 <main>:
int main(void)
{
 802a4f8:	b580      	push	{r7, lr}
 802a4fa:	b082      	sub	sp, #8
 802a4fc:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;
  uint32_t chip_id;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
 802a4fe:	f7ff fe41 	bl	802a184 <DAVE_Init>
 802a502:	4603      	mov	r3, r0
 802a504:	71fb      	strb	r3, [r7, #7]

  if (status != DAVE_STATUS_SUCCESS)
 802a506:	79fb      	ldrb	r3, [r7, #7]
 802a508:	2b00      	cmp	r3, #0
 802a50a:	d000      	beq.n	802a50e <main+0x16>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
 802a50c:	e7fe      	b.n	802a50c <main+0x14>
  }
  else
  {
	  DIGITAL_IO_SetOutputLow(&LED);
 802a50e:	4818      	ldr	r0, [pc, #96]	; (802a570 <main+0x78>)
 802a510:	f7ff fefc 	bl	802a30c <DIGITAL_IO_SetOutputLow>
	  Delay_us(200000);
 802a514:	4817      	ldr	r0, [pc, #92]	; (802a574 <main+0x7c>)
 802a516:	f7ff ff27 	bl	802a368 <Delay_us>
	  DIGITAL_IO_SetOutputHigh(&LED);
 802a51a:	4815      	ldr	r0, [pc, #84]	; (802a570 <main+0x78>)
 802a51c:	f7ff fee6 	bl	802a2ec <DIGITAL_IO_SetOutputHigh>
	  Delay_us(200000);
 802a520:	4814      	ldr	r0, [pc, #80]	; (802a574 <main+0x7c>)
 802a522:	f7ff ff21 	bl	802a368 <Delay_us>
  }

  DIGITAL_IO_SetOutputHigh(&SLEEPN5);
 802a526:	4814      	ldr	r0, [pc, #80]	; (802a578 <main+0x80>)
 802a528:	f7ff fee0 	bl	802a2ec <DIGITAL_IO_SetOutputHigh>
  Delay_us(4000);
 802a52c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 802a530:	f7ff ff1a 	bl	802a368 <Delay_us>

  chip_id = SPI_TMC6460_ReadRegister(&SPI_MASTER_0, &CS_5, 0x00);
 802a534:	4811      	ldr	r0, [pc, #68]	; (802a57c <main+0x84>)
 802a536:	4912      	ldr	r1, [pc, #72]	; (802a580 <main+0x88>)
 802a538:	2200      	movs	r2, #0
 802a53a:	f7ff ff7d 	bl	802a438 <SPI_TMC6460_ReadRegister>
 802a53e:	6038      	str	r0, [r7, #0]

    //master_rec_data = TMC6460_SPI_Read(TMC6460_CHIP_ID);

        if (chip_id != TMC6460_CHIP_ID_VALUE)
 802a540:	683b      	ldr	r3, [r7, #0]
 802a542:	4a10      	ldr	r2, [pc, #64]	; (802a584 <main+0x8c>)
 802a544:	4293      	cmp	r3, r2
 802a546:	d00c      	beq.n	802a562 <main+0x6a>
        {
            /* SPI LED  */
            while (1) {
                DIGITAL_IO_SetOutputLow(&LED);
 802a548:	4809      	ldr	r0, [pc, #36]	; (802a570 <main+0x78>)
 802a54a:	f7ff fedf 	bl	802a30c <DIGITAL_IO_SetOutputLow>
                Delay_us(200000);
 802a54e:	4809      	ldr	r0, [pc, #36]	; (802a574 <main+0x7c>)
 802a550:	f7ff ff0a 	bl	802a368 <Delay_us>
                DIGITAL_IO_SetOutputHigh(&LED);
 802a554:	4806      	ldr	r0, [pc, #24]	; (802a570 <main+0x78>)
 802a556:	f7ff fec9 	bl	802a2ec <DIGITAL_IO_SetOutputHigh>
                Delay_us(200000);
 802a55a:	4806      	ldr	r0, [pc, #24]	; (802a574 <main+0x7c>)
 802a55c:	f7ff ff04 	bl	802a368 <Delay_us>
            }
 802a560:	e7f2      	b.n	802a548 <main+0x50>
        }
        /* SPI LED  */
        DIGITAL_IO_SetOutputLow(&LED);
 802a562:	4803      	ldr	r0, [pc, #12]	; (802a570 <main+0x78>)
 802a564:	f7ff fed2 	bl	802a30c <DIGITAL_IO_SetOutputLow>
  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {
	  MainLoop();
 802a568:	f7f6 fd14 	bl	8020f94 <MainLoop>

  }
 802a56c:	e7fc      	b.n	802a568 <main+0x70>
 802a56e:	bf00      	nop
 802a570:	0802b348 	.word	0x0802b348
 802a574:	00030d40 	.word	0x00030d40
 802a578:	0802b35c 	.word	0x0802b35c
 802a57c:	1fff17a8 	.word	0x1fff17a8
 802a580:	0802b370 	.word	0x0802b370
 802a584:	36343630 	.word	0x36343630

0802a588 <ERU1_0_IRQHandler>:
}

void SYNC0IRQHandler (void)
{
 802a588:	b580      	push	{r7, lr}
 802a58a:	af00      	add	r7, sp, #0
	Sync0_Isr();
 802a58c:	f7f6 fb88 	bl	8020ca0 <Sync0_Isr>
}
 802a590:	bd80      	pop	{r7, pc}
 802a592:	bf00      	nop

0802a594 <ERU1_3_IRQHandler>:

void SYNC1IRQHandler (void)
{
 802a594:	b580      	push	{r7, lr}
 802a596:	af00      	add	r7, sp, #0
	Sync1_Isr();
 802a598:	f7f6 fc3a 	bl	8020e10 <Sync1_Isr>
}
 802a59c:	bd80      	pop	{r7, pc}
 802a59e:	bf00      	nop

0802a5a0 <__errno>:
 802a5a0:	4b01      	ldr	r3, [pc, #4]	; (802a5a8 <__errno+0x8>)
 802a5a2:	6818      	ldr	r0, [r3, #0]
 802a5a4:	4770      	bx	lr
 802a5a6:	bf00      	nop
 802a5a8:	1fff1898 	.word	0x1fff1898

0802a5ac <__libc_init_array>:
 802a5ac:	b570      	push	{r4, r5, r6, lr}
 802a5ae:	4b0e      	ldr	r3, [pc, #56]	; (802a5e8 <__libc_init_array+0x3c>)
 802a5b0:	4c0e      	ldr	r4, [pc, #56]	; (802a5ec <__libc_init_array+0x40>)
 802a5b2:	1ae4      	subs	r4, r4, r3
 802a5b4:	10a4      	asrs	r4, r4, #2
 802a5b6:	2500      	movs	r5, #0
 802a5b8:	461e      	mov	r6, r3
 802a5ba:	42a5      	cmp	r5, r4
 802a5bc:	d004      	beq.n	802a5c8 <__libc_init_array+0x1c>
 802a5be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802a5c2:	4798      	blx	r3
 802a5c4:	3501      	adds	r5, #1
 802a5c6:	e7f8      	b.n	802a5ba <__libc_init_array+0xe>
 802a5c8:	f7fd ffd2 	bl	8028570 <_init>
 802a5cc:	4c08      	ldr	r4, [pc, #32]	; (802a5f0 <__libc_init_array+0x44>)
 802a5ce:	4b09      	ldr	r3, [pc, #36]	; (802a5f4 <__libc_init_array+0x48>)
 802a5d0:	1ae4      	subs	r4, r4, r3
 802a5d2:	10a4      	asrs	r4, r4, #2
 802a5d4:	2500      	movs	r5, #0
 802a5d6:	461e      	mov	r6, r3
 802a5d8:	42a5      	cmp	r5, r4
 802a5da:	d004      	beq.n	802a5e6 <__libc_init_array+0x3a>
 802a5dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802a5e0:	4798      	blx	r3
 802a5e2:	3501      	adds	r5, #1
 802a5e4:	e7f8      	b.n	802a5d8 <__libc_init_array+0x2c>
 802a5e6:	bd70      	pop	{r4, r5, r6, pc}
 802a5e8:	1fff189c 	.word	0x1fff189c
 802a5ec:	1fff189c 	.word	0x1fff189c
 802a5f0:	1fff189c 	.word	0x1fff189c
 802a5f4:	1fff189c 	.word	0x1fff189c

0802a5f8 <malloc>:
 802a5f8:	4b02      	ldr	r3, [pc, #8]	; (802a604 <malloc+0xc>)
 802a5fa:	4601      	mov	r1, r0
 802a5fc:	6818      	ldr	r0, [r3, #0]
 802a5fe:	f000 b873 	b.w	802a6e8 <_malloc_r>
 802a602:	bf00      	nop
 802a604:	1fff1898 	.word	0x1fff1898

0802a608 <free>:
 802a608:	4b02      	ldr	r3, [pc, #8]	; (802a614 <free+0xc>)
 802a60a:	4601      	mov	r1, r0
 802a60c:	6818      	ldr	r0, [r3, #0]
 802a60e:	f000 b827 	b.w	802a660 <_free_r>
 802a612:	bf00      	nop
 802a614:	1fff1898 	.word	0x1fff1898

0802a618 <memcmp>:
 802a618:	b510      	push	{r4, lr}
 802a61a:	440a      	add	r2, r1
 802a61c:	1e44      	subs	r4, r0, #1
 802a61e:	4291      	cmp	r1, r2
 802a620:	d008      	beq.n	802a634 <memcmp+0x1c>
 802a622:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 802a626:	7808      	ldrb	r0, [r1, #0]
 802a628:	4283      	cmp	r3, r0
 802a62a:	d001      	beq.n	802a630 <memcmp+0x18>
 802a62c:	1a18      	subs	r0, r3, r0
 802a62e:	bd10      	pop	{r4, pc}
 802a630:	3101      	adds	r1, #1
 802a632:	e7f4      	b.n	802a61e <memcmp+0x6>
 802a634:	2000      	movs	r0, #0
 802a636:	bd10      	pop	{r4, pc}

0802a638 <memcpy>:
 802a638:	b510      	push	{r4, lr}
 802a63a:	1e43      	subs	r3, r0, #1
 802a63c:	440a      	add	r2, r1
 802a63e:	4291      	cmp	r1, r2
 802a640:	d004      	beq.n	802a64c <memcpy+0x14>
 802a642:	f811 4b01 	ldrb.w	r4, [r1], #1
 802a646:	f803 4f01 	strb.w	r4, [r3, #1]!
 802a64a:	e7f8      	b.n	802a63e <memcpy+0x6>
 802a64c:	bd10      	pop	{r4, pc}

0802a64e <memset>:
 802a64e:	4402      	add	r2, r0
 802a650:	4603      	mov	r3, r0
 802a652:	4293      	cmp	r3, r2
 802a654:	d002      	beq.n	802a65c <memset+0xe>
 802a656:	f803 1b01 	strb.w	r1, [r3], #1
 802a65a:	e7fa      	b.n	802a652 <memset+0x4>
 802a65c:	4770      	bx	lr
	...

0802a660 <_free_r>:
 802a660:	b530      	push	{r4, r5, lr}
 802a662:	2900      	cmp	r1, #0
 802a664:	d03d      	beq.n	802a6e2 <_free_r+0x82>
 802a666:	f851 2c04 	ldr.w	r2, [r1, #-4]
 802a66a:	1f0b      	subs	r3, r1, #4
 802a66c:	491d      	ldr	r1, [pc, #116]	; (802a6e4 <_free_r+0x84>)
 802a66e:	2a00      	cmp	r2, #0
 802a670:	bfb8      	it	lt
 802a672:	189b      	addlt	r3, r3, r2
 802a674:	680a      	ldr	r2, [r1, #0]
 802a676:	460c      	mov	r4, r1
 802a678:	b912      	cbnz	r2, 802a680 <_free_r+0x20>
 802a67a:	605a      	str	r2, [r3, #4]
 802a67c:	600b      	str	r3, [r1, #0]
 802a67e:	bd30      	pop	{r4, r5, pc}
 802a680:	4293      	cmp	r3, r2
 802a682:	d20d      	bcs.n	802a6a0 <_free_r+0x40>
 802a684:	6819      	ldr	r1, [r3, #0]
 802a686:	1858      	adds	r0, r3, r1
 802a688:	4290      	cmp	r0, r2
 802a68a:	bf01      	itttt	eq
 802a68c:	585a      	ldreq	r2, [r3, r1]
 802a68e:	1852      	addeq	r2, r2, r1
 802a690:	601a      	streq	r2, [r3, #0]
 802a692:	6842      	ldreq	r2, [r0, #4]
 802a694:	605a      	str	r2, [r3, #4]
 802a696:	6023      	str	r3, [r4, #0]
 802a698:	bd30      	pop	{r4, r5, pc}
 802a69a:	4299      	cmp	r1, r3
 802a69c:	d803      	bhi.n	802a6a6 <_free_r+0x46>
 802a69e:	460a      	mov	r2, r1
 802a6a0:	6851      	ldr	r1, [r2, #4]
 802a6a2:	2900      	cmp	r1, #0
 802a6a4:	d1f9      	bne.n	802a69a <_free_r+0x3a>
 802a6a6:	6814      	ldr	r4, [r2, #0]
 802a6a8:	1915      	adds	r5, r2, r4
 802a6aa:	429d      	cmp	r5, r3
 802a6ac:	d10a      	bne.n	802a6c4 <_free_r+0x64>
 802a6ae:	681b      	ldr	r3, [r3, #0]
 802a6b0:	4423      	add	r3, r4
 802a6b2:	18d0      	adds	r0, r2, r3
 802a6b4:	4288      	cmp	r0, r1
 802a6b6:	6013      	str	r3, [r2, #0]
 802a6b8:	d113      	bne.n	802a6e2 <_free_r+0x82>
 802a6ba:	6808      	ldr	r0, [r1, #0]
 802a6bc:	4403      	add	r3, r0
 802a6be:	6013      	str	r3, [r2, #0]
 802a6c0:	684b      	ldr	r3, [r1, #4]
 802a6c2:	e00d      	b.n	802a6e0 <_free_r+0x80>
 802a6c4:	d902      	bls.n	802a6cc <_free_r+0x6c>
 802a6c6:	230c      	movs	r3, #12
 802a6c8:	6003      	str	r3, [r0, #0]
 802a6ca:	bd30      	pop	{r4, r5, pc}
 802a6cc:	681c      	ldr	r4, [r3, #0]
 802a6ce:	1918      	adds	r0, r3, r4
 802a6d0:	4288      	cmp	r0, r1
 802a6d2:	bf04      	itt	eq
 802a6d4:	6808      	ldreq	r0, [r1, #0]
 802a6d6:	6849      	ldreq	r1, [r1, #4]
 802a6d8:	6059      	str	r1, [r3, #4]
 802a6da:	bf04      	itt	eq
 802a6dc:	1900      	addeq	r0, r0, r4
 802a6de:	6018      	streq	r0, [r3, #0]
 802a6e0:	6053      	str	r3, [r2, #4]
 802a6e2:	bd30      	pop	{r4, r5, pc}
 802a6e4:	1fff28ec 	.word	0x1fff28ec

0802a6e8 <_malloc_r>:
 802a6e8:	b570      	push	{r4, r5, r6, lr}
 802a6ea:	1ccc      	adds	r4, r1, #3
 802a6ec:	f024 0403 	bic.w	r4, r4, #3
 802a6f0:	3408      	adds	r4, #8
 802a6f2:	2c0c      	cmp	r4, #12
 802a6f4:	bf38      	it	cc
 802a6f6:	240c      	movcc	r4, #12
 802a6f8:	2c00      	cmp	r4, #0
 802a6fa:	4606      	mov	r6, r0
 802a6fc:	da03      	bge.n	802a706 <_malloc_r+0x1e>
 802a6fe:	230c      	movs	r3, #12
 802a700:	6033      	str	r3, [r6, #0]
 802a702:	2000      	movs	r0, #0
 802a704:	bd70      	pop	{r4, r5, r6, pc}
 802a706:	428c      	cmp	r4, r1
 802a708:	d3f9      	bcc.n	802a6fe <_malloc_r+0x16>
 802a70a:	4a20      	ldr	r2, [pc, #128]	; (802a78c <_malloc_r+0xa4>)
 802a70c:	6813      	ldr	r3, [r2, #0]
 802a70e:	4610      	mov	r0, r2
 802a710:	4619      	mov	r1, r3
 802a712:	b1a1      	cbz	r1, 802a73e <_malloc_r+0x56>
 802a714:	680a      	ldr	r2, [r1, #0]
 802a716:	1b12      	subs	r2, r2, r4
 802a718:	d40e      	bmi.n	802a738 <_malloc_r+0x50>
 802a71a:	2a0b      	cmp	r2, #11
 802a71c:	d903      	bls.n	802a726 <_malloc_r+0x3e>
 802a71e:	600a      	str	r2, [r1, #0]
 802a720:	188b      	adds	r3, r1, r2
 802a722:	508c      	str	r4, [r1, r2]
 802a724:	e01f      	b.n	802a766 <_malloc_r+0x7e>
 802a726:	428b      	cmp	r3, r1
 802a728:	bf0d      	iteet	eq
 802a72a:	685a      	ldreq	r2, [r3, #4]
 802a72c:	684a      	ldrne	r2, [r1, #4]
 802a72e:	605a      	strne	r2, [r3, #4]
 802a730:	6002      	streq	r2, [r0, #0]
 802a732:	bf18      	it	ne
 802a734:	460b      	movne	r3, r1
 802a736:	e016      	b.n	802a766 <_malloc_r+0x7e>
 802a738:	460b      	mov	r3, r1
 802a73a:	6849      	ldr	r1, [r1, #4]
 802a73c:	e7e9      	b.n	802a712 <_malloc_r+0x2a>
 802a73e:	4d14      	ldr	r5, [pc, #80]	; (802a790 <_malloc_r+0xa8>)
 802a740:	682b      	ldr	r3, [r5, #0]
 802a742:	b91b      	cbnz	r3, 802a74c <_malloc_r+0x64>
 802a744:	4630      	mov	r0, r6
 802a746:	f000 f825 	bl	802a794 <_sbrk_r>
 802a74a:	6028      	str	r0, [r5, #0]
 802a74c:	4630      	mov	r0, r6
 802a74e:	4621      	mov	r1, r4
 802a750:	f000 f820 	bl	802a794 <_sbrk_r>
 802a754:	1c42      	adds	r2, r0, #1
 802a756:	4603      	mov	r3, r0
 802a758:	d0d1      	beq.n	802a6fe <_malloc_r+0x16>
 802a75a:	1cc5      	adds	r5, r0, #3
 802a75c:	f025 0503 	bic.w	r5, r5, #3
 802a760:	4285      	cmp	r5, r0
 802a762:	d10a      	bne.n	802a77a <_malloc_r+0x92>
 802a764:	601c      	str	r4, [r3, #0]
 802a766:	f103 000b 	add.w	r0, r3, #11
 802a76a:	1d1a      	adds	r2, r3, #4
 802a76c:	f020 0007 	bic.w	r0, r0, #7
 802a770:	1a82      	subs	r2, r0, r2
 802a772:	d00a      	beq.n	802a78a <_malloc_r+0xa2>
 802a774:	4251      	negs	r1, r2
 802a776:	5099      	str	r1, [r3, r2]
 802a778:	bd70      	pop	{r4, r5, r6, pc}
 802a77a:	4630      	mov	r0, r6
 802a77c:	1ae9      	subs	r1, r5, r3
 802a77e:	f000 f809 	bl	802a794 <_sbrk_r>
 802a782:	3001      	adds	r0, #1
 802a784:	d0bb      	beq.n	802a6fe <_malloc_r+0x16>
 802a786:	462b      	mov	r3, r5
 802a788:	e7ec      	b.n	802a764 <_malloc_r+0x7c>
 802a78a:	bd70      	pop	{r4, r5, r6, pc}
 802a78c:	1fff28ec 	.word	0x1fff28ec
 802a790:	1fff28e8 	.word	0x1fff28e8

0802a794 <_sbrk_r>:
 802a794:	b538      	push	{r3, r4, r5, lr}
 802a796:	4c06      	ldr	r4, [pc, #24]	; (802a7b0 <_sbrk_r+0x1c>)
 802a798:	2300      	movs	r3, #0
 802a79a:	4605      	mov	r5, r0
 802a79c:	4608      	mov	r0, r1
 802a79e:	6023      	str	r3, [r4, #0]
 802a7a0:	f7fd feb2 	bl	8028508 <_sbrk>
 802a7a4:	1c43      	adds	r3, r0, #1
 802a7a6:	d102      	bne.n	802a7ae <_sbrk_r+0x1a>
 802a7a8:	6823      	ldr	r3, [r4, #0]
 802a7aa:	b103      	cbz	r3, 802a7ae <_sbrk_r+0x1a>
 802a7ac:	602b      	str	r3, [r5, #0]
 802a7ae:	bd38      	pop	{r3, r4, r5, pc}
 802a7b0:	1fff2c40 	.word	0x1fff2c40

0802a7b4 <strlen>:
 802a7b4:	4603      	mov	r3, r0
 802a7b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 802a7ba:	2a00      	cmp	r2, #0
 802a7bc:	d1fb      	bne.n	802a7b6 <strlen+0x2>
 802a7be:	1a18      	subs	r0, r3, r0
 802a7c0:	3801      	subs	r0, #1
 802a7c2:	4770      	bx	lr

0802a7c4 <asEntryDesc0x1600>:
 802a7c4:	0005 0008 0007 0007 0020 0007 0007 0020     ........ ..... .
 802a7d4:	0007 0007 0020 0007 0007 0020 0007 0007     .... ..... .....
 802a7e4:	0020 0007 0007 0020 0007 0007 0020 0007      ..... ..... ...
 802a7f4:	0007 0020 0007 0007 0020 0007 0007 0020     .. ..... ..... .
 802a804:	0007 0007 0020 0007 0007 0020 0007 0000     .... ..... .....

0802a814 <aName0x1600>:
 802a814:	7852 6470 206f 7270 636f 7365 2073 6164     Rxpdo process da
 802a824:	6174 6d20 7061 6970 676e 5300 6275 6e49     ta mapping.SubIn
 802a834:	6564 2078 3030 0031 7553 4962 646e 7865     dex 001.SubIndex
 802a844:	3020 3230 5300 6275 6e49 6564 2078 3030      002.SubIndex 00
 802a854:	0033 7553 4962 646e 7865 3020 3430 5300     3.SubIndex 004.S
 802a864:	6275 6e49 6564 2078 3030 0035 7553 4962     ubIndex 005.SubI
 802a874:	646e 7865 3020 3630 5300 6275 6e49 6564     ndex 006.SubInde
 802a884:	2078 3030 0037 7553 4962 646e 7865 3020     x 007.SubIndex 0
 802a894:	3830 5300 6275 6e49 6564 2078 3030 0039     08.SubIndex 009.
 802a8a4:	7553 4962 646e 7865 3020 3031 5300 6275     SubIndex 010.Sub
 802a8b4:	6e49 6564 2078 3130 0031 7553 4962 646e     Index 011.SubInd
 802a8c4:	7865 3020 3231 ff00 0000 0000               ex 012......

0802a8d0 <asEntryDesc0x1A00>:
 802a8d0:	0005 0008 0007 0007 0020 0007 0007 0020     ........ ..... .
 802a8e0:	0007 0007 0020 0007 0007 0020 0007 0007     .... ..... .....
 802a8f0:	0020 0007 0007 0020 0007 0007 0020 0007      ..... ..... ...
 802a900:	0007 0020 0007 0007 0020 0007 0007 0020     .. ..... ..... .
 802a910:	0007 0007 0020 0007 0007 0020 0007 0000     .... ..... .....

0802a920 <aName0x1A00>:
 802a920:	7854 6470 206f 7270 636f 7365 2073 6164     Txpdo process da
 802a930:	6174 6d20 7061 6970 676e 5300 6275 6e49     ta mapping.SubIn
 802a940:	6564 2078 3030 0031 7553 4962 646e 7865     dex 001.SubIndex
 802a950:	3020 3230 5300 6275 6e49 6564 2078 3030      002.SubIndex 00
 802a960:	0033 7553 4962 646e 7865 3020 3430 5300     3.SubIndex 004.S
 802a970:	6275 6e49 6564 2078 3030 0035 7553 4962     ubIndex 005.SubI
 802a980:	646e 7865 3020 3630 5300 6275 6e49 6564     ndex 006.SubInde
 802a990:	2078 3030 0037 7553 4962 646e 7865 3020     x 007.SubIndex 0
 802a9a0:	3830 5300 6275 6e49 6564 2078 3030 0039     08.SubIndex 009.
 802a9b0:	7553 4962 646e 7865 3020 3031 5300 6275     SubIndex 010.Sub
 802a9c0:	6e49 6564 2078 3130 0031 7553 4962 646e     Index 011.SubInd
 802a9d0:	7865 3020 3231 ff00 0000 0000               ex 012......

0802a9dc <asEntryDesc0x1C12>:
 802a9dc:	0005 0008 0007 0006 0010 0007               ............

0802a9e8 <aName0x1C12>:
 802a9e8:	7953 636e 614d 616e 6567 2072 2032 7361     SyncManager 2 as
 802a9f8:	6973 6e67 656d 746e ff00 0000               signment....

0802aa04 <asEntryDesc0x1C13>:
 802aa04:	0005 0008 0007 0006 0010 0007               ............

0802aa10 <aName0x1C13>:
 802aa10:	7953 636e 614d 616e 6567 2072 2033 7361     SyncManager 3 as
 802aa20:	6973 6e67 656d 746e ff00 0000               signment....

0802aa2c <asEntryDesc0x6000>:
 802aa2c:	0005 0008 0007 0006 0010 0087 0009 00c0     ................
 802aa3c:	0087 0006 0010 0087 0009 00c0 0087 0006     ................
 802aa4c:	0010 0087 0009 00c0 0087 0006 0010 0087     ................
 802aa5c:	0009 00c0 0087 0006 0010 0087 0009 00c0     ................
 802aa6c:	0087 0006 0010 0087 0009 00c0 0087 0000     ................

0802aa7c <aName0x6000>:
 802aa7c:	7854 6470 006f 7852 656c 5f6e 0031 7852     Txpdo.Rxlen_1.Rx
 802aa8c:	6144 6174 315f 5200 6c78 6e65 325f 5200     Data_1.Rxlen_2.R
 802aa9c:	4478 7461 5f61 0032 7852 656c 5f6e 0033     xData_2.Rxlen_3.
 802aaac:	7852 6144 6174 335f 5200 6c78 6e65 345f     RxData_3.Rxlen_4
 802aabc:	5200 4478 7461 5f61 0034 7852 656c 5f6e     .RxData_4.Rxlen_
 802aacc:	0035 7852 6144 6174 355f 5200 6c78 6e65     5.RxData_5.Rxlen
 802aadc:	365f 5200 4478 7461 5f61 0036 00ff 0000     _6.RxData_6.....

0802aaec <asEntryDesc0x7000>:
 802aaec:	0005 0008 0007 0006 0010 007f 0009 00c0     ................
 802aafc:	007f 0006 0010 007f 0009 00c0 007f 0006     ................
 802ab0c:	0010 007f 0009 00c0 007f 0006 0010 007f     ................
 802ab1c:	0009 00c0 007f 0006 0010 007f 0009 00c0     ................
 802ab2c:	007f 0006 0010 007f 0009 00c0 007f 0000     ................

0802ab3c <aName0x7000>:
 802ab3c:	7852 6470 006f 7854 656c 5f6e 0031 7854     Rxpdo.Txlen_1.Tx
 802ab4c:	6144 6174 315f 5400 6c78 6e65 325f 5400     Data_1.Txlen_2.T
 802ab5c:	4478 7461 5f61 0032 7854 656c 5f6e 0033     xData_2.Txlen_3.
 802ab6c:	7854 6144 6174 335f 5400 6c78 6e65 345f     TxData_3.Txlen_4
 802ab7c:	5400 4478 7461 5f61 0034 7854 656c 5f6e     .TxData_4.Txlen_
 802ab8c:	0035 7854 6144 6174 355f 5400 6c78 6e65     5.TxData_5.Txlen
 802ab9c:	365f 5400 4478 7461 5f61 0036 00ff 0000     _6.TxData_6.....

0802abac <asEntryDesc0x8000>:
 802abac:	0005 0008 003f 0009 0100 0007 0009 0100     ....?...........
 802abbc:	0007 0009 0100 0007 0009 0100 003f 0007     ............?...
 802abcc:	0020 0007 0007 0020 003f 0007 0020 003f      ..... .?... .?.
 802abdc:	0007 0020 003f 0005 0008 003f 0005 0008     .. .?.....?.....
 802abec:	003f 0005 0008 003f 0005 0008 003f 0009     ?.....?.....?...
 802abfc:	0030 003f                                   0.?.

0802ac00 <aName0x8000>:
 802ac00:	6544 4976 666e 006f 614e 656d 4800 0076     DevInfo.Name.Hv.
 802ac10:	7653 5300 006e 7542 6c69 5464 6d69 0065     Sv.Sn.BuildTime.
 802ac20:	5242 635f 6e61 6466 635f 7274 006c 5242     BR_canfd_ctrl.BR
 802ac30:	635f 6e61 6466 645f 7461 0061 5242 345f     _canfd_data.BR_4
 802ac40:	3538 5500 6573 3231 0030 7355 3465 3538     85.Use120.Use485
 802ac50:	5500 6573 6f4d 6264 7375 5300 6275 6e49     .UseModbus.SubIn
 802ac60:	6564 2078 3130 0032 6544 4976 0044 00ff     dex 012.DevID...

0802ac70 <asEntryDesc0x9000>:
 802ac70:	0005 0008 0007 0006 0010 003f 0006 0010     ..........?.....
 802ac80:	003f 0006 0010 003f 0009 0200 003f 0006     ?.....?.....?...
 802ac90:	0010 003f 0006 0010 003f 0006 0010 003f     ..?.....?.....?.
 802aca0:	0009 0200 003f 0000                         ....?...

0802aca8 <aName0x9000>:
 802aca8:	6953 756d 616c 6574 4143 464e 0044 7854     SimulateCANFD.Tx
 802acb8:	6e49 6564 0078 7854 4449 5400 4c78 6e65     Index.TxID.TxLen
 802acc8:	5400 4478 7461 0061 7852 6e49 6564 0078     .TxData.RxIndex.
 802acd8:	7852 4449 5200 4c78 6e65 5200 4478 7461     RxID.RxLen.RxDat
 802ace8:	0061 00ff                                   a...

0802acec <sEntryDesc0x9001>:
 802acec:	0006 0010 003f 0000                         ....?...

0802acf4 <aName0x9001>:
 802acf4:	6150 6172 206d 6341 6974 6e6f ff00 0000     Param Action....

0802ad04 <asEntryDesc0xF000>:
 802ad04:	0005 0008 0007 0006 0010 0007 0006 0010     ................
 802ad14:	0007 0000                                   ....

0802ad18 <aName0xF000>:
 802ad18:	6f4d 7564 616c 2072 6544 6976 6563 5020     Modular Device P
 802ad28:	6f72 6966 656c 4900 646e 7865 6420 7369     rofile.Index dis
 802ad38:	6174 636e 2065 4d00 7861 6d69 6d75 6e20     tance .Maximum n
 802ad48:	6d75 6562 2072 666f 6d20 646f 6c75 7365     umber of modules
 802ad58:	0020 00ff                                    ...

0802ad5c <sEntryDesc0x1000>:
 802ad5c:	0007 0020 0007 0000                         .. .....

0802ad64 <aName0x1000>:
 802ad64:	6544 6976 6563 7420 7079 0065               Device type.

0802ad70 <sEntryDesc0x1001>:
 802ad70:	0005 0008 0007 0000                         ........

0802ad78 <aName0x1001>:
 802ad78:	7245 6f72 2072 6572 6967 7473 7265 0000     Error register..

0802ad88 <sEntryDesc0x1008>:
 802ad88:	0009 0040 0007 0000                         ..@.....

0802ad90 <aName0x1008>:
 802ad90:	6544 6976 6563 6e20 6d61 0065               Device name.

0802ad9c <sEntryDesc0x1009>:
 802ad9c:	0009 0020 0007 0000                         .. .....

0802ada4 <aName0x1009>:
 802ada4:	614d 756e 6166 7463 7275 7265 4820 7261     Manufacturer Har
 802adb4:	7764 7261 2065 6576 7372 6f69 006e 0000     dware version...

0802adc4 <sEntryDesc0x100A>:
 802adc4:	0009 0020 0007 0000                         .. .....

0802adcc <aName0x100A>:
 802adcc:	614d 756e 6166 7463 7275 7265 5320 666f     Manufacturer Sof
 802addc:	7774 7261 2065 6576 7372 6f69 006e 0000     tware version...

0802adec <asEntryDesc0x1018>:
 802adec:	0005 0008 0007 0007 0020 0007 0007 0020     ........ ..... .
 802adfc:	0007 0007 0020 0007 0007 0020 0007 0000     .... ..... .....

0802ae0c <aName0x1018>:
 802ae0c:	6449 6e65 6974 7974 4f20 6a62 6365 0074     Identity Object.
 802ae1c:	6556 646e 726f 4920 0044 7250 646f 6375     Vendor ID.Produc
 802ae2c:	2074 6f43 6564 5200 7665 7369 6f69 206e     t Code.Revision 
 802ae3c:	754e 626d 7265 5300 7265 6169 206c 754e     Number.Serial Nu
 802ae4c:	626d 7265 ff00 0000                         mber....

0802ae54 <asEntryDesc0x10F1>:
 802ae54:	0005 0008 0007 0007 0020 0007 0006 0010     ........ .......
 802ae64:	003f 0000                                   ?...

0802ae68 <aName0x10F1>:
 802ae68:	7245 6f72 2072 6553 7474 6e69 7367 4c00     Error Settings.L
 802ae78:	636f 6c61 4520 7272 726f 5220 6165 7463     ocal Error React
 802ae88:	6f69 006e 7953 636e 4520 7272 726f 4320     ion.Sync Error C
 802ae98:	756f 746e 7265 4c20 6d69 7469 ff00 0000     ounter Limit....

0802aea8 <sEntryDesc0x10F8>:
 802aea8:	001b 0040 00bf 0000                         ..@.....

0802aeb0 <aName0x10F8>:
 802aeb0:	6954 656d 7473 6d61 2070 624f 656a 7463     Timestamp Object
 802aec0:	ff00 0000                                   ....

0802aec4 <asEntryDesc0x1C00>:
 802aec4:	0005 0008 0007 0005 0008 0007               ............

0802aed0 <aName0x1C00>:
 802aed0:	7953 636e 6d20 6e61 6761 7265 7420 7079     Sync manager typ
 802aee0:	0065 0000                                   e...

0802aee4 <asEntryDesc0x1C3x>:
 802aee4:	0005 0008 0007 0006 0010 000f 0007 0020     .............. .
 802aef4:	0007 0000 0020 0000 0006 0010 0007 0007     .... ...........
 802af04:	0020 0007 0007 0020 0007 0000 0020 0000      ..... ..... ...
 802af14:	0006 0010 003f 0007 0020 0007 0007 0020     ....?... ..... .
 802af24:	003f 0006 0010 0007 0006 0010 0007 0006     ?...............
 802af34:	0010 0007 0000 0010 0000 0000 0020 0000     ............ ...
 802af44:	0000 0020 0000 0000 0020 0000 0000 0020     .. ..... ..... .
	...
 802afa4:	0001 0001 0007 0000                         ........

0802afac <aName0x1C32>:
 802afac:	4d53 6f20 7475 7570 2074 6170 6172 656d     SM output parame
 802afbc:	6574 0072 7953 636e 7268 6e6f 7a69 7461     ter.Synchronizat
 802afcc:	6f69 206e 7954 6570 4300 6379 656c 5420     ion Type.Cycle T
 802afdc:	6d69 0065 5300 6e79 6863 6f72 696e 617a     ime..Synchroniza
 802afec:	6974 6e6f 5420 7079 7365 7320 7075 6f70     tion Types suppo
 802affc:	7472 6465 4d00 6e69 6d69 6d75 4320 6379     rted.Minimum Cyc
 802b00c:	656c 5420 6d69 0065 6143 636c 6120 646e     le Time.Calc and
 802b01c:	4320 706f 2079 6954 656d 0000 6547 2074      Copy Time..Get 
 802b02c:	7943 6c63 2065 6954 656d 4400 6c65 7961     Cycle Time.Delay
 802b03c:	5420 6d69 0065 7953 636e 2030 7943 6c63      Time.Sync0 Cycl
 802b04c:	2065 6954 656d 5300 2d4d 7645 6e65 2074     e Time.SM-Event 
 802b05c:	694d 7373 6465 4300 6379 656c 5420 6d69     Missed.Cycle Tim
 802b06c:	2065 6f54 206f 6d53 6c61 006c 6853 6669     e Too Small.Shif
 802b07c:	2074 6954 656d 5420 6f6f 5320 6f68 7472     t Time Too Short
 802b08c:	4320 756f 746e 7265 0000 0000 0000 0000      Counter........
	...
 802b0a4:	0000 5300 6e79 2063 7245 6f72 0072 00ff     ...Sync Error...

0802b0b4 <aName0x1C33>:
 802b0b4:	4d53 6920 706e 7475 7020 7261 6d61 7465     SM input paramet
 802b0c4:	7265 5300 6e79 6863 6f72 696e 617a 6974     er.Synchronizati
 802b0d4:	6e6f 5420 7079 0065 7943 6c63 2065 6954     on Type.Cycle Ti
 802b0e4:	656d 0000 7953 636e 7268 6e6f 7a69 7461     me..Synchronizat
 802b0f4:	6f69 206e 7954 6570 2073 7573 7070 726f     ion Types suppor
 802b104:	6574 0064 694d 696e 756d 206d 7943 6c63     ted.Minimum Cycl
 802b114:	2065 6954 656d 4300 6c61 2063 6e61 2064     e Time.Calc and 
 802b124:	6f43 7970 5420 6d69 0065 4700 7465 4320     Copy Time..Get C
 802b134:	6379 656c 5420 6d69 0065 6544 616c 2079     ycle Time.Delay 
 802b144:	6954 656d 5300 6e79 3063 4320 6379 656c     Time.Sync0 Cycle
 802b154:	5420 6d69 0065 4d53 452d 6576 746e 4d20      Time.SM-Event M
 802b164:	7369 6573 0064 7943 6c63 2065 6954 656d     issed.Cycle Time
 802b174:	5420 6f6f 5320 616d 6c6c 5300 6968 7466      Too Small.Shift
 802b184:	5420 6d69 2065 6f54 206f 6853 726f 2074      Time Too Short 
 802b194:	6f43 6e75 6574 0072 0000 0000 0000 0000     Counter.........
	...
 802b1ac:	0000 7953 636e 4520 7272 726f ff00 0000     ..Sync Error....

0802b1bc <cBitMask>:
 802b1bc:	0000 0001 0003 0007 000f 001f 003f 007f     ............?...
 802b1cc:	00ff 01ff 03ff 07ff 0fff 1fff 3fff 7fff     .............?..

0802b1dc <cAbortCode>:
 802b1dc:	0000 0000 0000 0503 0000 0504 0001 0504     ................
 802b1ec:	0005 0504 0000 0601 0001 0601 0002 0601     ................
 802b1fc:	0000 0602 0041 0604 0042 0604 0043 0604     ....A...B...C...
 802b20c:	0047 0604 0000 0606 0010 0607 0012 0607     G...............
 802b21c:	0013 0607 0011 0609 0030 0609 0031 0609     ........0...1...
 802b22c:	0032 0609 0033 0609 0036 0609 0000 0800     2...3...6.......
 802b23c:	0020 0800 0021 0800 0022 0800 0023 0800      ...!..."...#...
 802b24c:	0003 0601 0004 0601                         ........

0802b254 <SPI_MASTER_0_MOSI>:
 802b254:	8000 4802 0005 0000                         ...H....

0802b25c <SPI_MASTER_0_MISO>:
 802b25c:	8000 4802 0004 0000                         ...H....

0802b264 <SPI_MASTER_0_SCLKOUT>:
 802b264:	8000 4802 000b 0000                         ...H....

0802b26c <SPI_MASTER_0_SCLKOUT_Config>:
 802b26c:	0090 0000 0001 0000 0001 0000 0000 0000     ................
 802b27c:	0000 0000                                   ....

0802b280 <SPI_MASTER_0_Config>:
 802b280:	1730 1fff 8e25 0802 b254 0802 1708 1fff     0...%...T.......
 802b290:	b25c 0802 171c 1fff 0000 0000 0000 0000     \...............
	...
 802b2a8:	b264 0802 b26c 0802 0000 0000 0000 0000     d...l...........
	...
 802b304:	0101 0000 0002 0001                         ........

0802b30c <INT_SYNC_1>:
 802b30c:	0108 0100                                   ....

0802b310 <INT_SYNC_0>:
 802b310:	0005 0100                                   ....

0802b314 <INTERRUPT_0>:
 802b314:	3f31 0100                                   1?..

0802b318 <e_eeprom_xmc4_fce>:
 802b318:	0020 5002 0700 0000 0000 0000                ..P........

0802b324 <EG_SYNC_0_OGU_Config>:
 802b324:	0010 0000                                   ....

0802b328 <EG_SYNC_1_OGU_Config>:
 802b328:	0010 0000                                   ....

0802b32c <ED_SYNC_1_ETL_Config>:
 802b32c:	0003 0000 0035 0000                         ....5...

0802b334 <ED_SYNC_0_ETL_Config>:
 802b334:	000c 0000 0105 0000                         ........

0802b33c <ECAT_SSC_0>:
 802b33c:	28dc 1fff 16e0 1fff b314 0802               .(..........

0802b348 <LED>:
 802b348:	8000 4802 0080 0000 0001 0000 0007 0000     ...H............
 802b358:	0002 0000                                   ....

0802b35c <SLEEPN5>:
 802b35c:	8100 4802 0080 0000 0001 0000 0000 0000     ...H............
 802b36c:	000b 0000                                   ....

0802b370 <CS_5>:
 802b370:	8400 4802 0080 0000 0001 0000 0000 0000     ...H............
 802b380:	0001 0000 0218 0101 0000 0001 0000 0000     ................
 802b390:	0000 0001 0102 0101 0043 0000               ........C...
