
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1

# Written on Tue Sep  3 03:58:50 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                     Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                     Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                    1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                                                            
0 -       pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     87.0 MHz      11.490        inferred     Autoconstr_clkgroup_0     851  
============================================================================================================================================


Clock Load Summary
******************

                                                          Clock     Source                                          Clock Pin       Non-clock Pin     Non-clock Pin
Clock                                                     Load      Pin                                             Seq Example     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    0         -                                               -               -                 -            
                                                                                                                                                                   
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     851       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     busy_o_pi.C     -                 -            
===================================================================================================================================================================
