V 50
K 101136050300 sf32b256
Y 0
D 0 0 270 160
Z 10
i 8
U 1 -10 10 0 2 1 PINORDER= CLK SINIT DIN[31:0] WR_EN RD_EN DOUT[31:0] FULL EMPTY
+ 
U 1 -20 10 0 2 0 VHDL=SF32B256
U 1 -30 10 0 2 0 ACCEL=VANTAGE
U 1 -40 10 0 2 0 LEVEL=XILINX
P 1 0 40 20 40 0 2 0
A 0 40 10 0 8 0 PINTYPE=IN
A 0 40 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 40 10 0 2 0 1 0 CLK
P 2 0 60 20 60 0 2 0
A 0 60 10 0 8 0 PINTYPE=IN
A 0 60 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 60 10 0 2 0 1 0 SINIT
P 3 0 80 20 80 0 2 0
A 0 80 10 0 8 0 PINTYPE=IN
A 0 80 10 0 8 0 VHDL_TYPE=STD_LOGIC_VECTOR
L 20 80 10 0 2 0 1 0 DIN[31:0]
P 4 0 100 20 100 0 2 0
A 0 100 10 0 8 0 PINTYPE=IN
A 0 100 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 100 10 0 2 0 1 0 WR_EN
P 5 0 120 20 120 0 2 0
A 0 120 10 0 8 0 PINTYPE=IN
A 0 120 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 120 10 0 2 0 1 0 RD_EN
P 6 270 60 250 60 0 3 0
A 270 60 10 0 2 0 PINTYPE=OUT
A 270 60 10 0 2 0 VHDL_TYPE=STD_LOGIC_VECTOR
L 250 60 10 0 8 0 1 0 DOUT[31:0]
P 7 270 80 250 80 0 3 0
A 270 80 10 0 2 0 PINTYPE=OUT
A 270 80 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 250 80 10 0 8 0 1 0 FULL
P 8 270 100 250 100 0 3 0
A 270 100 10 0 2 0 PINTYPE=OUT
A 270 100 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 250 100 10 0 8 0 1 0 EMPTY
b 20 20 250 140
U 135 140 20 0 6 3 @NAME=SF32B256
E
