{"vcs1":{"timestamp_begin":1681684956.210223667, "rt":0.68, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681684956.924864793, "rt":0.99, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681684957.939929797, "rt":0.48, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681684955.914253408}
{"VCS_COMP_START_TIME": 1681684955.914253408}
{"VCS_COMP_END_TIME": 1681684959.551500779}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340780}}
{"stitch_vcselab": {"peak_mem": 222604}}
