verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awinsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_winsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_binsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_aroutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_routsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_awoutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_woutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_boutsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_arni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_rni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_awni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_wni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_bni_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/sim/bd_afc3_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/sim/bd_afc3_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/sim/bd_afc3_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/sim/bd_afc3_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/sim/bd_afc3_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/sim/bd_afc3_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/sim/bd_afc3_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/sim/bd_afc3_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_50/sim/bd_afc3_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_51/sim/bd_afc3_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_52/sim/bd_afc3_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_53/sim/bd_afc3_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_54/sim/bd_afc3_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_55/sim/bd_afc3_m02e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_56/sim/bd_afc3_m03s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_57/sim/bd_afc3_m03arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_58/sim/bd_afc3_m03rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_59/sim/bd_afc3_m03awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_60/sim/bd_afc3_m03wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_61/sim/bd_afc3_m03bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_62/sim/bd_afc3_m03e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_63/sim/bd_afc3_m04s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_64/sim/bd_afc3_m04arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_65/sim/bd_afc3_m04rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_66/sim/bd_afc3_m04awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_67/sim/bd_afc3_m04wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_68/sim/bd_afc3_m04bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_69/sim/bd_afc3_m04e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_70/sim/bd_afc3_m05s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_71/sim/bd_afc3_m05arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_72/sim/bd_afc3_m05rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_73/sim/bd_afc3_m05awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_74/sim/bd_afc3_m05wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_75/sim/bd_afc3_m05bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_76/sim/bd_afc3_m05e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_bsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_13/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_14/sim/bd_a878_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_15/sim/bd_a878_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_16/sim/bd_a878_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_17/sim/bd_a878_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_18/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_19/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_20/sim/bd_a878_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_21/sim/bd_a878_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_22/sim/bd_a878_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_23/sim/bd_a878_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_24/sim/bd_a878_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_25/sim/bd_a878_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_26/sim/bd_a878_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_27/sim/bd_a878_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_28/sim/bd_a878_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_29/sim/bd_a878_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_30/sim/bd_a878_sarn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_31/sim/bd_a878_srn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_32/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_33/sim/bd_a878_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_34/sim/bd_a878_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_35/sim/bd_a878_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_36/sim/bd_a878_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_37/sim/bd_a878_m00bn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_38/sim/bd_a878_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_block.v" \

sv xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_por_fsm_top.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_bgt_fsm.v" \

sv xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_device_rom.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_por_fsm.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_por_fsm_disabled.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_tile_config.sv" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_constants_config.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" --include "/tools/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a9be" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../final.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_drp_arbiter.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_drp_arbiter_adc.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_register_decode.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_address_decoder.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_axi_lite_ipif.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_counter_f.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_pselect_f.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_slave_attachment.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_rf_wrapper.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_drp_control_top.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_drp_control.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_drp_access_ctrl.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_irq_req_ack.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_irq_sync.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1bufg_gt_ctrl.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_overvol_irq.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_powerup_state_irq.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_rst_cnt.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1_clk_detection.v" \
"../../../bd/design_1/ip/design_1_usp_rf_data_converter_0_1/synth/design_1_usp_rf_data_converter_0_1.v" \
"../../../bd/design_1/ipshared/6fff/hdl/iq_trigger_framer.v" \
"../../../bd/design_1/ip/design_1_iq_trigger_framer_0_1/sim/design_1_iq_trigger_framer_0_1.v" \
"../../../bd/design_1/ipshared/bf00/src/xilinx_single_port_ram_read_first.v" \
"../../../bd/design_1/ipshared/bf00/hdl/axi_rom.v" \
"../../../bd/design_1/ip/design_1_axi_rom_0_0/sim/design_1_axi_rom_0_0.v" \
"../../../bd/design_1/ipshared/4c0e/src/xilinx_true_dual_port_read_first_2_clock_ram.v" \
"../../../bd/design_1/ipshared/4c0e/hdl/axi_ram.v" \
"../../../bd/design_1/ip/design_1_axi_ram_0_0/sim/design_1_axi_ram_0_0.v" \
"../../../bd/design_1/ipshared/bd04/hdl/fft_convolve.v" \
"../../../bd/design_1/ip/design_1_fft_convolve_0_0/sim/design_1_fft_convolve_0_0.v" \
"../../../bd/design_1/ipshared/1249/hdl/mmio_interface_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1249/hdl/mmio_interface.v" \
"../../../bd/design_1/ip/design_1_mmio_interface_0_0/sim/design_1_mmio_interface_0_0.v" \
"../../../bd/design_1/ip/design_1_xpm_cdc_gen_0_0/sim/design_1_xpm_cdc_gen_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
