

================================================================
== Vitis HLS Report for 'sss_corr'
================================================================
* Date:           Thu Jun  2 15:34:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.00 ns|  21.088 ns|     4.32 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |      476|    91869|  10.038 us|  1.937 ms|  477|  91870|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+----------+-----+-------+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------+------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_get_sss_id_fu_298  |get_sss_id  |        1|    91394|  21.088 ns|  1.927 ms|    1|  91394|     none|
        +-----------------------+------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_164_1  |      342|      342|         9|          2|          1|   168|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     222|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      242|     8|    3326|    8073|    -|
|Memory           |        4|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     291|    -|
|Register         |        -|     -|     704|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      246|     8|    4030|    8618|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       11|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-----------------+---------+----+------+------+-----+
    |        Instance       |      Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------+-----------------+---------+----+------+------+-----+
    |control_r_s_axi_U      |control_r_s_axi  |        0|   0|   170|   296|    0|
    |control_s_axi_U        |control_s_axi    |        0|   0|    36|    40|    0|
    |grp_get_sss_id_fu_298  |get_sss_id       |      240|   8|  2608|  7157|    0|
    |gmem_m_axi_U           |gmem_m_axi       |        2|   0|   512|   580|    0|
    +-----------------------+-----------------+---------+----+------+------+-----+
    |Total                  |                 |      242|   8|  3326|  8073|    0|
    +-----------------------+-----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |IN_real_U  |IN_real  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |IN_imag_U  |IN_real  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |OUT_1_U    |OUT_1    |        1|  0|   0|    0|   168|   32|     1|         5376|
    |OUT_2_U    |OUT_1    |        1|  0|   0|    0|   168|   32|     1|         5376|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |         |        4|  0|   0|    0|   592|  128|     4|        18944|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_325_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln164_fu_385_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln166_fu_407_p2                |         +|   0|  0|  70|          63|          63|
    |add_ln167_fu_422_p2                |         +|   0|  0|  70|          63|          63|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp1_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_507                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_568                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_830                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_834                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_331_p2                |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln164_fu_391_p2               |      icmp|   0|  0|  11|           8|           8|
    |ap_block_pp1_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_io                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 222|         173|         161|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |IN_I_TDATA_blk_n              |   9|          2|    1|          2|
    |IN_R_TDATA_blk_n              |   9|          2|    1|          2|
    |IN_imag_address0              |  14|          3|    7|         21|
    |IN_imag_ce0                   |  14|          3|    1|          3|
    |IN_real_address0              |  14|          3|    7|         21|
    |IN_real_ce0                   |  14|          3|    1|          3|
    |OUT_1_address0                |  14|          3|    8|         24|
    |OUT_1_ce0                     |  14|          3|    1|          3|
    |OUT_1_we0                     |   9|          2|    1|          2|
    |OUT_2_address0                |  14|          3|    8|         24|
    |OUT_2_ce0                     |  14|          3|    1|          3|
    |OUT_2_we0                     |   9|          2|    1|          2|
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |ap_enable_reg_pp1_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_291_p4  |   9|          2|    8|         16|
    |gmem_AWADDR                   |  14|          3|   64|        192|
    |gmem_WDATA                    |  14|          3|   32|         96|
    |gmem_blk_n_AW                 |   9|          2|    1|          2|
    |gmem_blk_n_B                  |   9|          2|    1|          2|
    |gmem_blk_n_W                  |   9|          2|    1|          2|
    |i_1_reg_287                   |   9|          2|    8|         16|
    |i_reg_276                     |   9|          2|    8|         16|
    |pss_id_TDATA_blk_n            |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 291|         62|  164|        464|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |OUT1_read_reg_450                   |  64|   0|   64|          0|
    |OUT2_read_reg_445                   |  64|   0|   64|          0|
    |OUT_1_load_reg_519                  |  32|   0|   32|          0|
    |OUT_2_load_reg_524                  |  32|   0|   32|          0|
    |add_ln164_reg_488                   |   8|   0|    8|          0|
    |ap_CS_fsm                           |   7|   0|    7|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4             |   1|   0|    1|          0|
    |gmem_addr_1_reg_513                 |  64|   0|   64|          0|
    |gmem_addr_reg_502                   |  64|   0|   64|          0|
    |grp_get_sss_id_fu_298_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_287                         |   8|   0|    8|          0|
    |i_reg_276                           |   8|   0|    8|          0|
    |icmp_ln164_reg_493                  |   1|   0|    1|          0|
    |sext_ln164_1_reg_483                |  63|   0|   63|          0|
    |sext_ln164_reg_478                  |  63|   0|   63|          0|
    |temp_data_reg_455                   |  32|   0|   32|          0|
    |trunc_ln164_1_reg_473               |  62|   0|   62|          0|
    |trunc_ln_reg_468                    |  62|   0|   62|          0|
    |icmp_ln164_reg_493                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 704|  32|  641|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|          control|   return void|
|s_axi_control_AWREADY    |  out|    1|       s_axi|          control|   return void|
|s_axi_control_AWADDR     |   in|    4|       s_axi|          control|   return void|
|s_axi_control_WVALID     |   in|    1|       s_axi|          control|   return void|
|s_axi_control_WREADY     |  out|    1|       s_axi|          control|   return void|
|s_axi_control_WDATA      |   in|   32|       s_axi|          control|   return void|
|s_axi_control_WSTRB      |   in|    4|       s_axi|          control|   return void|
|s_axi_control_ARVALID    |   in|    1|       s_axi|          control|   return void|
|s_axi_control_ARREADY    |  out|    1|       s_axi|          control|   return void|
|s_axi_control_ARADDR     |   in|    4|       s_axi|          control|   return void|
|s_axi_control_RVALID     |  out|    1|       s_axi|          control|   return void|
|s_axi_control_RREADY     |   in|    1|       s_axi|          control|   return void|
|s_axi_control_RDATA      |  out|   32|       s_axi|          control|   return void|
|s_axi_control_RRESP      |  out|    2|       s_axi|          control|   return void|
|s_axi_control_BVALID     |  out|    1|       s_axi|          control|   return void|
|s_axi_control_BREADY     |   in|    1|       s_axi|          control|   return void|
|s_axi_control_BRESP      |  out|    2|       s_axi|          control|   return void|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|        control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|        control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|        control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|        control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|        control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|        control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|        control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|        control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|         sss_corr|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|         sss_corr|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|         sss_corr|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|             gmem|       pointer|
|IN_R_TDATA               |   in|   32|        axis|    IN_R_V_data_V|       pointer|
|IN_R_TVALID              |   in|    1|        axis|    IN_R_V_last_V|       pointer|
|IN_R_TREADY              |  out|    1|        axis|    IN_R_V_last_V|       pointer|
|IN_R_TLAST               |   in|    1|        axis|    IN_R_V_last_V|       pointer|
|IN_R_TKEEP               |   in|    4|        axis|    IN_R_V_keep_V|       pointer|
|IN_R_TSTRB               |   in|    4|        axis|    IN_R_V_strb_V|       pointer|
|IN_I_TDATA               |   in|   32|        axis|    IN_I_V_data_V|       pointer|
|IN_I_TVALID              |   in|    1|        axis|    IN_I_V_last_V|       pointer|
|IN_I_TREADY              |  out|    1|        axis|    IN_I_V_last_V|       pointer|
|IN_I_TLAST               |   in|    1|        axis|    IN_I_V_last_V|       pointer|
|IN_I_TKEEP               |   in|    4|        axis|    IN_I_V_keep_V|       pointer|
|IN_I_TSTRB               |   in|    4|        axis|    IN_I_V_strb_V|       pointer|
|pss_id_TDATA             |   in|   32|        axis|  pss_id_V_data_V|       pointer|
|pss_id_TVALID            |   in|    1|        axis|  pss_id_V_last_V|       pointer|
|pss_id_TREADY            |  out|    1|        axis|  pss_id_V_last_V|       pointer|
|pss_id_TLAST             |   in|    1|        axis|  pss_id_V_last_V|       pointer|
|pss_id_TKEEP             |   in|    4|        axis|  pss_id_V_keep_V|       pointer|
|pss_id_TSTRB             |   in|    4|        axis|  pss_id_V_strb_V|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 2, D = 9, States = { 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 14 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 5 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 168, void @empty_22, void @empty_3, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IN_R_V_data_V, i4 %IN_R_V_keep_V, i4 %IN_R_V_strb_V, i1 %IN_R_V_last_V, void @empty_2, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %IN_R_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_R_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_R_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_R_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IN_I_V_data_V, i4 %IN_I_V_keep_V, i4 %IN_I_V_strb_V, i1 %IN_I_V_last_V, void @empty_2, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %IN_I_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_I_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %IN_I_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %IN_I_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT1, void @empty_24, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_16, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT1, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT2, void @empty_24, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_11, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %OUT2, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_15"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pss_id_V_data_V, i4 %pss_id_V_keep_V, i4 %pss_id_V_strb_V, i1 %pss_id_V_last_V, void @empty_2, i32 1, i32 1, void @empty_25, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pss_id_V_data_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pss_id_V_keep_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %pss_id_V_strb_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pss_id_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_24, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%OUT2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %OUT2"   --->   Operation 38 'read' 'OUT2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%OUT1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %OUT1"   --->   Operation 39 'read' 'OUT1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%IN_real = alloca i64 1" [sss_corr.cpp:182]   --->   Operation 40 'alloca' 'IN_real' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%IN_imag = alloca i64 1" [sss_corr.cpp:182]   --->   Operation 41 'alloca' 'IN_imag' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %pss_id_V_data_V, i4 %pss_id_V_keep_V, i4 %pss_id_V_strb_V, i1 %pss_id_V_last_V"   --->   Operation 42 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_data = extractvalue i41 %empty"   --->   Operation 43 'extractvalue' 'temp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln13 = br void" [sss_corr.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln13, void %.split2, i8 0, void %memset.loop.preheader" [sss_corr.cpp:13]   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %i, i8 1" [sss_corr.cpp:13]   --->   Operation 46 'add' 'add_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.84ns)   --->   "%icmp_ln13 = icmp_eq  i8 %i, i8 128" [sss_corr.cpp:13]   --->   Operation 48 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 49 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split2, void %_Z10copy_inputRN3hls6streamINS_4axisIfLm0ELm0ELm0EEELi0EEEPfS4_S5_RNS0_INS1_IiLm0ELm0ELm0EEELi0EEERi.exit" [sss_corr.cpp:13]   --->   Operation 50 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [sss_corr.cpp:13]   --->   Operation 51 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_33 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %IN_R_V_data_V, i4 %IN_R_V_keep_V, i4 %IN_R_V_strb_V, i1 %IN_R_V_last_V"   --->   Operation 53 'read' 'empty_33' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ref_tmp1_i_data = extractvalue i41 %empty_33"   --->   Operation 54 'extractvalue' 'ref_tmp1_i_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%t_r_data = bitcast i32 %ref_tmp1_i_data" [sss_corr.cpp:15]   --->   Operation 55 'bitcast' 't_r_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty_34 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %IN_I_V_data_V, i4 %IN_I_V_keep_V, i4 %IN_I_V_strb_V, i1 %IN_I_V_last_V"   --->   Operation 56 'read' 'empty_34' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ref_tmp2_i_data = extractvalue i41 %empty_34"   --->   Operation 57 'extractvalue' 'ref_tmp2_i_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%t_i_data = bitcast i32 %ref_tmp2_i_data" [sss_corr.cpp:16]   --->   Operation 58 'bitcast' 't_i_data' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%IN_real_addr = getelementptr i32 %IN_real, i64 0, i64 %i_cast" [sss_corr.cpp:18]   --->   Operation 59 'getelementptr' 'IN_real_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 %t_r_data, i7 %IN_real_addr" [sss_corr.cpp:18]   --->   Operation 60 'store' 'store_ln18' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%IN_imag_addr = getelementptr i32 %IN_imag, i64 0, i64 %i_cast" [sss_corr.cpp:19]   --->   Operation 61 'getelementptr' 'IN_imag_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %t_i_data, i7 %IN_imag_addr" [sss_corr.cpp:19]   --->   Operation 62 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 64 [2/2] (0.72ns)   --->   "%call_ln190 = call void @get_sss_id, i32 %IN_real, i32 %IN_imag, i32 %temp_data, i32 %OUT_1, i32 %OUT_2, i32 %ss_1_0, i32 %ss_2_0, i32 %ss_1_1, i32 %ss_2_1, i32 %ss_1_2, i32 %ss_2_2" [sss_corr.cpp:190]   --->   Operation 64 'call' 'call_ln190' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %OUT1_read, i32 2, i32 63" [sss_corr.cpp:164]   --->   Operation 65 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln164_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %OUT2_read, i32 2, i32 63" [sss_corr.cpp:164]   --->   Operation 66 'partselect' 'trunc_ln164_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln190 = call void @get_sss_id, i32 %IN_real, i32 %IN_imag, i32 %temp_data, i32 %OUT_1, i32 %OUT_2, i32 %ss_1_0, i32 %ss_2_0, i32 %ss_1_1, i32 %ss_2_1, i32 %ss_1_2, i32 %ss_2_2" [sss_corr.cpp:190]   --->   Operation 67 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i62 %trunc_ln" [sss_corr.cpp:164]   --->   Operation 68 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln164_1 = sext i62 %trunc_ln164_1" [sss_corr.cpp:164]   --->   Operation 69 'sext' 'sext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln164 = br void" [sss_corr.cpp:164]   --->   Operation 70 'br' 'br_ln164' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = phi i8 %add_ln164, void %.split, i8 0, void %_Z10copy_inputRN3hls6streamINS_4axisIfLm0ELm0ELm0EEELi0EEEPfS4_S5_RNS0_INS1_IiLm0ELm0ELm0EEELi0EEERi.exit" [sss_corr.cpp:164]   --->   Operation 71 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln164 = add i8 %i_1, i8 1" [sss_corr.cpp:164]   --->   Operation 72 'add' 'add_ln164' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.84ns)   --->   "%icmp_ln164 = icmp_eq  i8 %i_1, i8 168" [sss_corr.cpp:164]   --->   Operation 74 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 168, i64 168, i64 168"   --->   Operation 75 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %.split, void %_Z12write_outputPfS_S_S_.exit" [sss_corr.cpp:164]   --->   Operation 76 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%i_1_cast1 = zext i8 %i_1" [sss_corr.cpp:164]   --->   Operation 77 'zext' 'i_1_cast1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%i_1_cast = zext i8 %i_1" [sss_corr.cpp:164]   --->   Operation 78 'zext' 'i_1_cast' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%OUT_1_addr = getelementptr i32 %OUT_1, i64 0, i64 %i_1_cast1" [sss_corr.cpp:166]   --->   Operation 79 'getelementptr' 'OUT_1_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.23ns)   --->   "%OUT_1_load = load i8 %OUT_1_addr" [sss_corr.cpp:166]   --->   Operation 80 'load' 'OUT_1_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_5 : Operation 81 [1/1] (1.08ns)   --->   "%add_ln166 = add i63 %i_1_cast, i63 %sext_ln164" [sss_corr.cpp:166]   --->   Operation 81 'add' 'add_ln166' <Predicate = (!icmp_ln164)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i63 %add_ln166" [sss_corr.cpp:166]   --->   Operation 82 'sext' 'sext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln166" [sss_corr.cpp:166]   --->   Operation 83 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%OUT_2_addr = getelementptr i32 %OUT_2, i64 0, i64 %i_1_cast1" [sss_corr.cpp:167]   --->   Operation 84 'getelementptr' 'OUT_2_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (1.23ns)   --->   "%OUT_2_load = load i8 %OUT_2_addr" [sss_corr.cpp:167]   --->   Operation 85 'load' 'OUT_2_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_5 : Operation 86 [1/1] (1.08ns)   --->   "%add_ln167 = add i63 %i_1_cast, i63 %sext_ln164_1" [sss_corr.cpp:167]   --->   Operation 86 'add' 'add_ln167' <Predicate = (!icmp_ln164)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i63 %add_ln167" [sss_corr.cpp:167]   --->   Operation 87 'sext' 'sext_ln167' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln167" [sss_corr.cpp:167]   --->   Operation 88 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 11.6>
ST_6 : Operation 89 [1/2] (1.23ns)   --->   "%OUT_1_load = load i8 %OUT_1_addr" [sss_corr.cpp:166]   --->   Operation 89 'load' 'OUT_1_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>
ST_6 : Operation 90 [1/1] (11.6ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [sss_corr.cpp:166]   --->   Operation 90 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 91 [1/2] (1.23ns)   --->   "%OUT_2_load = load i8 %OUT_2_addr" [sss_corr.cpp:167]   --->   Operation 91 'load' 'OUT_2_load' <Predicate = (!icmp_ln164)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 168> <RAM>

State 7 <SV = 6> <Delay = 11.6>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln166 = bitcast i32 %OUT_1_load" [sss_corr.cpp:166]   --->   Operation 92 'bitcast' 'bitcast_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (11.6ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %bitcast_ln166, i4 15" [sss_corr.cpp:166]   --->   Operation 93 'write' 'write_ln166' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [1/1] (11.6ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [sss_corr.cpp:167]   --->   Operation 94 'writereq' 'gmem_addr_1_req' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 11.6>
ST_8 : Operation 95 [5/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 95 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln167 = bitcast i32 %OUT_2_load" [sss_corr.cpp:167]   --->   Operation 96 'bitcast' 'bitcast_ln167' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (11.6ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_1, i32 %bitcast_ln167, i4 15" [sss_corr.cpp:167]   --->   Operation 97 'write' 'write_ln167' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 11.6>
ST_9 : Operation 98 [4/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 98 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 99 [5/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 99 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 11.6>
ST_10 : Operation 100 [3/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 100 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 101 [4/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 101 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 11.6>
ST_11 : Operation 102 [2/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 102 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 103 [3/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 103 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 11.6>
ST_12 : Operation 104 [1/5] (11.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [sss_corr.cpp:166]   --->   Operation 104 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 105 [2/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 105 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 11.6>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [sss_corr.cpp:164]   --->   Operation 106 'specloopname' 'specloopname_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_13 : Operation 107 [1/5] (11.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [sss_corr.cpp:167]   --->   Operation 107 'writeresp' 'gmem_addr_1_resp' <Predicate = (!icmp_ln164)> <Delay = 11.6> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln192 = ret" [sss_corr.cpp:192]   --->   Operation 109 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ IN_R_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_R_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_R_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_R_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_I_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_I_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_I_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ IN_I_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OUT2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pss_id_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pss_id_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pss_id_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pss_id_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ss_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ss_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ss_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ss_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ss_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ss_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ OUT_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ OUT_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000]
OUT2_read          (read             ) [ 001100000000000]
OUT1_read          (read             ) [ 001100000000000]
IN_real            (alloca           ) [ 001110000000000]
IN_imag            (alloca           ) [ 001110000000000]
empty              (read             ) [ 000000000000000]
temp_data          (extractvalue     ) [ 001110000000000]
br_ln13            (br               ) [ 011000000000000]
i                  (phi              ) [ 001000000000000]
add_ln13           (add              ) [ 011000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000]
icmp_ln13          (icmp             ) [ 001000000000000]
empty_32           (speclooptripcount) [ 000000000000000]
br_ln13            (br               ) [ 000000000000000]
i_cast             (zext             ) [ 000000000000000]
specloopname_ln0   (specloopname     ) [ 000000000000000]
empty_33           (read             ) [ 000000000000000]
ref_tmp1_i_data    (extractvalue     ) [ 000000000000000]
t_r_data           (bitcast          ) [ 000000000000000]
empty_34           (read             ) [ 000000000000000]
ref_tmp2_i_data    (extractvalue     ) [ 000000000000000]
t_i_data           (bitcast          ) [ 000000000000000]
IN_real_addr       (getelementptr    ) [ 000000000000000]
store_ln18         (store            ) [ 000000000000000]
IN_imag_addr       (getelementptr    ) [ 000000000000000]
store_ln19         (store            ) [ 000000000000000]
br_ln0             (br               ) [ 011000000000000]
trunc_ln           (partselect       ) [ 000010000000000]
trunc_ln164_1      (partselect       ) [ 000010000000000]
call_ln190         (call             ) [ 000000000000000]
sext_ln164         (sext             ) [ 000001111111110]
sext_ln164_1       (sext             ) [ 000001111111110]
br_ln164           (br               ) [ 000011111111110]
i_1                (phi              ) [ 000001000000000]
add_ln164          (add              ) [ 000011111111110]
specpipeline_ln0   (specpipeline     ) [ 000000000000000]
icmp_ln164         (icmp             ) [ 000001111111110]
empty_35           (speclooptripcount) [ 000000000000000]
br_ln164           (br               ) [ 000000000000000]
i_1_cast1          (zext             ) [ 000000000000000]
i_1_cast           (zext             ) [ 000000000000000]
OUT_1_addr         (getelementptr    ) [ 000000100000000]
add_ln166          (add              ) [ 000000000000000]
sext_ln166         (sext             ) [ 000000000000000]
gmem_addr          (getelementptr    ) [ 000001111111100]
OUT_2_addr         (getelementptr    ) [ 000000100000000]
add_ln167          (add              ) [ 000000000000000]
sext_ln167         (sext             ) [ 000000000000000]
gmem_addr_1        (getelementptr    ) [ 000001111111110]
OUT_1_load         (load             ) [ 000001010000000]
gmem_addr_req      (writereq         ) [ 000000000000000]
OUT_2_load         (load             ) [ 000001111000000]
bitcast_ln166      (bitcast          ) [ 000000000000000]
write_ln166        (write            ) [ 000000000000000]
gmem_addr_1_req    (writereq         ) [ 000000000000000]
bitcast_ln167      (bitcast          ) [ 000000000000000]
write_ln167        (write            ) [ 000000000000000]
gmem_addr_resp     (writeresp        ) [ 000000000000000]
specloopname_ln164 (specloopname     ) [ 000000000000000]
gmem_addr_1_resp   (writeresp        ) [ 000000000000000]
br_ln0             (br               ) [ 000011111111110]
ret_ln192          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IN_R_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IN_R_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IN_R_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IN_R_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IN_I_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IN_I_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="IN_I_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IN_I_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUT2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pss_id_V_data_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pss_id_V_keep_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pss_id_V_strb_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pss_id_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ss_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ss_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ss_1_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ss_2_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ss_1_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ss_2_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="OUT_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="OUT_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_sss_id"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="IN_real_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_real/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="IN_imag_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_imag/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="OUT2_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OUT2_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="OUT1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OUT1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="41" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="4" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="empty_33_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="41" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="4" slack="0"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_34_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="41" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="4" slack="0"/>
<pin id="187" dir="0" index="4" bw="1" slack="0"/>
<pin id="188" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_34/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_writeresp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/6 gmem_addr_resp/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln166_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln166/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_writeresp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/7 gmem_addr_1_resp/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln167_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="3"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="IN_real_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_real_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln18_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="IN_imag_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_imag_addr/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln19_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="OUT_1_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_1_addr/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OUT_1_load/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="OUT_2_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_2_addr/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OUT_2_load/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_1_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_get_sss_id_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="3" bw="32" slack="2"/>
<pin id="303" dir="0" index="4" bw="32" slack="0"/>
<pin id="304" dir="0" index="5" bw="32" slack="0"/>
<pin id="305" dir="0" index="6" bw="32" slack="0"/>
<pin id="306" dir="0" index="7" bw="32" slack="0"/>
<pin id="307" dir="0" index="8" bw="32" slack="0"/>
<pin id="308" dir="0" index="9" bw="32" slack="0"/>
<pin id="309" dir="0" index="10" bw="32" slack="0"/>
<pin id="310" dir="0" index="11" bw="32" slack="0"/>
<pin id="311" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln190/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="temp_data_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="41" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_data/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln13_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln13_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="i_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ref_tmp1_i_data_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="41" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_tmp1_i_data/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="t_r_data_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_r_data/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="ref_tmp2_i_data_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="41" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ref_tmp2_i_data/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="t_i_data_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_i_data/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="62" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="2"/>
<pin id="364" dir="0" index="2" bw="3" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln164_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="62" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="2"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln164_1/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln164_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="62" slack="1"/>
<pin id="381" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln164/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln164_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="62" slack="1"/>
<pin id="384" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln164_1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln164_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln164_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_1_cast1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast1/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_1_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln166_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="62" slack="1"/>
<pin id="410" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln166_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="63" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="gmem_addr_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln167_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="62" slack="1"/>
<pin id="425" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln167_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="63" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="gmem_addr_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="0"/>
<pin id="433" dir="0" index="1" bw="64" slack="0"/>
<pin id="434" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="bitcast_ln166_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln166/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="bitcast_ln167_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln167/8 "/>
</bind>
</comp>

<comp id="445" class="1005" name="OUT2_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="2"/>
<pin id="447" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="OUT2_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="OUT1_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="2"/>
<pin id="452" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="OUT1_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="temp_data_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2"/>
<pin id="457" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_data "/>
</bind>
</comp>

<comp id="460" class="1005" name="add_ln13_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="468" class="1005" name="trunc_ln_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="62" slack="1"/>
<pin id="470" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="473" class="1005" name="trunc_ln164_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="62" slack="1"/>
<pin id="475" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln164_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="sext_ln164_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="63" slack="1"/>
<pin id="480" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln164 "/>
</bind>
</comp>

<comp id="483" class="1005" name="sext_ln164_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="63" slack="1"/>
<pin id="485" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln164_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="add_ln164_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln164 "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln164_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln164 "/>
</bind>
</comp>

<comp id="497" class="1005" name="OUT_1_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OUT_1_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="gmem_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="OUT_2_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="1"/>
<pin id="510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="OUT_2_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="gmem_addr_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="2"/>
<pin id="515" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="OUT_1_load_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OUT_1_load "/>
</bind>
</comp>

<comp id="524" class="1005" name="OUT_2_load_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2"/>
<pin id="526" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="OUT_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="90" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="90" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="88" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="92" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="189"><net_src comp="92" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="199"><net_src comp="128" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="130" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="132" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="128" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="134" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="223"><net_src comp="130" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="132" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="225"><net_src comp="134" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="231"><net_src comp="114" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="114" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="114" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="114" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="94" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="94" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="312"><net_src comp="116" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="298" pin=4"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="298" pin=5"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="298" pin=6"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="298" pin=7"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="298" pin=8"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="298" pin=9"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="298" pin=10"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="298" pin=11"/></net>

<net id="324"><net_src comp="158" pin="5"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="280" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="96" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="280" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="104" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="280" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="346"><net_src comp="170" pin="5"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="355"><net_src comp="182" pin="5"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="367"><net_src comp="118" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="120" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="122" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="376"><net_src comp="118" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="120" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="122" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="389"><net_src comp="291" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="96" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="291" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="124" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="291" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="406"><net_src comp="291" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="0" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="403" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="448"><net_src comp="146" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="453"><net_src comp="152" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="458"><net_src comp="321" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="298" pin=3"/></net>

<net id="463"><net_src comp="325" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="471"><net_src comp="361" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="476"><net_src comp="370" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="481"><net_src comp="379" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="486"><net_src comp="382" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="491"><net_src comp="385" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="496"><net_src comp="391" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="250" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="505"><net_src comp="416" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="511"><net_src comp="263" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="516"><net_src comp="431" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="522"><net_src comp="257" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="527"><net_src comp="270" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="441" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 8 9 10 11 12 13 }
	Port: OUT_1 | {3 4 }
	Port: OUT_2 | {3 4 }
 - Input state : 
	Port: sss_corr : IN_R_V_data_V | {2 }
	Port: sss_corr : IN_R_V_keep_V | {2 }
	Port: sss_corr : IN_R_V_strb_V | {2 }
	Port: sss_corr : IN_R_V_last_V | {2 }
	Port: sss_corr : IN_I_V_data_V | {2 }
	Port: sss_corr : IN_I_V_keep_V | {2 }
	Port: sss_corr : IN_I_V_strb_V | {2 }
	Port: sss_corr : IN_I_V_last_V | {2 }
	Port: sss_corr : OUT1 | {1 }
	Port: sss_corr : OUT2 | {1 }
	Port: sss_corr : pss_id_V_data_V | {1 }
	Port: sss_corr : pss_id_V_keep_V | {1 }
	Port: sss_corr : pss_id_V_strb_V | {1 }
	Port: sss_corr : pss_id_V_last_V | {1 }
	Port: sss_corr : ss_1_0 | {3 4 }
	Port: sss_corr : ss_2_0 | {3 4 }
	Port: sss_corr : ss_1_1 | {3 4 }
	Port: sss_corr : ss_2_1 | {3 4 }
	Port: sss_corr : ss_1_2 | {3 4 }
	Port: sss_corr : ss_2_2 | {3 4 }
	Port: sss_corr : OUT_1 | {5 6 }
	Port: sss_corr : OUT_2 | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		i_cast : 1
		t_r_data : 1
		t_i_data : 1
		IN_real_addr : 2
		store_ln18 : 2
		IN_imag_addr : 2
		store_ln19 : 2
	State 3
	State 4
	State 5
		add_ln164 : 1
		icmp_ln164 : 1
		br_ln164 : 2
		i_1_cast1 : 1
		i_1_cast : 1
		OUT_1_addr : 2
		OUT_1_load : 3
		add_ln166 : 2
		sext_ln166 : 3
		gmem_addr : 4
		OUT_2_addr : 2
		OUT_2_load : 3
		add_ln167 : 2
		sext_ln167 : 3
		gmem_addr_1 : 4
	State 6
	State 7
		write_ln166 : 1
	State 8
		write_ln167 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |   grp_get_sss_id_fu_298  |    8    |  14.364 |   3033  |   6271  |
|----------|--------------------------|---------|---------|---------|---------|
|          |      add_ln13_fu_325     |    0    |    0    |    0    |    15   |
|    add   |     add_ln164_fu_385     |    0    |    0    |    0    |    15   |
|          |     add_ln166_fu_407     |    0    |    0    |    0    |    69   |
|          |     add_ln167_fu_422     |    0    |    0    |    0    |    69   |
|----------|--------------------------|---------|---------|---------|---------|
|   icmp   |     icmp_ln13_fu_331     |    0    |    0    |    0    |    11   |
|          |     icmp_ln164_fu_391    |    0    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|---------|
|          |   OUT2_read_read_fu_146  |    0    |    0    |    0    |    0    |
|          |   OUT1_read_read_fu_152  |    0    |    0    |    0    |    0    |
|   read   |     empty_read_fu_158    |    0    |    0    |    0    |    0    |
|          |   empty_33_read_fu_170   |    0    |    0    |    0    |    0    |
|          |   empty_34_read_fu_182   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_194   |    0    |    0    |    0    |    0    |
|          |   grp_writeresp_fu_209   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   write  | write_ln166_write_fu_201 |    0    |    0    |    0    |    0    |
|          | write_ln167_write_fu_217 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     temp_data_fu_321     |    0    |    0    |    0    |    0    |
|extractvalue|  ref_tmp1_i_data_fu_343  |    0    |    0    |    0    |    0    |
|          |  ref_tmp2_i_data_fu_352  |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |       i_cast_fu_337      |    0    |    0    |    0    |    0    |
|   zext   |     i_1_cast1_fu_397     |    0    |    0    |    0    |    0    |
|          |      i_1_cast_fu_403     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|partselect|      trunc_ln_fu_361     |    0    |    0    |    0    |    0    |
|          |   trunc_ln164_1_fu_370   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |     sext_ln164_fu_379    |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln164_1_fu_382   |    0    |    0    |    0    |    0    |
|          |     sext_ln166_fu_412    |    0    |    0    |    0    |    0    |
|          |     sext_ln167_fu_427    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    8    |  14.364 |   3033  |   6461  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|IN_imag|    1   |    0   |    0   |
|IN_real|    1   |    0   |    0   |
| OUT_1 |    1   |    0   |    0   |
| OUT_2 |    1   |    0   |    0   |
| ss_1_0|   40   |    0   |    0   |
| ss_1_1|   40   |    0   |    0   |
| ss_1_2|   40   |    0   |    0   |
| ss_2_0|   40   |    0   |    0   |
| ss_2_1|   40   |    0   |    0   |
| ss_2_2|   40   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   244  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  OUT1_read_reg_450  |   64   |
|  OUT2_read_reg_445  |   64   |
|  OUT_1_addr_reg_497 |    8   |
|  OUT_1_load_reg_519 |   32   |
|  OUT_2_addr_reg_508 |    8   |
|  OUT_2_load_reg_524 |   32   |
|   add_ln13_reg_460  |    8   |
|  add_ln164_reg_488  |    8   |
| gmem_addr_1_reg_513 |   32   |
|  gmem_addr_reg_502  |   32   |
|     i_1_reg_287     |    8   |
|      i_reg_276      |    8   |
|  icmp_ln164_reg_493 |    1   |
| sext_ln164_1_reg_483|   63   |
|  sext_ln164_reg_478 |   63   |
|  temp_data_reg_455  |   32   |
|trunc_ln164_1_reg_473|   62   |
|   trunc_ln_reg_468  |   62   |
+---------------------+--------+
|        Total        |   587  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_194 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_209 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_257  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_270  |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   36   ||  1.708  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   14   |  3033  |  6461  |
|   Memory  |   244  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   587  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   244  |    8   |   16   |  3620  |  6479  |
+-----------+--------+--------+--------+--------+--------+
