#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ef2148440f0 .scope module, "test_bench" "test_bench" 2 2;
 .timescale -9 -12;
P_0x5ef214844280 .param/l "CLK_PERIOD" 0 2 18, +C4<00000000000000000000000000000101>;
v0x5ef214879870_0 .var "ce", 0 0;
v0x5ef214879930_0 .var "clk", 0 0;
v0x5ef2148799d0_0 .var/i "i", 31 0;
v0x5ef214879aa0_0 .var/i "rad_data", 31 0;
v0x5ef214879b60_0 .var "rd_addr1", 4 0;
v0x5ef214879c70_0 .var "rd_addr2", 4 0;
v0x5ef214879d40_0 .net "rd_data1", 31 0, v0x5ef214837f00_0;  1 drivers
v0x5ef214879e10_0 .net "rd_data2", 31 0, v0x5ef214878420_0;  1 drivers
v0x5ef214879ee0_0 .var "rd_en1", 0 0;
v0x5ef214879fb0_0 .var "rd_en2", 0 0;
v0x5ef21487a080_0 .var "rst_n", 0 0;
v0x5ef21487a150_0 .var "wr_addr", 4 0;
v0x5ef21487a220_0 .var "wr_data", 31 0;
v0x5ef21487a2f0_0 .var "wr_en", 0 0;
S_0x5ef214844320 .scope module, "dut" "register_file" 2 16, 3 1 0, S_0x5ef2148440f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 1 "rd_en1";
    .port_info 4 /INPUT 1 "rd_en2";
    .port_info 5 /INPUT 5 "rd_addr1";
    .port_info 6 /INPUT 5 "rd_addr2";
    .port_info 7 /INPUT 1 "wr_en";
    .port_info 8 /INPUT 5 "wr_addr";
    .port_info 9 /INPUT 32 "wr_data";
    .port_info 10 /OUTPUT 32 "rd_data1";
    .port_info 11 /OUTPUT 32 "rd_data2";
v0x5ef21483b120_0 .net "ce", 0 0, v0x5ef214879870_0;  1 drivers
v0x5ef21483b480_0 .net "clk", 0 0, v0x5ef214879930_0;  1 drivers
v0x5ef21483b520_0 .var/i "i", 31 0;
v0x5ef2148352e0_0 .net "rd_addr1", 4 0, v0x5ef214879b60_0;  1 drivers
v0x5ef214837e60_0 .net "rd_addr2", 4 0, v0x5ef214879c70_0;  1 drivers
v0x5ef214837f00_0 .var "rd_data1", 31 0;
v0x5ef214878420_0 .var "rd_data2", 31 0;
v0x5ef214878500_0 .net "rd_en1", 0 0, v0x5ef214879ee0_0;  1 drivers
v0x5ef2148785c0_0 .net "rd_en2", 0 0, v0x5ef214879fb0_0;  1 drivers
v0x5ef214878680 .array "reg_file", 0 31, 31 0;
v0x5ef214878740_0 .net "rst_n", 0 0, v0x5ef21487a080_0;  1 drivers
v0x5ef214878800_0 .net "wr_addr", 4 0, v0x5ef21487a150_0;  1 drivers
v0x5ef2148788e0_0 .net "wr_data", 31 0, v0x5ef21487a220_0;  1 drivers
v0x5ef2148789c0_0 .net "wr_en", 0 0, v0x5ef21487a2f0_0;  1 drivers
E_0x5ef214805b40/0 .event negedge, v0x5ef214878740_0;
E_0x5ef214805b40/1 .event posedge, v0x5ef21483b480_0;
E_0x5ef214805b40 .event/or E_0x5ef214805b40/0, E_0x5ef214805b40/1;
S_0x5ef214878c00 .scope task, "read_data" "read_data" 2 34, 2 34 0, S_0x5ef2148440f0;
 .timescale -9 -12;
v0x5ef214878dd0_0 .var "exp_rd_addr1", 4 0;
v0x5ef214878ed0_0 .var "exp_rd_addr2", 4 0;
v0x5ef214878fb0_0 .var "exp_rd_en1", 0 0;
v0x5ef214879050_0 .var "exp_rd_en2", 0 0;
E_0x5ef21483f2c0 .event posedge, v0x5ef21483b480_0;
TD_test_bench.read_data ;
    %load/vec4 v0x5ef214878fb0_0;
    %store/vec4 v0x5ef214879ee0_0, 0, 1;
    %load/vec4 v0x5ef214879050_0;
    %store/vec4 v0x5ef214879fb0_0, 0, 1;
    %load/vec4 v0x5ef214878dd0_0;
    %store/vec4 v0x5ef214879b60_0, 0, 5;
    %load/vec4 v0x5ef214878ed0_0;
    %store/vec4 v0x5ef214879c70_0, 0, 5;
    %wait E_0x5ef21483f2c0;
    %end;
S_0x5ef214879110 .scope task, "verify" "verify" 2 48, 2 48 0, S_0x5ef2148440f0;
 .timescale -9 -12;
v0x5ef2148792f0_0 .var "exp_rd_data1", 31 0;
v0x5ef2148793d0_0 .var "exp_rd_data2", 31 0;
TD_test_bench.verify ;
    %vpi_call 2 52 "$display", "At time: %t, ce = 1'b%b, rd_en1 = 1'b%b, rd_en2 = 1'b%b, rd_addr1 = 5'b%b, rd_addr2 = 5'b%b, wr_en = 1'b%b, wr_data = 32'h%h", $time, v0x5ef214879870_0, v0x5ef214879ee0_0, v0x5ef214879fb0_0, v0x5ef214879b60_0, v0x5ef214879c70_0, v0x5ef21487a2f0_0, v0x5ef21487a150_0, v0x5ef21487a220_0 {0 0 0};
    %load/vec4 v0x5ef214879d40_0;
    %load/vec4 v0x5ef2148792f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0x5ef214879e10_0;
    %load/vec4 v0x5ef2148793d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 54 "$display", "--------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 55 "$display", "PASSED: Expected data1: 32'h%h, Got data1: 32'h%h, Expected_data2: 32'h%h, Got data2:32'h%h", v0x5ef2148792f0_0, v0x5ef214879d40_0, v0x5ef2148793d0_0, v0x5ef214879e10_0 {0 0 0};
    %vpi_call 2 56 "$display", "--------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 58 "$display", "--------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 59 "$display", "FAILED: Expected data1: 32'h%h, Got data1: 32'h%h, Expected_data2: 32'h%h, Got data2:32'h%h", v0x5ef2148792f0_0, v0x5ef214879d40_0, v0x5ef2148793d0_0, v0x5ef214879e10_0 {0 0 0};
    %vpi_call 2 60 "$display", "--------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
T_1.1 ;
    %end;
S_0x5ef2148794b0 .scope task, "write_data" "write_data" 2 22, 2 22 0, S_0x5ef2148440f0;
 .timescale -9 -12;
v0x5ef214879690_0 .var "exp_wr_addr", 4 0;
v0x5ef214879790_0 .var "exp_wr_data", 31 0;
TD_test_bench.write_data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef21487a2f0_0, 0, 1;
    %load/vec4 v0x5ef214879690_0;
    %store/vec4 v0x5ef21487a150_0, 0, 5;
    %load/vec4 v0x5ef214879790_0;
    %store/vec4 v0x5ef21487a220_0, 0, 32;
    %wait E_0x5ef21483f2c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef21487a2f0_0, 0, 1;
    %end;
    .scope S_0x5ef214844320;
T_3 ;
    %wait E_0x5ef214805b40;
    %load/vec4 v0x5ef214878740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef214837f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef214878420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ef21483b120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x5ef214878500_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x5ef2148352e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ef214878680, 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x5ef214837f00_0, 0;
    %load/vec4 v0x5ef21483b120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x5ef2148785c0_0;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0 T_3.5, 8;
    %load/vec4 v0x5ef214837e60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ef214878680, 4;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %assign/vec4 v0x5ef214878420_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ef214844320;
T_4 ;
    %wait E_0x5ef214805b40;
    %load/vec4 v0x5ef214878740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef21483b520_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5ef21483b520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5ef21483b520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef214878680, 0, 4;
    %load/vec4 v0x5ef21483b520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef21483b520_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ef21483b120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x5ef2148789c0_0;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x5ef2148788e0_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x5ef214878800_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5ef214878680, 4;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %load/vec4 v0x5ef214878800_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef214878680, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ef2148440f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef214879930_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5ef214879930_0;
    %inv;
    %store/vec4 v0x5ef214879930_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5ef2148440f0;
T_6 ;
    %vpi_call 2 71 "$dumpfile", "test_bench.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ef2148440f0 {0 0 0};
    %vpi_call 2 74 "$display", "--------------------------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 75 "$display", "-------------------------------------------------TESTBENCH FOR REGISTER FILE 32X32----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 76 "$display", "--------------------------------------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef21487a080_0, 0, 1;
    %wait E_0x5ef21483f2c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148792f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148793d0_0, 0, 32;
    %fork TD_test_bench.verify, S_0x5ef214879110;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef21487a080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef214879870_0, 0, 1;
    %wait E_0x5ef21483f2c0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ef214879690_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5ef214879790_0, 0, 32;
    %fork TD_test_bench.write_data, S_0x5ef2148794b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef214878fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef214879050_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ef214878dd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5ef214878ed0_0, 0, 5;
    %fork TD_test_bench.read_data, S_0x5ef214878c00;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148792f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148793d0_0, 0, 32;
    %fork TD_test_bench.verify, S_0x5ef214879110;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef214879870_0, 0, 1;
    %wait E_0x5ef21483f2c0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ef214879690_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5ef214879790_0, 0, 32;
    %fork TD_test_bench.write_data, S_0x5ef2148794b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef214878fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef214879050_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ef214878dd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5ef214878ed0_0, 0, 5;
    %fork TD_test_bench.read_data, S_0x5ef214878c00;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5ef2148792f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148793d0_0, 0, 32;
    %fork TD_test_bench.verify, S_0x5ef214879110;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148799d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5ef2148799d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_func 2 96 "$urandom" 32 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %mod;
    %store/vec4 v0x5ef214879aa0_0, 0, 32;
    %load/vec4 v0x5ef2148799d0_0;
    %pad/s 5;
    %store/vec4 v0x5ef214879690_0, 0, 5;
    %load/vec4 v0x5ef214879aa0_0;
    %store/vec4 v0x5ef214879790_0, 0, 32;
    %fork TD_test_bench.write_data, S_0x5ef2148794b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef214878fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef214879050_0, 0, 1;
    %load/vec4 v0x5ef2148799d0_0;
    %pad/s 5;
    %store/vec4 v0x5ef214878dd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ef214878ed0_0, 0, 5;
    %fork TD_test_bench.read_data, S_0x5ef214878c00;
    %join;
    %load/vec4 v0x5ef214879aa0_0;
    %store/vec4 v0x5ef2148792f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148793d0_0, 0, 32;
    %fork TD_test_bench.verify, S_0x5ef214879110;
    %join;
    %load/vec4 v0x5ef2148799d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef2148799d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148799d0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5ef2148799d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_func 2 102 "$urandom" 32 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %mod;
    %store/vec4 v0x5ef214879aa0_0, 0, 32;
    %load/vec4 v0x5ef2148799d0_0;
    %pad/s 5;
    %store/vec4 v0x5ef214879690_0, 0, 5;
    %load/vec4 v0x5ef214879aa0_0;
    %store/vec4 v0x5ef214879790_0, 0, 32;
    %fork TD_test_bench.write_data, S_0x5ef2148794b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef214878fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef214879050_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5ef214878dd0_0, 0, 5;
    %load/vec4 v0x5ef2148799d0_0;
    %pad/s 5;
    %store/vec4 v0x5ef214878ed0_0, 0, 5;
    %fork TD_test_bench.read_data, S_0x5ef214878c00;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef2148792f0_0, 0, 32;
    %load/vec4 v0x5ef214879aa0_0;
    %store/vec4 v0x5ef2148793d0_0, 0, 32;
    %fork TD_test_bench.verify, S_0x5ef214879110;
    %join;
    %load/vec4 v0x5ef2148799d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef2148799d0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %delay 100000, 0;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../tb/test_bench.v";
    "../rtl/top.v";
