---
title: UVM-Register-Model
date: 2019-04-17 14:03:12
tags: [UVM,SystemVerilog]
categories: 验证
---
# 1.UVM寄存器模型相关操作引起的一些关键变化 #
# **缩写词** #
UMV –  Update Main Variable,  
UMrV – Update Mirror Variable,  
AP – Auto predict
RDR – Read DUT Register,  
UDR – Update DUT Register,  
RMV – Read Main Variable
FD – frontdoor,   
BD – Backdoor,   *  – check if UVM_CHEK is used,   NA – Not Applicable*

![](https://github.com/275244143/picBed/blob/master/uvm-reg-access.jpg?raw=true)
