/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [6:0] _04_;
  wire [27:0] _05_;
  reg [27:0] _06_;
  wire [3:0] _07_;
  wire [10:0] _08_;
  wire [9:0] _09_;
  wire [11:0] _10_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire [20:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_2z[2];
  assign celloutsig_0_31z = celloutsig_0_17z ? celloutsig_0_22z[4] : celloutsig_0_10z[0];
  assign celloutsig_0_61z = !(celloutsig_0_19z ? celloutsig_0_24z[15] : _00_);
  assign celloutsig_0_25z = !(celloutsig_0_12z ? celloutsig_0_24z[1] : celloutsig_0_10z[6]);
  assign celloutsig_1_16z = ~celloutsig_1_2z[0];
  assign celloutsig_0_21z = ~celloutsig_0_9z;
  assign celloutsig_0_62z = ~(celloutsig_0_61z ^ celloutsig_0_49z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z ^ _02_);
  assign celloutsig_0_22z = { celloutsig_0_15z[10:5], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_9z } + { celloutsig_0_10z[6:1], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 28'h0000000;
    else _06_ <= { celloutsig_0_41z[6:2], celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_41z, _05_[12:10], celloutsig_0_8z, celloutsig_0_0z };
  reg [3:0] _21_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _21_ <= 4'h0;
    else _21_ <= { celloutsig_0_33z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_36z };
  assign { _00_, _07_[2:0] } = _21_;
  reg [10:0] _22_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 11'h000;
    else _22_ <= in_data[190:180];
  assign { _04_[6:1], _02_, _08_[3:0] } = _22_;
  reg [9:0] _23_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _23_ <= 10'h000;
    else _23_ <= { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign { _09_[9:8], _03_, _09_[0] } = _23_;
  reg [2:0] _24_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _24_ <= 3'h0;
    else _24_ <= celloutsig_0_13z[6:4];
  assign _05_[12:10] = _24_;
  reg [11:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 12'h000;
    else _25_ <= { celloutsig_0_13z[5:1], celloutsig_0_10z };
  assign { _10_[11:4], _01_, _10_[2:0] } = _25_;
  assign celloutsig_0_41z = { celloutsig_0_24z[3:2], celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_1z } / { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_30z };
  assign celloutsig_1_12z = in_data[142:140] / { 1'h1, _03_[1:0] };
  assign celloutsig_1_10z = { _04_[4:2], 1'h1 } == celloutsig_1_6z[15:12];
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z } >= { in_data[47], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_11z[4:3], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_8z } >= { celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_3z[4:1], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_32z = ! { celloutsig_0_15z[10:5], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_26z };
  assign celloutsig_0_36z = ! { _10_[7:4], _01_, celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_1_8z = ! { _09_[9:8], _03_ };
  assign celloutsig_0_14z = ! { in_data[41:32], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_33z = { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_19z } || { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_30z };
  assign celloutsig_0_5z = { in_data[68:66], celloutsig_0_2z } || in_data[32:29];
  assign celloutsig_1_0z = in_data[154:149] || in_data[103:98];
  assign celloutsig_0_7z = { in_data[51:45], celloutsig_0_0z } || { in_data[50:45], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[11:5] || { in_data[23:18], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[50:48] || { in_data[42:41], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } || { celloutsig_0_3z[3:2], celloutsig_0_26z };
  assign celloutsig_0_18z = celloutsig_0_7z & ~(celloutsig_0_7z);
  assign celloutsig_0_28z = _05_[12] & ~(celloutsig_0_22z[17]);
  assign celloutsig_1_19z = { _04_[6:1], _02_, _08_[3], celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_16z } !== { _02_, _08_[3], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_13z = celloutsig_0_10z | { celloutsig_0_8z[0], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_0z = & in_data[29:27];
  assign celloutsig_0_17z = & celloutsig_0_8z[7:0];
  assign celloutsig_0_16z = | celloutsig_0_13z;
  assign celloutsig_0_4z = ~^ celloutsig_0_3z[4:2];
  assign celloutsig_0_12z = ~^ celloutsig_0_10z[4:1];
  assign celloutsig_0_24z = { celloutsig_0_13z[5:2], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_6z } >> { celloutsig_0_3z[4:2], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[133:129] << { in_data[126:124], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[16:10], celloutsig_0_5z, celloutsig_0_6z } >> { in_data[93:86], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z } >>> in_data[25:15];
  assign celloutsig_1_6z = { in_data[108:104], 1'h1, celloutsig_1_3z, _04_[6:1], _02_, _08_[3:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } - { _03_[1], celloutsig_1_2z, _09_[9:8], _03_, _09_[0], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z[1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z } - { celloutsig_0_8z[8:3], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z } - celloutsig_0_3z;
  assign celloutsig_0_3z = in_data[39:35] - { in_data[80:78], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_49z = ~((_06_[22] & celloutsig_0_26z) | celloutsig_0_25z);
  assign celloutsig_0_29z = ~((_05_[11] & celloutsig_0_7z) | _10_[6]);
  assign celloutsig_1_18z = ~((celloutsig_1_10z & celloutsig_1_0z) | (celloutsig_1_7z & celloutsig_1_0z));
  assign celloutsig_0_19z = ~((celloutsig_0_1z & celloutsig_0_3z[0]) | (celloutsig_0_9z & celloutsig_0_12z));
  assign _04_[0] = _02_;
  assign { _05_[27:13], _05_[9:0] } = { celloutsig_0_41z[6:2], celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_0z };
  assign _07_[3] = _00_;
  assign _08_[10:4] = { _04_[6:1], _02_ };
  assign _09_[7:1] = _03_;
  assign _10_[3] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
