// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_18s_17ns_28_1_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_exp_table1.h"
#include "softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_invert_table2.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_out< sc_lv<18> > res_0_V;
    sc_out< sc_logic > res_0_V_ap_vld;
    sc_out< sc_lv<18> > res_1_V;
    sc_out< sc_logic > res_1_V_ap_vld;
    sc_out< sc_lv<18> > res_2_V;
    sc_out< sc_logic > res_2_V_ap_vld;
    sc_out< sc_lv<18> > res_3_V;
    sc_out< sc_logic > res_3_V_ap_vld;
    sc_out< sc_lv<18> > res_4_V;
    sc_out< sc_logic > res_4_V_ap_vld;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s);

    ~softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_exp_table1* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_invert_table2* invert_table2_U;
    myproject_mul_mul_18s_17ns_28_1_1<1,1,18,17,28>* myproject_mul_mul_18s_17ns_28_1_1_U8697;
    myproject_mul_mul_18s_17ns_28_1_1<1,1,18,17,28>* myproject_mul_mul_18s_17ns_28_1_1_U8698;
    myproject_mul_mul_18s_17ns_28_1_1<1,1,18,17,28>* myproject_mul_mul_18s_17ns_28_1_1_U8699;
    myproject_mul_mul_18s_17ns_28_1_1<1,1,18,17,28>* myproject_mul_mul_18s_17ns_28_1_1_U8700;
    myproject_mul_mul_18s_17ns_28_1_1<1,1,18,17,28>* myproject_mul_mul_18s_17ns_28_1_1_U8701;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<17> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<17> > exp_table1_q4;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<10> > y_V_fu_575_p3;
    sc_signal< sc_lv<10> > y_V_reg_1100;
    sc_signal< sc_lv<10> > y_V_1_fu_609_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_1105;
    sc_signal< sc_lv<10> > y_V_2_fu_643_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_1110;
    sc_signal< sc_lv<10> > y_V_3_fu_677_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_1115;
    sc_signal< sc_lv<10> > y_V_4_fu_711_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_1120;
    sc_signal< sc_lv<10> > y_V_4_reg_1120_pp0_iter1_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1145;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1145_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1150;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1150_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1155;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1155_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1160;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1160_pp0_iter3_reg;
    sc_signal< sc_lv<18> > p_Val2_16_fu_881_p3;
    sc_signal< sc_lv<18> > p_Val2_16_reg_1170;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1176;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln255_fu_719_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln255_1_fu_723_p1;
    sc_signal< sc_lv<64> > zext_ln255_2_fu_727_p1;
    sc_signal< sc_lv<64> > zext_ln255_3_fu_731_p1;
    sc_signal< sc_lv<64> > zext_ln255_4_fu_735_p1;
    sc_signal< sc_lv<64> > zext_ln265_fu_991_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<18> > icmp_ln1496_fu_209_p0;
    sc_signal< sc_lv<18> > icmp_ln1496_fu_209_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_209_p2;
    sc_signal< sc_lv<18> > select_ln65_fu_215_p1;
    sc_signal< sc_lv<18> > select_ln65_fu_215_p2;
    sc_signal< sc_lv<18> > icmp_ln1496_1_fu_223_p0;
    sc_signal< sc_lv<18> > icmp_ln1496_1_fu_223_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_223_p2;
    sc_signal< sc_lv<18> > select_ln65_1_fu_229_p1;
    sc_signal< sc_lv<18> > select_ln65_1_fu_229_p2;
    sc_signal< sc_lv<18> > select_ln65_fu_215_p3;
    sc_signal< sc_lv<18> > select_ln65_1_fu_229_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_237_p2;
    sc_signal< sc_lv<18> > select_ln65_2_fu_243_p3;
    sc_signal< sc_lv<18> > icmp_ln1496_3_fu_251_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_251_p2;
    sc_signal< sc_lv<18> > x_max_V_fu_257_p1;
    sc_signal< sc_lv<18> > sext_ln703_fu_265_p0;
    sc_signal< sc_lv<18> > x_max_V_fu_257_p3;
    sc_signal< sc_lv<19> > sext_ln703_fu_265_p1;
    sc_signal< sc_lv<19> > sext_ln703_1_fu_269_p1;
    sc_signal< sc_lv<19> > sub_ln1193_fu_273_p2;
    sc_signal< sc_lv<1> > tmp_384_fu_287_p3;
    sc_signal< sc_lv<1> > tmp_383_fu_279_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_295_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_313_p2;
    sc_signal< sc_lv<18> > sext_ln703_2_fu_325_p0;
    sc_signal< sc_lv<19> > sext_ln703_2_fu_325_p1;
    sc_signal< sc_lv<19> > sub_ln1193_1_fu_329_p2;
    sc_signal< sc_lv<1> > tmp_386_fu_343_p3;
    sc_signal< sc_lv<1> > tmp_385_fu_335_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_351_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_369_p2;
    sc_signal< sc_lv<18> > sext_ln703_3_fu_381_p0;
    sc_signal< sc_lv<19> > sext_ln703_3_fu_381_p1;
    sc_signal< sc_lv<19> > sub_ln1193_2_fu_385_p2;
    sc_signal< sc_lv<1> > tmp_388_fu_399_p3;
    sc_signal< sc_lv<1> > tmp_387_fu_391_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_407_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_425_p2;
    sc_signal< sc_lv<18> > sext_ln703_4_fu_437_p0;
    sc_signal< sc_lv<19> > sext_ln703_4_fu_437_p1;
    sc_signal< sc_lv<19> > sub_ln1193_3_fu_441_p2;
    sc_signal< sc_lv<1> > tmp_390_fu_455_p3;
    sc_signal< sc_lv<1> > tmp_389_fu_447_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_463_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_481_p2;
    sc_signal< sc_lv<18> > sext_ln703_5_fu_493_p0;
    sc_signal< sc_lv<19> > sext_ln703_5_fu_493_p1;
    sc_signal< sc_lv<19> > sub_ln1193_4_fu_497_p2;
    sc_signal< sc_lv<1> > tmp_392_fu_511_p3;
    sc_signal< sc_lv<1> > tmp_391_fu_503_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_519_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_537_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_307_p2;
    sc_signal< sc_lv<10> > tmp_fu_549_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_301_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_319_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_559_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_567_p3;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_363_p2;
    sc_signal< sc_lv<10> > tmp_2_fu_583_p4;
    sc_signal< sc_lv<1> > and_ln786_1_fu_357_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_375_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_593_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_601_p3;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_419_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_617_p4;
    sc_signal< sc_lv<1> > and_ln786_2_fu_413_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_431_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_627_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_635_p3;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_475_p2;
    sc_signal< sc_lv<10> > tmp_6_fu_651_p4;
    sc_signal< sc_lv<1> > and_ln786_3_fu_469_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_487_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_661_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_669_p3;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_531_p2;
    sc_signal< sc_lv<10> > tmp_8_fu_685_p4;
    sc_signal< sc_lv<1> > and_ln786_4_fu_525_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_543_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_695_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_703_p3;
    sc_signal< sc_lv<18> > p_Val2_6_fu_739_p1;
    sc_signal< sc_lv<18> > p_Val2_7_fu_743_p1;
    sc_signal< sc_lv<18> > p_Val2_8_fu_747_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_753_p3;
    sc_signal< sc_lv<18> > p_Val2_9_fu_769_p1;
    sc_signal< sc_lv<18> > p_Val2_10_fu_773_p1;
    sc_signal< sc_lv<18> > p_Val2_11_fu_777_p2;
    sc_signal< sc_lv<1> > p_Result_14_fu_783_p3;
    sc_signal< sc_lv<18> > p_Val2_12_fu_761_p3;
    sc_signal< sc_lv<18> > p_Val2_13_fu_791_p3;
    sc_signal< sc_lv<19> > rhs_V_fu_803_p1;
    sc_signal< sc_lv<19> > lhs_V_fu_799_p1;
    sc_signal< sc_lv<19> > ret_V_fu_807_p2;
    sc_signal< sc_lv<18> > p_Val2_15_fu_821_p2;
    sc_signal< sc_lv<1> > p_Result_16_fu_827_p3;
    sc_signal< sc_lv<1> > p_Result_15_fu_813_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_835_p2;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_853_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_847_p2;
    sc_signal< sc_lv<1> > underflow_fu_841_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_859_p2;
    sc_signal< sc_lv<18> > select_ln340_12_fu_865_p3;
    sc_signal< sc_lv<18> > select_ln388_5_fu_873_p3;
    sc_signal< sc_lv<19> > lhs_V_1_fu_893_p1;
    sc_signal< sc_lv<19> > rhs_V_1_fu_896_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_900_p2;
    sc_signal< sc_lv<18> > p_Val2_17_fu_889_p1;
    sc_signal< sc_lv<18> > p_Val2_19_fu_914_p2;
    sc_signal< sc_lv<1> > p_Result_18_fu_919_p3;
    sc_signal< sc_lv<1> > p_Result_17_fu_906_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_927_p2;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_945_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_939_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_957_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_933_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_951_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_967_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_975_p3;
    sc_signal< sc_lv<10> > y_V_5_fu_983_p3;
    sc_signal< sc_lv<28> > mul_ln1118_fu_1065_p2;
    sc_signal< sc_lv<28> > mul_ln1118_1_fu_1072_p2;
    sc_signal< sc_lv<28> > mul_ln1118_2_fu_1079_p2;
    sc_signal< sc_lv<28> > mul_ln1118_3_fu_1086_p2;
    sc_signal< sc_lv<28> > mul_ln1118_4_fu_1093_p2;
    sc_signal< sc_lv<18> > mul_ln1118_fu_1065_p0;
    sc_signal< sc_lv<28> > sext_ln1116_fu_996_p1;
    sc_signal< sc_lv<17> > mul_ln1118_fu_1065_p1;
    sc_signal< sc_lv<18> > mul_ln1118_1_fu_1072_p0;
    sc_signal< sc_lv<17> > mul_ln1118_1_fu_1072_p1;
    sc_signal< sc_lv<18> > mul_ln1118_2_fu_1079_p0;
    sc_signal< sc_lv<17> > mul_ln1118_2_fu_1079_p1;
    sc_signal< sc_lv<18> > mul_ln1118_3_fu_1086_p0;
    sc_signal< sc_lv<17> > mul_ln1118_3_fu_1086_p1;
    sc_signal< sc_lv<18> > mul_ln1118_4_fu_1093_p0;
    sc_signal< sc_lv<17> > mul_ln1118_4_fu_1093_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to3;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<28> > mul_ln1118_1_fu_1072_p10;
    sc_signal< sc_lv<28> > mul_ln1118_2_fu_1079_p10;
    sc_signal< sc_lv<28> > mul_ln1118_3_fu_1086_p10;
    sc_signal< sc_lv<28> > mul_ln1118_4_fu_1093_p10;
    sc_signal< sc_lv<28> > mul_ln1118_fu_1065_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1B;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_and_ln786_1_fu_357_p2();
    void thread_and_ln786_2_fu_413_p2();
    void thread_and_ln786_3_fu_469_p2();
    void thread_and_ln786_4_fu_525_p2();
    void thread_and_ln786_fu_301_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_icmp_ln1496_1_fu_223_p0();
    void thread_icmp_ln1496_1_fu_223_p1();
    void thread_icmp_ln1496_1_fu_223_p2();
    void thread_icmp_ln1496_2_fu_237_p2();
    void thread_icmp_ln1496_3_fu_251_p1();
    void thread_icmp_ln1496_3_fu_251_p2();
    void thread_icmp_ln1496_fu_209_p0();
    void thread_icmp_ln1496_fu_209_p1();
    void thread_icmp_ln1496_fu_209_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_lhs_V_1_fu_893_p1();
    void thread_lhs_V_fu_799_p1();
    void thread_mul_ln1118_1_fu_1072_p0();
    void thread_mul_ln1118_1_fu_1072_p1();
    void thread_mul_ln1118_1_fu_1072_p10();
    void thread_mul_ln1118_2_fu_1079_p0();
    void thread_mul_ln1118_2_fu_1079_p1();
    void thread_mul_ln1118_2_fu_1079_p10();
    void thread_mul_ln1118_3_fu_1086_p0();
    void thread_mul_ln1118_3_fu_1086_p1();
    void thread_mul_ln1118_3_fu_1086_p10();
    void thread_mul_ln1118_4_fu_1093_p0();
    void thread_mul_ln1118_4_fu_1093_p1();
    void thread_mul_ln1118_4_fu_1093_p10();
    void thread_mul_ln1118_fu_1065_p0();
    void thread_mul_ln1118_fu_1065_p1();
    void thread_mul_ln1118_fu_1065_p10();
    void thread_or_ln340_1_fu_375_p2();
    void thread_or_ln340_2_fu_431_p2();
    void thread_or_ln340_3_fu_487_p2();
    void thread_or_ln340_4_fu_543_p2();
    void thread_or_ln340_5_fu_859_p2();
    void thread_or_ln340_6_fu_951_p2();
    void thread_or_ln340_fu_319_p2();
    void thread_p_Result_14_fu_783_p3();
    void thread_p_Result_15_fu_813_p3();
    void thread_p_Result_16_fu_827_p3();
    void thread_p_Result_17_fu_906_p3();
    void thread_p_Result_18_fu_919_p3();
    void thread_p_Result_s_fu_753_p3();
    void thread_p_Val2_10_fu_773_p1();
    void thread_p_Val2_11_fu_777_p2();
    void thread_p_Val2_12_fu_761_p3();
    void thread_p_Val2_13_fu_791_p3();
    void thread_p_Val2_15_fu_821_p2();
    void thread_p_Val2_16_fu_881_p3();
    void thread_p_Val2_17_fu_889_p1();
    void thread_p_Val2_19_fu_914_p2();
    void thread_p_Val2_6_fu_739_p1();
    void thread_p_Val2_7_fu_743_p1();
    void thread_p_Val2_8_fu_747_p2();
    void thread_p_Val2_9_fu_769_p1();
    void thread_res_0_V();
    void thread_res_0_V_ap_vld();
    void thread_res_1_V();
    void thread_res_1_V_ap_vld();
    void thread_res_2_V();
    void thread_res_2_V_ap_vld();
    void thread_res_3_V();
    void thread_res_3_V_ap_vld();
    void thread_res_4_V();
    void thread_res_4_V_ap_vld();
    void thread_ret_V_1_fu_900_p2();
    void thread_ret_V_fu_807_p2();
    void thread_rhs_V_1_fu_896_p1();
    void thread_rhs_V_fu_803_p1();
    void thread_select_ln340_12_fu_865_p3();
    void thread_select_ln340_14_fu_967_p3();
    void thread_select_ln340_2_fu_593_p3();
    void thread_select_ln340_4_fu_627_p3();
    void thread_select_ln340_6_fu_661_p3();
    void thread_select_ln340_8_fu_695_p3();
    void thread_select_ln340_fu_559_p3();
    void thread_select_ln388_1_fu_601_p3();
    void thread_select_ln388_2_fu_635_p3();
    void thread_select_ln388_3_fu_669_p3();
    void thread_select_ln388_4_fu_703_p3();
    void thread_select_ln388_5_fu_873_p3();
    void thread_select_ln388_6_fu_975_p3();
    void thread_select_ln388_fu_567_p3();
    void thread_select_ln65_1_fu_229_p1();
    void thread_select_ln65_1_fu_229_p2();
    void thread_select_ln65_1_fu_229_p3();
    void thread_select_ln65_2_fu_243_p3();
    void thread_select_ln65_fu_215_p1();
    void thread_select_ln65_fu_215_p2();
    void thread_select_ln65_fu_215_p3();
    void thread_sext_ln1116_fu_996_p1();
    void thread_sext_ln703_1_fu_269_p1();
    void thread_sext_ln703_2_fu_325_p0();
    void thread_sext_ln703_2_fu_325_p1();
    void thread_sext_ln703_3_fu_381_p0();
    void thread_sext_ln703_3_fu_381_p1();
    void thread_sext_ln703_4_fu_437_p0();
    void thread_sext_ln703_4_fu_437_p1();
    void thread_sext_ln703_5_fu_493_p0();
    void thread_sext_ln703_5_fu_493_p1();
    void thread_sext_ln703_fu_265_p0();
    void thread_sext_ln703_fu_265_p1();
    void thread_sub_ln1193_1_fu_329_p2();
    void thread_sub_ln1193_2_fu_385_p2();
    void thread_sub_ln1193_3_fu_441_p2();
    void thread_sub_ln1193_4_fu_497_p2();
    void thread_sub_ln1193_fu_273_p2();
    void thread_tmp_10_fu_957_p4();
    void thread_tmp_2_fu_583_p4();
    void thread_tmp_383_fu_279_p3();
    void thread_tmp_384_fu_287_p3();
    void thread_tmp_385_fu_335_p3();
    void thread_tmp_386_fu_343_p3();
    void thread_tmp_387_fu_391_p3();
    void thread_tmp_388_fu_399_p3();
    void thread_tmp_389_fu_447_p3();
    void thread_tmp_390_fu_455_p3();
    void thread_tmp_391_fu_503_p3();
    void thread_tmp_392_fu_511_p3();
    void thread_tmp_4_fu_617_p4();
    void thread_tmp_6_fu_651_p4();
    void thread_tmp_8_fu_685_p4();
    void thread_tmp_fu_549_p4();
    void thread_underflow_1_fu_933_p2();
    void thread_underflow_fu_841_p2();
    void thread_x_max_V_fu_257_p1();
    void thread_x_max_V_fu_257_p3();
    void thread_xor_ln340_10_fu_847_p2();
    void thread_xor_ln340_11_fu_853_p2();
    void thread_xor_ln340_12_fu_939_p2();
    void thread_xor_ln340_13_fu_945_p2();
    void thread_xor_ln340_1_fu_369_p2();
    void thread_xor_ln340_2_fu_425_p2();
    void thread_xor_ln340_3_fu_481_p2();
    void thread_xor_ln340_4_fu_537_p2();
    void thread_xor_ln340_5_fu_307_p2();
    void thread_xor_ln340_6_fu_363_p2();
    void thread_xor_ln340_7_fu_419_p2();
    void thread_xor_ln340_8_fu_475_p2();
    void thread_xor_ln340_9_fu_531_p2();
    void thread_xor_ln340_fu_313_p2();
    void thread_xor_ln786_1_fu_351_p2();
    void thread_xor_ln786_2_fu_407_p2();
    void thread_xor_ln786_3_fu_463_p2();
    void thread_xor_ln786_4_fu_519_p2();
    void thread_xor_ln786_5_fu_835_p2();
    void thread_xor_ln786_6_fu_927_p2();
    void thread_xor_ln786_fu_295_p2();
    void thread_y_V_1_fu_609_p3();
    void thread_y_V_2_fu_643_p3();
    void thread_y_V_3_fu_677_p3();
    void thread_y_V_4_fu_711_p3();
    void thread_y_V_5_fu_983_p3();
    void thread_y_V_fu_575_p3();
    void thread_zext_ln255_1_fu_723_p1();
    void thread_zext_ln255_2_fu_727_p1();
    void thread_zext_ln255_3_fu_731_p1();
    void thread_zext_ln255_4_fu_735_p1();
    void thread_zext_ln255_fu_719_p1();
    void thread_zext_ln265_fu_991_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
