<h1 align="center">Hi there, I'm Hilay Patel ğŸ‘‹</h1>
<h3 align="center">Aspiring VLSI Engineer | Digital Designer | RISC-V Enthusiast</h3>

<p align="center">
  <a href="https://linkedin.com/in/YOUR-LINKEDIN" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-%230077B5.svg?&style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="http://discord.com/users/YOUR-DISCORD-ID" target="_blank">
    <img src="https://img.shields.io/badge/Discord-%237289DA.svg?&style=for-the-badge&logo=discord&logoColor=white" />
  </a>
  <a href="https://www.buymeacoffee.com/YOUR-ID" target="_blank">
    <img src="https://img.shields.io/badge/Buy Me a Coffee-%23FFDD00.svg?&style=for-the-badge&logo=buy-me-a-coffee&logoColor=black" />
  </a>
</p>

---

### ğŸ§  About Me

<img align="right" alt="Coding" width="350" src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" />

- ğŸ”¬ Iâ€™m deeply interested in **VLSI**, **CPU microarchitecture**, and **SoC Design**
- âš™ï¸ Building **RISC-V cores** with pipelining, branch prediction, MMU, and cache integration
- ğŸ§ª Exploring **AI hardware accelerators**, **RVV vector units**, and **Linux-bootable CPUs**
- ğŸ’¡ I love debugging timing issues and optimizing for area and power in RTL
- ğŸ§° Tools I use: `Verilog`, `SystemVerilog`, `Vivado`, `Verilator`, `ModelSim`, `GTKWave`, `Python`
- ğŸ§‘â€ğŸ”¬ Always learning and contributing to open-source CPU design projects

---

### ğŸš€ Projects & Highlights

| Project | Description |
|--------|-------------|
| ğŸ”§ `biriscv-npc-analysis` | Deep dive into the **next PC logic** of the biRISC-V processor with branch prediction |
| ğŸ§  `rvv-vector-core` | RISC-V **vector processor (RVV)** with custom vector ALUs and memory coalescing |
| ğŸ§ª `superscalar-rv32im` | Dual-issue, superscalar **in-order RISC-V core** with MMU and Linux boot support |
| ğŸ“¦ `fpga-pipeline-demo` | Verilog implementation of a 5-stage pipeline with hazard handling and branch units |

---

### ğŸ§° Tools & Technologies

<p align="center">
  <img src="https://img.icons8.com/color/96/000000/verilog.png" width="50" title="Verilog" />
  <img src="https://www.vectorlogo.zone/logos/xilinx/xilinx-icon.svg" width="50" title="Xilinx Vivado" />
  <img src="https://www.vectorlogo.zone/logos/github/github-icon.svg" width="50" title="GitHub" />
  <img src="https://www.vectorlogo.zone/logos/python/python-icon.svg" width="50" title="Python" />
  <img src="https://www.vectorlogo.zone/logos/git-scm/git-scm-icon.svg" width="50" title="Git" />
  <img src="https://www.vectorlogo.zone/logos/linux/linux-icon.svg" width="50" title="Linux" />
  <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/GTKWave_logo.png" width="50" title="GTKWave" />
</p>

---

### ğŸ“ˆ GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hilay020905&show_icons=true&theme=tokyonight&count_private=true&hide=issues" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hilay020905&layout=compact&theme=tokyonight&hide=html,css" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=hilay020905&theme=tokyonight" />
</p>

---

### âœï¸ Blog Posts (coming soon!)
> [ğŸ“˜ hilay.tech](https://YOURBLOGHERE.com) â€” Write-ups on hardware design, simulation tips, RISC-V internals, and more.

---

### ğŸ’¬ Quote of the Day
<a href="https://github.com/marketplace/actions/quote-readme">
<!--STARTS_HERE_QUOTE_README-->
<i>âDebugging is twice as hard as writing the code in the first place. If youâ€™re as clever as you can be when you write it, how will you ever debug it?â</i>
<!--ENDS_HERE_QUOTE_README-->
</a>

---

### ğŸ˜‚ Developer Humor

<p align="center">
  <img src="https://readme-jokes.vercel.app/api?hideBorder=true&bgColor=%230d1117&textColor=%23fff" alt="Joke" />
</p>

---

â³ **Year Progress:** `{ â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–â–â–â–â–â–â–â–â–â–â–â–â–â–â–â– }` **48.51%** as of `27-Jun-2025`

---
