<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1149" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1149{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1149{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1149{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1149{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1149{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t6_1149{left:704px;bottom:1088px;letter-spacing:-0.14px;}
#t7_1149{left:731px;bottom:1088px;letter-spacing:-0.12px;word-spacing:-0.83px;}
#t8_1149{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1149{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#ta_1149{left:700px;bottom:1046px;letter-spacing:-0.17px;}
#tb_1149{left:747px;bottom:1046px;letter-spacing:-0.18px;}
#tc_1149{left:765px;bottom:1046px;letter-spacing:-0.17px;}
#td_1149{left:808px;bottom:1046px;letter-spacing:-0.1px;word-spacing:-0.99px;}
#te_1149{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1149{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tg_1149{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_1149{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ti_1149{left:189px;bottom:972px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#tj_1149{left:260px;bottom:972px;letter-spacing:-0.07px;word-spacing:-0.54px;}
#tk_1149{left:288px;bottom:972px;letter-spacing:-0.13px;}
#tl_1149{left:323px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_1149{left:70px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_1149{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#to_1149{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_1149{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_1149{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.36px;}
#tr_1149{left:393px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_1149{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_1149{left:70px;bottom:846px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tu_1149{left:503px;bottom:846px;letter-spacing:-0.15px;}
#tv_1149{left:569px;bottom:846px;letter-spacing:-0.09px;}
#tw_1149{left:587px;bottom:846px;letter-spacing:-0.14px;}
#tx_1149{left:648px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_1149{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tz_1149{left:135px;bottom:830px;letter-spacing:-0.19px;}
#t10_1149{left:193px;bottom:830px;letter-spacing:-0.09px;}
#t11_1149{left:212px;bottom:830px;letter-spacing:-0.17px;}
#t12_1149{left:266px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_1149{left:70px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t14_1149{left:70px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_1149{left:70px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1149{left:70px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_1149{left:70px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t18_1149{left:269px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_1149{left:70px;bottom:721px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1a_1149{left:70px;bottom:695px;}
#t1b_1149{left:96px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_1149{left:70px;bottom:672px;}
#t1d_1149{left:96px;bottom:675px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1e_1149{left:70px;bottom:649px;}
#t1f_1149{left:96px;bottom:652px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1g_1149{left:70px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_1149{left:70px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_1149{left:70px;bottom:587px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#t1j_1149{left:70px;bottom:570px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_1149{left:70px;bottom:545px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1l_1149{left:70px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1m_1149{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_1149{left:70px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_1149{left:70px;bottom:478px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1p_1149{left:333px;bottom:478px;letter-spacing:-0.11px;}
#t1q_1149{left:399px;bottom:478px;letter-spacing:-0.09px;}
#t1r_1149{left:418px;bottom:478px;letter-spacing:-0.12px;}
#t1s_1149{left:479px;bottom:478px;letter-spacing:-0.1px;word-spacing:-0.5px;}
#t1t_1149{left:749px;bottom:478px;letter-spacing:-0.15px;}
#t1u_1149{left:808px;bottom:478px;letter-spacing:-0.09px;}
#t1v_1149{left:70px;bottom:461px;letter-spacing:-0.15px;}
#t1w_1149{left:125px;bottom:461px;letter-spacing:-0.1px;word-spacing:-0.48px;}
#t1x_1149{left:70px;bottom:444px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1y_1149{left:70px;bottom:428px;letter-spacing:-0.12px;word-spacing:-0.89px;}
#t1z_1149{left:70px;bottom:411px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#t20_1149{left:70px;bottom:394px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t21_1149{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t22_1149{left:70px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t23_1149{left:70px;bottom:336px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#t24_1149{left:70px;bottom:319px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t25_1149{left:70px;bottom:302px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t26_1149{left:130px;bottom:302px;letter-spacing:-0.15px;}
#t27_1149{left:195px;bottom:302px;letter-spacing:-0.09px;}
#t28_1149{left:214px;bottom:302px;letter-spacing:-0.15px;}
#t29_1149{left:275px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2a_1149{left:543px;bottom:302px;letter-spacing:-0.17px;}
#t2b_1149{left:602px;bottom:302px;letter-spacing:-0.09px;}
#t2c_1149{left:620px;bottom:302px;letter-spacing:-0.19px;}
#t2d_1149{left:675px;bottom:302px;letter-spacing:-0.11px;}
#t2e_1149{left:70px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t2f_1149{left:70px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2g_1149{left:70px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2h_1149{left:70px;bottom:228px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t2i_1149{left:70px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2j_1149{left:70px;bottom:194px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t2k_1149{left:70px;bottom:169px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#t2l_1149{left:70px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2m_1149{left:294px;bottom:159px;}
#t2n_1149{left:308px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t2o_1149{left:70px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_1149{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1149{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1149{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_1149{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_1149{font-size:14px;font-family:Arial-Bold_b5w;color:#000;}
.s6_1149{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_1149{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1149" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1149Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1149" style="-webkit-user-select: none;"><object width="935" height="1210" data="1149/1149.svg" type="image/svg+xml" id="pdf1149" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1149" class="t s1_1149">JMPâ€”Jump </span>
<span id="t2_1149" class="t s2_1149">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1149" class="t s1_1149">Vol. 2A </span><span id="t4_1149" class="t s1_1149">3-553 </span>
<span id="t5_1149" class="t s3_1149">value of the instruction pointer in the EIP register). A near jump to a relative offset of 8-bits (</span><span id="t6_1149" class="t s4_1149">rel8</span><span id="t7_1149" class="t s3_1149">) is referred to as </span>
<span id="t8_1149" class="t s3_1149">a short jump. The CS register is not changed on near and short jumps. </span>
<span id="t9_1149" class="t s3_1149">An absolute offset is specified indirectly in a general-purpose register or a memory location (</span><span id="ta_1149" class="t s4_1149">r/m16 </span><span id="tb_1149" class="t s3_1149">or </span><span id="tc_1149" class="t s4_1149">r/m32</span><span id="td_1149" class="t s3_1149">). The </span>
<span id="te_1149" class="t s3_1149">operand-size attribute determines the size of the target operand (16 or 32 bits). Absolute offsets are loaded </span>
<span id="tf_1149" class="t s3_1149">directly into the EIP register. If the operand-size attribute is 16, the upper two bytes of the EIP register are cleared, </span>
<span id="tg_1149" class="t s3_1149">resulting in a maximum instruction pointer size of 16 bits. </span>
<span id="th_1149" class="t s3_1149">A relative offset (</span><span id="ti_1149" class="t s4_1149">rel8, rel16</span><span id="tj_1149" class="t s3_1149">, or </span><span id="tk_1149" class="t s4_1149">rel32</span><span id="tl_1149" class="t s3_1149">) is generally specified as a label in assembly code, but at the machine code </span>
<span id="tm_1149" class="t s3_1149">level, it is encoded as a signed 8-, 16-, or 32-bit immediate value. This value is added to the value in the EIP </span>
<span id="tn_1149" class="t s3_1149">register. (Here, the EIP register contains the address of the instruction following the JMP instruction). When using </span>
<span id="to_1149" class="t s3_1149">relative offsets, the opcode (for short vs. near jumps) and the operand-size attribute (for near relative jumps) </span>
<span id="tp_1149" class="t s3_1149">determines the size of the target operand (8, 16, or 32 bits). </span>
<span id="tq_1149" class="t s5_1149">Far Jumps in Real-Address or Virtual-8086 Mode. </span><span id="tr_1149" class="t s3_1149">When executing a far jump in real-address or virtual-8086 mode, </span>
<span id="ts_1149" class="t s3_1149">the processor jumps to the code segment and offset specified with the target operand. Here the target operand </span>
<span id="tt_1149" class="t s3_1149">specifies an absolute far address either directly with a pointer (</span><span id="tu_1149" class="t s4_1149">ptr16:16 </span><span id="tv_1149" class="t s3_1149">or </span><span id="tw_1149" class="t s4_1149">ptr16:32</span><span id="tx_1149" class="t s3_1149">) or indirectly with a memory </span>
<span id="ty_1149" class="t s3_1149">location (</span><span id="tz_1149" class="t s4_1149">m16:16 </span><span id="t10_1149" class="t s3_1149">or </span><span id="t11_1149" class="t s4_1149">m16:32</span><span id="t12_1149" class="t s3_1149">). With the pointer method, the segment and address of the called procedure is </span>
<span id="t13_1149" class="t s3_1149">encoded in the instruction, using a 4-byte (16-bit operand size) or 6-byte (32-bit operand size) far address imme- </span>
<span id="t14_1149" class="t s3_1149">diate. With the indirect method, the target operand specifies a memory location that contains a 4-byte (16-bit </span>
<span id="t15_1149" class="t s3_1149">operand size) or 6-byte (32-bit operand size) far address. The far address is loaded directly into the CS and EIP </span>
<span id="t16_1149" class="t s3_1149">registers. If the operand-size attribute is 16, the upper two bytes of the EIP register are cleared. </span>
<span id="t17_1149" class="t s5_1149">Far Jumps in Protected Mode. </span><span id="t18_1149" class="t s3_1149">When the processor is operating in protected mode, the JMP instruction can be used </span>
<span id="t19_1149" class="t s3_1149">to perform the following three types of far jumps: </span>
<span id="t1a_1149" class="t s6_1149">â€¢ </span><span id="t1b_1149" class="t s3_1149">A far jump to a conforming or non-conforming code segment. </span>
<span id="t1c_1149" class="t s6_1149">â€¢ </span><span id="t1d_1149" class="t s3_1149">A far jump through a call gate. </span>
<span id="t1e_1149" class="t s6_1149">â€¢ </span><span id="t1f_1149" class="t s3_1149">A task switch. </span>
<span id="t1g_1149" class="t s3_1149">(The JMP instruction cannot be used to perform inter-privilege-level far jumps.) </span>
<span id="t1h_1149" class="t s3_1149">In protected mode, the processor always uses the segment selector part of the far address to access the corre- </span>
<span id="t1i_1149" class="t s3_1149">sponding descriptor in the GDT or LDT. The descriptor type (code segment, call gate, task gate, or TSS) and access </span>
<span id="t1j_1149" class="t s3_1149">rights determine the type of jump to be performed. </span>
<span id="t1k_1149" class="t s3_1149">If the selected descriptor is for a code segment, a far jump to a code segment at the same privilege level is </span>
<span id="t1l_1149" class="t s3_1149">performed. (If the selected code segment is at a different privilege level and the code segment is non-conforming, </span>
<span id="t1m_1149" class="t s3_1149">a general-protection exception is generated.) A far jump to the same privilege level in protected mode is very </span>
<span id="t1n_1149" class="t s3_1149">similar to one carried out in real-address or virtual-8086 mode. The target operand specifies an absolute far </span>
<span id="t1o_1149" class="t s3_1149">address either directly with a pointer (</span><span id="t1p_1149" class="t s4_1149">ptr16:16 </span><span id="t1q_1149" class="t s3_1149">or </span><span id="t1r_1149" class="t s4_1149">ptr16:32</span><span id="t1s_1149" class="t s3_1149">) or indirectly with a memory location (</span><span id="t1t_1149" class="t s4_1149">m16:16 </span><span id="t1u_1149" class="t s3_1149">or </span>
<span id="t1v_1149" class="t s4_1149">m16:32</span><span id="t1w_1149" class="t s3_1149">). The operand-size attribute determines the size of the offset (16 or 32 bits) in the far address. The new </span>
<span id="t1x_1149" class="t s3_1149">code segment selector and its descriptor are loaded into CS register, and the offset from the instruction is loaded </span>
<span id="t1y_1149" class="t s3_1149">into the EIP register. Note that a call gate (described in the next paragraph) can also be used to perform far call to </span>
<span id="t1z_1149" class="t s3_1149">a code segment at the same privilege level. Using this mechanism provides an extra level of indirection and is the </span>
<span id="t20_1149" class="t s3_1149">preferred method of making jumps between 16-bit and 32-bit code segments. </span>
<span id="t21_1149" class="t s3_1149">When executing a far jump through a call gate, the segment selector specified by the target operand identifies the </span>
<span id="t22_1149" class="t s3_1149">call gate. (The offset part of the target operand is ignored.) The processor then jumps to the code segment speci- </span>
<span id="t23_1149" class="t s3_1149">fied in the call gate descriptor and begins executing the instruction at the offset specified in the call gate. No stack </span>
<span id="t24_1149" class="t s3_1149">switch occurs. Here again, the target operand can specify the far address of the call gate either directly with a </span>
<span id="t25_1149" class="t s3_1149">pointer (</span><span id="t26_1149" class="t s4_1149">ptr16:16 </span><span id="t27_1149" class="t s3_1149">or </span><span id="t28_1149" class="t s4_1149">ptr16:32</span><span id="t29_1149" class="t s3_1149">) or indirectly with a memory location (</span><span id="t2a_1149" class="t s4_1149">m16:16 </span><span id="t2b_1149" class="t s3_1149">or </span><span id="t2c_1149" class="t s4_1149">m16:32</span><span id="t2d_1149" class="t s3_1149">). </span>
<span id="t2e_1149" class="t s3_1149">Executing a task switch with the JMP instruction is somewhat similar to executing a jump through a call gate. Here </span>
<span id="t2f_1149" class="t s3_1149">the target operand specifies the segment selector of the task gate for the task being switched to (and the offset </span>
<span id="t2g_1149" class="t s3_1149">part of the target operand is ignored). The task gate in turn points to the TSS for the task, which contains the </span>
<span id="t2h_1149" class="t s3_1149">segment selectors for the taskâ€™s code and stack segments. The TSS also contains the EIP value for the next instruc- </span>
<span id="t2i_1149" class="t s3_1149">tion that was to be executed before the task was suspended. This instruction pointer value is loaded into the EIP </span>
<span id="t2j_1149" class="t s3_1149">register so that the task begins executing again at this next instruction. </span>
<span id="t2k_1149" class="t s3_1149">The JMP instruction can also specify the segment selector of the TSS directly, which eliminates the indirection of the </span>
<span id="t2l_1149" class="t s3_1149">task gate. See Chapter 8 in Intel </span>
<span id="t2m_1149" class="t s7_1149">Â® </span>
<span id="t2n_1149" class="t s3_1149">64 and IA-32 Architectures Software Developerâ€™s Manual, Volume 3A, for </span>
<span id="t2o_1149" class="t s3_1149">detailed information on the mechanics of a task switch. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
