Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 30 00:24:57 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file arm_control_system_timing_summary_routed.rpt -pb arm_control_system_timing_summary_routed.pb -rpx arm_control_system_timing_summary_routed.rpx -warn_on_violation
| Design       : arm_control_system
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_ff_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.970        0.000                      0                   51        0.179        0.000                      0                   51        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.970        0.000                      0                   41        0.179        0.000                      0                   41        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.606        0.000                      0                   10        0.638        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 delay_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.966ns (31.701%)  route 2.081ns (68.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 15.485 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    clk_IBUF_BUFG
    SLICE_X89Y107        FDRE                                         r  delay_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.419     6.406 f  delay_ff_reg[19]/Q
                         net (fo=2, routed)           0.817     7.223    delay_ff_reg_n_0_[19]
    SLICE_X89Y108        LUT5 (Prop_lut5_I0_O)        0.299     7.522 f  FSM_sequential_state_ff[1]_i_5/O
                         net (fo=1, routed)           0.641     8.163    FSM_sequential_state_ff[1]_i_5_n_0
    SLICE_X89Y107        LUT6 (Prop_lut6_I5_O)        0.124     8.287 r  FSM_sequential_state_ff[1]_i_2/O
                         net (fo=28, routed)          0.623     8.910    FSM_sequential_state_ff[1]_i_2_n_0
    SLICE_X86Y106        LUT4 (Prop_lut4_I1_O)        0.124     9.034 r  FSM_sequential_state_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     9.034    state_nxt[0]
    SLICE_X86Y106        FDRE                                         r  FSM_sequential_state_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720    15.485    clk_IBUF_BUFG
    SLICE_X86Y106        FDRE                                         r  FSM_sequential_state_ff_reg[0]/C
                         clock pessimism              0.478    15.963    
                         clock uncertainty           -0.035    15.927    
    SLICE_X86Y106        FDRE (Setup_fdre_C_D)        0.077    16.004    FSM_sequential_state_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             7.019ns  (required time - arrival time)
  Source:                 delay_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.958ns (31.521%)  route 2.081ns (68.479%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 15.485 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    clk_IBUF_BUFG
    SLICE_X89Y107        FDRE                                         r  delay_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.419     6.406 f  delay_ff_reg[19]/Q
                         net (fo=2, routed)           0.817     7.223    delay_ff_reg_n_0_[19]
    SLICE_X89Y108        LUT5 (Prop_lut5_I0_O)        0.299     7.522 f  FSM_sequential_state_ff[1]_i_5/O
                         net (fo=1, routed)           0.641     8.163    FSM_sequential_state_ff[1]_i_5_n_0
    SLICE_X89Y107        LUT6 (Prop_lut6_I5_O)        0.124     8.287 r  FSM_sequential_state_ff[1]_i_2/O
                         net (fo=28, routed)          0.623     8.910    FSM_sequential_state_ff[1]_i_2_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I3_O)        0.116     9.026 r  FSM_sequential_state_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     9.026    FSM_sequential_state_ff[1]_i_1_n_0
    SLICE_X86Y106        FDRE                                         r  FSM_sequential_state_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720    15.485    clk_IBUF_BUFG
    SLICE_X86Y106        FDRE                                         r  FSM_sequential_state_ff_reg[1]/C
                         clock pessimism              0.478    15.963    
                         clock uncertainty           -0.035    15.927    
    SLICE_X86Y106        FDRE (Setup_fdre_C_D)        0.118    16.045    FSM_sequential_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         16.045    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  7.019    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 uart/tx_bitno_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.934ns (34.847%)  route 1.746ns (65.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 15.485 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X84Y106        FDCE                                         r  uart/tx_bitno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_bitno_reg[1]/Q
                         net (fo=3, routed)           0.889     7.331    uart/tx_bitno[1]
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.152     7.483 r  uart/FSM_sequential_tx_state[0]_i_2/O
                         net (fo=1, routed)           0.858     8.341    uart/tx_state__1
    SLICE_X85Y106        LUT6 (Prop_lut6_I5_O)        0.326     8.667 r  uart/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.667    uart/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X85Y106        FDCE                                         r  uart/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720    15.485    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.480    15.965    
                         clock uncertainty           -0.035    15.929    
    SLICE_X85Y106        FDCE (Setup_fdce_C_D)        0.029    15.958    uart/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.842ns (32.837%)  route 1.722ns (67.163%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDCE (Prop_fdce_C_Q)         0.419     6.406 r  uart/tx_sampler_clk_div/cnt_reg[1]/Q
                         net (fo=6, routed)           0.898     7.304    uart/tx_sampler_clk_div/cnt_reg_n_0_[1]
    SLICE_X87Y108        LUT5 (Prop_lut5_I1_O)        0.299     7.603 r  uart/tx_sampler_clk_div/cnt[8]_i_3/O
                         net (fo=4, routed)           0.824     8.427    uart/tx_sampler_clk_div/cnt[8]_i_3_n_0
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.124     8.551 r  uart/tx_sampler_clk_div/clk_i_1/O
                         net (fo=1, routed)           0.000     8.551    uart/tx_sampler_clk_div/clk_i_1_n_0
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/clk_reg/C
                         clock pessimism              0.478    15.962    
                         clock uncertainty           -0.035    15.926    
    SLICE_X87Y107        FDCE (Setup_fdce_C_D)        0.029    15.955    uart/tx_sampler_clk_div/clk_reg
  -------------------------------------------------------------------
                         required time                         15.955    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.075ns (42.180%)  route 1.474ns (57.820%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDCE (Prop_fdce_C_Q)         0.419     6.406 r  uart/tx_sampler_clk_div/cnt_reg[1]/Q
                         net (fo=6, routed)           0.898     7.304    uart/tx_sampler_clk_div/cnt_reg_n_0_[1]
    SLICE_X87Y108        LUT4 (Prop_lut4_I2_O)        0.324     7.628 r  uart/tx_sampler_clk_div/cnt[4]_i_2/O
                         net (fo=1, routed)           0.576     8.203    uart/tx_sampler_clk_div/cnt[4]_i_2_n_0
    SLICE_X87Y107        LUT6 (Prop_lut6_I4_O)        0.332     8.535 r  uart/tx_sampler_clk_div/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.535    uart/tx_sampler_clk_div/cnt[4]
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[4]/C
                         clock pessimism              0.478    15.962    
                         clock uncertainty           -0.035    15.926    
    SLICE_X87Y107        FDCE (Setup_fdce_C_D)        0.031    15.957    uart/tx_sampler_clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.957    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 uart/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.718ns (33.995%)  route 1.394ns (66.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X84Y105        FDCE                                         r  uart/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.419     6.406 f  uart/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=9, routed)           1.204     7.610    uart/tx_state__0[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.909 r  uart/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.190     8.099    uart/tx_data_0
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/clk_IBUF_BUFG
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[0]/C
                         clock pessimism              0.477    15.961    
                         clock uncertainty           -0.035    15.925    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.205    15.720    uart/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 uart/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.718ns (33.995%)  route 1.394ns (66.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X84Y105        FDCE                                         r  uart/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.419     6.406 f  uart/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=9, routed)           1.204     7.610    uart/tx_state__0[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.909 r  uart/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.190     8.099    uart/tx_data_0
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/clk_IBUF_BUFG
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[1]/C
                         clock pessimism              0.477    15.961    
                         clock uncertainty           -0.035    15.925    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.205    15.720    uart/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 uart/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.718ns (33.995%)  route 1.394ns (66.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X84Y105        FDCE                                         r  uart/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.419     6.406 f  uart/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=9, routed)           1.204     7.610    uart/tx_state__0[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.909 r  uart/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.190     8.099    uart/tx_data_0
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/clk_IBUF_BUFG
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[2]/C
                         clock pessimism              0.477    15.961    
                         clock uncertainty           -0.035    15.925    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.205    15.720    uart/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 uart/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.718ns (33.995%)  route 1.394ns (66.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X84Y105        FDCE                                         r  uart/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.419     6.406 f  uart/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=9, routed)           1.204     7.610    uart/tx_state__0[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.909 r  uart/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.190     8.099    uart/tx_data_0
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/clk_IBUF_BUFG
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[3]/C
                         clock pessimism              0.477    15.961    
                         clock uncertainty           -0.035    15.925    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.205    15.720    uart/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 uart/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.718ns (33.995%)  route 1.394ns (66.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X84Y105        FDCE                                         r  uart/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.419     6.406 f  uart/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=9, routed)           1.204     7.610    uart/tx_state__0[2]
    SLICE_X84Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.909 r  uart/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.190     8.099    uart/tx_data_0
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/clk_IBUF_BUFG
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[4]/C
                         clock pessimism              0.477    15.961    
                         clock uncertainty           -0.035    15.925    
    SLICE_X85Y107        FDCE (Setup_fdce_C_CE)      -0.205    15.720    uart/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.720    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  7.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_buf_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/clk_IBUF_BUFG
    SLICE_X85Y107        FDCE                                         r  uart/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.097     1.988    uart/tx_data_reg_n_0_[0]
    SLICE_X84Y107        LUT3 (Prop_lut3_I1_O)        0.045     2.033 r  uart/tx_buf_i_2/O
                         net (fo=1, routed)           0.000     2.033    uart/tx_buf_i_2_n_0
    SLICE_X84Y107        FDPE                                         r  uart/tx_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.937     2.279    uart/clk_IBUF_BUFG
    SLICE_X84Y107        FDPE                                         r  uart/tx_buf_reg/C
                         clock pessimism             -0.516     1.764    
    SLICE_X84Y107        FDPE (Hold_fdpe_C_D)         0.091     1.855    uart/tx_buf_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart/tx_strobereg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_strobereg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.206%)  route 0.133ns (44.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/clk_IBUF_BUFG
    SLICE_X86Y107        FDCE                                         r  uart/tx_strobereg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDCE (Prop_fdce_C_Q)         0.164     1.915 r  uart/tx_strobereg_reg[0]/Q
                         net (fo=7, routed)           0.133     2.048    uart/tx_strobereg[0]
    SLICE_X84Y106        FDCE                                         r  uart/tx_strobereg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/clk_IBUF_BUFG
    SLICE_X84Y106        FDCE                                         r  uart/tx_strobereg_reg[1]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.070     1.857    uart/tx_strobereg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart/tx_sampler_clk_div/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_strobereg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_sampler_clk_div/clk_reg/Q
                         net (fo=2, routed)           0.128     2.019    uart/tx_sampler_clk_div_n_0
    SLICE_X86Y107        FDCE                                         r  uart/tx_strobereg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/clk_IBUF_BUFG
    SLICE_X86Y107        FDCE                                         r  uart/tx_strobereg_reg[0]/C
                         clock pessimism             -0.517     1.764    
    SLICE_X86Y107        FDCE (Hold_fdce_C_D)         0.059     1.823    uart/tx_strobereg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.838%)  route 0.125ns (40.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_sampler_clk_div/cnt_reg[4]/Q
                         net (fo=3, routed)           0.125     2.016    uart/tx_sampler_clk_div/cnt_reg_n_0_[4]
    SLICE_X87Y108        LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  uart/tx_sampler_clk_div/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.061    uart/tx_sampler_clk_div/cnt[5]
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[5]/C
                         clock pessimism             -0.514     1.767    
    SLICE_X87Y108        FDCE (Hold_fdce_C_D)         0.092     1.859    uart/tx_sampler_clk_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.640%)  route 0.142ns (43.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_sampler_clk_div/cnt_reg[5]/Q
                         net (fo=6, routed)           0.142     2.034    uart/tx_sampler_clk_div/cnt_reg_n_0_[5]
    SLICE_X87Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.079 r  uart/tx_sampler_clk_div/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.079    uart/tx_sampler_clk_div/cnt[4]
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[4]/C
                         clock pessimism             -0.514     1.767    
    SLICE_X87Y107        FDCE (Hold_fdce_C_D)         0.092     1.859    uart/tx_sampler_clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.468%)  route 0.143ns (43.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_sampler_clk_div/cnt_reg[5]/Q
                         net (fo=6, routed)           0.143     2.035    uart/tx_sampler_clk_div/cnt_reg_n_0_[5]
    SLICE_X87Y107        LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  uart/tx_sampler_clk_div/clk_i_1/O
                         net (fo=1, routed)           0.000     2.080    uart/tx_sampler_clk_div/clk_i_1_n_0
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/clk_reg/C
                         clock pessimism             -0.514     1.767    
    SLICE_X87Y107        FDCE (Hold_fdce_C_D)         0.091     1.858    uart/tx_sampler_clk_div/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bitno_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=10, routed)          0.156     2.048    uart/tx_state__0[0]
    SLICE_X84Y106        LUT6 (Prop_lut6_I4_O)        0.045     2.093 r  uart/tx_bitno[0]_i_1/O
                         net (fo=1, routed)           0.000     2.093    uart/tx_bitno[0]_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  uart/tx_bitno_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/clk_IBUF_BUFG
    SLICE_X84Y106        FDCE                                         r  uart/tx_bitno_reg[0]/C
                         clock pessimism             -0.516     1.765    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.092     1.857    uart/tx_bitno_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.949%)  route 0.146ns (44.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_sampler_clk_div/cnt_reg[6]/Q
                         net (fo=5, routed)           0.146     2.038    uart/tx_sampler_clk_div/cnt_reg_n_0_[6]
    SLICE_X87Y107        LUT4 (Prop_lut4_I3_O)        0.045     2.083 r  uart/tx_sampler_clk_div/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.083    uart/tx_sampler_clk_div/cnt[7]
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[7]/C
                         clock pessimism             -0.530     1.751    
    SLICE_X87Y107        FDCE (Hold_fdce_C_D)         0.092     1.843    uart/tx_sampler_clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_sampler_clk_div/cnt_reg[0]/Q
                         net (fo=7, routed)           0.179     2.071    uart/tx_sampler_clk_div/cnt_reg_n_0_[0]
    SLICE_X87Y108        LUT2 (Prop_lut2_I1_O)        0.042     2.113 r  uart/tx_sampler_clk_div/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.113    uart/tx_sampler_clk_div/cnt[1]
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[1]/C
                         clock pessimism             -0.530     1.751    
    SLICE_X87Y108        FDCE (Hold_fdce_C_D)         0.107     1.858    uart/tx_sampler_clk_div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uart/tx_sampler_clk_div/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.260%)  route 0.181ns (49.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.664     1.751    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart/tx_sampler_clk_div/cnt_reg[7]/Q
                         net (fo=5, routed)           0.181     2.073    uart/tx_sampler_clk_div/cnt_reg_n_0_[7]
    SLICE_X87Y107        LUT5 (Prop_lut5_I3_O)        0.042     2.115 r  uart/tx_sampler_clk_div/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.115    uart/tx_sampler_clk_div/cnt[8]_i_1_n_0
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[8]/C
                         clock pessimism             -0.530     1.751    
    SLICE_X87Y107        FDCE (Hold_fdce_C_D)         0.107     1.858    uart/tx_sampler_clk_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y106   FSM_sequential_state_ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y106   FSM_sequential_state_ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y106   delay_ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y106   delay_ff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y105   delay_ff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y105   delay_ff_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y106   delay_ff_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y107   delay_ff_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y106   delay_ff_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y106   FSM_sequential_state_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y106   FSM_sequential_state_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   delay_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   delay_ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y105   delay_ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y105   delay_ff_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   delay_ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y107   delay_ff_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y106   delay_ff_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y107   delay_ff_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y106   FSM_sequential_state_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y106   FSM_sequential_state_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   delay_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   delay_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y105   delay_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y105   delay_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y106   delay_ff_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y107   delay_ff_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y106   delay_ff_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y107   delay_ff_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.580ns (30.666%)  route 1.311ns (69.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.681     7.878    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/clk_reg/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/clk_reg
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.580ns (30.666%)  route 1.311ns (69.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.681     7.878    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[4]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.580ns (30.666%)  route 1.311ns (69.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.681     7.878    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[6]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.580ns (30.666%)  route 1.311ns (69.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.681     7.878    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[7]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.580ns (30.666%)  route 1.311ns (69.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.681     7.878    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[8]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y107        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.589%)  route 1.147ns (66.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.516     7.713    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[0]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y108        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.589%)  route 1.147ns (66.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.516     7.713    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[1]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y108        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.589%)  route 1.147ns (66.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.516     7.713    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[2]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y108        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.589%)  route 1.147ns (66.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.516     7.713    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[3]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y108        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.589%)  route 1.147ns (66.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 15.484 - 10.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.913     5.987    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.456     6.443 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.630     7.073    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.197 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.516     7.713    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719    15.484    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[5]/C
                         clock pessimism              0.441    15.925    
                         clock uncertainty           -0.035    15.889    
    SLICE_X87Y108        FDCE (Recov_fdce_C_CLR)     -0.405    15.484    uart/tx_sampler_clk_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.187     2.332    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[0]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.187     2.332    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[1]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.187     2.332    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[2]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.187     2.332    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[3]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.028%)  route 0.395ns (67.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.187     2.332    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y108        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y108        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[5]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.646%)  route 0.463ns (71.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.256     2.401    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/clk_reg/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.646%)  route 0.463ns (71.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.256     2.401    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[4]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.646%)  route 0.463ns (71.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.256     2.401    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[6]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.646%)  route 0.463ns (71.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.256     2.401    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[7]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 uart/tx_sampler_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_sampler_clk_div/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.646%)  route 0.463ns (71.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.665     1.752    uart/clk_IBUF_BUFG
    SLICE_X85Y106        FDCE                                         r  uart/tx_sampler_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.893 r  uart/tx_sampler_reset_reg/Q
                         net (fo=2, routed)           0.207     2.100    uart/tx_sampler_clk_div/tx_sampler_reset
    SLICE_X85Y106        LUT1 (Prop_lut1_I0_O)        0.045     2.145 f  uart/tx_sampler_clk_div/cnt[8]_i_2/O
                         net (fo=10, routed)          0.256     2.401    uart/tx_sampler_clk_div/cnt[8]_i_2_n_0
    SLICE_X87Y107        FDCE                                         f  uart/tx_sampler_clk_div/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.938     2.280    uart/tx_sampler_clk_div/clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  uart/tx_sampler_clk_div/cnt_reg[8]/C
                         clock pessimism             -0.494     1.787    
    SLICE_X87Y107        FDCE (Remov_fdce_C_CLR)     -0.092     1.695    uart/tx_sampler_clk_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.706    





