
DT_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002890  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08002a18  08002a18  00003a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b48  08002b48  000051e4  2**0
                  CONTENTS
  4 .ARM          00000000  08002b48  08002b48  000051e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b48  08002b48  000051e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b48  08002b48  00003b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b4c  08002b4c  00003b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000011e4  20000000  08002b50  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000051e4  2**0
                  CONTENTS
 10 .bss          000001c0  200011e4  200011e4  000051e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200013a4  200013a4  000051e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000051e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000088d9  00000000  00000000  00005214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001546  00000000  00000000  0000daed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000938  00000000  00000000  0000f038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f4b6  00000000  00000000  0000f970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a7aa  00000000  00000000  0002ee26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be187  00000000  00000000  000395d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f7757  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 0000070b  00000000  00000000  000f779a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002900  00000000  00000000  000f7ea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  000fa7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200011e4 	.word	0x200011e4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002a00 	.word	0x08002a00

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200011e8 	.word	0x200011e8
 80001c4:	08002a00 	.word	0x08002a00

080001c8 <buildTree>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
TreeNodeIndex buildTree(int index[DEPTH][1 << (DEPTH-1)], float condition[DEPTH][1 << (DEPTH-1)], int * results, int level, int rowNumber){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af02      	add	r7, sp, #8
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	607a      	str	r2, [r7, #4]
 80001d4:	603b      	str	r3, [r7, #0]
    TreeNodeIndex node = (TreeNodeIndex)malloc(sizeof(TreeNode));
 80001d6:	201c      	movs	r0, #28
 80001d8:	f002 fb0a 	bl	80027f0 <malloc>
 80001dc:	4603      	mov	r3, r0
 80001de:	617b      	str	r3, [r7, #20]
    if (!node) {
 80001e0:	697b      	ldr	r3, [r7, #20]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d101      	bne.n	80001ea <buildTree+0x22>
        return NULL;
 80001e6:	2300      	movs	r3, #0
 80001e8:	e048      	b.n	800027c <buildTree+0xb4>
    }
    node -> level = level;
 80001ea:	697b      	ldr	r3, [r7, #20]
 80001ec:	683a      	ldr	r2, [r7, #0]
 80001ee:	60da      	str	r2, [r3, #12]
    node -> rowNumber = rowNumber;
 80001f0:	697b      	ldr	r3, [r7, #20]
 80001f2:	6a3a      	ldr	r2, [r7, #32]
 80001f4:	611a      	str	r2, [r3, #16]
    if (level >= DEPTH){
 80001f6:	683b      	ldr	r3, [r7, #0]
 80001f8:	2b05      	cmp	r3, #5
 80001fa:	dd0e      	ble.n	800021a <buildTree+0x52>
        node->result = results[rowNumber];
 80001fc:	6a3b      	ldr	r3, [r7, #32]
 80001fe:	009b      	lsls	r3, r3, #2
 8000200:	687a      	ldr	r2, [r7, #4]
 8000202:	4413      	add	r3, r2
 8000204:	681a      	ldr	r2, [r3, #0]
 8000206:	697b      	ldr	r3, [r7, #20]
 8000208:	609a      	str	r2, [r3, #8]
        node->below = NULL;
 800020a:	697b      	ldr	r3, [r7, #20]
 800020c:	2200      	movs	r2, #0
 800020e:	615a      	str	r2, [r3, #20]
        node->over = NULL;
 8000210:	697b      	ldr	r3, [r7, #20]
 8000212:	2200      	movs	r2, #0
 8000214:	619a      	str	r2, [r3, #24]
        return node;
 8000216:	697b      	ldr	r3, [r7, #20]
 8000218:	e030      	b.n	800027c <buildTree+0xb4>
    }
    node->index = index[level][rowNumber];
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	01db      	lsls	r3, r3, #7
 800021e:	68fa      	ldr	r2, [r7, #12]
 8000220:	4413      	add	r3, r2
 8000222:	6a3a      	ldr	r2, [r7, #32]
 8000224:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000228:	697b      	ldr	r3, [r7, #20]
 800022a:	605a      	str	r2, [r3, #4]
    node->condition = condition[level][rowNumber];
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	01db      	lsls	r3, r3, #7
 8000230:	68ba      	ldr	r2, [r7, #8]
 8000232:	441a      	add	r2, r3
 8000234:	6a3b      	ldr	r3, [r7, #32]
 8000236:	009b      	lsls	r3, r3, #2
 8000238:	4413      	add	r3, r2
 800023a:	681a      	ldr	r2, [r3, #0]
 800023c:	697b      	ldr	r3, [r7, #20]
 800023e:	601a      	str	r2, [r3, #0]
    node->below = buildTree(index, condition, results, level+1, rowNumber*2);
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	1c5a      	adds	r2, r3, #1
 8000244:	6a3b      	ldr	r3, [r7, #32]
 8000246:	005b      	lsls	r3, r3, #1
 8000248:	9300      	str	r3, [sp, #0]
 800024a:	4613      	mov	r3, r2
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	68b9      	ldr	r1, [r7, #8]
 8000250:	68f8      	ldr	r0, [r7, #12]
 8000252:	f7ff ffb9 	bl	80001c8 <buildTree>
 8000256:	4602      	mov	r2, r0
 8000258:	697b      	ldr	r3, [r7, #20]
 800025a:	615a      	str	r2, [r3, #20]
    node->over = buildTree(index, condition, results, level+1, rowNumber*2 + 1);
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	1c5a      	adds	r2, r3, #1
 8000260:	6a3b      	ldr	r3, [r7, #32]
 8000262:	005b      	lsls	r3, r3, #1
 8000264:	3301      	adds	r3, #1
 8000266:	9300      	str	r3, [sp, #0]
 8000268:	4613      	mov	r3, r2
 800026a:	687a      	ldr	r2, [r7, #4]
 800026c:	68b9      	ldr	r1, [r7, #8]
 800026e:	68f8      	ldr	r0, [r7, #12]
 8000270:	f7ff ffaa 	bl	80001c8 <buildTree>
 8000274:	4602      	mov	r2, r0
 8000276:	697b      	ldr	r3, [r7, #20]
 8000278:	619a      	str	r2, [r3, #24]
    return node;
 800027a:	697b      	ldr	r3, [r7, #20]
}
 800027c:	4618      	mov	r0, r3
 800027e:	3718      	adds	r7, #24
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}

08000284 <initTree>:

TreeNodeIndex initTree(){
 8000284:	b580      	push	{r7, lr}
 8000286:	f5ad 6de2 	sub.w	sp, sp, #1808	@ 0x710
 800028a:	af02      	add	r7, sp, #8
	int index[DEPTH][1 << (DEPTH-1)] =  {
 800028c:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000290:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8000294:	4618      	mov	r0, r3
 8000296:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800029a:	461a      	mov	r2, r3
 800029c:	2100      	movs	r1, #0
 800029e:	f002 fb5d 	bl	800295c <memset>
 80002a2:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80002a6:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80002aa:	220a      	movs	r2, #10
 80002ac:	601a      	str	r2, [r3, #0]
 80002ae:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80002b2:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80002b6:	2202      	movs	r2, #2
 80002b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80002bc:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80002c0:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80002c4:	2201      	movs	r2, #1
 80002c6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 80002ca:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80002ce:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80002d2:	2204      	movs	r2, #4
 80002d4:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 80002d8:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80002dc:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80002e0:	2203      	movs	r2, #3
 80002e2:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
 80002e6:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80002ea:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80002ee:	2209      	movs	r2, #9
 80002f0:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
 80002f4:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80002f8:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 80002fc:	220a      	movs	r2, #10
 80002fe:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
 8000302:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000306:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 800030a:	2201      	movs	r2, #1
 800030c:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
 8000310:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000314:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8000318:	2209      	movs	r2, #9
 800031a:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
 800031e:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000322:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8000326:	2206      	movs	r2, #6
 8000328:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
 800032c:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000330:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8000334:	2207      	movs	r2, #7
 8000336:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
		{0,0,1,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
		{0,0,0,0,3,9,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
		{0,0,0,0,0,0,0,0,0,0,0,0,0,9,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
		{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0},
	};
	float condition[DEPTH][1 << (DEPTH-1)] =   {
 800033a:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 800033e:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 8000342:	4618      	mov	r0, r3
 8000344:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000348:	461a      	mov	r2, r3
 800034a:	2100      	movs	r1, #0
 800034c:	f002 fb06 	bl	800295c <memset>
 8000350:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000354:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 8000358:	4a33      	ldr	r2, [pc, #204]	@ (8000428 <initTree+0x1a4>)
 800035a:	601a      	str	r2, [r3, #0]
 800035c:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000360:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 8000364:	4a31      	ldr	r2, [pc, #196]	@ (800042c <initTree+0x1a8>)
 8000366:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800036a:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 800036e:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 8000372:	4a2f      	ldr	r2, [pc, #188]	@ (8000430 <initTree+0x1ac>)
 8000374:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8000378:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 800037c:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 8000380:	4a2c      	ldr	r2, [pc, #176]	@ (8000434 <initTree+0x1b0>)
 8000382:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8000386:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 800038a:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 800038e:	4a2a      	ldr	r2, [pc, #168]	@ (8000438 <initTree+0x1b4>)
 8000390:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
 8000394:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 8000398:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 800039c:	4a27      	ldr	r2, [pc, #156]	@ (800043c <initTree+0x1b8>)
 800039e:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
 80003a2:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80003a6:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 80003aa:	4a25      	ldr	r2, [pc, #148]	@ (8000440 <initTree+0x1bc>)
 80003ac:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
 80003b0:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80003b4:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 80003b8:	4a22      	ldr	r2, [pc, #136]	@ (8000444 <initTree+0x1c0>)
 80003ba:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
 80003be:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80003c2:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 80003c6:	4a20      	ldr	r2, [pc, #128]	@ (8000448 <initTree+0x1c4>)
 80003c8:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
 80003cc:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80003d0:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 80003d4:	4a1d      	ldr	r2, [pc, #116]	@ (800044c <initTree+0x1c8>)
 80003d6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
 80003da:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80003de:	f2a3 6304 	subw	r3, r3, #1540	@ 0x604
 80003e2:	4a1b      	ldr	r2, [pc, #108]	@ (8000450 <initTree+0x1cc>)
 80003e4:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
		{0,0,9.5,23.94119167327881,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
		{0,0,0,0,21.209446907043457,0.048063503578305244,0.05069274269044399,5.5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
		{0,0,0,0,0,0,0,0,0,0,0,0,0,0.07197032496333122,54.67359733581543,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0},
		{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,61.73231315612793,0,0},
	};
    int results[1 << (DEPTH)] = {2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,0,0,0,1,1,1,1,3,3,3,3,2,2,2,2,1,1,1,1,0,0,1,1,0,0,1,0,0,0,0,0};
 80003e8:	f507 63e1 	add.w	r3, r7, #1800	@ 0x708
 80003ec:	f2a3 7304 	subw	r3, r3, #1796	@ 0x704
 80003f0:	4a18      	ldr	r2, [pc, #96]	@ (8000454 <initTree+0x1d0>)
 80003f2:	4618      	mov	r0, r3
 80003f4:	4611      	mov	r1, r2
 80003f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003fa:	461a      	mov	r2, r3
 80003fc:	f002 faf2 	bl	80029e4 <memcpy>
    TreeNodeIndex tree = buildTree(index, condition, results, 0, 0);
 8000400:	1d3a      	adds	r2, r7, #4
 8000402:	f507 7182 	add.w	r1, r7, #260	@ 0x104
 8000406:	f207 4004 	addw	r0, r7, #1028	@ 0x404
 800040a:	2300      	movs	r3, #0
 800040c:	9300      	str	r3, [sp, #0]
 800040e:	2300      	movs	r3, #0
 8000410:	f7ff feda 	bl	80001c8 <buildTree>
 8000414:	f8c7 0704 	str.w	r0, [r7, #1796]	@ 0x704
    return tree;
 8000418:	f8d7 3704 	ldr.w	r3, [r7, #1796]	@ 0x704
}
 800041c:	4618      	mov	r0, r3
 800041e:	f507 67e1 	add.w	r7, r7, #1800	@ 0x708
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	3cdbd528 	.word	0x3cdbd528
 800042c:	41a70ed4 	.word	0x41a70ed4
 8000430:	41180000 	.word	0x41180000
 8000434:	41bf8790 	.word	0x41bf8790
 8000438:	41a9acf2 	.word	0x41a9acf2
 800043c:	3d44de3c 	.word	0x3d44de3c
 8000440:	3d4fa332 	.word	0x3d4fa332
 8000444:	40b00000 	.word	0x40b00000
 8000448:	3d93652e 	.word	0x3d93652e
 800044c:	425ab1c4 	.word	0x425ab1c4
 8000450:	4276ede4 	.word	0x4276ede4
 8000454:	08002a18 	.word	0x08002a18

08000458 <getResult>:

int getResult(float * data, TreeNodeIndex initTree){
 8000458:	b480      	push	{r7}
 800045a:	b085      	sub	sp, #20
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
 8000460:	6039      	str	r1, [r7, #0]
    TreeNodeIndex node = initTree;
 8000462:	683b      	ldr	r3, [r7, #0]
 8000464:	60fb      	str	r3, [r7, #12]
    while(node->below!=NULL){
 8000466:	e015      	b.n	8000494 <getResult+0x3c>
        if(data[node->index]>node->condition){
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	685b      	ldr	r3, [r3, #4]
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	687a      	ldr	r2, [r7, #4]
 8000470:	4413      	add	r3, r2
 8000472:	ed93 7a00 	vldr	s14, [r3]
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	edd3 7a00 	vldr	s15, [r3]
 800047c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000484:	dd03      	ble.n	800048e <getResult+0x36>
            node = node->over;
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	60fb      	str	r3, [r7, #12]
 800048c:	e002      	b.n	8000494 <getResult+0x3c>
        }
        else{
            node = node->below;
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	60fb      	str	r3, [r7, #12]
    while(node->below!=NULL){
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	695b      	ldr	r3, [r3, #20]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d1e5      	bne.n	8000468 <getResult+0x10>
        }
    }
    return node->result;
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	689b      	ldr	r3, [r3, #8]
}
 80004a0:	4618      	mov	r0, r3
 80004a2:	3714      	adds	r7, #20
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr

080004ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	TREE = initTree();
 80004b0:	f7ff fee8 	bl	8000284 <initTree>
 80004b4:	4603      	mov	r3, r0
 80004b6:	4a06      	ldr	r2, [pc, #24]	@ (80004d0 <main+0x24>)
 80004b8:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ba:	f000 f9c1 	bl	8000840 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004be:	f000 f80b 	bl	80004d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 80004c2:	f000 f845 	bl	8000550 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80004c6:	4803      	ldr	r0, [pc, #12]	@ (80004d4 <main+0x28>)
 80004c8:	f001 fd98 	bl	8001ffc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004cc:	bf00      	nop
 80004ce:	e7fd      	b.n	80004cc <main+0x20>
 80004d0:	2000124c 	.word	0x2000124c
 80004d4:	20001200 	.word	0x20001200

080004d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b090      	sub	sp, #64	@ 0x40
 80004dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004de:	f107 0318 	add.w	r3, r7, #24
 80004e2:	2228      	movs	r2, #40	@ 0x28
 80004e4:	2100      	movs	r1, #0
 80004e6:	4618      	mov	r0, r3
 80004e8:	f002 fa38 	bl	800295c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
 80004f2:	605a      	str	r2, [r3, #4]
 80004f4:	609a      	str	r2, [r3, #8]
 80004f6:	60da      	str	r2, [r3, #12]
 80004f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004fa:	2302      	movs	r3, #2
 80004fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004fe:	2301      	movs	r3, #1
 8000500:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000502:	2310      	movs	r3, #16
 8000504:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000506:	2300      	movs	r3, #0
 8000508:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800050a:	f107 0318 	add.w	r3, r7, #24
 800050e:	4618      	mov	r0, r3
 8000510:	f000 fb0e 	bl	8000b30 <HAL_RCC_OscConfig>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800051a:	f000 f897 	bl	800064c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800051e:	230f      	movs	r3, #15
 8000520:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000522:	2300      	movs	r3, #0
 8000524:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000526:	2300      	movs	r3, #0
 8000528:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800052a:	2300      	movs	r3, #0
 800052c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800052e:	2300      	movs	r3, #0
 8000530:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f001 fb38 	bl	8001bac <HAL_RCC_ClockConfig>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000542:	f000 f883 	bl	800064c <Error_Handler>
  }
}
 8000546:	bf00      	nop
 8000548:	3740      	adds	r7, #64	@ 0x40
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
	...

08000550 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000556:	f107 0310 	add.w	r3, r7, #16
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800056e:	4b1e      	ldr	r3, [pc, #120]	@ (80005e8 <MX_TIM2_Init+0x98>)
 8000570:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000574:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8000576:	4b1c      	ldr	r3, [pc, #112]	@ (80005e8 <MX_TIM2_Init+0x98>)
 8000578:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800057c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800057e:	4b1a      	ldr	r3, [pc, #104]	@ (80005e8 <MX_TIM2_Init+0x98>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8000584:	4b18      	ldr	r3, [pc, #96]	@ (80005e8 <MX_TIM2_Init+0x98>)
 8000586:	f241 3287 	movw	r2, #4999	@ 0x1387
 800058a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800058c:	4b16      	ldr	r3, [pc, #88]	@ (80005e8 <MX_TIM2_Init+0x98>)
 800058e:	2200      	movs	r2, #0
 8000590:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000592:	4b15      	ldr	r3, [pc, #84]	@ (80005e8 <MX_TIM2_Init+0x98>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000598:	4813      	ldr	r0, [pc, #76]	@ (80005e8 <MX_TIM2_Init+0x98>)
 800059a:	f001 fcd7 	bl	8001f4c <HAL_TIM_Base_Init>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80005a4:	f000 f852 	bl	800064c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005ae:	f107 0310 	add.w	r3, r7, #16
 80005b2:	4619      	mov	r1, r3
 80005b4:	480c      	ldr	r0, [pc, #48]	@ (80005e8 <MX_TIM2_Init+0x98>)
 80005b6:	f001 fe7f 	bl	80022b8 <HAL_TIM_ConfigClockSource>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80005c0:	f000 f844 	bl	800064c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005c4:	2300      	movs	r3, #0
 80005c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005c8:	2300      	movs	r3, #0
 80005ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	4619      	mov	r1, r3
 80005d0:	4805      	ldr	r0, [pc, #20]	@ (80005e8 <MX_TIM2_Init+0x98>)
 80005d2:	f002 f881 	bl	80026d8 <HAL_TIMEx_MasterConfigSynchronization>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80005dc:	f000 f836 	bl	800064c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005e0:	bf00      	nop
 80005e2:	3720      	adds	r7, #32
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20001200 	.word	0x20001200

080005ec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80005fc:	d11c      	bne.n	8000638 <HAL_TIM_PeriodElapsedCallback+0x4c>
    {
    	int inferenceResult = getResult(data_array[currentData], TREE);
 80005fe:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	222c      	movs	r2, #44	@ 0x2c
 8000604:	fb02 f303 	mul.w	r3, r2, r3
 8000608:	4a0e      	ldr	r2, [pc, #56]	@ (8000644 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800060a:	4413      	add	r3, r2
 800060c:	4a0e      	ldr	r2, [pc, #56]	@ (8000648 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800060e:	6812      	ldr	r2, [r2, #0]
 8000610:	4611      	mov	r1, r2
 8000612:	4618      	mov	r0, r3
 8000614:	f7ff ff20 	bl	8000458 <getResult>
 8000618:	60f8      	str	r0, [r7, #12]
    	if (currentData<=DATA_ROWS){
 800061a:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b66      	cmp	r3, #102	@ 0x66
 8000620:	dc05      	bgt.n	800062e <HAL_TIM_PeriodElapsedCallback+0x42>
    		currentData++;
 8000622:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	3301      	adds	r3, #1
 8000628:	4a05      	ldr	r2, [pc, #20]	@ (8000640 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	e002      	b.n	8000634 <HAL_TIM_PeriodElapsedCallback+0x48>
    	} else currentData = 0;
 800062e:	4b04      	ldr	r3, [pc, #16]	@ (8000640 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
    	if (inferenceResult > 0) inferenceResult = inferenceResult;
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	2b00      	cmp	r3, #0
    }
}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20001250 	.word	0x20001250
 8000644:	20000000 	.word	0x20000000
 8000648:	2000124c 	.word	0x2000124c

0800064c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000650:	b672      	cpsid	i
}
 8000652:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <Error_Handler+0x8>

08000658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800065e:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <HAL_MspInit+0x44>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	4a0e      	ldr	r2, [pc, #56]	@ (800069c <HAL_MspInit+0x44>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6193      	str	r3, [r2, #24]
 800066a:	4b0c      	ldr	r3, [pc, #48]	@ (800069c <HAL_MspInit+0x44>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000676:	4b09      	ldr	r3, [pc, #36]	@ (800069c <HAL_MspInit+0x44>)
 8000678:	69db      	ldr	r3, [r3, #28]
 800067a:	4a08      	ldr	r2, [pc, #32]	@ (800069c <HAL_MspInit+0x44>)
 800067c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000680:	61d3      	str	r3, [r2, #28]
 8000682:	4b06      	ldr	r3, [pc, #24]	@ (800069c <HAL_MspInit+0x44>)
 8000684:	69db      	ldr	r3, [r3, #28]
 8000686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800068e:	bf00      	nop
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	40021000 	.word	0x40021000

080006a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006b0:	d113      	bne.n	80006da <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <HAL_TIM_Base_MspInit+0x44>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	4a0b      	ldr	r2, [pc, #44]	@ (80006e4 <HAL_TIM_Base_MspInit+0x44>)
 80006b8:	f043 0301 	orr.w	r3, r3, #1
 80006bc:	61d3      	str	r3, [r2, #28]
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <HAL_TIM_Base_MspInit+0x44>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2100      	movs	r1, #0
 80006ce:	201c      	movs	r0, #28
 80006d0:	f000 f9f7 	bl	8000ac2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006d4:	201c      	movs	r0, #28
 80006d6:	f000 fa10 	bl	8000afa <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80006da:	bf00      	nop
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40021000 	.word	0x40021000

080006e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006ec:	bf00      	nop
 80006ee:	e7fd      	b.n	80006ec <NMI_Handler+0x4>

080006f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <HardFault_Handler+0x4>

080006f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <MemManage_Handler+0x4>

08000700 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000704:	bf00      	nop
 8000706:	e7fd      	b.n	8000704 <BusFault_Handler+0x4>

08000708 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800070c:	bf00      	nop
 800070e:	e7fd      	b.n	800070c <UsageFault_Handler+0x4>

08000710 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr

0800071e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800071e:	b480      	push	{r7}
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000722:	bf00      	nop
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr

0800073a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800073e:	f000 f8c5 	bl	80008cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800074c:	4802      	ldr	r0, [pc, #8]	@ (8000758 <TIM2_IRQHandler+0x10>)
 800074e:	f001 fcb1 	bl	80020b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20001200 	.word	0x20001200

0800075c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000764:	4a14      	ldr	r2, [pc, #80]	@ (80007b8 <_sbrk+0x5c>)
 8000766:	4b15      	ldr	r3, [pc, #84]	@ (80007bc <_sbrk+0x60>)
 8000768:	1ad3      	subs	r3, r2, r3
 800076a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <_sbrk+0x64>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d102      	bne.n	800077e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <_sbrk+0x64>)
 800077a:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <_sbrk+0x68>)
 800077c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <_sbrk+0x64>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4413      	add	r3, r2
 8000786:	693a      	ldr	r2, [r7, #16]
 8000788:	429a      	cmp	r2, r3
 800078a:	d207      	bcs.n	800079c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800078c:	f002 f8fe 	bl	800298c <__errno>
 8000790:	4603      	mov	r3, r0
 8000792:	220c      	movs	r2, #12
 8000794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
 800079a:	e009      	b.n	80007b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800079c:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <_sbrk+0x64>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007a2:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <_sbrk+0x64>)
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	4a05      	ldr	r2, [pc, #20]	@ (80007c0 <_sbrk+0x64>)
 80007ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007ae:	68fb      	ldr	r3, [r7, #12]
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	20003000 	.word	0x20003000
 80007bc:	00000400 	.word	0x00000400
 80007c0:	20001254 	.word	0x20001254
 80007c4:	200013a8 	.word	0x200013a8

080007c8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007cc:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <SystemInit+0x20>)
 80007ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007d2:	4a05      	ldr	r2, [pc, #20]	@ (80007e8 <SystemInit+0x20>)
 80007d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000824 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80007f0:	f7ff ffea 	bl	80007c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007f4:	480c      	ldr	r0, [pc, #48]	@ (8000828 <LoopForever+0x6>)
  ldr r1, =_edata
 80007f6:	490d      	ldr	r1, [pc, #52]	@ (800082c <LoopForever+0xa>)
  ldr r2, =_sidata
 80007f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000830 <LoopForever+0xe>)
  movs r3, #0
 80007fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007fc:	e002      	b.n	8000804 <LoopCopyDataInit>

080007fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000802:	3304      	adds	r3, #4

08000804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000808:	d3f9      	bcc.n	80007fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800080a:	4a0a      	ldr	r2, [pc, #40]	@ (8000834 <LoopForever+0x12>)
  ldr r4, =_ebss
 800080c:	4c0a      	ldr	r4, [pc, #40]	@ (8000838 <LoopForever+0x16>)
  movs r3, #0
 800080e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000810:	e001      	b.n	8000816 <LoopFillZerobss>

08000812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000814:	3204      	adds	r2, #4

08000816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000818:	d3fb      	bcc.n	8000812 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800081a:	f002 f8bd 	bl	8002998 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800081e:	f7ff fe45 	bl	80004ac <main>

08000822 <LoopForever>:

LoopForever:
    b LoopForever
 8000822:	e7fe      	b.n	8000822 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000824:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000828:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800082c:	200011e4 	.word	0x200011e4
  ldr r2, =_sidata
 8000830:	08002b50 	.word	0x08002b50
  ldr r2, =_sbss
 8000834:	200011e4 	.word	0x200011e4
  ldr r4, =_ebss
 8000838:	200013a4 	.word	0x200013a4

0800083c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800083c:	e7fe      	b.n	800083c <ADC1_2_IRQHandler>
	...

08000840 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000844:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <HAL_Init+0x28>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a07      	ldr	r2, [pc, #28]	@ (8000868 <HAL_Init+0x28>)
 800084a:	f043 0310 	orr.w	r3, r3, #16
 800084e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000850:	2003      	movs	r0, #3
 8000852:	f000 f92b 	bl	8000aac <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000856:	200f      	movs	r0, #15
 8000858:	f000 f808 	bl	800086c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800085c:	f7ff fefc 	bl	8000658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000860:	2300      	movs	r3, #0
}
 8000862:	4618      	mov	r0, r3
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40022000 	.word	0x40022000

0800086c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <HAL_InitTick+0x54>)
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	4b12      	ldr	r3, [pc, #72]	@ (80008c4 <HAL_InitTick+0x58>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	4619      	mov	r1, r3
 800087e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000882:	fbb3 f3f1 	udiv	r3, r3, r1
 8000886:	fbb2 f3f3 	udiv	r3, r2, r3
 800088a:	4618      	mov	r0, r3
 800088c:	f000 f943 	bl	8000b16 <HAL_SYSTICK_Config>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e00e      	b.n	80008b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2b0f      	cmp	r3, #15
 800089e:	d80a      	bhi.n	80008b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008a0:	2200      	movs	r2, #0
 80008a2:	6879      	ldr	r1, [r7, #4]
 80008a4:	f04f 30ff 	mov.w	r0, #4294967295
 80008a8:	f000 f90b 	bl	8000ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008ac:	4a06      	ldr	r2, [pc, #24]	@ (80008c8 <HAL_InitTick+0x5c>)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80008b2:	2300      	movs	r3, #0
 80008b4:	e000      	b.n	80008b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008b6:	2301      	movs	r3, #1
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20001188 	.word	0x20001188
 80008c4:	20001190 	.word	0x20001190
 80008c8:	2000118c 	.word	0x2000118c

080008cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008d0:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <HAL_IncTick+0x20>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	461a      	mov	r2, r3
 80008d6:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <HAL_IncTick+0x24>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4413      	add	r3, r2
 80008dc:	4a04      	ldr	r2, [pc, #16]	@ (80008f0 <HAL_IncTick+0x24>)
 80008de:	6013      	str	r3, [r2, #0]
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	20001190 	.word	0x20001190
 80008f0:	20001258 	.word	0x20001258

080008f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80008f8:	4b03      	ldr	r3, [pc, #12]	@ (8000908 <HAL_GetTick+0x14>)
 80008fa:	681b      	ldr	r3, [r3, #0]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	20001258 	.word	0x20001258

0800090c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	f003 0307 	and.w	r3, r3, #7
 800091a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800091c:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <__NVIC_SetPriorityGrouping+0x44>)
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000922:	68ba      	ldr	r2, [r7, #8]
 8000924:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000928:	4013      	ands	r3, r2
 800092a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000934:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000938:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800093c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800093e:	4a04      	ldr	r2, [pc, #16]	@ (8000950 <__NVIC_SetPriorityGrouping+0x44>)
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	60d3      	str	r3, [r2, #12]
}
 8000944:	bf00      	nop
 8000946:	3714      	adds	r7, #20
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000958:	4b04      	ldr	r3, [pc, #16]	@ (800096c <__NVIC_GetPriorityGrouping+0x18>)
 800095a:	68db      	ldr	r3, [r3, #12]
 800095c:	0a1b      	lsrs	r3, r3, #8
 800095e:	f003 0307 	and.w	r3, r3, #7
}
 8000962:	4618      	mov	r0, r3
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	e000ed00 	.word	0xe000ed00

08000970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800097a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097e:	2b00      	cmp	r3, #0
 8000980:	db0b      	blt.n	800099a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	f003 021f 	and.w	r2, r3, #31
 8000988:	4907      	ldr	r1, [pc, #28]	@ (80009a8 <__NVIC_EnableIRQ+0x38>)
 800098a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098e:	095b      	lsrs	r3, r3, #5
 8000990:	2001      	movs	r0, #1
 8000992:	fa00 f202 	lsl.w	r2, r0, r2
 8000996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800099a:	bf00      	nop
 800099c:	370c      	adds	r7, #12
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	e000e100 	.word	0xe000e100

080009ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	6039      	str	r1, [r7, #0]
 80009b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	db0a      	blt.n	80009d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	490c      	ldr	r1, [pc, #48]	@ (80009f8 <__NVIC_SetPriority+0x4c>)
 80009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ca:	0112      	lsls	r2, r2, #4
 80009cc:	b2d2      	uxtb	r2, r2
 80009ce:	440b      	add	r3, r1
 80009d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009d4:	e00a      	b.n	80009ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	b2da      	uxtb	r2, r3
 80009da:	4908      	ldr	r1, [pc, #32]	@ (80009fc <__NVIC_SetPriority+0x50>)
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	f003 030f 	and.w	r3, r3, #15
 80009e2:	3b04      	subs	r3, #4
 80009e4:	0112      	lsls	r2, r2, #4
 80009e6:	b2d2      	uxtb	r2, r2
 80009e8:	440b      	add	r3, r1
 80009ea:	761a      	strb	r2, [r3, #24]
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr
 80009f8:	e000e100 	.word	0xe000e100
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b089      	sub	sp, #36	@ 0x24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	f1c3 0307 	rsb	r3, r3, #7
 8000a1a:	2b04      	cmp	r3, #4
 8000a1c:	bf28      	it	cs
 8000a1e:	2304      	movcs	r3, #4
 8000a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a22:	69fb      	ldr	r3, [r7, #28]
 8000a24:	3304      	adds	r3, #4
 8000a26:	2b06      	cmp	r3, #6
 8000a28:	d902      	bls.n	8000a30 <NVIC_EncodePriority+0x30>
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	3b03      	subs	r3, #3
 8000a2e:	e000      	b.n	8000a32 <NVIC_EncodePriority+0x32>
 8000a30:	2300      	movs	r3, #0
 8000a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a34:	f04f 32ff 	mov.w	r2, #4294967295
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3e:	43da      	mvns	r2, r3
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	401a      	ands	r2, r3
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a48:	f04f 31ff 	mov.w	r1, #4294967295
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a52:	43d9      	mvns	r1, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a58:	4313      	orrs	r3, r2
         );
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3724      	adds	r7, #36	@ 0x24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
	...

08000a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	3b01      	subs	r3, #1
 8000a74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a78:	d301      	bcc.n	8000a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e00f      	b.n	8000a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa8 <SysTick_Config+0x40>)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3b01      	subs	r3, #1
 8000a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a86:	210f      	movs	r1, #15
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	f7ff ff8e 	bl	80009ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a90:	4b05      	ldr	r3, [pc, #20]	@ (8000aa8 <SysTick_Config+0x40>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a96:	4b04      	ldr	r3, [pc, #16]	@ (8000aa8 <SysTick_Config+0x40>)
 8000a98:	2207      	movs	r2, #7
 8000a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	e000e010 	.word	0xe000e010

08000aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ab4:	6878      	ldr	r0, [r7, #4]
 8000ab6:	f7ff ff29 	bl	800090c <__NVIC_SetPriorityGrouping>
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	b086      	sub	sp, #24
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	4603      	mov	r3, r0
 8000aca:	60b9      	str	r1, [r7, #8]
 8000acc:	607a      	str	r2, [r7, #4]
 8000ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ad4:	f7ff ff3e 	bl	8000954 <__NVIC_GetPriorityGrouping>
 8000ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	68b9      	ldr	r1, [r7, #8]
 8000ade:	6978      	ldr	r0, [r7, #20]
 8000ae0:	f7ff ff8e 	bl	8000a00 <NVIC_EncodePriority>
 8000ae4:	4602      	mov	r2, r0
 8000ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aea:	4611      	mov	r1, r2
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff5d 	bl	80009ac <__NVIC_SetPriority>
}
 8000af2:	bf00      	nop
 8000af4:	3718      	adds	r7, #24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b082      	sub	sp, #8
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	4603      	mov	r3, r0
 8000b02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff ff31 	bl	8000970 <__NVIC_EnableIRQ>
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b082      	sub	sp, #8
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f7ff ffa2 	bl	8000a68 <SysTick_Config>
 8000b24:	4603      	mov	r3, r0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b40:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b50:	2301      	movs	r3, #1
 8000b52:	f001 b823 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f000 817d 	beq.w	8000e66 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b6c:	4bbc      	ldr	r3, [pc, #752]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f003 030c 	and.w	r3, r3, #12
 8000b74:	2b04      	cmp	r3, #4
 8000b76:	d00c      	beq.n	8000b92 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b78:	4bb9      	ldr	r3, [pc, #740]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f003 030c 	and.w	r3, r3, #12
 8000b80:	2b08      	cmp	r3, #8
 8000b82:	d15c      	bne.n	8000c3e <HAL_RCC_OscConfig+0x10e>
 8000b84:	4bb6      	ldr	r3, [pc, #728]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b90:	d155      	bne.n	8000c3e <HAL_RCC_OscConfig+0x10e>
 8000b92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b96:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b9a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000b9e:	fa93 f3a3 	rbit	r3, r3
 8000ba2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ba6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000baa:	fab3 f383 	clz	r3, r3
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	095b      	lsrs	r3, r3, #5
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d102      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x94>
 8000bbe:	4ba8      	ldr	r3, [pc, #672]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	e015      	b.n	8000bf0 <HAL_RCC_OscConfig+0xc0>
 8000bc4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bc8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bcc:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000bd0:	fa93 f3a3 	rbit	r3, r3
 8000bd4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000bd8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bdc:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000be0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000be4:	fa93 f3a3 	rbit	r3, r3
 8000be8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000bec:	4b9c      	ldr	r3, [pc, #624]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bf0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000bf4:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000bf8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000bfc:	fa92 f2a2 	rbit	r2, r2
 8000c00:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000c04:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000c08:	fab2 f282 	clz	r2, r2
 8000c0c:	b2d2      	uxtb	r2, r2
 8000c0e:	f042 0220 	orr.w	r2, r2, #32
 8000c12:	b2d2      	uxtb	r2, r2
 8000c14:	f002 021f 	and.w	r2, r2, #31
 8000c18:	2101      	movs	r1, #1
 8000c1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c1e:	4013      	ands	r3, r2
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	f000 811f 	beq.w	8000e64 <HAL_RCC_OscConfig+0x334>
 8000c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8116 	bne.w	8000e64 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	f000 bfaf 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c4e:	d106      	bne.n	8000c5e <HAL_RCC_OscConfig+0x12e>
 8000c50:	4b83      	ldr	r3, [pc, #524]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a82      	ldr	r2, [pc, #520]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000c56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c5a:	6013      	str	r3, [r2, #0]
 8000c5c:	e036      	b.n	8000ccc <HAL_RCC_OscConfig+0x19c>
 8000c5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d10c      	bne.n	8000c88 <HAL_RCC_OscConfig+0x158>
 8000c6e:	4b7c      	ldr	r3, [pc, #496]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a7b      	ldr	r2, [pc, #492]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000c74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c78:	6013      	str	r3, [r2, #0]
 8000c7a:	4b79      	ldr	r3, [pc, #484]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a78      	ldr	r2, [pc, #480]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000c80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c84:	6013      	str	r3, [r2, #0]
 8000c86:	e021      	b.n	8000ccc <HAL_RCC_OscConfig+0x19c>
 8000c88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c98:	d10c      	bne.n	8000cb4 <HAL_RCC_OscConfig+0x184>
 8000c9a:	4b71      	ldr	r3, [pc, #452]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a70      	ldr	r2, [pc, #448]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000ca0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ca4:	6013      	str	r3, [r2, #0]
 8000ca6:	4b6e      	ldr	r3, [pc, #440]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a6d      	ldr	r2, [pc, #436]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cb0:	6013      	str	r3, [r2, #0]
 8000cb2:	e00b      	b.n	8000ccc <HAL_RCC_OscConfig+0x19c>
 8000cb4:	4b6a      	ldr	r3, [pc, #424]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a69      	ldr	r2, [pc, #420]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b67      	ldr	r3, [pc, #412]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a66      	ldr	r2, [pc, #408]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cca:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ccc:	4b64      	ldr	r3, [pc, #400]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd0:	f023 020f 	bic.w	r2, r3, #15
 8000cd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	495f      	ldr	r1, [pc, #380]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ce6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d059      	beq.n	8000daa <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf6:	f7ff fdfd 	bl	80008f4 <HAL_GetTick>
 8000cfa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfe:	e00a      	b.n	8000d16 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d00:	f7ff fdf8 	bl	80008f4 <HAL_GetTick>
 8000d04:	4602      	mov	r2, r0
 8000d06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000d0a:	1ad3      	subs	r3, r2, r3
 8000d0c:	2b64      	cmp	r3, #100	@ 0x64
 8000d0e:	d902      	bls.n	8000d16 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000d10:	2303      	movs	r3, #3
 8000d12:	f000 bf43 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
 8000d16:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d1a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d1e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000d22:	fa93 f3a3 	rbit	r3, r3
 8000d26:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000d2a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d2e:	fab3 f383 	clz	r3, r3
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	095b      	lsrs	r3, r3, #5
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	f043 0301 	orr.w	r3, r3, #1
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d102      	bne.n	8000d48 <HAL_RCC_OscConfig+0x218>
 8000d42:	4b47      	ldr	r3, [pc, #284]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	e015      	b.n	8000d74 <HAL_RCC_OscConfig+0x244>
 8000d48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d4c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d50:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000d54:	fa93 f3a3 	rbit	r3, r3
 8000d58:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000d5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d60:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000d64:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000d68:	fa93 f3a3 	rbit	r3, r3
 8000d6c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000d70:	4b3b      	ldr	r3, [pc, #236]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d74:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d78:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000d7c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000d80:	fa92 f2a2 	rbit	r2, r2
 8000d84:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000d88:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000d8c:	fab2 f282 	clz	r2, r2
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	f042 0220 	orr.w	r2, r2, #32
 8000d96:	b2d2      	uxtb	r2, r2
 8000d98:	f002 021f 	and.w	r2, r2, #31
 8000d9c:	2101      	movs	r1, #1
 8000d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8000da2:	4013      	ands	r3, r2
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d0ab      	beq.n	8000d00 <HAL_RCC_OscConfig+0x1d0>
 8000da8:	e05d      	b.n	8000e66 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000daa:	f7ff fda3 	bl	80008f4 <HAL_GetTick>
 8000dae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000db2:	e00a      	b.n	8000dca <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000db4:	f7ff fd9e 	bl	80008f4 <HAL_GetTick>
 8000db8:	4602      	mov	r2, r0
 8000dba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	2b64      	cmp	r3, #100	@ 0x64
 8000dc2:	d902      	bls.n	8000dca <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	f000 bee9 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
 8000dca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dce:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000dd6:	fa93 f3a3 	rbit	r3, r3
 8000dda:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000dde:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000de2:	fab3 f383 	clz	r3, r3
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	095b      	lsrs	r3, r3, #5
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d102      	bne.n	8000dfc <HAL_RCC_OscConfig+0x2cc>
 8000df6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	e015      	b.n	8000e28 <HAL_RCC_OscConfig+0x2f8>
 8000dfc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e00:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e04:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000e08:	fa93 f3a3 	rbit	r3, r3
 8000e0c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000e10:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e14:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000e18:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000e1c:	fa93 f3a3 	rbit	r3, r3
 8000e20:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000e24:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <HAL_RCC_OscConfig+0x330>)
 8000e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e28:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e2c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000e30:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000e34:	fa92 f2a2 	rbit	r2, r2
 8000e38:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000e3c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	b2d2      	uxtb	r2, r2
 8000e46:	f042 0220 	orr.w	r2, r2, #32
 8000e4a:	b2d2      	uxtb	r2, r2
 8000e4c:	f002 021f 	and.w	r2, r2, #31
 8000e50:	2101      	movs	r1, #1
 8000e52:	fa01 f202 	lsl.w	r2, r1, r2
 8000e56:	4013      	ands	r3, r2
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d1ab      	bne.n	8000db4 <HAL_RCC_OscConfig+0x284>
 8000e5c:	e003      	b.n	8000e66 <HAL_RCC_OscConfig+0x336>
 8000e5e:	bf00      	nop
 8000e60:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 817d 	beq.w	8001176 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e7c:	4ba6      	ldr	r3, [pc, #664]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 030c 	and.w	r3, r3, #12
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d00b      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e88:	4ba3      	ldr	r3, [pc, #652]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 030c 	and.w	r3, r3, #12
 8000e90:	2b08      	cmp	r3, #8
 8000e92:	d172      	bne.n	8000f7a <HAL_RCC_OscConfig+0x44a>
 8000e94:	4ba0      	ldr	r3, [pc, #640]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d16c      	bne.n	8000f7a <HAL_RCC_OscConfig+0x44a>
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000eaa:	fa93 f3a3 	rbit	r3, r3
 8000eae:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000eb2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eb6:	fab3 f383 	clz	r3, r3
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	095b      	lsrs	r3, r3, #5
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d102      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x3a0>
 8000eca:	4b93      	ldr	r3, [pc, #588]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	e013      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3c8>
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ed6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000eda:	fa93 f3a3 	rbit	r3, r3
 8000ede:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000ee8:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000eec:	fa93 f3a3 	rbit	r3, r3
 8000ef0:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8000ef4:	4b88      	ldr	r3, [pc, #544]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	2202      	movs	r2, #2
 8000efa:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8000efe:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000f02:	fa92 f2a2 	rbit	r2, r2
 8000f06:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8000f0a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8000f0e:	fab2 f282 	clz	r2, r2
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	f042 0220 	orr.w	r2, r2, #32
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	f002 021f 	and.w	r2, r2, #31
 8000f1e:	2101      	movs	r1, #1
 8000f20:	fa01 f202 	lsl.w	r2, r1, r2
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d00a      	beq.n	8000f40 <HAL_RCC_OscConfig+0x410>
 8000f2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	691b      	ldr	r3, [r3, #16]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d002      	beq.n	8000f40 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	f000 be2e 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f40:	4b75      	ldr	r3, [pc, #468]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f4c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	21f8      	movs	r1, #248	@ 0xf8
 8000f56:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8000f5e:	fa91 f1a1 	rbit	r1, r1
 8000f62:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8000f66:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8000f6a:	fab1 f181 	clz	r1, r1
 8000f6e:	b2c9      	uxtb	r1, r1
 8000f70:	408b      	lsls	r3, r1
 8000f72:	4969      	ldr	r1, [pc, #420]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8000f74:	4313      	orrs	r3, r2
 8000f76:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f78:	e0fd      	b.n	8001176 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	691b      	ldr	r3, [r3, #16]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	f000 8088 	beq.w	800109c <HAL_RCC_OscConfig+0x56c>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f92:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8000f96:	fa93 f3a3 	rbit	r3, r3
 8000f9a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8000f9e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fa2:	fab3 f383 	clz	r3, r3
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000fac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb8:	f7ff fc9c 	bl	80008f4 <HAL_GetTick>
 8000fbc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc0:	e00a      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fc2:	f7ff fc97 	bl	80008f4 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d902      	bls.n	8000fd8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	f000 bde2 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
 8000fd8:	2302      	movs	r3, #2
 8000fda:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fde:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000fe2:	fa93 f3a3 	rbit	r3, r3
 8000fe6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8000fea:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fee:	fab3 f383 	clz	r3, r3
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	095b      	lsrs	r3, r3, #5
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d102      	bne.n	8001008 <HAL_RCC_OscConfig+0x4d8>
 8001002:	4b45      	ldr	r3, [pc, #276]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	e013      	b.n	8001030 <HAL_RCC_OscConfig+0x500>
 8001008:	2302      	movs	r3, #2
 800100a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800100e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001012:	fa93 f3a3 	rbit	r3, r3
 8001016:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800101a:	2302      	movs	r3, #2
 800101c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001020:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001024:	fa93 f3a3 	rbit	r3, r3
 8001028:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800102c:	4b3a      	ldr	r3, [pc, #232]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 800102e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001030:	2202      	movs	r2, #2
 8001032:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001036:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800103a:	fa92 f2a2 	rbit	r2, r2
 800103e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001042:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001046:	fab2 f282 	clz	r2, r2
 800104a:	b2d2      	uxtb	r2, r2
 800104c:	f042 0220 	orr.w	r2, r2, #32
 8001050:	b2d2      	uxtb	r2, r2
 8001052:	f002 021f 	and.w	r2, r2, #31
 8001056:	2101      	movs	r1, #1
 8001058:	fa01 f202 	lsl.w	r2, r1, r2
 800105c:	4013      	ands	r3, r2
 800105e:	2b00      	cmp	r3, #0
 8001060:	d0af      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001062:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800106a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800106e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	21f8      	movs	r1, #248	@ 0xf8
 8001078:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800107c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001080:	fa91 f1a1 	rbit	r1, r1
 8001084:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001088:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800108c:	fab1 f181 	clz	r1, r1
 8001090:	b2c9      	uxtb	r1, r1
 8001092:	408b      	lsls	r3, r1
 8001094:	4920      	ldr	r1, [pc, #128]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8001096:	4313      	orrs	r3, r2
 8001098:	600b      	str	r3, [r1, #0]
 800109a:	e06c      	b.n	8001176 <HAL_RCC_OscConfig+0x646>
 800109c:	2301      	movs	r3, #1
 800109e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80010a6:	fa93 f3a3 	rbit	r3, r3
 80010aa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80010ae:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010b2:	fab3 f383 	clz	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80010bc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	461a      	mov	r2, r3
 80010c4:	2300      	movs	r3, #0
 80010c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c8:	f7ff fc14 	bl	80008f4 <HAL_GetTick>
 80010cc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010d0:	e00a      	b.n	80010e8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010d2:	f7ff fc0f 	bl	80008f4 <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d902      	bls.n	80010e8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80010e2:	2303      	movs	r3, #3
 80010e4:	f000 bd5a 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
 80010e8:	2302      	movs	r3, #2
 80010ea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80010f2:	fa93 f3a3 	rbit	r3, r3
 80010f6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80010fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010fe:	fab3 f383 	clz	r3, r3
 8001102:	b2db      	uxtb	r3, r3
 8001104:	095b      	lsrs	r3, r3, #5
 8001106:	b2db      	uxtb	r3, r3
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b01      	cmp	r3, #1
 8001110:	d104      	bne.n	800111c <HAL_RCC_OscConfig+0x5ec>
 8001112:	4b01      	ldr	r3, [pc, #4]	@ (8001118 <HAL_RCC_OscConfig+0x5e8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	e015      	b.n	8001144 <HAL_RCC_OscConfig+0x614>
 8001118:	40021000 	.word	0x40021000
 800111c:	2302      	movs	r3, #2
 800111e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001122:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001126:	fa93 f3a3 	rbit	r3, r3
 800112a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800112e:	2302      	movs	r3, #2
 8001130:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001134:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001138:	fa93 f3a3 	rbit	r3, r3
 800113c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001140:	4bc8      	ldr	r3, [pc, #800]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 8001142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001144:	2202      	movs	r2, #2
 8001146:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800114a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800114e:	fa92 f2a2 	rbit	r2, r2
 8001152:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001156:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800115a:	fab2 f282 	clz	r2, r2
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	f042 0220 	orr.w	r2, r2, #32
 8001164:	b2d2      	uxtb	r2, r2
 8001166:	f002 021f 	and.w	r2, r2, #31
 800116a:	2101      	movs	r1, #1
 800116c:	fa01 f202 	lsl.w	r2, r1, r2
 8001170:	4013      	ands	r3, r2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1ad      	bne.n	80010d2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001176:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800117a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0308 	and.w	r3, r3, #8
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 8110 	beq.w	80013ac <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800118c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001190:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d079      	beq.n	8001290 <HAL_RCC_OscConfig+0x760>
 800119c:	2301      	movs	r3, #1
 800119e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80011a6:	fa93 f3a3 	rbit	r3, r3
 80011aa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80011ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011b2:	fab3 f383 	clz	r3, r3
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	461a      	mov	r2, r3
 80011ba:	4bab      	ldr	r3, [pc, #684]	@ (8001468 <HAL_RCC_OscConfig+0x938>)
 80011bc:	4413      	add	r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	461a      	mov	r2, r3
 80011c2:	2301      	movs	r3, #1
 80011c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011c6:	f7ff fb95 	bl	80008f4 <HAL_GetTick>
 80011ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ce:	e00a      	b.n	80011e6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011d0:	f7ff fb90 	bl	80008f4 <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d902      	bls.n	80011e6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	f000 bcdb 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
 80011e6:	2302      	movs	r3, #2
 80011e8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ec:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80011f0:	fa93 f3a3 	rbit	r3, r3
 80011f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80011f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011fc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001200:	2202      	movs	r2, #2
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001208:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	fa93 f2a3 	rbit	r2, r3
 8001212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001216:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001224:	2202      	movs	r2, #2
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800122c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	fa93 f2a3 	rbit	r2, r3
 8001236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800123a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800123e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001240:	4b88      	ldr	r3, [pc, #544]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 8001242:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001248:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800124c:	2102      	movs	r1, #2
 800124e:	6019      	str	r1, [r3, #0]
 8001250:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001254:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	fa93 f1a3 	rbit	r1, r3
 800125e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001262:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001266:	6019      	str	r1, [r3, #0]
  return result;
 8001268:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800126c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	fab3 f383 	clz	r3, r3
 8001276:	b2db      	uxtb	r3, r3
 8001278:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800127c:	b2db      	uxtb	r3, r3
 800127e:	f003 031f 	and.w	r3, r3, #31
 8001282:	2101      	movs	r1, #1
 8001284:	fa01 f303 	lsl.w	r3, r1, r3
 8001288:	4013      	ands	r3, r2
 800128a:	2b00      	cmp	r3, #0
 800128c:	d0a0      	beq.n	80011d0 <HAL_RCC_OscConfig+0x6a0>
 800128e:	e08d      	b.n	80013ac <HAL_RCC_OscConfig+0x87c>
 8001290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001294:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	fa93 f2a3 	rbit	r2, r3
 80012aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012ae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012b2:	601a      	str	r2, [r3, #0]
  return result;
 80012b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012b8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012bc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012be:	fab3 f383 	clz	r3, r3
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b68      	ldr	r3, [pc, #416]	@ (8001468 <HAL_RCC_OscConfig+0x938>)
 80012c8:	4413      	add	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	461a      	mov	r2, r3
 80012ce:	2300      	movs	r3, #0
 80012d0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d2:	f7ff fb0f 	bl	80008f4 <HAL_GetTick>
 80012d6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012da:	e00a      	b.n	80012f2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012dc:	f7ff fb0a 	bl	80008f4 <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d902      	bls.n	80012f2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	f000 bc55 	b.w	8001b9c <HAL_RCC_OscConfig+0x106c>
 80012f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012f6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80012fa:	2202      	movs	r2, #2
 80012fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001302:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	fa93 f2a3 	rbit	r2, r3
 800130c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001310:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800131a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800131e:	2202      	movs	r2, #2
 8001320:	601a      	str	r2, [r3, #0]
 8001322:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001326:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	fa93 f2a3 	rbit	r2, r3
 8001330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001334:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800133e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001342:	2202      	movs	r2, #2
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800134a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	fa93 f2a3 	rbit	r2, r3
 8001354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001358:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800135c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800135e:	4b41      	ldr	r3, [pc, #260]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 8001360:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001362:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001366:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800136a:	2102      	movs	r1, #2
 800136c:	6019      	str	r1, [r3, #0]
 800136e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001372:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	fa93 f1a3 	rbit	r1, r3
 800137c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001380:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001384:	6019      	str	r1, [r3, #0]
  return result;
 8001386:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800138a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	fab3 f383 	clz	r3, r3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800139a:	b2db      	uxtb	r3, r3
 800139c:	f003 031f 	and.w	r3, r3, #31
 80013a0:	2101      	movs	r1, #1
 80013a2:	fa01 f303 	lsl.w	r3, r1, r3
 80013a6:	4013      	ands	r3, r2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d197      	bne.n	80012dc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0304 	and.w	r3, r3, #4
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f000 81a1 	beq.w	8001704 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013c8:	4b26      	ldr	r3, [pc, #152]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 80013ca:	69db      	ldr	r3, [r3, #28]
 80013cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d116      	bne.n	8001402 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d4:	4b23      	ldr	r3, [pc, #140]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	4a22      	ldr	r2, [pc, #136]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 80013da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013de:	61d3      	str	r3, [r2, #28]
 80013e0:	4b20      	ldr	r3, [pc, #128]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80013e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013ec:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80013fa:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013fc:	2301      	movs	r3, #1
 80013fe:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001402:	4b1a      	ldr	r3, [pc, #104]	@ (800146c <HAL_RCC_OscConfig+0x93c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800140a:	2b00      	cmp	r3, #0
 800140c:	d11a      	bne.n	8001444 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800140e:	4b17      	ldr	r3, [pc, #92]	@ (800146c <HAL_RCC_OscConfig+0x93c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a16      	ldr	r2, [pc, #88]	@ (800146c <HAL_RCC_OscConfig+0x93c>)
 8001414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001418:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800141a:	f7ff fa6b 	bl	80008f4 <HAL_GetTick>
 800141e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001422:	e009      	b.n	8001438 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001424:	f7ff fa66 	bl	80008f4 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b64      	cmp	r3, #100	@ 0x64
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e3b1      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001438:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <HAL_RCC_OscConfig+0x93c>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0ef      	beq.n	8001424 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001444:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001448:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d10d      	bne.n	8001470 <HAL_RCC_OscConfig+0x940>
 8001454:	4b03      	ldr	r3, [pc, #12]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	4a02      	ldr	r2, [pc, #8]	@ (8001464 <HAL_RCC_OscConfig+0x934>)
 800145a:	f043 0301 	orr.w	r3, r3, #1
 800145e:	6213      	str	r3, [r2, #32]
 8001460:	e03c      	b.n	80014dc <HAL_RCC_OscConfig+0x9ac>
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000
 8001468:	10908120 	.word	0x10908120
 800146c:	40007000 	.word	0x40007000
 8001470:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001474:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d10c      	bne.n	800149a <HAL_RCC_OscConfig+0x96a>
 8001480:	4bc1      	ldr	r3, [pc, #772]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	4ac0      	ldr	r2, [pc, #768]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 8001486:	f023 0301 	bic.w	r3, r3, #1
 800148a:	6213      	str	r3, [r2, #32]
 800148c:	4bbe      	ldr	r3, [pc, #760]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	4abd      	ldr	r2, [pc, #756]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 8001492:	f023 0304 	bic.w	r3, r3, #4
 8001496:	6213      	str	r3, [r2, #32]
 8001498:	e020      	b.n	80014dc <HAL_RCC_OscConfig+0x9ac>
 800149a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800149e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	2b05      	cmp	r3, #5
 80014a8:	d10c      	bne.n	80014c4 <HAL_RCC_OscConfig+0x994>
 80014aa:	4bb7      	ldr	r3, [pc, #732]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	4ab6      	ldr	r2, [pc, #728]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	6213      	str	r3, [r2, #32]
 80014b6:	4bb4      	ldr	r3, [pc, #720]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	4ab3      	ldr	r2, [pc, #716]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014bc:	f043 0301 	orr.w	r3, r3, #1
 80014c0:	6213      	str	r3, [r2, #32]
 80014c2:	e00b      	b.n	80014dc <HAL_RCC_OscConfig+0x9ac>
 80014c4:	4bb0      	ldr	r3, [pc, #704]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014c6:	6a1b      	ldr	r3, [r3, #32]
 80014c8:	4aaf      	ldr	r2, [pc, #700]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014ca:	f023 0301 	bic.w	r3, r3, #1
 80014ce:	6213      	str	r3, [r2, #32]
 80014d0:	4bad      	ldr	r3, [pc, #692]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	4aac      	ldr	r2, [pc, #688]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80014d6:	f023 0304 	bic.w	r3, r3, #4
 80014da:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f000 8081 	beq.w	80015f0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ee:	f7ff fa01 	bl	80008f4 <HAL_GetTick>
 80014f2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014f6:	e00b      	b.n	8001510 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f8:	f7ff f9fc 	bl	80008f4 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001508:	4293      	cmp	r3, r2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e345      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
 8001510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001514:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001518:	2202      	movs	r2, #2
 800151a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001520:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	fa93 f2a3 	rbit	r2, r3
 800152a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800152e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001538:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800153c:	2202      	movs	r2, #2
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001544:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	fa93 f2a3 	rbit	r2, r3
 800154e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001552:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001556:	601a      	str	r2, [r3, #0]
  return result;
 8001558:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800155c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001560:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001562:	fab3 f383 	clz	r3, r3
 8001566:	b2db      	uxtb	r3, r3
 8001568:	095b      	lsrs	r3, r3, #5
 800156a:	b2db      	uxtb	r3, r3
 800156c:	f043 0302 	orr.w	r3, r3, #2
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d102      	bne.n	800157c <HAL_RCC_OscConfig+0xa4c>
 8001576:	4b84      	ldr	r3, [pc, #528]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 8001578:	6a1b      	ldr	r3, [r3, #32]
 800157a:	e013      	b.n	80015a4 <HAL_RCC_OscConfig+0xa74>
 800157c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001580:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001584:	2202      	movs	r2, #2
 8001586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800158c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	fa93 f2a3 	rbit	r2, r3
 8001596:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800159a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	4b79      	ldr	r3, [pc, #484]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80015a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015a8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80015ac:	2102      	movs	r1, #2
 80015ae:	6011      	str	r1, [r2, #0]
 80015b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015b4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	fa92 f1a2 	rbit	r1, r2
 80015be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015c2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80015c6:	6011      	str	r1, [r2, #0]
  return result;
 80015c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015cc:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80015d0:	6812      	ldr	r2, [r2, #0]
 80015d2:	fab2 f282 	clz	r2, r2
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	f002 021f 	and.w	r2, r2, #31
 80015e2:	2101      	movs	r1, #1
 80015e4:	fa01 f202 	lsl.w	r2, r1, r2
 80015e8:	4013      	ands	r3, r2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d084      	beq.n	80014f8 <HAL_RCC_OscConfig+0x9c8>
 80015ee:	e07f      	b.n	80016f0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f0:	f7ff f980 	bl	80008f4 <HAL_GetTick>
 80015f4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f8:	e00b      	b.n	8001612 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015fa:	f7ff f97b 	bl	80008f4 <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e2c4      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
 8001612:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001616:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800161a:	2202      	movs	r2, #2
 800161c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001622:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	fa93 f2a3 	rbit	r2, r3
 800162c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001630:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800163e:	2202      	movs	r2, #2
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001646:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	fa93 f2a3 	rbit	r2, r3
 8001650:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001654:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001658:	601a      	str	r2, [r3, #0]
  return result;
 800165a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800165e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001662:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001664:	fab3 f383 	clz	r3, r3
 8001668:	b2db      	uxtb	r3, r3
 800166a:	095b      	lsrs	r3, r3, #5
 800166c:	b2db      	uxtb	r3, r3
 800166e:	f043 0302 	orr.w	r3, r3, #2
 8001672:	b2db      	uxtb	r3, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d102      	bne.n	800167e <HAL_RCC_OscConfig+0xb4e>
 8001678:	4b43      	ldr	r3, [pc, #268]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	e013      	b.n	80016a6 <HAL_RCC_OscConfig+0xb76>
 800167e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001682:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001686:	2202      	movs	r2, #2
 8001688:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800168e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	fa93 f2a3 	rbit	r2, r3
 8001698:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800169c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	4b39      	ldr	r3, [pc, #228]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80016a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016aa:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80016ae:	2102      	movs	r1, #2
 80016b0:	6011      	str	r1, [r2, #0]
 80016b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016b6:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	fa92 f1a2 	rbit	r1, r2
 80016c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016c4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80016c8:	6011      	str	r1, [r2, #0]
  return result;
 80016ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016ce:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	fab2 f282 	clz	r2, r2
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	f002 021f 	and.w	r2, r2, #31
 80016e4:	2101      	movs	r1, #1
 80016e6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ea:	4013      	ands	r3, r2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d184      	bne.n	80015fa <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016f0:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d105      	bne.n	8001704 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016f8:	4b23      	ldr	r3, [pc, #140]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	4a22      	ldr	r2, [pc, #136]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 80016fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001702:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001708:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	69db      	ldr	r3, [r3, #28]
 8001710:	2b00      	cmp	r3, #0
 8001712:	f000 8242 	beq.w	8001b9a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001716:	4b1c      	ldr	r3, [pc, #112]	@ (8001788 <HAL_RCC_OscConfig+0xc58>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f003 030c 	and.w	r3, r3, #12
 800171e:	2b08      	cmp	r3, #8
 8001720:	f000 8213 	beq.w	8001b4a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001728:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	69db      	ldr	r3, [r3, #28]
 8001730:	2b02      	cmp	r3, #2
 8001732:	f040 8162 	bne.w	80019fa <HAL_RCC_OscConfig+0xeca>
 8001736:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800173e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001748:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	fa93 f2a3 	rbit	r2, r3
 8001752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001756:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800175a:	601a      	str	r2, [r3, #0]
  return result;
 800175c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001760:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001764:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001766:	fab3 f383 	clz	r3, r3
 800176a:	b2db      	uxtb	r3, r3
 800176c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001770:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	461a      	mov	r2, r3
 8001778:	2300      	movs	r3, #0
 800177a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177c:	f7ff f8ba 	bl	80008f4 <HAL_GetTick>
 8001780:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001784:	e00c      	b.n	80017a0 <HAL_RCC_OscConfig+0xc70>
 8001786:	bf00      	nop
 8001788:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800178c:	f7ff f8b2 	bl	80008f4 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e1fd      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
 80017a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80017a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	fa93 f2a3 	rbit	r2, r3
 80017bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80017c4:	601a      	str	r2, [r3, #0]
  return result;
 80017c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ca:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80017ce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017d0:	fab3 f383 	clz	r3, r3
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	095b      	lsrs	r3, r3, #5
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f043 0301 	orr.w	r3, r3, #1
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d102      	bne.n	80017ea <HAL_RCC_OscConfig+0xcba>
 80017e4:	4bb0      	ldr	r3, [pc, #704]	@ (8001aa8 <HAL_RCC_OscConfig+0xf78>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	e027      	b.n	800183a <HAL_RCC_OscConfig+0xd0a>
 80017ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ee:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80017f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017fc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	fa93 f2a3 	rbit	r2, r3
 8001806:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800180a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001814:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001818:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001822:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	fa93 f2a3 	rbit	r2, r3
 800182c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001830:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	4b9c      	ldr	r3, [pc, #624]	@ (8001aa8 <HAL_RCC_OscConfig+0xf78>)
 8001838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800183a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800183e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001842:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001846:	6011      	str	r1, [r2, #0]
 8001848:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800184c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	fa92 f1a2 	rbit	r1, r2
 8001856:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800185a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800185e:	6011      	str	r1, [r2, #0]
  return result;
 8001860:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001864:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001868:	6812      	ldr	r2, [r2, #0]
 800186a:	fab2 f282 	clz	r2, r2
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	f042 0220 	orr.w	r2, r2, #32
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	f002 021f 	and.w	r2, r2, #31
 800187a:	2101      	movs	r1, #1
 800187c:	fa01 f202 	lsl.w	r2, r1, r2
 8001880:	4013      	ands	r3, r2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d182      	bne.n	800178c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001886:	4b88      	ldr	r3, [pc, #544]	@ (8001aa8 <HAL_RCC_OscConfig+0xf78>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800188e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001892:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800189a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800189e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	430b      	orrs	r3, r1
 80018a8:	497f      	ldr	r1, [pc, #508]	@ (8001aa8 <HAL_RCC_OscConfig+0xf78>)
 80018aa:	4313      	orrs	r3, r2
 80018ac:	604b      	str	r3, [r1, #4]
 80018ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b2:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80018b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	fa93 f2a3 	rbit	r2, r3
 80018ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ce:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80018d2:	601a      	str	r2, [r3, #0]
  return result;
 80018d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80018dc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018de:	fab3 f383 	clz	r3, r3
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018e8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	461a      	mov	r2, r3
 80018f0:	2301      	movs	r3, #1
 80018f2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f4:	f7fe fffe 	bl	80008f4 <HAL_GetTick>
 80018f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018fc:	e009      	b.n	8001912 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018fe:	f7fe fff9 	bl	80008f4 <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e144      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
 8001912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001916:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800191a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800191e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001920:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001924:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	fa93 f2a3 	rbit	r2, r3
 800192e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001932:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001936:	601a      	str	r2, [r3, #0]
  return result;
 8001938:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800193c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001940:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001942:	fab3 f383 	clz	r3, r3
 8001946:	b2db      	uxtb	r3, r3
 8001948:	095b      	lsrs	r3, r3, #5
 800194a:	b2db      	uxtb	r3, r3
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	b2db      	uxtb	r3, r3
 8001952:	2b01      	cmp	r3, #1
 8001954:	d102      	bne.n	800195c <HAL_RCC_OscConfig+0xe2c>
 8001956:	4b54      	ldr	r3, [pc, #336]	@ (8001aa8 <HAL_RCC_OscConfig+0xf78>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	e027      	b.n	80019ac <HAL_RCC_OscConfig+0xe7c>
 800195c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001960:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001964:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001968:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	fa93 f2a3 	rbit	r2, r3
 8001978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800197c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001986:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800198a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001994:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	fa93 f2a3 	rbit	r2, r3
 800199e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019a2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	4b3f      	ldr	r3, [pc, #252]	@ (8001aa8 <HAL_RCC_OscConfig+0xf78>)
 80019aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019b0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80019b4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019b8:	6011      	str	r1, [r2, #0]
 80019ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019be:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	fa92 f1a2 	rbit	r1, r2
 80019c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019cc:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80019d0:	6011      	str	r1, [r2, #0]
  return result;
 80019d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019d6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80019da:	6812      	ldr	r2, [r2, #0]
 80019dc:	fab2 f282 	clz	r2, r2
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	f042 0220 	orr.w	r2, r2, #32
 80019e6:	b2d2      	uxtb	r2, r2
 80019e8:	f002 021f 	and.w	r2, r2, #31
 80019ec:	2101      	movs	r1, #1
 80019ee:	fa01 f202 	lsl.w	r2, r1, r2
 80019f2:	4013      	ands	r3, r2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d082      	beq.n	80018fe <HAL_RCC_OscConfig+0xdce>
 80019f8:	e0cf      	b.n	8001b9a <HAL_RCC_OscConfig+0x106a>
 80019fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019fe:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001a02:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a0c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	fa93 f2a3 	rbit	r2, r3
 8001a16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a1a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001a1e:	601a      	str	r2, [r3, #0]
  return result;
 8001a20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a24:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001a28:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a2a:	fab3 f383 	clz	r3, r3
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a34:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a40:	f7fe ff58 	bl	80008f4 <HAL_GetTick>
 8001a44:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a48:	e009      	b.n	8001a5e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a4a:	f7fe ff53 	bl	80008f4 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e09e      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
 8001a5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a62:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001a66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a70:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	fa93 f2a3 	rbit	r2, r3
 8001a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a7e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a82:	601a      	str	r2, [r3, #0]
  return result;
 8001a84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a88:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a8c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a8e:	fab3 f383 	clz	r3, r3
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	095b      	lsrs	r3, r3, #5
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d104      	bne.n	8001aac <HAL_RCC_OscConfig+0xf7c>
 8001aa2:	4b01      	ldr	r3, [pc, #4]	@ (8001aa8 <HAL_RCC_OscConfig+0xf78>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	e029      	b.n	8001afc <HAL_RCC_OscConfig+0xfcc>
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001ab4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ab8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abe:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	fa93 f2a3 	rbit	r2, r3
 8001ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001acc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001ada:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	fa93 f2a3 	rbit	r2, r3
 8001aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af2:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba8 <HAL_RCC_OscConfig+0x1078>)
 8001afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001afc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b00:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001b04:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b08:	6011      	str	r1, [r2, #0]
 8001b0a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b0e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001b12:	6812      	ldr	r2, [r2, #0]
 8001b14:	fa92 f1a2 	rbit	r1, r2
 8001b18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b1c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001b20:	6011      	str	r1, [r2, #0]
  return result;
 8001b22:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b26:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001b2a:	6812      	ldr	r2, [r2, #0]
 8001b2c:	fab2 f282 	clz	r2, r2
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	f042 0220 	orr.w	r2, r2, #32
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	f002 021f 	and.w	r2, r2, #31
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d180      	bne.n	8001a4a <HAL_RCC_OscConfig+0xf1a>
 8001b48:	e027      	b.n	8001b9a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	69db      	ldr	r3, [r3, #28]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d101      	bne.n	8001b5e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e01e      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ba8 <HAL_RCC_OscConfig+0x1078>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b66:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001b6a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6a1b      	ldr	r3, [r3, #32]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d10b      	bne.n	8001b96 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b7e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001b82:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d001      	beq.n	8001b9a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000

08001bac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b09e      	sub	sp, #120	@ 0x78
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d101      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e162      	b.n	8001e8a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bc4:	4b90      	ldr	r3, [pc, #576]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d910      	bls.n	8001bf4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd2:	4b8d      	ldr	r3, [pc, #564]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f023 0207 	bic.w	r2, r3, #7
 8001bda:	498b      	ldr	r1, [pc, #556]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be2:	4b89      	ldr	r3, [pc, #548]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d001      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e14a      	b.n	8001e8a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d008      	beq.n	8001c12 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c00:	4b82      	ldr	r3, [pc, #520]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	497f      	ldr	r1, [pc, #508]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f000 80dc 	beq.w	8001dd8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d13c      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xf6>
 8001c28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c2c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c30:	fa93 f3a3 	rbit	r3, r3
 8001c34:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001c36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c38:	fab3 f383 	clz	r3, r3
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	095b      	lsrs	r3, r3, #5
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d102      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xa6>
 8001c4c:	4b6f      	ldr	r3, [pc, #444]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	e00f      	b.n	8001c72 <HAL_RCC_ClockConfig+0xc6>
 8001c52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c56:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c5a:	fa93 f3a3 	rbit	r3, r3
 8001c5e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c60:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c64:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c68:	fa93 f3a3 	rbit	r3, r3
 8001c6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c6e:	4b67      	ldr	r3, [pc, #412]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c72:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c76:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001c78:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001c7a:	fa92 f2a2 	rbit	r2, r2
 8001c7e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001c80:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001c82:	fab2 f282 	clz	r2, r2
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	f042 0220 	orr.w	r2, r2, #32
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	f002 021f 	and.w	r2, r2, #31
 8001c92:	2101      	movs	r1, #1
 8001c94:	fa01 f202 	lsl.w	r2, r1, r2
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d17b      	bne.n	8001d96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e0f3      	b.n	8001e8a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d13c      	bne.n	8001d24 <HAL_RCC_ClockConfig+0x178>
 8001caa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cae:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001cb2:	fa93 f3a3 	rbit	r3, r3
 8001cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cba:	fab3 f383 	clz	r3, r3
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	095b      	lsrs	r3, r3, #5
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d102      	bne.n	8001cd4 <HAL_RCC_ClockConfig+0x128>
 8001cce:	4b4f      	ldr	r3, [pc, #316]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	e00f      	b.n	8001cf4 <HAL_RCC_ClockConfig+0x148>
 8001cd4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cdc:	fa93 f3a3 	rbit	r3, r3
 8001ce0:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ce2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ce6:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cea:	fa93 f3a3 	rbit	r3, r3
 8001cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cf0:	4b46      	ldr	r3, [pc, #280]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cf8:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001cfa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001cfc:	fa92 f2a2 	rbit	r2, r2
 8001d00:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001d02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d04:	fab2 f282 	clz	r2, r2
 8001d08:	b2d2      	uxtb	r2, r2
 8001d0a:	f042 0220 	orr.w	r2, r2, #32
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	f002 021f 	and.w	r2, r2, #31
 8001d14:	2101      	movs	r1, #1
 8001d16:	fa01 f202 	lsl.w	r2, r1, r2
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d13a      	bne.n	8001d96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e0b2      	b.n	8001e8a <HAL_RCC_ClockConfig+0x2de>
 8001d24:	2302      	movs	r3, #2
 8001d26:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2a:	fa93 f3a3 	rbit	r3, r3
 8001d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d32:	fab3 f383 	clz	r3, r3
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	095b      	lsrs	r3, r3, #5
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d102      	bne.n	8001d4c <HAL_RCC_ClockConfig+0x1a0>
 8001d46:	4b31      	ldr	r3, [pc, #196]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	e00d      	b.n	8001d68 <HAL_RCC_ClockConfig+0x1bc>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d52:	fa93 f3a3 	rbit	r3, r3
 8001d56:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d58:	2302      	movs	r3, #2
 8001d5a:	623b      	str	r3, [r7, #32]
 8001d5c:	6a3b      	ldr	r3, [r7, #32]
 8001d5e:	fa93 f3a3 	rbit	r3, r3
 8001d62:	61fb      	str	r3, [r7, #28]
 8001d64:	4b29      	ldr	r3, [pc, #164]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d68:	2202      	movs	r2, #2
 8001d6a:	61ba      	str	r2, [r7, #24]
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	fa92 f2a2 	rbit	r2, r2
 8001d72:	617a      	str	r2, [r7, #20]
  return result;
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	fab2 f282 	clz	r2, r2
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	f042 0220 	orr.w	r2, r2, #32
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	f002 021f 	and.w	r2, r2, #31
 8001d86:	2101      	movs	r1, #1
 8001d88:	fa01 f202 	lsl.w	r2, r1, r2
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e079      	b.n	8001e8a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d96:	4b1d      	ldr	r3, [pc, #116]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f023 0203 	bic.w	r2, r3, #3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	491a      	ldr	r1, [pc, #104]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001da8:	f7fe fda4 	bl	80008f4 <HAL_GetTick>
 8001dac:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dae:	e00a      	b.n	8001dc6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db0:	f7fe fda0 	bl	80008f4 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e061      	b.n	8001e8a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <HAL_RCC_ClockConfig+0x260>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 020c 	and.w	r2, r3, #12
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d1eb      	bne.n	8001db0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d214      	bcs.n	8001e10 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de6:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f023 0207 	bic.w	r2, r3, #7
 8001dee:	4906      	ldr	r1, [pc, #24]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df6:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <HAL_RCC_ClockConfig+0x25c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d005      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e040      	b.n	8001e8a <HAL_RCC_ClockConfig+0x2de>
 8001e08:	40022000 	.word	0x40022000
 8001e0c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0304 	and.w	r3, r3, #4
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d008      	beq.n	8001e2e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <HAL_RCC_ClockConfig+0x2e8>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	491a      	ldr	r1, [pc, #104]	@ (8001e94 <HAL_RCC_ClockConfig+0x2e8>)
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d009      	beq.n	8001e4e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e3a:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <HAL_RCC_ClockConfig+0x2e8>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	4912      	ldr	r1, [pc, #72]	@ (8001e94 <HAL_RCC_ClockConfig+0x2e8>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e4e:	f000 f829 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8001e52:	4601      	mov	r1, r0
 8001e54:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <HAL_RCC_ClockConfig+0x2e8>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e5c:	22f0      	movs	r2, #240	@ 0xf0
 8001e5e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	fa92 f2a2 	rbit	r2, r2
 8001e66:	60fa      	str	r2, [r7, #12]
  return result;
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	fab2 f282 	clz	r2, r2
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	40d3      	lsrs	r3, r2
 8001e72:	4a09      	ldr	r2, [pc, #36]	@ (8001e98 <HAL_RCC_ClockConfig+0x2ec>)
 8001e74:	5cd3      	ldrb	r3, [r2, r3]
 8001e76:	fa21 f303 	lsr.w	r3, r1, r3
 8001e7a:	4a08      	ldr	r2, [pc, #32]	@ (8001e9c <HAL_RCC_ClockConfig+0x2f0>)
 8001e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <HAL_RCC_ClockConfig+0x2f4>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe fcf2 	bl	800086c <HAL_InitTick>
  
  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3778      	adds	r7, #120	@ 0x78
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40021000 	.word	0x40021000
 8001e98:	08002b18 	.word	0x08002b18
 8001e9c:	20001188 	.word	0x20001188
 8001ea0:	2000118c 	.word	0x2000118c

08001ea4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b087      	sub	sp, #28
 8001ea8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	d002      	beq.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x30>
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d003      	beq.n	8001eda <HAL_RCC_GetSysClockFreq+0x36>
 8001ed2:	e026      	b.n	8001f22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ed6:	613b      	str	r3, [r7, #16]
      break;
 8001ed8:	e026      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	0c9b      	lsrs	r3, r3, #18
 8001ede:	f003 030f 	and.w	r3, r3, #15
 8001ee2:	4a17      	ldr	r2, [pc, #92]	@ (8001f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ee4:	5cd3      	ldrb	r3, [r2, r3]
 8001ee6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001ee8:	4b13      	ldr	r3, [pc, #76]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eec:	f003 030f 	and.w	r3, r3, #15
 8001ef0:	4a14      	ldr	r2, [pc, #80]	@ (8001f44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ef2:	5cd3      	ldrb	r3, [r2, r3]
 8001ef4:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d008      	beq.n	8001f12 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f00:	4a0e      	ldr	r2, [pc, #56]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	fb02 f303 	mul.w	r3, r2, r3
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	e004      	b.n	8001f1c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a0c      	ldr	r2, [pc, #48]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f16:	fb02 f303 	mul.w	r3, r2, r3
 8001f1a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	613b      	str	r3, [r7, #16]
      break;
 8001f20:	e002      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f22:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f24:	613b      	str	r3, [r7, #16]
      break;
 8001f26:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f28:	693b      	ldr	r3, [r7, #16]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	371c      	adds	r7, #28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	007a1200 	.word	0x007a1200
 8001f40:	08002b28 	.word	0x08002b28
 8001f44:	08002b38 	.word	0x08002b38
 8001f48:	003d0900 	.word	0x003d0900

08001f4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e049      	b.n	8001ff2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d106      	bne.n	8001f78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f7fe fb94 	bl	80006a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3304      	adds	r3, #4
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	f000 fa86 	bl	800249c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b01      	cmp	r3, #1
 800200e:	d001      	beq.n	8002014 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e040      	b.n	8002096 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2202      	movs	r2, #2
 8002018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68da      	ldr	r2, [r3, #12]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f042 0201 	orr.w	r2, r2, #1
 800202a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a1c      	ldr	r2, [pc, #112]	@ (80020a4 <HAL_TIM_Base_Start_IT+0xa8>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d00e      	beq.n	8002054 <HAL_TIM_Base_Start_IT+0x58>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800203e:	d009      	beq.n	8002054 <HAL_TIM_Base_Start_IT+0x58>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a18      	ldr	r2, [pc, #96]	@ (80020a8 <HAL_TIM_Base_Start_IT+0xac>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d004      	beq.n	8002054 <HAL_TIM_Base_Start_IT+0x58>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a17      	ldr	r2, [pc, #92]	@ (80020ac <HAL_TIM_Base_Start_IT+0xb0>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d115      	bne.n	8002080 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	4b15      	ldr	r3, [pc, #84]	@ (80020b0 <HAL_TIM_Base_Start_IT+0xb4>)
 800205c:	4013      	ands	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b06      	cmp	r3, #6
 8002064:	d015      	beq.n	8002092 <HAL_TIM_Base_Start_IT+0x96>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800206c:	d011      	beq.n	8002092 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f042 0201 	orr.w	r2, r2, #1
 800207c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800207e:	e008      	b.n	8002092 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0201 	orr.w	r2, r2, #1
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	e000      	b.n	8002094 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002092:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40012c00 	.word	0x40012c00
 80020a8:	40000400 	.word	0x40000400
 80020ac:	40014000 	.word	0x40014000
 80020b0:	00010007 	.word	0x00010007

080020b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d020      	beq.n	8002118 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d01b      	beq.n	8002118 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f06f 0202 	mvn.w	r2, #2
 80020e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f9ad 	bl	800245e <HAL_TIM_IC_CaptureCallback>
 8002104:	e005      	b.n	8002112 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f99f 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f000 f9b0 	bl	8002472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	2b00      	cmp	r3, #0
 8002120:	d020      	beq.n	8002164 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f003 0304 	and.w	r3, r3, #4
 8002128:	2b00      	cmp	r3, #0
 800212a:	d01b      	beq.n	8002164 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f06f 0204 	mvn.w	r2, #4
 8002134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2202      	movs	r2, #2
 800213a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002146:	2b00      	cmp	r3, #0
 8002148:	d003      	beq.n	8002152 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f987 	bl	800245e <HAL_TIM_IC_CaptureCallback>
 8002150:	e005      	b.n	800215e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f979 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 f98a 	bl	8002472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	f003 0308 	and.w	r3, r3, #8
 800216a:	2b00      	cmp	r3, #0
 800216c:	d020      	beq.n	80021b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	2b00      	cmp	r3, #0
 8002176:	d01b      	beq.n	80021b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0208 	mvn.w	r2, #8
 8002180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2204      	movs	r2, #4
 8002186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	f003 0303 	and.w	r3, r3, #3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f961 	bl	800245e <HAL_TIM_IC_CaptureCallback>
 800219c:	e005      	b.n	80021aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f953 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f964 	bl	8002472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	f003 0310 	and.w	r3, r3, #16
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d020      	beq.n	80021fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	f003 0310 	and.w	r3, r3, #16
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d01b      	beq.n	80021fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f06f 0210 	mvn.w	r2, #16
 80021cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2208      	movs	r2, #8
 80021d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 f93b 	bl	800245e <HAL_TIM_IC_CaptureCallback>
 80021e8:	e005      	b.n	80021f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f92d 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f000 f93e 	bl	8002472 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00c      	beq.n	8002220 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	2b00      	cmp	r3, #0
 800220e:	d007      	beq.n	8002220 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f06f 0201 	mvn.w	r2, #1
 8002218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7fe f9e6 	bl	80005ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00c      	beq.n	8002244 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002230:	2b00      	cmp	r3, #0
 8002232:	d007      	beq.n	8002244 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800223c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 fac2 	bl	80027c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00c      	beq.n	8002268 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002254:	2b00      	cmp	r3, #0
 8002256:	d007      	beq.n	8002268 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 faba 	bl	80027dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00c      	beq.n	800228c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002278:	2b00      	cmp	r3, #0
 800227a:	d007      	beq.n	800228c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002284:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 f8fd 	bl	8002486 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	f003 0320 	and.w	r3, r3, #32
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00c      	beq.n	80022b0 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f003 0320 	and.w	r3, r3, #32
 800229c:	2b00      	cmp	r3, #0
 800229e:	d007      	beq.n	80022b0 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f06f 0220 	mvn.w	r2, #32
 80022a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 fa82 	bl	80027b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022b0:	bf00      	nop
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022c2:	2300      	movs	r3, #0
 80022c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d101      	bne.n	80022d4 <HAL_TIM_ConfigClockSource+0x1c>
 80022d0:	2302      	movs	r3, #2
 80022d2:	e0b6      	b.n	8002442 <HAL_TIM_ConfigClockSource+0x18a>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2202      	movs	r2, #2
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022f2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002310:	d03e      	beq.n	8002390 <HAL_TIM_ConfigClockSource+0xd8>
 8002312:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002316:	f200 8087 	bhi.w	8002428 <HAL_TIM_ConfigClockSource+0x170>
 800231a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800231e:	f000 8086 	beq.w	800242e <HAL_TIM_ConfigClockSource+0x176>
 8002322:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002326:	d87f      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
 8002328:	2b70      	cmp	r3, #112	@ 0x70
 800232a:	d01a      	beq.n	8002362 <HAL_TIM_ConfigClockSource+0xaa>
 800232c:	2b70      	cmp	r3, #112	@ 0x70
 800232e:	d87b      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
 8002330:	2b60      	cmp	r3, #96	@ 0x60
 8002332:	d050      	beq.n	80023d6 <HAL_TIM_ConfigClockSource+0x11e>
 8002334:	2b60      	cmp	r3, #96	@ 0x60
 8002336:	d877      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
 8002338:	2b50      	cmp	r3, #80	@ 0x50
 800233a:	d03c      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0xfe>
 800233c:	2b50      	cmp	r3, #80	@ 0x50
 800233e:	d873      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
 8002340:	2b40      	cmp	r3, #64	@ 0x40
 8002342:	d058      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x13e>
 8002344:	2b40      	cmp	r3, #64	@ 0x40
 8002346:	d86f      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
 8002348:	2b30      	cmp	r3, #48	@ 0x30
 800234a:	d064      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15e>
 800234c:	2b30      	cmp	r3, #48	@ 0x30
 800234e:	d86b      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
 8002350:	2b20      	cmp	r3, #32
 8002352:	d060      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15e>
 8002354:	2b20      	cmp	r3, #32
 8002356:	d867      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
 8002358:	2b00      	cmp	r3, #0
 800235a:	d05c      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15e>
 800235c:	2b10      	cmp	r3, #16
 800235e:	d05a      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15e>
 8002360:	e062      	b.n	8002428 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002372:	f000 f991 	bl	8002698 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002384:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	609a      	str	r2, [r3, #8]
      break;
 800238e:	e04f      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023a0:	f000 f97a 	bl	8002698 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023b2:	609a      	str	r2, [r3, #8]
      break;
 80023b4:	e03c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023c2:	461a      	mov	r2, r3
 80023c4:	f000 f8ee 	bl	80025a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2150      	movs	r1, #80	@ 0x50
 80023ce:	4618      	mov	r0, r3
 80023d0:	f000 f947 	bl	8002662 <TIM_ITRx_SetConfig>
      break;
 80023d4:	e02c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023e2:	461a      	mov	r2, r3
 80023e4:	f000 f90d 	bl	8002602 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2160      	movs	r1, #96	@ 0x60
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f937 	bl	8002662 <TIM_ITRx_SetConfig>
      break;
 80023f4:	e01c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002402:	461a      	mov	r2, r3
 8002404:	f000 f8ce 	bl	80025a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2140      	movs	r1, #64	@ 0x40
 800240e:	4618      	mov	r0, r3
 8002410:	f000 f927 	bl	8002662 <TIM_ITRx_SetConfig>
      break;
 8002414:	e00c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4619      	mov	r1, r3
 8002420:	4610      	mov	r0, r2
 8002422:	f000 f91e 	bl	8002662 <TIM_ITRx_SetConfig>
      break;
 8002426:	e003      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	73fb      	strb	r3, [r7, #15]
      break;
 800242c:	e000      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800242e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002440:	7bfb      	ldrb	r3, [r7, #15]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a38      	ldr	r2, [pc, #224]	@ (8002590 <TIM_Base_SetConfig+0xf4>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d007      	beq.n	80024c4 <TIM_Base_SetConfig+0x28>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024ba:	d003      	beq.n	80024c4 <TIM_Base_SetConfig+0x28>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a35      	ldr	r2, [pc, #212]	@ (8002594 <TIM_Base_SetConfig+0xf8>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d108      	bne.n	80024d6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a2d      	ldr	r2, [pc, #180]	@ (8002590 <TIM_Base_SetConfig+0xf4>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d013      	beq.n	8002506 <TIM_Base_SetConfig+0x6a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024e4:	d00f      	beq.n	8002506 <TIM_Base_SetConfig+0x6a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a2a      	ldr	r2, [pc, #168]	@ (8002594 <TIM_Base_SetConfig+0xf8>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00b      	beq.n	8002506 <TIM_Base_SetConfig+0x6a>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a29      	ldr	r2, [pc, #164]	@ (8002598 <TIM_Base_SetConfig+0xfc>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d007      	beq.n	8002506 <TIM_Base_SetConfig+0x6a>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a28      	ldr	r2, [pc, #160]	@ (800259c <TIM_Base_SetConfig+0x100>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d003      	beq.n	8002506 <TIM_Base_SetConfig+0x6a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a27      	ldr	r2, [pc, #156]	@ (80025a0 <TIM_Base_SetConfig+0x104>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d108      	bne.n	8002518 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800250c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	4313      	orrs	r3, r2
 8002516:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	4313      	orrs	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a14      	ldr	r2, [pc, #80]	@ (8002590 <TIM_Base_SetConfig+0xf4>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d00b      	beq.n	800255c <TIM_Base_SetConfig+0xc0>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a14      	ldr	r2, [pc, #80]	@ (8002598 <TIM_Base_SetConfig+0xfc>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d007      	beq.n	800255c <TIM_Base_SetConfig+0xc0>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a13      	ldr	r2, [pc, #76]	@ (800259c <TIM_Base_SetConfig+0x100>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d003      	beq.n	800255c <TIM_Base_SetConfig+0xc0>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a12      	ldr	r2, [pc, #72]	@ (80025a0 <TIM_Base_SetConfig+0x104>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d103      	bne.n	8002564 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	691a      	ldr	r2, [r3, #16]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b01      	cmp	r3, #1
 8002574:	d105      	bne.n	8002582 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	f023 0201 	bic.w	r2, r3, #1
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	611a      	str	r2, [r3, #16]
  }
}
 8002582:	bf00      	nop
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40000400 	.word	0x40000400
 8002598:	40014000 	.word	0x40014000
 800259c:	40014400 	.word	0x40014400
 80025a0:	40014800 	.word	0x40014800

080025a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b087      	sub	sp, #28
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	f023 0201 	bic.w	r2, r3, #1
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	f023 030a 	bic.w	r3, r3, #10
 80025e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	621a      	str	r2, [r3, #32]
}
 80025f6:	bf00      	nop
 80025f8:	371c      	adds	r7, #28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002602:	b480      	push	{r7}
 8002604:	b087      	sub	sp, #28
 8002606:	af00      	add	r7, sp, #0
 8002608:	60f8      	str	r0, [r7, #12]
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	f023 0210 	bic.w	r2, r3, #16
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800262c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	031b      	lsls	r3, r3, #12
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4313      	orrs	r3, r2
 8002636:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800263e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	4313      	orrs	r3, r2
 8002648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	621a      	str	r2, [r3, #32]
}
 8002656:	bf00      	nop
 8002658:	371c      	adds	r7, #28
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002662:	b480      	push	{r7}
 8002664:	b085      	sub	sp, #20
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002678:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4313      	orrs	r3, r2
 8002680:	f043 0307 	orr.w	r3, r3, #7
 8002684:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	609a      	str	r2, [r3, #8]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002698:	b480      	push	{r7}
 800269a:	b087      	sub	sp, #28
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
 80026a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	021a      	lsls	r2, r3, #8
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	431a      	orrs	r2, r3
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	4313      	orrs	r3, r2
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	697a      	ldr	r2, [r7, #20]
 80026ca:	609a      	str	r2, [r3, #8]
}
 80026cc:	bf00      	nop
 80026ce:	371c      	adds	r7, #28
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d101      	bne.n	80026f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026ec:	2302      	movs	r3, #2
 80026ee:	e054      	b.n	800279a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a24      	ldr	r2, [pc, #144]	@ (80027a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d108      	bne.n	800272c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002720:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	4313      	orrs	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002732:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	4313      	orrs	r3, r2
 800273c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a17      	ldr	r2, [pc, #92]	@ (80027a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00e      	beq.n	800276e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002758:	d009      	beq.n	800276e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a13      	ldr	r2, [pc, #76]	@ (80027ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d004      	beq.n	800276e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a11      	ldr	r2, [pc, #68]	@ (80027b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d10c      	bne.n	8002788 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002774:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	4313      	orrs	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40012c00 	.word	0x40012c00
 80027ac:	40000400 	.word	0x40000400
 80027b0:	40014000 	.word	0x40014000

080027b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <malloc>:
 80027f0:	4b02      	ldr	r3, [pc, #8]	@ (80027fc <malloc+0xc>)
 80027f2:	4601      	mov	r1, r0
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	f000 b825 	b.w	8002844 <_malloc_r>
 80027fa:	bf00      	nop
 80027fc:	20001194 	.word	0x20001194

08002800 <sbrk_aligned>:
 8002800:	b570      	push	{r4, r5, r6, lr}
 8002802:	4e0f      	ldr	r6, [pc, #60]	@ (8002840 <sbrk_aligned+0x40>)
 8002804:	460c      	mov	r4, r1
 8002806:	6831      	ldr	r1, [r6, #0]
 8002808:	4605      	mov	r5, r0
 800280a:	b911      	cbnz	r1, 8002812 <sbrk_aligned+0x12>
 800280c:	f000 f8ae 	bl	800296c <_sbrk_r>
 8002810:	6030      	str	r0, [r6, #0]
 8002812:	4621      	mov	r1, r4
 8002814:	4628      	mov	r0, r5
 8002816:	f000 f8a9 	bl	800296c <_sbrk_r>
 800281a:	1c43      	adds	r3, r0, #1
 800281c:	d103      	bne.n	8002826 <sbrk_aligned+0x26>
 800281e:	f04f 34ff 	mov.w	r4, #4294967295
 8002822:	4620      	mov	r0, r4
 8002824:	bd70      	pop	{r4, r5, r6, pc}
 8002826:	1cc4      	adds	r4, r0, #3
 8002828:	f024 0403 	bic.w	r4, r4, #3
 800282c:	42a0      	cmp	r0, r4
 800282e:	d0f8      	beq.n	8002822 <sbrk_aligned+0x22>
 8002830:	1a21      	subs	r1, r4, r0
 8002832:	4628      	mov	r0, r5
 8002834:	f000 f89a 	bl	800296c <_sbrk_r>
 8002838:	3001      	adds	r0, #1
 800283a:	d1f2      	bne.n	8002822 <sbrk_aligned+0x22>
 800283c:	e7ef      	b.n	800281e <sbrk_aligned+0x1e>
 800283e:	bf00      	nop
 8002840:	2000125c 	.word	0x2000125c

08002844 <_malloc_r>:
 8002844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002848:	1ccd      	adds	r5, r1, #3
 800284a:	f025 0503 	bic.w	r5, r5, #3
 800284e:	3508      	adds	r5, #8
 8002850:	2d0c      	cmp	r5, #12
 8002852:	bf38      	it	cc
 8002854:	250c      	movcc	r5, #12
 8002856:	2d00      	cmp	r5, #0
 8002858:	4606      	mov	r6, r0
 800285a:	db01      	blt.n	8002860 <_malloc_r+0x1c>
 800285c:	42a9      	cmp	r1, r5
 800285e:	d904      	bls.n	800286a <_malloc_r+0x26>
 8002860:	230c      	movs	r3, #12
 8002862:	6033      	str	r3, [r6, #0]
 8002864:	2000      	movs	r0, #0
 8002866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800286a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002940 <_malloc_r+0xfc>
 800286e:	f000 f869 	bl	8002944 <__malloc_lock>
 8002872:	f8d8 3000 	ldr.w	r3, [r8]
 8002876:	461c      	mov	r4, r3
 8002878:	bb44      	cbnz	r4, 80028cc <_malloc_r+0x88>
 800287a:	4629      	mov	r1, r5
 800287c:	4630      	mov	r0, r6
 800287e:	f7ff ffbf 	bl	8002800 <sbrk_aligned>
 8002882:	1c43      	adds	r3, r0, #1
 8002884:	4604      	mov	r4, r0
 8002886:	d158      	bne.n	800293a <_malloc_r+0xf6>
 8002888:	f8d8 4000 	ldr.w	r4, [r8]
 800288c:	4627      	mov	r7, r4
 800288e:	2f00      	cmp	r7, #0
 8002890:	d143      	bne.n	800291a <_malloc_r+0xd6>
 8002892:	2c00      	cmp	r4, #0
 8002894:	d04b      	beq.n	800292e <_malloc_r+0xea>
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	4639      	mov	r1, r7
 800289a:	4630      	mov	r0, r6
 800289c:	eb04 0903 	add.w	r9, r4, r3
 80028a0:	f000 f864 	bl	800296c <_sbrk_r>
 80028a4:	4581      	cmp	r9, r0
 80028a6:	d142      	bne.n	800292e <_malloc_r+0xea>
 80028a8:	6821      	ldr	r1, [r4, #0]
 80028aa:	1a6d      	subs	r5, r5, r1
 80028ac:	4629      	mov	r1, r5
 80028ae:	4630      	mov	r0, r6
 80028b0:	f7ff ffa6 	bl	8002800 <sbrk_aligned>
 80028b4:	3001      	adds	r0, #1
 80028b6:	d03a      	beq.n	800292e <_malloc_r+0xea>
 80028b8:	6823      	ldr	r3, [r4, #0]
 80028ba:	442b      	add	r3, r5
 80028bc:	6023      	str	r3, [r4, #0]
 80028be:	f8d8 3000 	ldr.w	r3, [r8]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	bb62      	cbnz	r2, 8002920 <_malloc_r+0xdc>
 80028c6:	f8c8 7000 	str.w	r7, [r8]
 80028ca:	e00f      	b.n	80028ec <_malloc_r+0xa8>
 80028cc:	6822      	ldr	r2, [r4, #0]
 80028ce:	1b52      	subs	r2, r2, r5
 80028d0:	d420      	bmi.n	8002914 <_malloc_r+0xd0>
 80028d2:	2a0b      	cmp	r2, #11
 80028d4:	d917      	bls.n	8002906 <_malloc_r+0xc2>
 80028d6:	1961      	adds	r1, r4, r5
 80028d8:	42a3      	cmp	r3, r4
 80028da:	6025      	str	r5, [r4, #0]
 80028dc:	bf18      	it	ne
 80028de:	6059      	strne	r1, [r3, #4]
 80028e0:	6863      	ldr	r3, [r4, #4]
 80028e2:	bf08      	it	eq
 80028e4:	f8c8 1000 	streq.w	r1, [r8]
 80028e8:	5162      	str	r2, [r4, r5]
 80028ea:	604b      	str	r3, [r1, #4]
 80028ec:	4630      	mov	r0, r6
 80028ee:	f000 f82f 	bl	8002950 <__malloc_unlock>
 80028f2:	f104 000b 	add.w	r0, r4, #11
 80028f6:	1d23      	adds	r3, r4, #4
 80028f8:	f020 0007 	bic.w	r0, r0, #7
 80028fc:	1ac2      	subs	r2, r0, r3
 80028fe:	bf1c      	itt	ne
 8002900:	1a1b      	subne	r3, r3, r0
 8002902:	50a3      	strne	r3, [r4, r2]
 8002904:	e7af      	b.n	8002866 <_malloc_r+0x22>
 8002906:	6862      	ldr	r2, [r4, #4]
 8002908:	42a3      	cmp	r3, r4
 800290a:	bf0c      	ite	eq
 800290c:	f8c8 2000 	streq.w	r2, [r8]
 8002910:	605a      	strne	r2, [r3, #4]
 8002912:	e7eb      	b.n	80028ec <_malloc_r+0xa8>
 8002914:	4623      	mov	r3, r4
 8002916:	6864      	ldr	r4, [r4, #4]
 8002918:	e7ae      	b.n	8002878 <_malloc_r+0x34>
 800291a:	463c      	mov	r4, r7
 800291c:	687f      	ldr	r7, [r7, #4]
 800291e:	e7b6      	b.n	800288e <_malloc_r+0x4a>
 8002920:	461a      	mov	r2, r3
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	42a3      	cmp	r3, r4
 8002926:	d1fb      	bne.n	8002920 <_malloc_r+0xdc>
 8002928:	2300      	movs	r3, #0
 800292a:	6053      	str	r3, [r2, #4]
 800292c:	e7de      	b.n	80028ec <_malloc_r+0xa8>
 800292e:	230c      	movs	r3, #12
 8002930:	6033      	str	r3, [r6, #0]
 8002932:	4630      	mov	r0, r6
 8002934:	f000 f80c 	bl	8002950 <__malloc_unlock>
 8002938:	e794      	b.n	8002864 <_malloc_r+0x20>
 800293a:	6005      	str	r5, [r0, #0]
 800293c:	e7d6      	b.n	80028ec <_malloc_r+0xa8>
 800293e:	bf00      	nop
 8002940:	20001260 	.word	0x20001260

08002944 <__malloc_lock>:
 8002944:	4801      	ldr	r0, [pc, #4]	@ (800294c <__malloc_lock+0x8>)
 8002946:	f000 b84b 	b.w	80029e0 <__retarget_lock_acquire_recursive>
 800294a:	bf00      	nop
 800294c:	200013a0 	.word	0x200013a0

08002950 <__malloc_unlock>:
 8002950:	4801      	ldr	r0, [pc, #4]	@ (8002958 <__malloc_unlock+0x8>)
 8002952:	f000 b846 	b.w	80029e2 <__retarget_lock_release_recursive>
 8002956:	bf00      	nop
 8002958:	200013a0 	.word	0x200013a0

0800295c <memset>:
 800295c:	4402      	add	r2, r0
 800295e:	4603      	mov	r3, r0
 8002960:	4293      	cmp	r3, r2
 8002962:	d100      	bne.n	8002966 <memset+0xa>
 8002964:	4770      	bx	lr
 8002966:	f803 1b01 	strb.w	r1, [r3], #1
 800296a:	e7f9      	b.n	8002960 <memset+0x4>

0800296c <_sbrk_r>:
 800296c:	b538      	push	{r3, r4, r5, lr}
 800296e:	4d06      	ldr	r5, [pc, #24]	@ (8002988 <_sbrk_r+0x1c>)
 8002970:	2300      	movs	r3, #0
 8002972:	4604      	mov	r4, r0
 8002974:	4608      	mov	r0, r1
 8002976:	602b      	str	r3, [r5, #0]
 8002978:	f7fd fef0 	bl	800075c <_sbrk>
 800297c:	1c43      	adds	r3, r0, #1
 800297e:	d102      	bne.n	8002986 <_sbrk_r+0x1a>
 8002980:	682b      	ldr	r3, [r5, #0]
 8002982:	b103      	cbz	r3, 8002986 <_sbrk_r+0x1a>
 8002984:	6023      	str	r3, [r4, #0]
 8002986:	bd38      	pop	{r3, r4, r5, pc}
 8002988:	2000139c 	.word	0x2000139c

0800298c <__errno>:
 800298c:	4b01      	ldr	r3, [pc, #4]	@ (8002994 <__errno+0x8>)
 800298e:	6818      	ldr	r0, [r3, #0]
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	20001194 	.word	0x20001194

08002998 <__libc_init_array>:
 8002998:	b570      	push	{r4, r5, r6, lr}
 800299a:	4d0d      	ldr	r5, [pc, #52]	@ (80029d0 <__libc_init_array+0x38>)
 800299c:	4c0d      	ldr	r4, [pc, #52]	@ (80029d4 <__libc_init_array+0x3c>)
 800299e:	1b64      	subs	r4, r4, r5
 80029a0:	10a4      	asrs	r4, r4, #2
 80029a2:	2600      	movs	r6, #0
 80029a4:	42a6      	cmp	r6, r4
 80029a6:	d109      	bne.n	80029bc <__libc_init_array+0x24>
 80029a8:	4d0b      	ldr	r5, [pc, #44]	@ (80029d8 <__libc_init_array+0x40>)
 80029aa:	4c0c      	ldr	r4, [pc, #48]	@ (80029dc <__libc_init_array+0x44>)
 80029ac:	f000 f828 	bl	8002a00 <_init>
 80029b0:	1b64      	subs	r4, r4, r5
 80029b2:	10a4      	asrs	r4, r4, #2
 80029b4:	2600      	movs	r6, #0
 80029b6:	42a6      	cmp	r6, r4
 80029b8:	d105      	bne.n	80029c6 <__libc_init_array+0x2e>
 80029ba:	bd70      	pop	{r4, r5, r6, pc}
 80029bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80029c0:	4798      	blx	r3
 80029c2:	3601      	adds	r6, #1
 80029c4:	e7ee      	b.n	80029a4 <__libc_init_array+0xc>
 80029c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80029ca:	4798      	blx	r3
 80029cc:	3601      	adds	r6, #1
 80029ce:	e7f2      	b.n	80029b6 <__libc_init_array+0x1e>
 80029d0:	08002b48 	.word	0x08002b48
 80029d4:	08002b48 	.word	0x08002b48
 80029d8:	08002b48 	.word	0x08002b48
 80029dc:	08002b4c 	.word	0x08002b4c

080029e0 <__retarget_lock_acquire_recursive>:
 80029e0:	4770      	bx	lr

080029e2 <__retarget_lock_release_recursive>:
 80029e2:	4770      	bx	lr

080029e4 <memcpy>:
 80029e4:	440a      	add	r2, r1
 80029e6:	4291      	cmp	r1, r2
 80029e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80029ec:	d100      	bne.n	80029f0 <memcpy+0xc>
 80029ee:	4770      	bx	lr
 80029f0:	b510      	push	{r4, lr}
 80029f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029fa:	4291      	cmp	r1, r2
 80029fc:	d1f9      	bne.n	80029f2 <memcpy+0xe>
 80029fe:	bd10      	pop	{r4, pc}

08002a00 <_init>:
 8002a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a02:	bf00      	nop
 8002a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a06:	bc08      	pop	{r3}
 8002a08:	469e      	mov	lr, r3
 8002a0a:	4770      	bx	lr

08002a0c <_fini>:
 8002a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0e:	bf00      	nop
 8002a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a12:	bc08      	pop	{r3}
 8002a14:	469e      	mov	lr, r3
 8002a16:	4770      	bx	lr
