\doxysection{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+byte\+\_\+enable Union Reference}
\label{unionhello__fpga_1_1he__wr__byte__enable}\index{hello\_fpga::he\_wr\_byte\_enable@{hello\_fpga::he\_wr\_byte\_enable}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.\+h$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{unionhello__fpga_1_1he__wr__byte__enable_a828f9a8447e46caea59027028b9869a7a51c41b539124d82d972eb55aa4d466ac}{offset}} = HE\+\_\+\+WR\+\_\+\+BYTE\+\_\+\+ENABLE
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionhello__fpga_1_1he__wr__byte__enable_a270599eaf48c685c46e00220a97b360e}{value}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
uint64\_t {\bfseries write\_byte\_enable}: 64\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 158 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__byte__enable_a828f9a8447e46caea59027028b9869a7}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset@{offset}!hello\_fpga::he\_wr\_byte\_enable@{hello\_fpga::he\_wr\_byte\_enable}}\index{hello\_fpga::he\_wr\_byte\_enable@{hello\_fpga::he\_wr\_byte\_enable}!offset@{offset}}}\mbox{\label{unionhello__fpga_1_1he__wr__byte__enable_a828f9a8447e46caea59027028b9869a7a51c41b539124d82d972eb55aa4d466ac}} 
offset&\\
\hline

\end{DoxyEnumFields}


Definition at line 159 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__byte__enable_a270599eaf48c685c46e00220a97b360e}} 
\index{hello\_fpga::he\_wr\_byte\_enable@{hello\_fpga::he\_wr\_byte\_enable}!value@{value}}
\index{value@{value}!hello\_fpga::he\_wr\_byte\_enable@{hello\_fpga::he\_wr\_byte\_enable}}
\doxysubsubsection{\texorpdfstring{value}{value}}
{\footnotesize\ttfamily uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+wr\+\_\+byte\+\_\+enable\+::value}



Definition at line 160 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{unionhello__fpga_1_1he__wr__byte__enable_a6df34abb0889daaba45dc5d1057a6ebc}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \} }

