

================================================================
== Vivado HLS Report for 'mvprod_layer_1'
================================================================
* Date:           Sat Oct 26 14:05:40 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.286|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  60201|  60201|  60201|  60201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- outer   |  60200|  60200|      2408|          -|          -|    25|    no    |
        | + inner  |   2406|   2406|         6|          -|          -|   401|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     141|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      73|
|Register         |        -|      -|     121|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     121|     214|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mlp_mac_muladd_18bkb_U1  |mlp_mac_muladd_18bkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |m_2_fu_150_p2       |     +    |      0|  0|  15|           5|           1|
    |n_2_fu_167_p2       |     +    |      0|  0|  16|           9|           1|
    |next_mul_fu_138_p2  |     +    |      0|  0|  21|          14|           9|
    |tmp_7_fu_177_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_1_fu_183_p2     |   icmp   |      0|  0|  13|           9|           1|
    |tmp_5_fu_198_p2     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_8_fu_161_p2     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_fu_144_p2       |   icmp   |      0|  0|  11|           5|           4|
    |tmp_10_fu_215_p3    |  select  |      0|  0|  18|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 141|          75|          47|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_V_2_fu_56    |   9|          2|   18|         36|
    |ap_NS_fsm        |  37|          9|    1|          9|
    |m_reg_98         |   9|          2|    5|         10|
    |n_reg_121        |   9|          2|    9|         18|
    |phi_mul_reg_109  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  73|         17|   47|        101|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_V_2_fu_56          |  18|   0|   18|          0|
    |acc_V_reg_323          |  18|   0|   18|          0|
    |ap_CS_fsm              |   8|   0|    8|          0|
    |m_2_reg_271            |   5|   0|    5|          0|
    |m_reg_98               |   5|   0|    5|          0|
    |n_2_reg_284            |   9|   0|    9|          0|
    |n_reg_121              |   9|   0|    9|          0|
    |next_mul_reg_263       |  14|   0|   14|          0|
    |phi_mul_reg_109        |  14|   0|   14|          0|
    |result_V_addr_reg_276  |   5|   0|    5|          0|
    |tmp_1_reg_294          |   1|   0|    1|          0|
    |tmp_5_reg_309          |   1|   0|    1|          0|
    |tmp_7_reg_289          |  14|   0|   14|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 121|   0|  121|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|matrix_V_address0  | out |   14|  ap_memory |    matrix_V    |     array    |
|matrix_V_ce0       | out |    1|  ap_memory |    matrix_V    |     array    |
|matrix_V_q0        |  in |   18|  ap_memory |    matrix_V    |     array    |
|input_V_address0   | out |    9|  ap_memory |     input_V    |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V    |     array    |
|result_V_address0  | out |    5|  ap_memory |    result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |    result_V    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_8)
	2  / (tmp_8)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_V_2 = alloca i18"   --->   Operation 9 'alloca' 'acc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "store i18 0, i18* %acc_V_2"   --->   Operation 10 'store' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "br label %1" [../src/mlp.cpp:74]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%m = phi i5 [ 0, %0 ], [ %m_2, %5 ]"   --->   Operation 12 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %5 ]"   --->   Operation 13 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.34ns)   --->   "%next_mul = add i14 %phi_mul, 401"   --->   Operation 14 'add' 'next_mul' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %m, -7" [../src/mlp.cpp:74]   --->   Operation 15 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.10ns)   --->   "%m_2 = add i5 %m, 1" [../src/mlp.cpp:74]   --->   Operation 17 'add' 'm_2' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [../src/mlp.cpp:74]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [../src/mlp.cpp:75]   --->   Operation 19 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [../src/mlp.cpp:75]   --->   Operation 20 'specregionbegin' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %m to i64" [../src/mlp.cpp:81]   --->   Operation 21 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [25 x i18]* %result_V, i64 0, i64 %tmp_s" [../src/mlp.cpp:84]   --->   Operation 22 'getelementptr' 'result_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "br label %3" [../src/mlp.cpp:76]   --->   Operation 23 'br' <Predicate = (!tmp)> <Delay = 0.87>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [../src/mlp.cpp:88]   --->   Operation 24 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%n = phi i9 [ 0, %2 ], [ %n_2, %._crit_edge47 ]"   --->   Operation 25 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.98ns)   --->   "%tmp_8 = icmp eq i9 %n, -111" [../src/mlp.cpp:76]   --->   Operation 26 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 401, i64 401, i64 401)"   --->   Operation 27 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.35ns)   --->   "%n_2 = add i9 %n, 1" [../src/mlp.cpp:76]   --->   Operation 28 'add' 'n_2' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %5, label %._crit_edge" [../src/mlp.cpp:76]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i9 %n to i14" [../src/mlp.cpp:81]   --->   Operation 30 'zext' 'tmp_2_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.34ns)   --->   "%tmp_7 = add i14 %tmp_2_cast, %phi_mul" [../src/mlp.cpp:81]   --->   Operation 31 'add' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_9)" [../src/mlp.cpp:86]   --->   Operation 32 'specregionend' 'empty_18' <Predicate = (tmp_8)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [../src/mlp.cpp:74]   --->   Operation 33 'br' <Predicate = (tmp_8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 34 [1/1] (0.98ns)   --->   "%tmp_1 = icmp eq i9 %n, 0" [../src/mlp.cpp:78]   --->   Operation 34 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = zext i9 %n to i64" [../src/mlp.cpp:81]   --->   Operation 35 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i14 %tmp_7 to i64" [../src/mlp.cpp:81]   --->   Operation 36 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%matrix_V_addr = getelementptr [10025 x i18]* %matrix_V, i64 0, i64 %tmp_16_cast" [../src/mlp.cpp:81]   --->   Operation 37 'getelementptr' 'matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [401 x i18]* %input_V, i64 0, i64 %tmp_2" [../src/mlp.cpp:81]   --->   Operation 38 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:81]   --->   Operation 39 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_4 : Operation 40 [2/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:81]   --->   Operation 40 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_4 : Operation 41 [1/1] (0.98ns)   --->   "%tmp_5 = icmp eq i9 %n, -112" [../src/mlp.cpp:83]   --->   Operation 41 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.28>
ST_5 : Operation 42 [1/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:81]   --->   Operation 42 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %input_V_load to i36" [../src/mlp.cpp:81]   --->   Operation 43 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:81]   --->   Operation 44 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %matrix_V_load to i36" [../src/mlp.cpp:81]   --->   Operation 45 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [3/3] (1.02ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:81]   --->   Operation 46 'mul' 'p_Val2_s' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 47 [2/3] (1.02ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:81]   --->   Operation 47 'mul' 'p_Val2_s' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.26>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%acc_V_2_load = load i18* %acc_V_2" [../src/mlp.cpp:78]   --->   Operation 48 'load' 'acc_V_2_load' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [../src/mlp.cpp:77]   --->   Operation 49 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:81]   --->   Operation 50 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 51 [1/1] (0.56ns)   --->   "%tmp_10 = select i1 %tmp_1, i18 0, i18 %acc_V_2_load" [../src/mlp.cpp:78]   --->   Operation 51 'select' 'tmp_10' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_10, i20 0)" [../src/mlp.cpp:81]   --->   Operation 52 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_36_cast4 = zext i38 %tmp_3 to i39" [../src/mlp.cpp:81]   --->   Operation 53 'zext' 'tmp_36_cast4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = sext i36 %p_Val2_s to i39" [../src/mlp.cpp:81]   --->   Operation 54 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.70ns)   --->   "%p_Val2_2 = add nsw i39 %tmp_36_cast4, %tmp_4" [../src/mlp.cpp:81]   --->   Operation 55 'add' 'p_Val2_2' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%acc_V = call i18 @_ssdm_op_PartSelect.i18.i39.i32.i32(i39 %p_Val2_2, i32 20, i32 37)" [../src/mlp.cpp:81]   --->   Operation 56 'partselect' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %._crit_edge47" [../src/mlp.cpp:83]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 58 [1/1] (1.14ns)   --->   "store i18 %acc_V, i18* %result_V_addr, align 4" [../src/mlp.cpp:84]   --->   Operation 58 'store' <Predicate = (tmp_5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge47" [../src/mlp.cpp:84]   --->   Operation 59 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.87ns)   --->   "store i18 %acc_V, i18* %acc_V_2" [../src/mlp.cpp:81]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.87>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "br label %3" [../src/mlp.cpp:76]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_2       (alloca           ) [ 011111111]
StgValue_10   (store            ) [ 000000000]
StgValue_11   (br               ) [ 011111111]
m             (phi              ) [ 001000000]
phi_mul       (phi              ) [ 001111111]
next_mul      (add              ) [ 011111111]
tmp           (icmp             ) [ 001111111]
empty         (speclooptripcount) [ 000000000]
m_2           (add              ) [ 011111111]
StgValue_18   (br               ) [ 000000000]
StgValue_19   (specloopname     ) [ 000000000]
tmp_9         (specregionbegin  ) [ 000111111]
tmp_s         (zext             ) [ 000000000]
result_V_addr (getelementptr    ) [ 000111111]
StgValue_23   (br               ) [ 001111111]
StgValue_24   (ret              ) [ 000000000]
n             (phi              ) [ 000110000]
tmp_8         (icmp             ) [ 001111111]
empty_17      (speclooptripcount) [ 000000000]
n_2           (add              ) [ 001111111]
StgValue_29   (br               ) [ 000000000]
tmp_2_cast    (zext             ) [ 000000000]
tmp_7         (add              ) [ 000010000]
empty_18      (specregionend    ) [ 000000000]
StgValue_33   (br               ) [ 011111111]
tmp_1         (icmp             ) [ 000001110]
tmp_2         (zext             ) [ 000000000]
tmp_16_cast   (zext             ) [ 000000000]
matrix_V_addr (getelementptr    ) [ 000001000]
input_V_addr  (getelementptr    ) [ 000001000]
tmp_5         (icmp             ) [ 000001111]
input_V_load  (load             ) [ 000000000]
OP1_V         (sext             ) [ 000000110]
matrix_V_load (load             ) [ 000000000]
OP2_V         (sext             ) [ 000000110]
acc_V_2_load  (load             ) [ 000000000]
StgValue_49   (specloopname     ) [ 000000000]
p_Val2_s      (mul              ) [ 000000000]
tmp_10        (select           ) [ 000000000]
tmp_3         (bitconcatenate   ) [ 000000000]
tmp_36_cast4  (zext             ) [ 000000000]
tmp_4         (sext             ) [ 000000000]
p_Val2_2      (add              ) [ 000000000]
acc_V         (partselect       ) [ 000000001]
StgValue_57   (br               ) [ 000000000]
StgValue_58   (store            ) [ 000000000]
StgValue_59   (br               ) [ 000000000]
StgValue_60   (store            ) [ 000000000]
StgValue_61   (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i18.i20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="acc_V_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="result_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="matrix_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="18" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="14" slack="0"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_V_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="18" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="9" slack="0"/>
<pin id="78" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="9" slack="0"/>
<pin id="83" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matrix_V_load/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="StgValue_58_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="6"/>
<pin id="95" dir="0" index="1" bw="18" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/8 "/>
</bind>
</comp>

<comp id="98" class="1005" name="m_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="m_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="phi_mul_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="1"/>
<pin id="111" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="phi_mul_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="n_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="1"/>
<pin id="123" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="n_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_10_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="18" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="next_mul_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="m_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_8_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="n_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_2_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_7_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="14" slack="1"/>
<pin id="180" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="1"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_16_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="1"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="OP1_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="OP2_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="acc_V_2_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="18" slack="6"/>
<pin id="214" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_2_load/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_10_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="3"/>
<pin id="217" dir="0" index="1" bw="18" slack="0"/>
<pin id="218" dir="0" index="2" bw="18" slack="0"/>
<pin id="219" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="38" slack="0"/>
<pin id="224" dir="0" index="1" bw="18" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_36_cast4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="38" slack="0"/>
<pin id="232" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast4/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="acc_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="39" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_V/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="StgValue_60_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="18" slack="1"/>
<pin id="245" dir="0" index="1" bw="18" slack="7"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/8 "/>
</bind>
</comp>

<comp id="247" class="1007" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="0"/>
<pin id="249" dir="0" index="1" bw="18" slack="0"/>
<pin id="250" dir="0" index="2" bw="38" slack="0"/>
<pin id="251" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_s/5 tmp_4/7 p_Val2_2/7 "/>
</bind>
</comp>

<comp id="256" class="1005" name="acc_V_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="next_mul_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="271" class="1005" name="m_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="result_V_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="6"/>
<pin id="278" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="result_V_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="n_2_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_7_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="1"/>
<pin id="291" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="3"/>
<pin id="296" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="matrix_V_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="1"/>
<pin id="301" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="matrix_V_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="input_V_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="1"/>
<pin id="306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_5_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="3"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="OP1_V_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="36" slack="1"/>
<pin id="315" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="318" class="1005" name="OP2_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="36" slack="1"/>
<pin id="320" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="323" class="1005" name="acc_V_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="18" slack="1"/>
<pin id="325" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="67" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="113" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="102" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="102" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="102" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="165"><net_src comp="125" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="125" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="125" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="109" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="121" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="121" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="202"><net_src comp="121" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="81" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="87" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="252"><net_src comp="208" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="204" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="230" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="259"><net_src comp="56" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="266"><net_src comp="138" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="274"><net_src comp="150" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="279"><net_src comp="60" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="287"><net_src comp="167" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="292"><net_src comp="177" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="297"><net_src comp="183" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="302"><net_src comp="67" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="307"><net_src comp="74" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="312"><net_src comp="198" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="204" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="321"><net_src comp="208" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="326"><net_src comp="234" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="243" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matrix_V | {}
	Port: result_V | {8 }
 - Input state : 
	Port: mvprod_layer_1 : matrix_V | {4 5 }
	Port: mvprod_layer_1 : input_V | {4 5 }
  - Chain level:
	State 1
		StgValue_10 : 1
	State 2
		next_mul : 1
		tmp : 1
		m_2 : 1
		StgValue_18 : 2
		tmp_s : 1
		result_V_addr : 2
	State 3
		tmp_8 : 1
		n_2 : 1
		StgValue_29 : 2
		tmp_2_cast : 1
		tmp_7 : 2
	State 4
		matrix_V_addr : 1
		input_V_addr : 1
		input_V_load : 2
		matrix_V_load : 2
	State 5
		OP1_V : 1
		OP2_V : 1
		p_Val2_s : 2
	State 6
	State 7
		tmp_10 : 1
		tmp_3 : 2
		tmp_36_cast4 : 3
		tmp_4 : 1
		p_Val2_2 : 4
		acc_V : 5
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   next_mul_fu_138   |    0    |    0    |    21   |
|    add   |      m_2_fu_150     |    0    |    0    |    15   |
|          |      n_2_fu_167     |    0    |    0    |    16   |
|          |     tmp_7_fu_177    |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_144     |    0    |    0    |    11   |
|   icmp   |     tmp_8_fu_161    |    0    |    0    |    13   |
|          |     tmp_1_fu_183    |    0    |    0    |    13   |
|          |     tmp_5_fu_198    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |    tmp_10_fu_215    |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_247     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_156    |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_173  |    0    |    0    |    0    |
|   zext   |     tmp_2_fu_189    |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_194 |    0    |    0    |    0    |
|          | tmp_36_cast4_fu_230 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     OP1_V_fu_204    |    0    |    0    |    0    |
|          |     OP2_V_fu_208    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_3_fu_222    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     acc_V_fu_234    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   141   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    OP1_V_reg_313    |   36   |
|    OP2_V_reg_318    |   36   |
|   acc_V_2_reg_256   |   18   |
|    acc_V_reg_323    |   18   |
| input_V_addr_reg_304|    9   |
|     m_2_reg_271     |    5   |
|       m_reg_98      |    5   |
|matrix_V_addr_reg_299|   14   |
|     n_2_reg_284     |    9   |
|      n_reg_121      |    9   |
|   next_mul_reg_263  |   14   |
|   phi_mul_reg_109   |   14   |
|result_V_addr_reg_276|    5   |
|    tmp_1_reg_294    |    1   |
|    tmp_5_reg_309    |    1   |
|    tmp_7_reg_289    |   14   |
+---------------------+--------+
|        Total        |   208  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_87 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_109 |  p0  |   2  |  14  |   28   ||    9    |
|     n_reg_121    |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_247    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_247    |  p1  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   164  ||  5.232  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   208  |   195  |
+-----------+--------+--------+--------+--------+
