**RISC-V Steel Core** is a free and open-source 32-bit RISC-V processor core for digital designs. With Steel you can create new RISC-V based embedded systems, microcontrollers and systems-on-chip.

:arrow_right: [Check out the Getting Started guide!](https://rafaelcalcada.github.io/steel-core/getting-started/)

## Overview

:white_check_mark: `RV32I` + `Zicsr` + `Machine-level ISA` <br/>
:white_check_mark: 3-stage pipeline, in-order execution <br/>
:white_check_mark: Passes all [RISC-V Compatibility Test Framework v2.0](https://github.com/riscv-non-isa/riscv-arch-test) tests <br/>
:white_check_mark: Production-ready <br/>
:white_check_mark: Single [source file](riscv_steel_core.v) written in human-readable Verilog <br/>
:white_check_mark: Free and open-source ([MIT License](LICENSE.md))

## Documentation

**Steel** has gone through significant changes recently, making the old docs obsolete. **New docs will be available soon.**

## License

Steel is distributed under the [MIT License](LICENSE.md).

## History

Steel was developed for the author's final year project in Computer Engineering. 

## Contact

Rafael Calcada (rafaelcalcada@gmail.com)

## Acknowledgements

My friend [Francisco Knebel](https://github.com/FranciscoKnebel) and my advisor [Ricardo Reis](https://www.linkedin.com/in/ricardo-reis-bab4575/) deserve special thanks for their collaboration in this work.
