\begin{syllabus}

\course{CS221. Computer Systems Architecture}{Obligatorio}{CS221}
% Source file: ../Curricula.in/lang/English/cycle/2021-I/Syllabi/Computing/CS/CS221.tex

\begin{justification}
  A computer scientist must have a solid knowledge of the organization and design principles of diverse computer systems, by understanding the limitations of modern systems they could propose next-gen paradigms.
  This course teaches the basics and principles of Computer Architecture.  This class addreses digital logic design, basics of Computer Architecture and processor design (Instruction Set architecture, microarchitecture, out-of-order execution, branch prediction), execution paradigms (superscalar, dataflow, VLIW, SIMD, GPUs, systolic, multithreading) and memory system organization.
\end{justification}

\begin{goals}
  \item Provide a first approach in Computer Architecture.
  \item Study the design and evolution of computer architectures, which lead to modern approaches and implementations in computing systems. 
  \item Provide fine-grained details of computer hardware, and its relation with software execution.
  \item Implement a simple microprocessor using Verilog language.
\end{goals}

--COMMON-CONTENT--

\begin{unit}{\ARDigitallogicanddigitalsystems}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{18}{b}
\begin{topics}%
\item \ARDigitallogicanddigitalsystemsTopicOverview
\item \ARDigitallogicanddigitalsystemsTopicCombinational
\item \ARDigitallogicanddigitalsystemsTopicMultiple
\item \ARDigitallogicanddigitalsystemsTopicComputer
\item \ARDigitallogicanddigitalsystemsTopicRegister
\item \ARDigitallogicanddigitalsystemsTopicPhysical
\end{topics}
\begin{learningoutcomes}
\item \ARDigitallogicanddigitalsystemsLODescribeTheComputer [\Familiarity]
\item \ARDigitallogicanddigitalsystemsLOComprehend [\Usage]
\item \ARDigitallogicanddigitalsystemsLOExplainTheThe [\Usage]
\item \ARDigitallogicanddigitalsystemsLOArticulate [\Familiarity]
\item \ARDigitallogicanddigitalsystemsLODesignThe [\Usage]
\item \ARDigitallogicanddigitalsystemsLOUseCad [\Familiarity]
\item \ARDigitallogicanddigitalsystemsLOEvaluate [\Assessment]
\end{learningoutcomes}
\end{unit}

\begin{unit}{\ARMachinelevelrepresentationofdata}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{8}{g}
\begin{topics}
\item \ARMachinelevelrepresentationofdataTopicBits
\item \ARMachinelevelrepresentationofdataTopicNumeric
\item \ARMachinelevelrepresentationofdataTopicFixed
\item \ARMachinelevelrepresentationofdataTopicSigned
\item \ARMachinelevelrepresentationofdataTopicRepresentation
\item \ARMachinelevelrepresentationofdataTopicRepresentationOf
\end{topics}

\begin{learningoutcomes}
\item \ARMachinelevelrepresentationofdataLOExplainWhyData [\Assessment]
\item \ARMachinelevelrepresentationofdataLOExplainTheUsing [\Familiarity]
\item \ARMachinelevelrepresentationofdataLODescribeHowAre [\Usage]
\item \ARMachinelevelrepresentationofdataLOExplainHowNumber [\Usage]
\item \ARMachinelevelrepresentationofdataLODescribeTheOf [\Usage]
\item \ARMachinelevelrepresentationofdataLOConvertNumerical [\Usage]
\end{learningoutcomes}
\end{unit}

\begin{unit}{\ARAssemblylevelmachineorganization}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{8}{b,g}
\begin{topics}
  \item \ARAssemblylevelmachineorganizationTopicBasic
  \item \ARAssemblylevelmachineorganizationTopicControl
  \item \ARAssemblylevelmachineorganizationTopicInstruction
  \item \ARAssemblylevelmachineorganizationTopicAssembly
  \item \ARAssemblylevelmachineorganizationTopicInstructionFormats
  \item \ARAssemblylevelmachineorganizationTopicAddressing
  \item \ARAssemblylevelmachineorganizationTopicSubroutine
  \item \ARAssemblylevelmachineorganizationTopicI
  \item \ARAssemblylevelmachineorganizationTopicHeap
\end{topics}

\begin{learningoutcomes}
  \item \ARAssemblylevelmachineorganizationLOExplainTheTheNeumann [\Familiarity]
  \item \ARAssemblylevelmachineorganizationLODescribeHowIs [\Familiarity]
  \item \ARAssemblylevelmachineorganizationLODescribeInstruction [\Familiarity]
  \item \ARAssemblylevelmachineorganizationLOSummarize [\Familiarity]
  \item \ARAssemblylevelmachineorganizationLODemonstrateHow [\Usage]
  \item \ARAssemblylevelmachineorganizationLOExplainDifferent [\Usage]
  \item \ARAssemblylevelmachineorganizationLOExplainHowAre [\Usage]
  \item \ARAssemblylevelmachineorganizationLOExplainTheOf [\Familiarity]
  \item \ARAssemblylevelmachineorganizationLOWriteSimple [\Usage]
  \item \ARAssemblylevelmachineorganizationLOShow  [\Usage]
\end{learningoutcomes}
\end{unit}

%% Unidad Organizaci칩n Funcional para ejecuci칩n de instrucciones  
\begin{unit}{\ARFunctionalorganization}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{8}{b,g}
\begin{topics}
      \item \ARFunctionalorganizationTopicImplementation
      \item \ARFunctionalorganizationTopicControl
      \item \ARFunctionalorganizationTopicInstruction
      \item \ARFunctionalorganizationTopicIntroductionTo
\end{topics}

\begin{learningoutcomes}
\item \ARFunctionalorganizationLOCompareAlternative [\Assessment]
\item \ARFunctionalorganizationLODiscussTheControl [\Familiarity]
\item \ARFunctionalorganizationLOExplainBasic [\Usage]
\item \ARFunctionalorganizationLODesignAnd [\Usage]
\item \ARFunctionalorganizationLODetermineFor [\Assessment]
\end{learningoutcomes}
\end{unit}

%% Organizaci칩n y Arquitectura de la Memoria
\begin{unit}{\ARMemorysystemorganizationandarchitecture}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{8}{b,g}
\begin{topics}
  \item \ARMemorysystemorganizationandarchitectureTopicStorage
  \item \ARMemorysystemorganizationandarchitectureTopicMemory
  \item \ARMemorysystemorganizationandarchitectureTopicMain
  \item \ARMemorysystemorganizationandarchitectureTopicLatency
  \item \ARMemorysystemorganizationandarchitectureTopicCache
  \item \ARMemorysystemorganizationandarchitectureTopicMultiprocessor
  \item \ARMemorysystemorganizationandarchitectureTopicVirtual
  \item \ARMemorysystemorganizationandarchitectureTopicFault
  \item \ARMemorysystemorganizationandarchitectureTopicError
\end{topics}

\begin{learningoutcomes}
  \item \ARMemorysystemorganizationandarchitectureLOIdentify [\Familiarity]
  \item \ARMemorysystemorganizationandarchitectureLOExplainTheMemory [\Familiarity]
  \item \ARMemorysystemorganizationandarchitectureLODescribeHowOf [\Usage]
  \item \ARMemorysystemorganizationandarchitectureLODescribeTheMemory [\Usage] 
  \item \ARMemorysystemorganizationandarchitectureLOExplainTheA [\Usage] 
  \item \ARMemorysystemorganizationandarchitectureLOCompute [\Assessment]
\end{learningoutcomes}
\end{unit}

%% Unidad I/O: Interfacing and Communications
\begin{unit}{\ARInterfacingandcommunication}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{8}{b,g,i}
\begin{topics}
	\item \ARInterfacingandcommunicationTopicI
	\item \ARInterfacingandcommunicationTopicInterrupt
	\item \ARInterfacingandcommunicationTopicExternal
	\item \ARInterfacingandcommunicationTopicBuses
	\item \ARInterfacingandcommunicationTopicIntroduction
	\item \ARInterfacingandcommunicationTopicMultimedia
	\item \ARInterfacingandcommunicationTopicRaid
 \end{topics}
 
\begin{learningoutcomes}
	\item \ARInterfacingandcommunicationLOExplainHowUsed [\Familiarity]
	\item \ARInterfacingandcommunicationLOIdentifyVarious [\Familiarity]
	\item \ARInterfacingandcommunicationLODescribeData [\Usage]
	\item \ARInterfacingandcommunicationLOCompare [\Assessment]
	\item \ARInterfacingandcommunicationLOIdentifyThe [\Familiarity]
	\item \ARInterfacingandcommunicationLODescribeTheLimitations [\Familiarity]
\end{learningoutcomes}
\end{unit}

%% Unidad Arquitecturas Alternativas y en Paralelo
\begin{unit}{\ARMultiprocessingandalternativearchitectures}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{8}{i}
\begin{topics}
	\item \ARMultiprocessingandalternativearchitecturesTopicPower
	\item \ARMultiprocessingandalternativearchitecturesTopicExample
	\item \ARMultiprocessingandalternativearchitecturesTopicInterconnection
	\item \ARMultiprocessingandalternativearchitecturesTopicShared
	\item \ARMultiprocessingandalternativearchitecturesTopicMultiprocessor
\end{topics}

\begin{learningoutcomes}
	\item \ARMultiprocessingandalternativearchitecturesLODiscussTheParallel [\Assessment]
	\item \ARMultiprocessingandalternativearchitecturesLODescribeAlternative [\Familiarity]
	\item \ARMultiprocessingandalternativearchitecturesLOExplainTheInterconnection [\Usage]
	\item \ARMultiprocessingandalternativearchitecturesLODiscussTheThat [\Familiarity]
	\item \ARMultiprocessingandalternativearchitecturesLODescribeTheMemoryMemory [\Assessment]
\end{learningoutcomes}
\end{unit}

%% Unidad Mejoras en Desempe침o
\begin{unit}{\ARPerformanceenhancements}{}{Harris12,Sanjay05,Patterson2004,Ashenden07,Hennessy2006,Parhami2005,Stallings2010,Pong06}{8}{g,i}
\begin{topics}
	\item \ARPerformanceenhancementsTopicSuperscalar
	\item \ARPerformanceenhancementsTopicBranch
	\item \ARPerformanceenhancementsTopicPrefetching
	\item \ARPerformanceenhancementsTopicVector
	\item \ARPerformanceenhancementsTopicHardware
	\item \ARPerformanceenhancementsTopicScalability
	\item \ARPerformanceenhancementsTopicAlternative
\end{topics}

\begin{learningoutcomes}
  \item \ARPerformanceenhancementsLODescribeSuperscalar [\Familiarity]
  \item \ARPerformanceenhancementsLOExplainTheBranch [\Usage]
  \item \ARPerformanceenhancementsLOCharacterize [\Assessment]
  \item \ARPerformanceenhancementsLOExplainSpeculative [\Assessment]
  \item \ARPerformanceenhancementsLODiscussTheThatIn [\Assessment]
  \item \ARPerformanceenhancementsLODescribeTheScalability [\Assessment]
\end{learningoutcomes}
\end{unit}

\begin{coursebibliography}
\bibfile{Computing/CS/CS221}
\end{coursebibliography}

\end{syllabus}
