# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Aug 25 2024 13:38:59

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: pin1:in
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: pin1:out
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: pin1:in
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: pin1:out
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 15.73 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 81.43 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           436438      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            8550        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
pin1:in    u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout  3603         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            3716         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            3995         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
pin1:out   u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout  14138         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            11130         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            10478         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
pin1:in    u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout  -2548       clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -2807       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2827       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
pin1:out   u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout  10049                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            7579                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            7455                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_28_16_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_28_16_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_28_16_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              8480
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         70287

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              8480
+ Clock To Q                            796
+ Data Path Delay                       868
-----------------------------------   ----- 
End-of-path arrival time (ps)         10144
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         uf16soc                        0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__4099/I                                   Odrv12                         0              1420  RISE       1
I__4099/O                                   Odrv12                       724              2143  RISE       1
I__4100/I                                   Span12Mux_v                    0              2143  RISE       1
I__4100/O                                   Span12Mux_v                  724              2867  RISE       1
I__4101/I                                   Span12Mux_v                    0              2867  RISE       1
I__4101/O                                   Span12Mux_v                  724              3590  RISE       1
I__4102/I                                   Sp12to4                        0              3590  RISE       1
I__4102/O                                   Sp12to4                      631              4221  RISE       1
I__4103/I                                   Span4Mux_h                     0              4221  RISE       1
I__4103/O                                   Span4Mux_h                   444              4665  RISE       1
I__4104/I                                   Span4Mux_h                     0              4665  RISE       1
I__4104/O                                   Span4Mux_h                   444              5110  RISE       1
I__4105/I                                   Span4Mux_h                     0              5110  RISE       1
I__4105/O                                   Span4Mux_h                   444              5554  RISE       1
I__4106/I                                   Span4Mux_s3_v                  0              5554  RISE       1
I__4106/O                                   Span4Mux_s3_v                465              6020  RISE       1
I__4107/I                                   LocalMux                       0              6020  RISE       1
I__4107/O                                   LocalMux                     486              6505  RISE       1
I__4108/I                                   IoInMux                        0              6505  RISE       1
I__4108/O                                   IoInMux                      382              6888  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6888  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              7798  RISE       4
I__37747/I                                  gio2CtrlBuf                    0              7798  RISE       1
I__37747/O                                  gio2CtrlBuf                    0              7798  RISE       1
I__37748/I                                  GlobalMux                      0              7798  RISE       1
I__37748/O                                  GlobalMux                    227              8025  RISE       1
I__37750/I                                  ClkMux                         0              8025  RISE       1
I__37750/O                                  ClkMux                       455              8480  RISE       1
u_prescaler.prescaler_cnt_0_LC_28_16_2/clk  LogicCell40_SEQ_MODE_1010      0              8480  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_28_16_2/lcout  LogicCell40_SEQ_MODE_1010    796              9276  60143  RISE       3
I__37753/I                                    LocalMux                       0              9276  60143  RISE       1
I__37753/O                                    LocalMux                     486              9762  60143  RISE       1
I__37755/I                                    InMux                          0              9762  60143  RISE       1
I__37755/O                                    InMux                        382             10144  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_28_16_1/in0    LogicCell40_SEQ_MODE_1010      0             10144  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         uf16soc                        0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__4099/I                                   Odrv12                         0              1420  RISE       1
I__4099/O                                   Odrv12                       724              2143  RISE       1
I__4100/I                                   Span12Mux_v                    0              2143  RISE       1
I__4100/O                                   Span12Mux_v                  724              2867  RISE       1
I__4101/I                                   Span12Mux_v                    0              2867  RISE       1
I__4101/O                                   Span12Mux_v                  724              3590  RISE       1
I__4102/I                                   Sp12to4                        0              3590  RISE       1
I__4102/O                                   Sp12to4                      631              4221  RISE       1
I__4103/I                                   Span4Mux_h                     0              4221  RISE       1
I__4103/O                                   Span4Mux_h                   444              4665  RISE       1
I__4104/I                                   Span4Mux_h                     0              4665  RISE       1
I__4104/O                                   Span4Mux_h                   444              5110  RISE       1
I__4105/I                                   Span4Mux_h                     0              5110  RISE       1
I__4105/O                                   Span4Mux_h                   444              5554  RISE       1
I__4106/I                                   Span4Mux_s3_v                  0              5554  RISE       1
I__4106/O                                   Span4Mux_s3_v                465              6020  RISE       1
I__4107/I                                   LocalMux                       0              6020  RISE       1
I__4107/O                                   LocalMux                     486              6505  RISE       1
I__4108/I                                   IoInMux                        0              6505  RISE       1
I__4108/O                                   IoInMux                      382              6888  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6888  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              7798  RISE       4
I__37747/I                                  gio2CtrlBuf                    0              7798  RISE       1
I__37747/O                                  gio2CtrlBuf                    0              7798  RISE       1
I__37748/I                                  GlobalMux                      0              7798  RISE       1
I__37748/O                                  GlobalMux                    227              8025  RISE       1
I__37750/I                                  ClkMux                         0              8025  RISE       1
I__37750/O                                  ClkMux                       455              8480  RISE       1
u_prescaler.prescaler_cnt_1_LC_28_16_1/clk  LogicCell40_SEQ_MODE_1010      0              8480  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 15.73 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_rom.u_rom_blocks_0__u_rom_words_0__u_ram256x16_physical/RDATA[11]
Path End         : u_app.u_vic.irqaddr_q_57_LC_26_10_6/ce
Capture Clock    : u_app.u_vic.irqaddr_q_57_LC_26_10_6/clk
Setup Constraint : 500000p
Path slack       : 436438p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3184
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503184

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3184
+ Clock To Q                               3163
+ Data Path Delay                         60399
---------------------------------------   ----- 
End-of-path arrival time (ps)             66746
 
Launch Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout                          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__37761/I                                                            Odrv12                         0                 0  RISE       1
I__37761/O                                                            Odrv12                       724               724  RISE       1
I__37763/I                                                            LocalMux                       0               724  RISE       1
I__37763/O                                                            LocalMux                     486              1209  RISE       1
I__37764/I                                                            IoInMux                        0              1209  RISE       1
I__37764/O                                                            IoInMux                      382              1592  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              1592  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT                              ICE_GB                       910              2502  RISE     687
I__40684/I                                                            gio2CtrlBuf                    0              2502  RISE       1
I__40684/O                                                            gio2CtrlBuf                    0              2502  RISE       1
I__40685/I                                                            GlobalMux                      0              2502  RISE       1
I__40685/O                                                            GlobalMux                    227              2729  RISE       1
I__40939/I                                                            ClkMux                         0              2729  RISE       1
I__40939/O                                                            ClkMux                       455              3184  RISE       1
u_app.u_rom.u_rom_blocks_0__u_rom_words_0__u_ram256x16_physical/RCLK  SB_RAM40_4K                    0              3184  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_rom.u_rom_blocks_0__u_rom_words_0__u_ram256x16_physical/RDATA[11]            SB_RAM40_4K                 3163              6347  436438  FALL       1
I__14111/I                                                                           Odrv12                         0              6347  436438  FALL       1
I__14111/O                                                                           Odrv12                       796              7143  436438  FALL       1
I__14112/I                                                                           Span12Mux_v                    0              7143  436438  FALL       1
I__14112/O                                                                           Span12Mux_v                  796              7939  436438  FALL       1
I__14113/I                                                                           Sp12to4                        0              7939  436438  FALL       1
I__14113/O                                                                           Sp12to4                      662              8600  436438  FALL       1
I__14114/I                                                                           Span4Mux_v                     0              8600  436438  FALL       1
I__14114/O                                                                           Span4Mux_v                   548              9148  436438  FALL       1
I__14115/I                                                                           Span4Mux_v                     0              9148  436438  FALL       1
I__14115/O                                                                           Span4Mux_v                   548              9696  436438  FALL       1
I__14116/I                                                                           Span4Mux_h                     0              9696  436438  FALL       1
I__14116/O                                                                           Span4Mux_h                   465             10161  436438  FALL       1
I__14117/I                                                                           Span4Mux_v                     0             10161  436438  FALL       1
I__14117/O                                                                           Span4Mux_v                   548             10709  436438  FALL       1
I__14118/I                                                                           LocalMux                       0             10709  436438  FALL       1
I__14118/O                                                                           LocalMux                     455             11164  436438  FALL       1
I__14119/I                                                                           InMux                          0             11164  436438  FALL       1
I__14119/O                                                                           InMux                        320             11484  436438  FALL       1
u_app.u_rom.u_rom_blocks_8__u_rom_words_0__u_ram256x16_RNIJD8S_10_LC_16_21_1/in3     LogicCell40_SEQ_MODE_0000      0             11484  436438  FALL       1
u_app.u_rom.u_rom_blocks_8__u_rom_words_0__u_ram256x16_RNIJD8S_10_LC_16_21_1/ltout   LogicCell40_SEQ_MODE_0000    403             11887  436438  FALL       1
I__14098/I                                                                           CascadeMux                     0             11887  436438  FALL       1
I__14098/O                                                                           CascadeMux                     0             11887  436438  FALL       1
u_app.u_rom.u_rom_blocks_4__u_rom_words_0__u_ram256x16_RNIARML1_10_LC_16_21_2/in2    LogicCell40_SEQ_MODE_0000      0             11887  436438  FALL       1
u_app.u_rom.u_rom_blocks_4__u_rom_words_0__u_ram256x16_RNIARML1_10_LC_16_21_2/lcout  LogicCell40_SEQ_MODE_0000    558             12446  436438  RISE       1
I__14070/I                                                                           LocalMux                       0             12446  436438  RISE       1
I__14070/O                                                                           LocalMux                     486             12931  436438  RISE       1
I__14071/I                                                                           InMux                          0             12931  436438  RISE       1
I__14071/O                                                                           InMux                        382             13314  436438  RISE       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNIKI4K3_4_1_LC_16_21_5/in3                LogicCell40_SEQ_MODE_0000      0             13314  436438  RISE       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNIKI4K3_4_1_LC_16_21_5/ltout              LogicCell40_SEQ_MODE_0000    403             13717  436438  FALL       1
I__14183/I                                                                           CascadeMux                     0             13717  436438  FALL       1
I__14183/O                                                                           CascadeMux                     0             13717  436438  FALL       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNI77535_4_0_LC_16_21_6/in2                LogicCell40_SEQ_MODE_0000      0             13717  436438  FALL       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNI77535_4_0_LC_16_21_6/lcout              LogicCell40_SEQ_MODE_0000    517             14234  436438  FALL       1
I__32216/I                                                                           Odrv12                         0             14234  436438  FALL       1
I__32216/O                                                                           Odrv12                       796             15030  436438  FALL       1
I__32217/I                                                                           Span12Mux_h                    0             15030  436438  FALL       1
I__32217/O                                                                           Span12Mux_h                  796             15826  436438  FALL       1
I__32218/I                                                                           Span12Mux_v                    0             15826  436438  FALL       1
I__32218/O                                                                           Span12Mux_v                  796             16622  436438  FALL       1
I__32219/I                                                                           Span12Mux_h                    0             16622  436438  FALL       1
I__32219/O                                                                           Span12Mux_h                  796             17418  436438  FALL       1
I__32220/I                                                                           LocalMux                       0             17418  436438  FALL       1
I__32220/O                                                                           LocalMux                     455             17873  436438  FALL       1
I__32221/I                                                                           InMux                          0             17873  436438  FALL       1
I__32221/O                                                                           InMux                        320             18193  436438  FALL       1
u_app.u_fifo_if.un63_uf16_rddata_0_2_11_LC_26_9_4/in0                                LogicCell40_SEQ_MODE_0000      0             18193  436438  FALL       1
u_app.u_fifo_if.un63_uf16_rddata_0_2_11_LC_26_9_4/lcout                              LogicCell40_SEQ_MODE_0000    662             18855  436438  RISE       2
I__36818/I                                                                           Odrv4                          0             18855  436438  RISE       1
I__36818/O                                                                           Odrv4                        517             19371  436438  RISE       1
I__36819/I                                                                           Span4Mux_v                     0             19371  436438  RISE       1
I__36819/O                                                                           Span4Mux_v                   517             19888  436438  RISE       1
I__36820/I                                                                           LocalMux                       0             19888  436438  RISE       1
I__36820/O                                                                           LocalMux                     486             20374  436438  RISE       1
I__36822/I                                                                           InMux                          0             20374  436438  RISE       1
I__36822/O                                                                           InMux                        382             20757  436438  RISE       1
u_app.u_fifo_if.un63_uf16_rddata_0_i_11_LC_28_10_7/in3                               LogicCell40_SEQ_MODE_0000      0             20757  436438  RISE       1
u_app.u_fifo_if.un63_uf16_rddata_0_i_11_LC_28_10_7/lcout                             LogicCell40_SEQ_MODE_0000    424             21180  436438  FALL       5
I__36793/I                                                                           Odrv12                         0             21180  436438  FALL       1
I__36793/O                                                                           Odrv12                       796             21976  436438  FALL       1
I__36795/I                                                                           Span12Mux_h                    0             21976  436438  FALL       1
I__36795/O                                                                           Span12Mux_h                  796             22772  436438  FALL       1
I__36798/I                                                                           Span12Mux_v                    0             22772  436438  FALL       1
I__36798/O                                                                           Span12Mux_v                  796             23568  436438  FALL       1
I__36803/I                                                                           LocalMux                       0             23568  436438  FALL       1
I__36803/O                                                                           LocalMux                     455             24023  436438  FALL       1
I__36808/I                                                                           InMux                          0             24023  436438  FALL       1
I__36808/O                                                                           InMux                        320             24343  436438  FALL       1
u_app.u_uf16.rddata_i_RNIED437_11_LC_16_10_5/in3                                     LogicCell40_SEQ_MODE_0000      0             24343  436438  FALL       1
u_app.u_uf16.rddata_i_RNIED437_11_LC_16_10_5/ltout                                   LogicCell40_SEQ_MODE_0000    403             24747  436438  FALL       1
I__13337/I                                                                           CascadeMux                     0             24747  436438  FALL       1
I__13337/O                                                                           CascadeMux                     0             24747  436438  FALL       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNIC0BBB_LC_16_10_6/in2                   LogicCell40_SEQ_MODE_0000      0             24747  436438  FALL       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNIC0BBB_LC_16_10_6/lcout                 LogicCell40_SEQ_MODE_0000    558             25305  436438  RISE       1
I__13334/I                                                                           Odrv4                          0             25305  436438  RISE       1
I__13334/O                                                                           Odrv4                        517             25822  436438  RISE       1
I__13335/I                                                                           LocalMux                       0             25822  436438  RISE       1
I__13335/O                                                                           LocalMux                     486             26307  436438  RISE       1
I__13336/I                                                                           InMux                          0             26307  436438  RISE       1
I__13336/O                                                                           InMux                        382             26690  436438  RISE       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNI0MERD_LC_14_10_0/in3                   LogicCell40_SEQ_MODE_0000      0             26690  436438  RISE       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNI0MERD_LC_14_10_0/lcout                 LogicCell40_SEQ_MODE_0000    465             27155  436438  RISE       1
I__11140/I                                                                           LocalMux                       0             27155  436438  RISE       1
I__11140/O                                                                           LocalMux                     486             27641  436438  RISE       1
I__11141/I                                                                           InMux                          0             27641  436438  RISE       1
I__11141/O                                                                           InMux                        382             28023  436438  RISE       1
u_app.u_uf16.dsbuf_q_RNICT3NN_10_LC_14_9_4/in3                                       LogicCell40_SEQ_MODE_0000      0             28023  436438  RISE       1
u_app.u_uf16.dsbuf_q_RNICT3NN_10_LC_14_9_4/ltout                                     LogicCell40_SEQ_MODE_0000    403             28427  436438  FALL       1
I__11145/I                                                                           CascadeMux                     0             28427  436438  FALL       1
I__11145/O                                                                           CascadeMux                     0             28427  436438  FALL       1
u_app.u_uf16.dsbuf_q_RNIB6CT51_12_LC_14_9_5/in2                                      LogicCell40_SEQ_MODE_0000      0             28427  436438  FALL       1
u_app.u_uf16.dsbuf_q_RNIB6CT51_12_LC_14_9_5/ltout                                    LogicCell40_SEQ_MODE_0000    507             28933  436438  FALL       1
I__11144/I                                                                           CascadeMux                     0             28933  436438  FALL       1
I__11144/O                                                                           CascadeMux                     0             28933  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNILOA5Q1_LC_14_9_6/in2                     LogicCell40_SEQ_MODE_0000      0             28933  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNILOA5Q1_LC_14_9_6/lcout                   LogicCell40_SEQ_MODE_0000    558             29491  436438  RISE       5
I__21438/I                                                                           Odrv4                          0             29491  436438  RISE       1
I__21438/O                                                                           Odrv4                        517             30008  436438  RISE       1
I__21441/I                                                                           Span4Mux_v                     0             30008  436438  RISE       1
I__21441/O                                                                           Span4Mux_v                   517             30525  436438  RISE       1
I__21445/I                                                                           LocalMux                       0             30525  436438  RISE       1
I__21445/O                                                                           LocalMux                     486             31011  436438  RISE       1
I__21449/I                                                                           InMux                          0             31011  436438  RISE       1
I__21449/O                                                                           InMux                        382             31393  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI8E5H87_LC_15_15_2/in1                    LogicCell40_SEQ_MODE_0000      0             31393  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI8E5H87_LC_15_15_2/ltout                  LogicCell40_SEQ_MODE_0000    558             31951  436438  FALL       1
I__12729/I                                                                           CascadeMux                     0             31951  436438  FALL       1
I__12729/O                                                                           CascadeMux                     0             31951  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNIP80HQA_LC_15_15_3/in2                    LogicCell40_SEQ_MODE_0000      0             31951  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNIP80HQA_LC_15_15_3/lcout                  LogicCell40_SEQ_MODE_0000    558             32510  436438  RISE       1
I__12726/I                                                                           Odrv4                          0             32510  436438  RISE       1
I__12726/O                                                                           Odrv4                        517             33026  436438  RISE       1
I__12727/I                                                                           LocalMux                       0             33026  436438  RISE       1
I__12727/O                                                                           LocalMux                     486             33512  436438  RISE       1
I__12728/I                                                                           InMux                          0             33512  436438  RISE       1
I__12728/O                                                                           InMux                        382             33895  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI20O8JL_LC_14_12_2/in0                    LogicCell40_SEQ_MODE_0000      0             33895  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI20O8JL_LC_14_12_2/lcout                  LogicCell40_SEQ_MODE_0000    662             34556  436438  RISE       1
I__11224/I                                                                           Odrv4                          0             34556  436438  RISE       1
I__11224/O                                                                           Odrv4                        517             35073  436438  RISE       1
I__11225/I                                                                           LocalMux                       0             35073  436438  RISE       1
I__11225/O                                                                           LocalMux                     486             35559  436438  RISE       1
I__11226/I                                                                           InMux                          0             35559  436438  RISE       1
I__11226/O                                                                           InMux                        382             35941  436438  RISE       1
u_app.u_uf16.ir_q_RNI0B3IQP_5_LC_11_12_5/in3                                         LogicCell40_SEQ_MODE_0000      0             35941  436438  RISE       1
u_app.u_uf16.ir_q_RNI0B3IQP_5_LC_11_12_5/lcout                                       LogicCell40_SEQ_MODE_0000    465             36407  436438  RISE       1
I__7878/I                                                                            LocalMux                       0             36407  436438  RISE       1
I__7878/O                                                                            LocalMux                     486             36892  436438  RISE       1
I__7879/I                                                                            InMux                          0             36892  436438  RISE       1
I__7879/O                                                                            InMux                        382             37275  436438  RISE       1
u_app.u_uf16.ir_q_RNIAJ5J8O1_5_LC_10_13_7/in3                                        LogicCell40_SEQ_MODE_0000      0             37275  436438  RISE       1
u_app.u_uf16.ir_q_RNIAJ5J8O1_5_LC_10_13_7/lcout                                      LogicCell40_SEQ_MODE_0000    465             37740  436438  RISE       4
I__16813/I                                                                           LocalMux                       0             37740  436438  RISE       1
I__16813/O                                                                           LocalMux                     486             38226  436438  RISE       1
I__16815/I                                                                           InMux                          0             38226  436438  RISE       1
I__16815/O                                                                           InMux                        382             38608  436438  RISE       1
u_app.u_uf16.uir_q_RNI5V0N7P1_7_LC_11_13_4/in3                                       LogicCell40_SEQ_MODE_0000      0             38608  436438  RISE       1
u_app.u_uf16.uir_q_RNI5V0N7P1_7_LC_11_13_4/ltout                                     LogicCell40_SEQ_MODE_0000    403             39012  436438  FALL       1
I__7896/I                                                                            CascadeMux                     0             39012  436438  FALL       1
I__7896/O                                                                            CascadeMux                     0             39012  436438  FALL       1
u_app.u_uf16.uir_q_RNIJNECKP1_7_LC_11_13_5/in2                                       LogicCell40_SEQ_MODE_0000      0             39012  436438  FALL       1
u_app.u_uf16.uir_q_RNIJNECKP1_7_LC_11_13_5/ltout                                     LogicCell40_SEQ_MODE_0000    507             39518  436438  FALL       1
I__7895/I                                                                            CascadeMux                     0             39518  436438  FALL       1
I__7895/O                                                                            CascadeMux                     0             39518  436438  FALL       1
u_app.u_uf16.unext_hit_0_I_45_c_RNI8MQDKQ1_LC_11_13_6/in2                            LogicCell40_SEQ_MODE_0000      0             39518  436438  FALL       1
u_app.u_uf16.unext_hit_0_I_45_c_RNI8MQDKQ1_LC_11_13_6/lcout                          LogicCell40_SEQ_MODE_0000    558             40076  436438  RISE      19
I__18159/I                                                                           Odrv4                          0             40076  436438  RISE       1
I__18159/O                                                                           Odrv4                        517             40593  436438  RISE       1
I__18167/I                                                                           Span4Mux_h                     0             40593  436438  RISE       1
I__18167/O                                                                           Span4Mux_h                   444             41038  436438  RISE       1
I__18178/I                                                                           Span4Mux_v                     0             41038  436438  RISE       1
I__18178/O                                                                           Span4Mux_v                   517             41554  436438  RISE       1
I__18185/I                                                                           Span4Mux_h                     0             41554  436438  RISE       1
I__18185/O                                                                           Span4Mux_h                   444             41999  436438  RISE       1
I__18193/I                                                                           LocalMux                       0             41999  436438  RISE       1
I__18193/O                                                                           LocalMux                     486             42485  436438  RISE       1
I__18201/I                                                                           InMux                          0             42485  436438  RISE       1
I__18201/O                                                                           InMux                        382             42867  436438  RISE       1
u_app.u_uf16.early_call_q_RNIPVTJKQ1_LC_18_9_6/in3                                   LogicCell40_SEQ_MODE_0000      0             42867  436438  RISE       1
u_app.u_uf16.early_call_q_RNIPVTJKQ1_LC_18_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    465             43332  436438  RISE      15
I__18573/I                                                                           LocalMux                       0             43332  436438  RISE       1
I__18573/O                                                                           LocalMux                     486             43818  436438  RISE       1
I__18578/I                                                                           InMux                          0             43818  436438  RISE       1
I__18578/O                                                                           InMux                        382             44201  436438  RISE       1
I__18593/I                                                                           CascadeMux                     0             44201  436438  RISE       1
I__18593/O                                                                           CascadeMux                     0             44201  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_1_c_RNI89BFLQ1_LC_19_9_1/in2                       LogicCell40_SEQ_MODE_0000      0             44201  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_1_c_RNI89BFLQ1_LC_19_9_1/carryout                  LogicCell40_SEQ_MODE_0000    341             44542  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_2_c_RNIBDCFLQ1_LC_19_9_2/carryin                   LogicCell40_SEQ_MODE_0000      0             44542  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_2_c_RNIBDCFLQ1_LC_19_9_2/carryout                  LogicCell40_SEQ_MODE_0000    186             44728  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_3_c_RNIEHDFLQ1_LC_19_9_3/carryin                   LogicCell40_SEQ_MODE_0000      0             44728  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_3_c_RNIEHDFLQ1_LC_19_9_3/carryout                  LogicCell40_SEQ_MODE_0000    186             44914  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_4_c_RNIHLEFLQ1_LC_19_9_4/carryin                   LogicCell40_SEQ_MODE_0000      0             44914  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_4_c_RNIHLEFLQ1_LC_19_9_4/carryout                  LogicCell40_SEQ_MODE_0000    186             45100  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_5_c_RNIKPFFLQ1_LC_19_9_5/carryin                   LogicCell40_SEQ_MODE_0000      0             45100  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_5_c_RNIKPFFLQ1_LC_19_9_5/carryout                  LogicCell40_SEQ_MODE_0000    186             45286  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_6_c_RNINTGFLQ1_LC_19_9_6/carryin                   LogicCell40_SEQ_MODE_0000      0             45286  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_6_c_RNINTGFLQ1_LC_19_9_6/carryout                  LogicCell40_SEQ_MODE_0000    186             45472  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_7_c_RNIQ1IFLQ1_LC_19_9_7/carryin                   LogicCell40_SEQ_MODE_0000      0             45472  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_7_c_RNIQ1IFLQ1_LC_19_9_7/carryout                  LogicCell40_SEQ_MODE_0000    186             45658  436438  RISE       1
IN_MUX_bfv_19_10_0_/carryinitin                                                      ICE_CARRY_IN_MUX               0             45658  436438  RISE       1
IN_MUX_bfv_19_10_0_/carryinitout                                                     ICE_CARRY_IN_MUX             289             45948  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_8_c_RNIT5JFLQ1_LC_19_10_0/carryin                  LogicCell40_SEQ_MODE_0000      0             45948  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_8_c_RNIT5JFLQ1_LC_19_10_0/carryout                 LogicCell40_SEQ_MODE_0000    186             46134  436438  RISE       2
I__18604/I                                                                           InMux                          0             46134  436438  RISE       1
I__18604/O                                                                           InMux                        382             46516  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNIEHINKQ1_10_LC_19_10_1/in3                               LogicCell40_SEQ_MODE_0000      0             46516  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNIEHINKQ1_10_LC_19_10_1/lcout                             LogicCell40_SEQ_MODE_0000    465             46981  436438  RISE       2
I__18605/I                                                                           Odrv4                          0             46981  436438  RISE       1
I__18605/O                                                                           Odrv4                        517             47498  436438  RISE       1
I__18606/I                                                                           LocalMux                       0             47498  436438  RISE       1
I__18606/O                                                                           LocalMux                     486             47984  436438  RISE       1
I__18607/I                                                                           InMux                          0             47984  436438  RISE       1
I__18607/O                                                                           InMux                        382             48366  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNI37P3LR1_10_LC_18_8_7/in3                                LogicCell40_SEQ_MODE_0000      0             48366  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNI37P3LR1_10_LC_18_8_7/lcout                              LogicCell40_SEQ_MODE_0000    465             48832  436438  RISE       1
I__16826/I                                                                           Odrv12                         0             48832  436438  RISE       1
I__16826/O                                                                           Odrv12                       724             49555  436438  RISE       1
I__16827/I                                                                           Sp12to4                        0             49555  436438  RISE       1
I__16827/O                                                                           Sp12to4                      631             50186  436438  RISE       1
I__16828/I                                                                           LocalMux                       0             50186  436438  RISE       1
I__16828/O                                                                           LocalMux                     486             50672  436438  RISE       1
I__16829/I                                                                           InMux                          0             50672  436438  RISE       1
I__16829/O                                                                           InMux                        382             51054  436438  RISE       1
u_app.u_uf16.rsb_q_RNIBK3A003_10_LC_18_16_7/in3                                      LogicCell40_SEQ_MODE_0000      0             51054  436438  RISE       1
u_app.u_uf16.rsb_q_RNIBK3A003_10_LC_18_16_7/lcout                                    LogicCell40_SEQ_MODE_0000    465             51519  436438  RISE       3
I__21456/I                                                                           LocalMux                       0             51519  436438  RISE       1
I__21456/O                                                                           LocalMux                     486             52005  436438  RISE       1
I__21458/I                                                                           InMux                          0             52005  436438  RISE       1
I__21458/O                                                                           InMux                        382             52388  436438  RISE       1
I__21461/I                                                                           CascadeMux                     0             52388  436438  RISE       1
I__21461/O                                                                           CascadeMux                     0             52388  436438  RISE       1
u_app.u_uf16.rsb_q_RNIJABE6J_10_LC_18_17_0/in2                                       LogicCell40_SEQ_MODE_0000      0             52388  436438  RISE       1
u_app.u_uf16.rsb_q_RNIJABE6J_10_LC_18_17_0/lcout                                     LogicCell40_SEQ_MODE_0000    558             52946  436438  RISE      26
I__23966/I                                                                           LocalMux                       0             52946  436438  RISE       1
I__23966/O                                                                           LocalMux                     486             53432  436438  RISE       1
I__23971/I                                                                           InMux                          0             53432  436438  RISE       1
I__23971/O                                                                           InMux                        382             53814  436438  RISE       1
u_app.u_ram.clke_9_0_a2_1_LC_19_17_1/in1                                             LogicCell40_SEQ_MODE_0000      0             53814  436438  RISE       1
u_app.u_ram.clke_9_0_a2_1_LC_19_17_1/lcout                                           LogicCell40_SEQ_MODE_0000    589             54403  436438  RISE       3
I__21587/I                                                                           Odrv4                          0             54403  436438  RISE       1
I__21587/O                                                                           Odrv4                        517             54920  436438  RISE       1
I__21588/I                                                                           LocalMux                       0             54920  436438  RISE       1
I__21588/O                                                                           LocalMux                     486             55406  436438  RISE       1
I__21589/I                                                                           InMux                          0             55406  436438  RISE       1
I__21589/O                                                                           InMux                        382             55788  436438  RISE       1
u_app.u_vic.rdsel_q_2_0_a2_0_3_LC_20_19_3/in3                                        LogicCell40_SEQ_MODE_0000      0             55788  436438  RISE       1
u_app.u_vic.rdsel_q_2_0_a2_0_3_LC_20_19_3/lcout                                      LogicCell40_SEQ_MODE_0000    465             56254  436438  RISE       3
I__24374/I                                                                           Odrv4                          0             56254  436438  RISE       1
I__24374/O                                                                           Odrv4                        517             56770  436438  RISE       1
I__24376/I                                                                           Span4Mux_h                     0             56770  436438  RISE       1
I__24376/O                                                                           Span4Mux_h                   444             57215  436438  RISE       1
I__24379/I                                                                           LocalMux                       0             57215  436438  RISE       1
I__24379/O                                                                           LocalMux                     486             57701  436438  RISE       1
I__24382/I                                                                           InMux                          0             57701  436438  RISE       1
I__24382/O                                                                           InMux                        382             58083  436438  RISE       1
I__24383/I                                                                           CascadeMux                     0             58083  436438  RISE       1
I__24383/O                                                                           CascadeMux                     0             58083  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNI2SNT_LC_21_22_2/in2                              LogicCell40_SEQ_MODE_0000      0             58083  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNI2SNT_LC_21_22_2/lcout                            LogicCell40_SEQ_MODE_0000    558             58641  436438  RISE       5
I__38330/I                                                                           Odrv4                          0             58641  436438  RISE       1
I__38330/O                                                                           Odrv4                        517             59158  436438  RISE       1
I__38334/I                                                                           Span4Mux_h                     0             59158  436438  RISE       1
I__38334/O                                                                           Span4Mux_h                   444             59603  436438  RISE       1
I__38338/I                                                                           Span4Mux_h                     0             59603  436438  RISE       1
I__38338/O                                                                           Span4Mux_h                   444             60047  436438  RISE       1
I__38342/I                                                                           LocalMux                       0             60047  436438  RISE       1
I__38342/O                                                                           LocalMux                     486             60533  436438  RISE       1
I__38346/I                                                                           InMux                          0             60533  436438  RISE       1
I__38346/O                                                                           InMux                        382             60915  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNIFBE71_LC_26_21_7/in3                             LogicCell40_SEQ_MODE_0000      0             60915  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNIFBE71_LC_26_21_7/lcout                           LogicCell40_SEQ_MODE_0000    424             61339  436438  FALL      16
I__39026/I                                                                           Odrv4                          0             61339  436438  FALL       1
I__39026/O                                                                           Odrv4                        548             61887  436438  FALL       1
I__39028/I                                                                           Span4Mux_h                     0             61887  436438  FALL       1
I__39028/O                                                                           Span4Mux_h                   465             62352  436438  FALL       1
I__39031/I                                                                           Span4Mux_v                     0             62352  436438  FALL       1
I__39031/O                                                                           Span4Mux_v                   548             62900  436438  FALL       1
I__39034/I                                                                           Span4Mux_v                     0             62900  436438  FALL       1
I__39034/O                                                                           Span4Mux_v                   548             63448  436438  FALL       1
I__39037/I                                                                           Span4Mux_v                     0             63448  436438  FALL       1
I__39037/O                                                                           Span4Mux_v                   548             63996  436438  FALL       1
I__39041/I                                                                           Span4Mux_h                     0             63996  436438  FALL       1
I__39041/O                                                                           Span4Mux_h                   465             64461  436438  FALL       1
I__39043/I                                                                           Span4Mux_h                     0             64461  436438  FALL       1
I__39043/O                                                                           Span4Mux_h                   465             64926  436438  FALL       1
I__39044/I                                                                           Span4Mux_v                     0             64926  436438  FALL       1
I__39044/O                                                                           Span4Mux_v                   548             65474  436438  FALL       1
I__39045/I                                                                           LocalMux                       0             65474  436438  FALL       1
I__39045/O                                                                           LocalMux                     455             65929  436438  FALL       1
I__39046/I                                                                           CEMux                          0             65929  436438  FALL       1
I__39046/O                                                                           CEMux                        817             66746  436438  FALL       1
u_app.u_vic.irqaddr_q_57_LC_26_10_6/ce                                               LogicCell40_SEQ_MODE_1010      0             66746  436438  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__37761/I                                      Odrv12                         0                 0  RISE       1
I__37761/O                                      Odrv12                       724               724  RISE       1
I__37763/I                                      LocalMux                       0               724  RISE       1
I__37763/O                                      LocalMux                     486              1209  RISE       1
I__37764/I                                      IoInMux                        0              1209  RISE       1
I__37764/O                                      IoInMux                      382              1592  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1592  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                       910              2502  RISE     687
I__40684/I                                      gio2CtrlBuf                    0              2502  RISE       1
I__40684/O                                      gio2CtrlBuf                    0              2502  RISE       1
I__40685/I                                      GlobalMux                      0              2502  RISE       1
I__40685/O                                      GlobalMux                    227              2729  RISE       1
I__40751/I                                      ClkMux                         0              2729  RISE       1
I__40751/O                                      ClkMux                       455              3184  RISE       1
u_app.u_vic.irqaddr_q_57_LC_26_10_6/clk         LogicCell40_SEQ_MODE_1010      0              3184  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 81.43 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_14_21_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/clk
Setup Constraint : 20830p
Path slack       : 8549p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11485
---------------------------------------   ----- 
End-of-path arrival time (ps)             12963
 
Launch Clock Path
pin name                                                                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__33999/I                                                                                           GlobalMux                               0                 0  RISE       1
I__33999/O                                                                                           GlobalMux                             227               227  RISE       1
I__34018/I                                                                                           ClkMux                                  0               227  RISE       1
I__34018/O                                                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_14_21_6/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_14_21_6/lcout               LogicCell40_SEQ_MODE_1010    796              1478   8550  RISE      12
I__17659/I                                                                                                          Odrv4                          0              1478   8550  RISE       1
I__17659/O                                                                                                          Odrv4                        517              1995   8550  RISE       1
I__17663/I                                                                                                          Span4Mux_v                     0              1995   8550  RISE       1
I__17663/O                                                                                                          Span4Mux_v                   517              2512   8550  RISE       1
I__17670/I                                                                                                          Span4Mux_h                     0              2512   8550  RISE       1
I__17670/O                                                                                                          Span4Mux_h                   444              2956   8550  RISE       1
I__17678/I                                                                                                          LocalMux                       0              2956   8550  RISE       1
I__17678/O                                                                                                          LocalMux                     486              3442   8550  RISE       1
I__17689/I                                                                                                          InMux                          0              3442   8550  RISE       1
I__17689/O                                                                                                          InMux                        382              3825   8550  RISE       1
I__17690/I                                                                                                          CascadeMux                     0              3825   8550  RISE       1
I__17690/O                                                                                                          CascadeMux                     0              3825   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNI8N851_0_LC_10_17_0/in2                               LogicCell40_SEQ_MODE_0000      0              3825   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNI8N851_0_LC_10_17_0/lcout                             LogicCell40_SEQ_MODE_0000    558              4383   8550  RISE       1
I__11587/I                                                                                                          Odrv4                          0              4383   8550  RISE       1
I__11587/O                                                                                                          Odrv4                        517              4900   8550  RISE       1
I__11588/I                                                                                                          Span4Mux_v                     0              4900   8550  RISE       1
I__11588/O                                                                                                          Span4Mux_v                   517              5417   8550  RISE       1
I__11589/I                                                                                                          LocalMux                       0              5417   8550  RISE       1
I__11589/O                                                                                                          LocalMux                     486              5902   8550  RISE       1
I__11590/I                                                                                                          InMux                          0              5902   8550  RISE       1
I__11590/O                                                                                                          InMux                        382              6285   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIGEHA2_1_LC_14_20_7/in0                               LogicCell40_SEQ_MODE_0000      0              6285   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIGEHA2_1_LC_14_20_7/lcout                             LogicCell40_SEQ_MODE_0000    662              6946   8550  RISE       3
I__12975/I                                                                                                          LocalMux                       0              6946   8550  RISE       1
I__12975/O                                                                                                          LocalMux                     486              7432   8550  RISE       1
I__12978/I                                                                                                          InMux                          0              7432   8550  RISE       1
I__12978/O                                                                                                          InMux                        382              7815   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_1_LC_15_21_5/in3                               LogicCell40_SEQ_MODE_0000      0              7815   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_1_LC_15_21_5/lcout                             LogicCell40_SEQ_MODE_0000    465              8280   8550  RISE       3
I__13032/I                                                                                                          LocalMux                       0              8280   8550  RISE       1
I__13032/O                                                                                                          LocalMux                     486              8766   8550  RISE       1
I__13034/I                                                                                                          InMux                          0              8766   8550  RISE       1
I__13034/O                                                                                                          InMux                        382              9148   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_LC_15_21_7/in1    LogicCell40_SEQ_MODE_0000      0              9148   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_LC_15_21_7/lcout  LogicCell40_SEQ_MODE_0000    589              9737   8550  RISE       8
I__17328/I                                                                                                          Odrv4                          0              9737   8550  RISE       1
I__17328/O                                                                                                          Odrv4                        517             10254   8550  RISE       1
I__17330/I                                                                                                          Span4Mux_h                     0             10254   8550  RISE       1
I__17330/O                                                                                                          Span4Mux_h                   444             10699   8550  RISE       1
I__17332/I                                                                                                          Span4Mux_h                     0             10699   8550  RISE       1
I__17332/O                                                                                                          Span4Mux_h                   444             11143   8550  RISE       1
I__17336/I                                                                                                          Span4Mux_h                     0             11143   8550  RISE       1
I__17336/O                                                                                                          Span4Mux_h                   444             11588   8550  RISE       1
I__17339/I                                                                                                          LocalMux                       0             11588   8550  RISE       1
I__17339/O                                                                                                          LocalMux                     486             12074   8550  RISE       1
I__17340/I                                                                                                          CEMux                          0             12074   8550  RISE       1
I__17340/O                                                                                                          CEMux                        889             12963   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/ce              LogicCell40_SEQ_MODE_1010      0             12963   8550  RISE       1

Capture Clock Path
pin name                                                                                                 model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__33999/I                                                                                               GlobalMux                               0                 0  RISE       1
I__33999/O                                                                                               GlobalMux                             227               227  RISE       1
I__34021/I                                                                                               ClkMux                                  0               227  RISE       1
I__34021/O                                                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_28_16_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_28_16_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_28_16_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              8480
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         70287

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              8480
+ Clock To Q                            796
+ Data Path Delay                       868
-----------------------------------   ----- 
End-of-path arrival time (ps)         10144
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         uf16soc                        0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__4099/I                                   Odrv12                         0              1420  RISE       1
I__4099/O                                   Odrv12                       724              2143  RISE       1
I__4100/I                                   Span12Mux_v                    0              2143  RISE       1
I__4100/O                                   Span12Mux_v                  724              2867  RISE       1
I__4101/I                                   Span12Mux_v                    0              2867  RISE       1
I__4101/O                                   Span12Mux_v                  724              3590  RISE       1
I__4102/I                                   Sp12to4                        0              3590  RISE       1
I__4102/O                                   Sp12to4                      631              4221  RISE       1
I__4103/I                                   Span4Mux_h                     0              4221  RISE       1
I__4103/O                                   Span4Mux_h                   444              4665  RISE       1
I__4104/I                                   Span4Mux_h                     0              4665  RISE       1
I__4104/O                                   Span4Mux_h                   444              5110  RISE       1
I__4105/I                                   Span4Mux_h                     0              5110  RISE       1
I__4105/O                                   Span4Mux_h                   444              5554  RISE       1
I__4106/I                                   Span4Mux_s3_v                  0              5554  RISE       1
I__4106/O                                   Span4Mux_s3_v                465              6020  RISE       1
I__4107/I                                   LocalMux                       0              6020  RISE       1
I__4107/O                                   LocalMux                     486              6505  RISE       1
I__4108/I                                   IoInMux                        0              6505  RISE       1
I__4108/O                                   IoInMux                      382              6888  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6888  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              7798  RISE       4
I__37747/I                                  gio2CtrlBuf                    0              7798  RISE       1
I__37747/O                                  gio2CtrlBuf                    0              7798  RISE       1
I__37748/I                                  GlobalMux                      0              7798  RISE       1
I__37748/O                                  GlobalMux                    227              8025  RISE       1
I__37750/I                                  ClkMux                         0              8025  RISE       1
I__37750/O                                  ClkMux                       455              8480  RISE       1
u_prescaler.prescaler_cnt_0_LC_28_16_2/clk  LogicCell40_SEQ_MODE_1010      0              8480  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_28_16_2/lcout  LogicCell40_SEQ_MODE_1010    796              9276  60143  RISE       3
I__37753/I                                    LocalMux                       0              9276  60143  RISE       1
I__37753/O                                    LocalMux                     486              9762  60143  RISE       1
I__37755/I                                    InMux                          0              9762  60143  RISE       1
I__37755/O                                    InMux                        382             10144  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_28_16_1/in0    LogicCell40_SEQ_MODE_1010      0             10144  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         uf16soc                        0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__4099/I                                   Odrv12                         0              1420  RISE       1
I__4099/O                                   Odrv12                       724              2143  RISE       1
I__4100/I                                   Span12Mux_v                    0              2143  RISE       1
I__4100/O                                   Span12Mux_v                  724              2867  RISE       1
I__4101/I                                   Span12Mux_v                    0              2867  RISE       1
I__4101/O                                   Span12Mux_v                  724              3590  RISE       1
I__4102/I                                   Sp12to4                        0              3590  RISE       1
I__4102/O                                   Sp12to4                      631              4221  RISE       1
I__4103/I                                   Span4Mux_h                     0              4221  RISE       1
I__4103/O                                   Span4Mux_h                   444              4665  RISE       1
I__4104/I                                   Span4Mux_h                     0              4665  RISE       1
I__4104/O                                   Span4Mux_h                   444              5110  RISE       1
I__4105/I                                   Span4Mux_h                     0              5110  RISE       1
I__4105/O                                   Span4Mux_h                   444              5554  RISE       1
I__4106/I                                   Span4Mux_s3_v                  0              5554  RISE       1
I__4106/O                                   Span4Mux_s3_v                465              6020  RISE       1
I__4107/I                                   LocalMux                       0              6020  RISE       1
I__4107/O                                   LocalMux                     486              6505  RISE       1
I__4108/I                                   IoInMux                        0              6505  RISE       1
I__4108/O                                   IoInMux                      382              6888  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6888  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              7798  RISE       4
I__37747/I                                  gio2CtrlBuf                    0              7798  RISE       1
I__37747/O                                  gio2CtrlBuf                    0              7798  RISE       1
I__37748/I                                  GlobalMux                      0              7798  RISE       1
I__37748/O                                  GlobalMux                    227              8025  RISE       1
I__37750/I                                  ClkMux                         0              8025  RISE       1
I__37750/O                                  ClkMux                       455              8480  RISE       1
u_prescaler.prescaler_cnt_1_LC_28_16_1/clk  LogicCell40_SEQ_MODE_1010      0              8480  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_14_21_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/clk
Setup Constraint : 20830p
Path slack       : 8549p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11485
---------------------------------------   ----- 
End-of-path arrival time (ps)             12963
 
Launch Clock Path
pin name                                                                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__33999/I                                                                                           GlobalMux                               0                 0  RISE       1
I__33999/O                                                                                           GlobalMux                             227               227  RISE       1
I__34018/I                                                                                           ClkMux                                  0               227  RISE       1
I__34018/O                                                                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_14_21_6/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_3_LC_14_21_6/lcout               LogicCell40_SEQ_MODE_1010    796              1478   8550  RISE      12
I__17659/I                                                                                                          Odrv4                          0              1478   8550  RISE       1
I__17659/O                                                                                                          Odrv4                        517              1995   8550  RISE       1
I__17663/I                                                                                                          Span4Mux_v                     0              1995   8550  RISE       1
I__17663/O                                                                                                          Span4Mux_v                   517              2512   8550  RISE       1
I__17670/I                                                                                                          Span4Mux_h                     0              2512   8550  RISE       1
I__17670/O                                                                                                          Span4Mux_h                   444              2956   8550  RISE       1
I__17678/I                                                                                                          LocalMux                       0              2956   8550  RISE       1
I__17678/O                                                                                                          LocalMux                     486              3442   8550  RISE       1
I__17689/I                                                                                                          InMux                          0              3442   8550  RISE       1
I__17689/O                                                                                                          InMux                        382              3825   8550  RISE       1
I__17690/I                                                                                                          CascadeMux                     0              3825   8550  RISE       1
I__17690/O                                                                                                          CascadeMux                     0              3825   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNI8N851_0_LC_10_17_0/in2                               LogicCell40_SEQ_MODE_0000      0              3825   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNI8N851_0_LC_10_17_0/lcout                             LogicCell40_SEQ_MODE_0000    558              4383   8550  RISE       1
I__11587/I                                                                                                          Odrv4                          0              4383   8550  RISE       1
I__11587/O                                                                                                          Odrv4                        517              4900   8550  RISE       1
I__11588/I                                                                                                          Span4Mux_v                     0              4900   8550  RISE       1
I__11588/O                                                                                                          Span4Mux_v                   517              5417   8550  RISE       1
I__11589/I                                                                                                          LocalMux                       0              5417   8550  RISE       1
I__11589/O                                                                                                          LocalMux                     486              5902   8550  RISE       1
I__11590/I                                                                                                          InMux                          0              5902   8550  RISE       1
I__11590/O                                                                                                          InMux                        382              6285   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIGEHA2_1_LC_14_20_7/in0                               LogicCell40_SEQ_MODE_0000      0              6285   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIGEHA2_1_LC_14_20_7/lcout                             LogicCell40_SEQ_MODE_0000    662              6946   8550  RISE       3
I__12975/I                                                                                                          LocalMux                       0              6946   8550  RISE       1
I__12975/O                                                                                                          LocalMux                     486              7432   8550  RISE       1
I__12978/I                                                                                                          InMux                          0              7432   8550  RISE       1
I__12978/O                                                                                                          InMux                        382              7815   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_1_LC_15_21_5/in3                               LogicCell40_SEQ_MODE_0000      0              7815   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_q_RNIQS3N2_1_LC_15_21_5/lcout                             LogicCell40_SEQ_MODE_0000    465              8280   8550  RISE       3
I__13032/I                                                                                                          LocalMux                       0              8280   8550  RISE       1
I__13032/O                                                                                                          LocalMux                     486              8766   8550  RISE       1
I__13034/I                                                                                                          InMux                          0              8766   8550  RISE       1
I__13034/O                                                                                                          InMux                        382              9148   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_LC_15_21_7/in1    LogicCell40_SEQ_MODE_0000      0              9148   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_LC_15_21_7/lcout  LogicCell40_SEQ_MODE_0000    589              9737   8550  RISE       8
I__17328/I                                                                                                          Odrv4                          0              9737   8550  RISE       1
I__17328/O                                                                                                          Odrv4                        517             10254   8550  RISE       1
I__17330/I                                                                                                          Span4Mux_h                     0             10254   8550  RISE       1
I__17330/O                                                                                                          Span4Mux_h                   444             10699   8550  RISE       1
I__17332/I                                                                                                          Span4Mux_h                     0             10699   8550  RISE       1
I__17332/O                                                                                                          Span4Mux_h                   444             11143   8550  RISE       1
I__17336/I                                                                                                          Span4Mux_h                     0             11143   8550  RISE       1
I__17336/O                                                                                                          Span4Mux_h                   444             11588   8550  RISE       1
I__17339/I                                                                                                          LocalMux                       0             11588   8550  RISE       1
I__17339/O                                                                                                          LocalMux                     486             12074   8550  RISE       1
I__17340/I                                                                                                          CEMux                          0             12074   8550  RISE       1
I__17340/O                                                                                                          CEMux                        889             12963   8550  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/ce              LogicCell40_SEQ_MODE_1010      0             12963   8550  RISE       1

Capture Clock Path
pin name                                                                                                 model name                          delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__33999/I                                                                                               GlobalMux                               0                 0  RISE       1
I__33999/O                                                                                               GlobalMux                             227               227  RISE       1
I__34021/I                                                                                               ClkMux                                  0               227  RISE       1
I__34021/O                                                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_12_LC_18_21_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_rom.u_rom_blocks_0__u_rom_words_0__u_ram256x16_physical/RDATA[11]
Path End         : u_app.u_vic.irqaddr_q_57_LC_26_10_6/ce
Capture Clock    : u_app.u_vic.irqaddr_q_57_LC_26_10_6/clk
Setup Constraint : 500000p
Path slack       : 436438p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3184
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             503184

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3184
+ Clock To Q                               3163
+ Data Path Delay                         60399
---------------------------------------   ----- 
End-of-path arrival time (ps)             66746
 
Launch Clock Path
pin name                                                              model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout                          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__37761/I                                                            Odrv12                         0                 0  RISE       1
I__37761/O                                                            Odrv12                       724               724  RISE       1
I__37763/I                                                            LocalMux                       0               724  RISE       1
I__37763/O                                                            LocalMux                     486              1209  RISE       1
I__37764/I                                                            IoInMux                        0              1209  RISE       1
I__37764/O                                                            IoInMux                      382              1592  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER                        ICE_GB                         0              1592  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT                              ICE_GB                       910              2502  RISE     687
I__40684/I                                                            gio2CtrlBuf                    0              2502  RISE       1
I__40684/O                                                            gio2CtrlBuf                    0              2502  RISE       1
I__40685/I                                                            GlobalMux                      0              2502  RISE       1
I__40685/O                                                            GlobalMux                    227              2729  RISE       1
I__40939/I                                                            ClkMux                         0              2729  RISE       1
I__40939/O                                                            ClkMux                       455              3184  RISE       1
u_app.u_rom.u_rom_blocks_0__u_rom_words_0__u_ram256x16_physical/RCLK  SB_RAM40_4K                    0              3184  RISE       1

Data path
pin name                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_rom.u_rom_blocks_0__u_rom_words_0__u_ram256x16_physical/RDATA[11]            SB_RAM40_4K                 3163              6347  436438  FALL       1
I__14111/I                                                                           Odrv12                         0              6347  436438  FALL       1
I__14111/O                                                                           Odrv12                       796              7143  436438  FALL       1
I__14112/I                                                                           Span12Mux_v                    0              7143  436438  FALL       1
I__14112/O                                                                           Span12Mux_v                  796              7939  436438  FALL       1
I__14113/I                                                                           Sp12to4                        0              7939  436438  FALL       1
I__14113/O                                                                           Sp12to4                      662              8600  436438  FALL       1
I__14114/I                                                                           Span4Mux_v                     0              8600  436438  FALL       1
I__14114/O                                                                           Span4Mux_v                   548              9148  436438  FALL       1
I__14115/I                                                                           Span4Mux_v                     0              9148  436438  FALL       1
I__14115/O                                                                           Span4Mux_v                   548              9696  436438  FALL       1
I__14116/I                                                                           Span4Mux_h                     0              9696  436438  FALL       1
I__14116/O                                                                           Span4Mux_h                   465             10161  436438  FALL       1
I__14117/I                                                                           Span4Mux_v                     0             10161  436438  FALL       1
I__14117/O                                                                           Span4Mux_v                   548             10709  436438  FALL       1
I__14118/I                                                                           LocalMux                       0             10709  436438  FALL       1
I__14118/O                                                                           LocalMux                     455             11164  436438  FALL       1
I__14119/I                                                                           InMux                          0             11164  436438  FALL       1
I__14119/O                                                                           InMux                        320             11484  436438  FALL       1
u_app.u_rom.u_rom_blocks_8__u_rom_words_0__u_ram256x16_RNIJD8S_10_LC_16_21_1/in3     LogicCell40_SEQ_MODE_0000      0             11484  436438  FALL       1
u_app.u_rom.u_rom_blocks_8__u_rom_words_0__u_ram256x16_RNIJD8S_10_LC_16_21_1/ltout   LogicCell40_SEQ_MODE_0000    403             11887  436438  FALL       1
I__14098/I                                                                           CascadeMux                     0             11887  436438  FALL       1
I__14098/O                                                                           CascadeMux                     0             11887  436438  FALL       1
u_app.u_rom.u_rom_blocks_4__u_rom_words_0__u_ram256x16_RNIARML1_10_LC_16_21_2/in2    LogicCell40_SEQ_MODE_0000      0             11887  436438  FALL       1
u_app.u_rom.u_rom_blocks_4__u_rom_words_0__u_ram256x16_RNIARML1_10_LC_16_21_2/lcout  LogicCell40_SEQ_MODE_0000    558             12446  436438  RISE       1
I__14070/I                                                                           LocalMux                       0             12446  436438  RISE       1
I__14070/O                                                                           LocalMux                     486             12931  436438  RISE       1
I__14071/I                                                                           InMux                          0             12931  436438  RISE       1
I__14071/O                                                                           InMux                        382             13314  436438  RISE       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNIKI4K3_4_1_LC_16_21_5/in3                LogicCell40_SEQ_MODE_0000      0             13314  436438  RISE       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNIKI4K3_4_1_LC_16_21_5/ltout              LogicCell40_SEQ_MODE_0000    403             13717  436438  FALL       1
I__14183/I                                                                           CascadeMux                     0             13717  436438  FALL       1
I__14183/O                                                                           CascadeMux                     0             13717  436438  FALL       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNI77535_4_0_LC_16_21_6/in2                LogicCell40_SEQ_MODE_0000      0             13717  436438  FALL       1
u_app.u_rom.u_multi_bank_block_addr_q_e_0_RNI77535_4_0_LC_16_21_6/lcout              LogicCell40_SEQ_MODE_0000    517             14234  436438  FALL       1
I__32216/I                                                                           Odrv12                         0             14234  436438  FALL       1
I__32216/O                                                                           Odrv12                       796             15030  436438  FALL       1
I__32217/I                                                                           Span12Mux_h                    0             15030  436438  FALL       1
I__32217/O                                                                           Span12Mux_h                  796             15826  436438  FALL       1
I__32218/I                                                                           Span12Mux_v                    0             15826  436438  FALL       1
I__32218/O                                                                           Span12Mux_v                  796             16622  436438  FALL       1
I__32219/I                                                                           Span12Mux_h                    0             16622  436438  FALL       1
I__32219/O                                                                           Span12Mux_h                  796             17418  436438  FALL       1
I__32220/I                                                                           LocalMux                       0             17418  436438  FALL       1
I__32220/O                                                                           LocalMux                     455             17873  436438  FALL       1
I__32221/I                                                                           InMux                          0             17873  436438  FALL       1
I__32221/O                                                                           InMux                        320             18193  436438  FALL       1
u_app.u_fifo_if.un63_uf16_rddata_0_2_11_LC_26_9_4/in0                                LogicCell40_SEQ_MODE_0000      0             18193  436438  FALL       1
u_app.u_fifo_if.un63_uf16_rddata_0_2_11_LC_26_9_4/lcout                              LogicCell40_SEQ_MODE_0000    662             18855  436438  RISE       2
I__36818/I                                                                           Odrv4                          0             18855  436438  RISE       1
I__36818/O                                                                           Odrv4                        517             19371  436438  RISE       1
I__36819/I                                                                           Span4Mux_v                     0             19371  436438  RISE       1
I__36819/O                                                                           Span4Mux_v                   517             19888  436438  RISE       1
I__36820/I                                                                           LocalMux                       0             19888  436438  RISE       1
I__36820/O                                                                           LocalMux                     486             20374  436438  RISE       1
I__36822/I                                                                           InMux                          0             20374  436438  RISE       1
I__36822/O                                                                           InMux                        382             20757  436438  RISE       1
u_app.u_fifo_if.un63_uf16_rddata_0_i_11_LC_28_10_7/in3                               LogicCell40_SEQ_MODE_0000      0             20757  436438  RISE       1
u_app.u_fifo_if.un63_uf16_rddata_0_i_11_LC_28_10_7/lcout                             LogicCell40_SEQ_MODE_0000    424             21180  436438  FALL       5
I__36793/I                                                                           Odrv12                         0             21180  436438  FALL       1
I__36793/O                                                                           Odrv12                       796             21976  436438  FALL       1
I__36795/I                                                                           Span12Mux_h                    0             21976  436438  FALL       1
I__36795/O                                                                           Span12Mux_h                  796             22772  436438  FALL       1
I__36798/I                                                                           Span12Mux_v                    0             22772  436438  FALL       1
I__36798/O                                                                           Span12Mux_v                  796             23568  436438  FALL       1
I__36803/I                                                                           LocalMux                       0             23568  436438  FALL       1
I__36803/O                                                                           LocalMux                     455             24023  436438  FALL       1
I__36808/I                                                                           InMux                          0             24023  436438  FALL       1
I__36808/O                                                                           InMux                        320             24343  436438  FALL       1
u_app.u_uf16.rddata_i_RNIED437_11_LC_16_10_5/in3                                     LogicCell40_SEQ_MODE_0000      0             24343  436438  FALL       1
u_app.u_uf16.rddata_i_RNIED437_11_LC_16_10_5/ltout                                   LogicCell40_SEQ_MODE_0000    403             24747  436438  FALL       1
I__13337/I                                                                           CascadeMux                     0             24747  436438  FALL       1
I__13337/O                                                                           CascadeMux                     0             24747  436438  FALL       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNIC0BBB_LC_16_10_6/in2                   LogicCell40_SEQ_MODE_0000      0             24747  436438  FALL       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNIC0BBB_LC_16_10_6/lcout                 LogicCell40_SEQ_MODE_0000    558             25305  436438  RISE       1
I__13334/I                                                                           Odrv4                          0             25305  436438  RISE       1
I__13334/O                                                                           Odrv4                        517             25822  436438  RISE       1
I__13335/I                                                                           LocalMux                       0             25822  436438  RISE       1
I__13335/O                                                                           LocalMux                     486             26307  436438  RISE       1
I__13336/I                                                                           InMux                          0             26307  436438  RISE       1
I__13336/O                                                                           InMux                        382             26690  436438  RISE       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNI0MERD_LC_14_10_0/in3                   LogicCell40_SEQ_MODE_0000      0             26690  436438  RISE       1
u_app.u_uf16.u_exe_dsbuf_valid_d28_cry_2_c_RNI0MERD_LC_14_10_0/lcout                 LogicCell40_SEQ_MODE_0000    465             27155  436438  RISE       1
I__11140/I                                                                           LocalMux                       0             27155  436438  RISE       1
I__11140/O                                                                           LocalMux                     486             27641  436438  RISE       1
I__11141/I                                                                           InMux                          0             27641  436438  RISE       1
I__11141/O                                                                           InMux                        382             28023  436438  RISE       1
u_app.u_uf16.dsbuf_q_RNICT3NN_10_LC_14_9_4/in3                                       LogicCell40_SEQ_MODE_0000      0             28023  436438  RISE       1
u_app.u_uf16.dsbuf_q_RNICT3NN_10_LC_14_9_4/ltout                                     LogicCell40_SEQ_MODE_0000    403             28427  436438  FALL       1
I__11145/I                                                                           CascadeMux                     0             28427  436438  FALL       1
I__11145/O                                                                           CascadeMux                     0             28427  436438  FALL       1
u_app.u_uf16.dsbuf_q_RNIB6CT51_12_LC_14_9_5/in2                                      LogicCell40_SEQ_MODE_0000      0             28427  436438  FALL       1
u_app.u_uf16.dsbuf_q_RNIB6CT51_12_LC_14_9_5/ltout                                    LogicCell40_SEQ_MODE_0000    507             28933  436438  FALL       1
I__11144/I                                                                           CascadeMux                     0             28933  436438  FALL       1
I__11144/O                                                                           CascadeMux                     0             28933  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNILOA5Q1_LC_14_9_6/in2                     LogicCell40_SEQ_MODE_0000      0             28933  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNILOA5Q1_LC_14_9_6/lcout                   LogicCell40_SEQ_MODE_0000    558             29491  436438  RISE       5
I__21438/I                                                                           Odrv4                          0             29491  436438  RISE       1
I__21438/O                                                                           Odrv4                        517             30008  436438  RISE       1
I__21441/I                                                                           Span4Mux_v                     0             30008  436438  RISE       1
I__21441/O                                                                           Span4Mux_v                   517             30525  436438  RISE       1
I__21445/I                                                                           LocalMux                       0             30525  436438  RISE       1
I__21445/O                                                                           LocalMux                     486             31011  436438  RISE       1
I__21449/I                                                                           InMux                          0             31011  436438  RISE       1
I__21449/O                                                                           InMux                        382             31393  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI8E5H87_LC_15_15_2/in1                    LogicCell40_SEQ_MODE_0000      0             31393  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI8E5H87_LC_15_15_2/ltout                  LogicCell40_SEQ_MODE_0000    558             31951  436438  FALL       1
I__12729/I                                                                           CascadeMux                     0             31951  436438  FALL       1
I__12729/O                                                                           CascadeMux                     0             31951  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNIP80HQA_LC_15_15_3/in2                    LogicCell40_SEQ_MODE_0000      0             31951  436438  FALL       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNIP80HQA_LC_15_15_3/lcout                  LogicCell40_SEQ_MODE_0000    558             32510  436438  RISE       1
I__12726/I                                                                           Odrv4                          0             32510  436438  RISE       1
I__12726/O                                                                           Odrv4                        517             33026  436438  RISE       1
I__12727/I                                                                           LocalMux                       0             33026  436438  RISE       1
I__12727/O                                                                           LocalMux                     486             33512  436438  RISE       1
I__12728/I                                                                           InMux                          0             33512  436438  RISE       1
I__12728/O                                                                           InMux                        382             33895  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI20O8JL_LC_14_12_2/in0                    LogicCell40_SEQ_MODE_0000      0             33895  436438  RISE       1
u_app.u_uf16.u_exe_l0_dsbuf_d122_cry_2_c_RNI20O8JL_LC_14_12_2/lcout                  LogicCell40_SEQ_MODE_0000    662             34556  436438  RISE       1
I__11224/I                                                                           Odrv4                          0             34556  436438  RISE       1
I__11224/O                                                                           Odrv4                        517             35073  436438  RISE       1
I__11225/I                                                                           LocalMux                       0             35073  436438  RISE       1
I__11225/O                                                                           LocalMux                     486             35559  436438  RISE       1
I__11226/I                                                                           InMux                          0             35559  436438  RISE       1
I__11226/O                                                                           InMux                        382             35941  436438  RISE       1
u_app.u_uf16.ir_q_RNI0B3IQP_5_LC_11_12_5/in3                                         LogicCell40_SEQ_MODE_0000      0             35941  436438  RISE       1
u_app.u_uf16.ir_q_RNI0B3IQP_5_LC_11_12_5/lcout                                       LogicCell40_SEQ_MODE_0000    465             36407  436438  RISE       1
I__7878/I                                                                            LocalMux                       0             36407  436438  RISE       1
I__7878/O                                                                            LocalMux                     486             36892  436438  RISE       1
I__7879/I                                                                            InMux                          0             36892  436438  RISE       1
I__7879/O                                                                            InMux                        382             37275  436438  RISE       1
u_app.u_uf16.ir_q_RNIAJ5J8O1_5_LC_10_13_7/in3                                        LogicCell40_SEQ_MODE_0000      0             37275  436438  RISE       1
u_app.u_uf16.ir_q_RNIAJ5J8O1_5_LC_10_13_7/lcout                                      LogicCell40_SEQ_MODE_0000    465             37740  436438  RISE       4
I__16813/I                                                                           LocalMux                       0             37740  436438  RISE       1
I__16813/O                                                                           LocalMux                     486             38226  436438  RISE       1
I__16815/I                                                                           InMux                          0             38226  436438  RISE       1
I__16815/O                                                                           InMux                        382             38608  436438  RISE       1
u_app.u_uf16.uir_q_RNI5V0N7P1_7_LC_11_13_4/in3                                       LogicCell40_SEQ_MODE_0000      0             38608  436438  RISE       1
u_app.u_uf16.uir_q_RNI5V0N7P1_7_LC_11_13_4/ltout                                     LogicCell40_SEQ_MODE_0000    403             39012  436438  FALL       1
I__7896/I                                                                            CascadeMux                     0             39012  436438  FALL       1
I__7896/O                                                                            CascadeMux                     0             39012  436438  FALL       1
u_app.u_uf16.uir_q_RNIJNECKP1_7_LC_11_13_5/in2                                       LogicCell40_SEQ_MODE_0000      0             39012  436438  FALL       1
u_app.u_uf16.uir_q_RNIJNECKP1_7_LC_11_13_5/ltout                                     LogicCell40_SEQ_MODE_0000    507             39518  436438  FALL       1
I__7895/I                                                                            CascadeMux                     0             39518  436438  FALL       1
I__7895/O                                                                            CascadeMux                     0             39518  436438  FALL       1
u_app.u_uf16.unext_hit_0_I_45_c_RNI8MQDKQ1_LC_11_13_6/in2                            LogicCell40_SEQ_MODE_0000      0             39518  436438  FALL       1
u_app.u_uf16.unext_hit_0_I_45_c_RNI8MQDKQ1_LC_11_13_6/lcout                          LogicCell40_SEQ_MODE_0000    558             40076  436438  RISE      19
I__18159/I                                                                           Odrv4                          0             40076  436438  RISE       1
I__18159/O                                                                           Odrv4                        517             40593  436438  RISE       1
I__18167/I                                                                           Span4Mux_h                     0             40593  436438  RISE       1
I__18167/O                                                                           Span4Mux_h                   444             41038  436438  RISE       1
I__18178/I                                                                           Span4Mux_v                     0             41038  436438  RISE       1
I__18178/O                                                                           Span4Mux_v                   517             41554  436438  RISE       1
I__18185/I                                                                           Span4Mux_h                     0             41554  436438  RISE       1
I__18185/O                                                                           Span4Mux_h                   444             41999  436438  RISE       1
I__18193/I                                                                           LocalMux                       0             41999  436438  RISE       1
I__18193/O                                                                           LocalMux                     486             42485  436438  RISE       1
I__18201/I                                                                           InMux                          0             42485  436438  RISE       1
I__18201/O                                                                           InMux                        382             42867  436438  RISE       1
u_app.u_uf16.early_call_q_RNIPVTJKQ1_LC_18_9_6/in3                                   LogicCell40_SEQ_MODE_0000      0             42867  436438  RISE       1
u_app.u_uf16.early_call_q_RNIPVTJKQ1_LC_18_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    465             43332  436438  RISE      15
I__18573/I                                                                           LocalMux                       0             43332  436438  RISE       1
I__18573/O                                                                           LocalMux                     486             43818  436438  RISE       1
I__18578/I                                                                           InMux                          0             43818  436438  RISE       1
I__18578/O                                                                           InMux                        382             44201  436438  RISE       1
I__18593/I                                                                           CascadeMux                     0             44201  436438  RISE       1
I__18593/O                                                                           CascadeMux                     0             44201  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_1_c_RNI89BFLQ1_LC_19_9_1/in2                       LogicCell40_SEQ_MODE_0000      0             44201  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_1_c_RNI89BFLQ1_LC_19_9_1/carryout                  LogicCell40_SEQ_MODE_0000    341             44542  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_2_c_RNIBDCFLQ1_LC_19_9_2/carryin                   LogicCell40_SEQ_MODE_0000      0             44542  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_2_c_RNIBDCFLQ1_LC_19_9_2/carryout                  LogicCell40_SEQ_MODE_0000    186             44728  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_3_c_RNIEHDFLQ1_LC_19_9_3/carryin                   LogicCell40_SEQ_MODE_0000      0             44728  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_3_c_RNIEHDFLQ1_LC_19_9_3/carryout                  LogicCell40_SEQ_MODE_0000    186             44914  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_4_c_RNIHLEFLQ1_LC_19_9_4/carryin                   LogicCell40_SEQ_MODE_0000      0             44914  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_4_c_RNIHLEFLQ1_LC_19_9_4/carryout                  LogicCell40_SEQ_MODE_0000    186             45100  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_5_c_RNIKPFFLQ1_LC_19_9_5/carryin                   LogicCell40_SEQ_MODE_0000      0             45100  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_5_c_RNIKPFFLQ1_LC_19_9_5/carryout                  LogicCell40_SEQ_MODE_0000    186             45286  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_6_c_RNINTGFLQ1_LC_19_9_6/carryin                   LogicCell40_SEQ_MODE_0000      0             45286  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_6_c_RNINTGFLQ1_LC_19_9_6/carryout                  LogicCell40_SEQ_MODE_0000    186             45472  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_7_c_RNIQ1IFLQ1_LC_19_9_7/carryin                   LogicCell40_SEQ_MODE_0000      0             45472  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_7_c_RNIQ1IFLQ1_LC_19_9_7/carryout                  LogicCell40_SEQ_MODE_0000    186             45658  436438  RISE       1
IN_MUX_bfv_19_10_0_/carryinitin                                                      ICE_CARRY_IN_MUX               0             45658  436438  RISE       1
IN_MUX_bfv_19_10_0_/carryinitout                                                     ICE_CARRY_IN_MUX             289             45948  436438  RISE       2
u_app.u_uf16.un4_fetch_addr_d_cry_8_c_RNIT5JFLQ1_LC_19_10_0/carryin                  LogicCell40_SEQ_MODE_0000      0             45948  436438  RISE       1
u_app.u_uf16.un4_fetch_addr_d_cry_8_c_RNIT5JFLQ1_LC_19_10_0/carryout                 LogicCell40_SEQ_MODE_0000    186             46134  436438  RISE       2
I__18604/I                                                                           InMux                          0             46134  436438  RISE       1
I__18604/O                                                                           InMux                        382             46516  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNIEHINKQ1_10_LC_19_10_1/in3                               LogicCell40_SEQ_MODE_0000      0             46516  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNIEHINKQ1_10_LC_19_10_1/lcout                             LogicCell40_SEQ_MODE_0000    465             46981  436438  RISE       2
I__18605/I                                                                           Odrv4                          0             46981  436438  RISE       1
I__18605/O                                                                           Odrv4                        517             47498  436438  RISE       1
I__18606/I                                                                           LocalMux                       0             47498  436438  RISE       1
I__18606/O                                                                           LocalMux                     486             47984  436438  RISE       1
I__18607/I                                                                           InMux                          0             47984  436438  RISE       1
I__18607/O                                                                           InMux                        382             48366  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNI37P3LR1_10_LC_18_8_7/in3                                LogicCell40_SEQ_MODE_0000      0             48366  436438  RISE       1
u_app.u_uf16.fetch_addr_q_RNI37P3LR1_10_LC_18_8_7/lcout                              LogicCell40_SEQ_MODE_0000    465             48832  436438  RISE       1
I__16826/I                                                                           Odrv12                         0             48832  436438  RISE       1
I__16826/O                                                                           Odrv12                       724             49555  436438  RISE       1
I__16827/I                                                                           Sp12to4                        0             49555  436438  RISE       1
I__16827/O                                                                           Sp12to4                      631             50186  436438  RISE       1
I__16828/I                                                                           LocalMux                       0             50186  436438  RISE       1
I__16828/O                                                                           LocalMux                     486             50672  436438  RISE       1
I__16829/I                                                                           InMux                          0             50672  436438  RISE       1
I__16829/O                                                                           InMux                        382             51054  436438  RISE       1
u_app.u_uf16.rsb_q_RNIBK3A003_10_LC_18_16_7/in3                                      LogicCell40_SEQ_MODE_0000      0             51054  436438  RISE       1
u_app.u_uf16.rsb_q_RNIBK3A003_10_LC_18_16_7/lcout                                    LogicCell40_SEQ_MODE_0000    465             51519  436438  RISE       3
I__21456/I                                                                           LocalMux                       0             51519  436438  RISE       1
I__21456/O                                                                           LocalMux                     486             52005  436438  RISE       1
I__21458/I                                                                           InMux                          0             52005  436438  RISE       1
I__21458/O                                                                           InMux                        382             52388  436438  RISE       1
I__21461/I                                                                           CascadeMux                     0             52388  436438  RISE       1
I__21461/O                                                                           CascadeMux                     0             52388  436438  RISE       1
u_app.u_uf16.rsb_q_RNIJABE6J_10_LC_18_17_0/in2                                       LogicCell40_SEQ_MODE_0000      0             52388  436438  RISE       1
u_app.u_uf16.rsb_q_RNIJABE6J_10_LC_18_17_0/lcout                                     LogicCell40_SEQ_MODE_0000    558             52946  436438  RISE      26
I__23966/I                                                                           LocalMux                       0             52946  436438  RISE       1
I__23966/O                                                                           LocalMux                     486             53432  436438  RISE       1
I__23971/I                                                                           InMux                          0             53432  436438  RISE       1
I__23971/O                                                                           InMux                        382             53814  436438  RISE       1
u_app.u_ram.clke_9_0_a2_1_LC_19_17_1/in1                                             LogicCell40_SEQ_MODE_0000      0             53814  436438  RISE       1
u_app.u_ram.clke_9_0_a2_1_LC_19_17_1/lcout                                           LogicCell40_SEQ_MODE_0000    589             54403  436438  RISE       3
I__21587/I                                                                           Odrv4                          0             54403  436438  RISE       1
I__21587/O                                                                           Odrv4                        517             54920  436438  RISE       1
I__21588/I                                                                           LocalMux                       0             54920  436438  RISE       1
I__21588/O                                                                           LocalMux                     486             55406  436438  RISE       1
I__21589/I                                                                           InMux                          0             55406  436438  RISE       1
I__21589/O                                                                           InMux                        382             55788  436438  RISE       1
u_app.u_vic.rdsel_q_2_0_a2_0_3_LC_20_19_3/in3                                        LogicCell40_SEQ_MODE_0000      0             55788  436438  RISE       1
u_app.u_vic.rdsel_q_2_0_a2_0_3_LC_20_19_3/lcout                                      LogicCell40_SEQ_MODE_0000    465             56254  436438  RISE       3
I__24374/I                                                                           Odrv4                          0             56254  436438  RISE       1
I__24374/O                                                                           Odrv4                        517             56770  436438  RISE       1
I__24376/I                                                                           Span4Mux_h                     0             56770  436438  RISE       1
I__24376/O                                                                           Span4Mux_h                   444             57215  436438  RISE       1
I__24379/I                                                                           LocalMux                       0             57215  436438  RISE       1
I__24379/O                                                                           LocalMux                     486             57701  436438  RISE       1
I__24382/I                                                                           InMux                          0             57701  436438  RISE       1
I__24382/O                                                                           InMux                        382             58083  436438  RISE       1
I__24383/I                                                                           CascadeMux                     0             58083  436438  RISE       1
I__24383/O                                                                           CascadeMux                     0             58083  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNI2SNT_LC_21_22_2/in2                              LogicCell40_SEQ_MODE_0000      0             58083  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNI2SNT_LC_21_22_2/lcout                            LogicCell40_SEQ_MODE_0000    558             58641  436438  RISE       5
I__38330/I                                                                           Odrv4                          0             58641  436438  RISE       1
I__38330/O                                                                           Odrv4                        517             59158  436438  RISE       1
I__38334/I                                                                           Span4Mux_h                     0             59158  436438  RISE       1
I__38334/O                                                                           Span4Mux_h                   444             59603  436438  RISE       1
I__38338/I                                                                           Span4Mux_h                     0             59603  436438  RISE       1
I__38338/O                                                                           Span4Mux_h                   444             60047  436438  RISE       1
I__38342/I                                                                           LocalMux                       0             60047  436438  RISE       1
I__38342/O                                                                           LocalMux                     486             60533  436438  RISE       1
I__38346/I                                                                           InMux                          0             60533  436438  RISE       1
I__38346/O                                                                           InMux                        382             60915  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNIFBE71_LC_26_21_7/in3                             LogicCell40_SEQ_MODE_0000      0             60915  436438  RISE       1
u_app.u_vic.un1_addr_i_2_cry_3_c_RNIFBE71_LC_26_21_7/lcout                           LogicCell40_SEQ_MODE_0000    424             61339  436438  FALL      16
I__39026/I                                                                           Odrv4                          0             61339  436438  FALL       1
I__39026/O                                                                           Odrv4                        548             61887  436438  FALL       1
I__39028/I                                                                           Span4Mux_h                     0             61887  436438  FALL       1
I__39028/O                                                                           Span4Mux_h                   465             62352  436438  FALL       1
I__39031/I                                                                           Span4Mux_v                     0             62352  436438  FALL       1
I__39031/O                                                                           Span4Mux_v                   548             62900  436438  FALL       1
I__39034/I                                                                           Span4Mux_v                     0             62900  436438  FALL       1
I__39034/O                                                                           Span4Mux_v                   548             63448  436438  FALL       1
I__39037/I                                                                           Span4Mux_v                     0             63448  436438  FALL       1
I__39037/O                                                                           Span4Mux_v                   548             63996  436438  FALL       1
I__39041/I                                                                           Span4Mux_h                     0             63996  436438  FALL       1
I__39041/O                                                                           Span4Mux_h                   465             64461  436438  FALL       1
I__39043/I                                                                           Span4Mux_h                     0             64461  436438  FALL       1
I__39043/O                                                                           Span4Mux_h                   465             64926  436438  FALL       1
I__39044/I                                                                           Span4Mux_v                     0             64926  436438  FALL       1
I__39044/O                                                                           Span4Mux_v                   548             65474  436438  FALL       1
I__39045/I                                                                           LocalMux                       0             65474  436438  FALL       1
I__39045/O                                                                           LocalMux                     455             65929  436438  FALL       1
I__39046/I                                                                           CEMux                          0             65929  436438  FALL       1
I__39046/O                                                                           CEMux                        817             66746  436438  FALL       1
u_app.u_vic.irqaddr_q_57_LC_26_10_6/ce                                               LogicCell40_SEQ_MODE_1010      0             66746  436438  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__37761/I                                      Odrv12                         0                 0  RISE       1
I__37761/O                                      Odrv12                       724               724  RISE       1
I__37763/I                                      LocalMux                       0               724  RISE       1
I__37763/O                                      LocalMux                     486              1209  RISE       1
I__37764/I                                      IoInMux                        0              1209  RISE       1
I__37764/O                                      IoInMux                      382              1592  RISE       1
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1592  RISE       1
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                       910              2502  RISE     687
I__40684/I                                      gio2CtrlBuf                    0              2502  RISE       1
I__40684/O                                      gio2CtrlBuf                    0              2502  RISE       1
I__40685/I                                      GlobalMux                      0              2502  RISE       1
I__40685/O                                      GlobalMux                    227              2729  RISE       1
I__40751/I                                      ClkMux                         0              2729  RISE       1
I__40751/O                                      ClkMux                       455              3184  RISE       1
u_app.u_vic.irqaddr_q_57_LC_26_10_6/clk         LogicCell40_SEQ_MODE_1010      0              3184  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: pin1:in   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pin1:in
Clock Port        : u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout
Clock Reference   : clk_app:R
Setup Time        : 3603


Data Path Delay                6094
+ Setup Time                    693
- Capture Clock Path Delay    -3184
---------------------------- ------
Setup to Clock                 3603

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
pin1:in                                 uf16soc                    0      0                  RISE  1       
u_gpio1_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
u_gpio1_iopad/DOUT                      IO_PAD                     760    760                RISE  1       
u_gpio1_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_gpio1_preio/DIN0                      PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__24506/I                              Odrv12                     0      1670               RISE  1       
I__24506/O                              Odrv12                     724    2393               RISE  1       
I__24507/I                              Span12Mux_h                0      2393               RISE  1       
I__24507/O                              Span12Mux_h                724    3117               RISE  1       
I__24508/I                              Sp12to4                    0      3117               RISE  1       
I__24508/O                              Sp12to4                    631    3747               RISE  1       
I__24509/I                              Span4Mux_h                 0      3747               RISE  1       
I__24509/O                              Span4Mux_h                 444    4192               RISE  1       
I__24510/I                              Span4Mux_v                 0      4192               RISE  1       
I__24510/O                              Span4Mux_v                 517    4709               RISE  1       
I__24511/I                              Span4Mux_v                 0      4709               RISE  1       
I__24511/O                              Span4Mux_v                 517    5226               RISE  1       
I__24512/I                              LocalMux                   0      5226               RISE  1       
I__24512/O                              LocalMux                   486    5711               RISE  1       
I__24513/I                              InMux                      0      5711               RISE  1       
I__24513/O                              InMux                      382    6094               RISE  1       
u_app.u_gpio.gpio_siq_1_LC_21_24_2/in0  LogicCell40_SEQ_MODE_1010  0      6094               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__37761/I                                      Odrv12                     0      0                  RISE  1       
I__37761/O                                      Odrv12                     724    724                RISE  1       
I__37763/I                                      LocalMux                   0      724                RISE  1       
I__37763/O                                      LocalMux                   486    1209               RISE  1       
I__37764/I                                      IoInMux                    0      1209               RISE  1       
I__37764/O                                      IoInMux                    382    1592               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1592               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                     910    2502               RISE  687     
I__40684/I                                      gio2CtrlBuf                0      2502               RISE  1       
I__40684/O                                      gio2CtrlBuf                0      2502               RISE  1       
I__40685/I                                      GlobalMux                  0      2502               RISE  1       
I__40685/O                                      GlobalMux                  227    2729               RISE  1       
I__40840/I                                      ClkMux                     0      2729               RISE  1       
I__40840/O                                      ClkMux                     455    3184               RISE  1       
u_app.u_gpio.gpio_siq_1_LC_21_24_2/clk          LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3716


Data Path Delay                3995
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3716

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        uf16soc                    0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__10942/I                                      Odrv4                      0      1670               RISE  1       
I__10942/O                                      Odrv4                      517    2186               RISE  1       
I__10943/I                                      IoSpan4Mux                 0      2186               RISE  1       
I__10943/O                                      IoSpan4Mux                 424    2610               RISE  1       
I__10944/I                                      Span4Mux_v                 0      2610               RISE  1       
I__10944/O                                      Span4Mux_v                 517    3127               RISE  1       
I__10945/I                                      LocalMux                   0      3127               RISE  1       
I__10945/O                                      LocalMux                   486    3613               RISE  1       
I__10946/I                                      InMux                      0      3613               RISE  1       
I__10946/O                                      InMux                      382    3995               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_3/in3  LogicCell40_SEQ_MODE_1010  0      3995               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                      GlobalMux                           0      0                  RISE  1       
I__33999/O                                      GlobalMux                           227    227                RISE  1       
I__34087/I                                      ClkMux                              0      227                RISE  1       
I__34087/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3995


Data Path Delay                3985
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3995

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        uf16soc                    0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__9958/I                                       Odrv12                     0      1670               RISE  1       
I__9958/O                                       Odrv12                     724    2393               RISE  1       
I__9959/I                                       Span12Mux_h                0      2393               RISE  1       
I__9959/O                                       Span12Mux_h                724    3117               RISE  1       
I__9960/I                                       LocalMux                   0      3117               RISE  1       
I__9960/O                                       LocalMux                   486    3603               RISE  1       
I__9961/I                                       InMux                      0      3603               RISE  1       
I__9961/O                                       InMux                      382    3985               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_29_4/in0  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                      GlobalMux                           0      0                  RISE  1       
I__33999/O                                      GlobalMux                           227    227                RISE  1       
I__34099/I                                      ClkMux                              0      227                RISE  1       
I__34099/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_29_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: pin1:out  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pin1:out
Clock Port         : u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14138


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay             10158
---------------------------- ------
Clock To Out Delay            14138

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__37761/I                                      Odrv12                     0      0                  RISE  1       
I__37761/O                                      Odrv12                     724    724                RISE  1       
I__37763/I                                      LocalMux                   0      724                RISE  1       
I__37763/O                                      LocalMux                   486    1209               RISE  1       
I__37764/I                                      IoInMux                    0      1209               RISE  1       
I__37764/O                                      IoInMux                    382    1592               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1592               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                     910    2502               RISE  687     
I__40684/I                                      gio2CtrlBuf                0      2502               RISE  1       
I__40684/O                                      gio2CtrlBuf                0      2502               RISE  1       
I__40685/I                                      GlobalMux                  0      2502               RISE  1       
I__40685/O                                      GlobalMux                  227    2729               RISE  1       
I__40851/I                                      ClkMux                     0      2729               RISE  1       
I__40851/O                                      ClkMux                     455    3184               RISE  1       
u_app.u_gpio.gpio_q_1_LC_20_24_5/clk            LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_gpio.gpio_q_1_LC_20_24_5/lcout  LogicCell40_SEQ_MODE_1010  796    3980               FALL  2       
I__22306/I                              Odrv12                     0      3980               FALL  1       
I__22306/O                              Odrv12                     796    4776               FALL  1       
I__22308/I                              Span12Mux_h                0      4776               FALL  1       
I__22308/O                              Span12Mux_h                796    5572               FALL  1       
I__22309/I                              Span12Mux_s8_v             0      5572               FALL  1       
I__22309/O                              Span12Mux_s8_v             579    6150               FALL  1       
I__22310/I                              Sp12to4                    0      6150               FALL  1       
I__22310/O                              Sp12to4                    662    6812               FALL  1       
I__22311/I                              Span4Mux_s1_v              0      6812               FALL  1       
I__22311/O                              Span4Mux_s1_v              289    7101               FALL  1       
I__22312/I                              IoSpan4Mux                 0      7101               FALL  1       
I__22312/O                              IoSpan4Mux                 475    7577               FALL  1       
I__22313/I                              LocalMux                   0      7577               FALL  1       
I__22313/O                              LocalMux                   455    8032               FALL  1       
I__22314/I                              IoInMux                    0      8032               FALL  1       
I__22314/O                              IoInMux                    320    8352               FALL  1       
u_gpio1_preio/DOUT0                     PRE_IO_PIN_TYPE_101001     0      8352               FALL  1       
u_gpio1_preio/PADOUT                    PRE_IO_PIN_TYPE_101001     3297   11650              FALL  1       
u_gpio1_iopad/DIN                       IO_PAD                     0      11650              FALL  1       
u_gpio1_iopad/PACKAGEPIN:out            IO_PAD                     2488   14138              FALL  1       
pin1:out                                uf16soc                    0      14138              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11130


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9652
---------------------------- ------
Clock To Out Delay            11130

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                     GlobalMux                           0      0                  RISE  1       
I__33999/O                                     GlobalMux                           227    227                RISE  1       
I__34120/I                                     ClkMux                              0      227                RISE  1       
I__34120/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_9_27_3/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_9_27_3/lcout             LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__6846/I                                                   Odrv12                     0      1478               RISE  1       
I__6846/O                                                   Odrv12                     724    2202               RISE  1       
I__6849/I                                                   LocalMux                   0      2202               RISE  1       
I__6849/O                                                   LocalMux                   486    2688               RISE  1       
I__6850/I                                                   InMux                      0      2688               RISE  1       
I__6850/O                                                   InMux                      382    3070               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_9_29_4/in1    LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_9_29_4/lcout  LogicCell40_SEQ_MODE_0000  589    3659               RISE  1       
I__6840/I                                                   Odrv4                      0      3659               RISE  1       
I__6840/O                                                   Odrv4                      517    4176               RISE  1       
I__6841/I                                                   Span4Mux_s0_v              0      4176               RISE  1       
I__6841/O                                                   Span4Mux_s0_v              300    4476               RISE  1       
I__6842/I                                                   LocalMux                   0      4476               RISE  1       
I__6842/O                                                   LocalMux                   486    4962               RISE  1       
I__6843/I                                                   IoInMux                    0      4962               RISE  1       
I__6843/O                                                   IoInMux                    382    5344               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      5344               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   8642               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      8642               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   11130              FALL  1       
usb_n:out                                                   uf16soc                    0      11130              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10478


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9000
---------------------------- ------
Clock To Out Delay            10478

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                     GlobalMux                           0      0                  RISE  1       
I__33999/O                                     GlobalMux                           227    227                RISE  1       
I__34120/I                                     ClkMux                              0      227                RISE  1       
I__34120/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_9_27_3/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_9_27_3/lcout           LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__6845/I                                                 LocalMux                   0      1478               RISE  1       
I__6845/O                                                 LocalMux                   486    1964               RISE  1       
I__6848/I                                                 InMux                      0      1964               RISE  1       
I__6848/O                                                 InMux                      382    2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_28_7/in0    LogicCell40_SEQ_MODE_0000  0      2346               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_28_7/lcout  LogicCell40_SEQ_MODE_0000  662    3008               RISE  1       
I__6851/I                                                 Odrv4                      0      3008               RISE  1       
I__6851/O                                                 Odrv4                      517    3525               RISE  1       
I__6852/I                                                 Span4Mux_s1_v              0      3525               RISE  1       
I__6852/O                                                 Span4Mux_s1_v              300    3825               RISE  1       
I__6853/I                                                 LocalMux                   0      3825               RISE  1       
I__6853/O                                                 LocalMux                   486    4310               RISE  1       
I__6854/I                                                 IoInMux                    0      4310               RISE  1       
I__6854/O                                                 IoInMux                    382    4693               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      4693               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   7990               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      7990               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   10478              FALL  1       
usb_p:out                                                 uf16soc                    0      10478              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: pin1:in   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pin1:in
Clock Port        : u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout
Clock Reference   : clk_app:R
Hold Time         : -2548


Capture Clock Path Delay       3184
+ Hold  Time                      0
- Data Path Delay             -5732
---------------------------- ------
Hold Time                     -2548

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
pin1:in                                 uf16soc                    0      0                  FALL  1       
u_gpio1_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  FALL  1       
u_gpio1_iopad/DOUT                      IO_PAD                     460    460                FALL  1       
u_gpio1_preio/PADIN                     PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_gpio1_preio/DIN0                      PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__24506/I                              Odrv12                     0      1142               FALL  1       
I__24506/O                              Odrv12                     796    1938               FALL  1       
I__24507/I                              Span12Mux_h                0      1938               FALL  1       
I__24507/O                              Span12Mux_h                796    2734               FALL  1       
I__24508/I                              Sp12to4                    0      2734               FALL  1       
I__24508/O                              Sp12to4                    662    3396               FALL  1       
I__24509/I                              Span4Mux_h                 0      3396               FALL  1       
I__24509/O                              Span4Mux_h                 465    3861               FALL  1       
I__24510/I                              Span4Mux_v                 0      3861               FALL  1       
I__24510/O                              Span4Mux_v                 548    4409               FALL  1       
I__24511/I                              Span4Mux_v                 0      4409               FALL  1       
I__24511/O                              Span4Mux_v                 548    4957               FALL  1       
I__24512/I                              LocalMux                   0      4957               FALL  1       
I__24512/O                              LocalMux                   455    5411               FALL  1       
I__24513/I                              InMux                      0      5411               FALL  1       
I__24513/O                              InMux                      320    5732               FALL  1       
u_app.u_gpio.gpio_siq_1_LC_21_24_2/in0  LogicCell40_SEQ_MODE_1010  0      5732               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__37761/I                                      Odrv12                     0      0                  RISE  1       
I__37761/O                                      Odrv12                     724    724                RISE  1       
I__37763/I                                      LocalMux                   0      724                RISE  1       
I__37763/O                                      LocalMux                   486    1209               RISE  1       
I__37764/I                                      IoInMux                    0      1209               RISE  1       
I__37764/O                                      IoInMux                    382    1592               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1592               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                     910    2502               RISE  687     
I__40684/I                                      gio2CtrlBuf                0      2502               RISE  1       
I__40684/O                                      gio2CtrlBuf                0      2502               RISE  1       
I__40685/I                                      GlobalMux                  0      2502               RISE  1       
I__40685/O                                      GlobalMux                  227    2729               RISE  1       
I__40840/I                                      ClkMux                     0      2729               RISE  1       
I__40840/O                                      ClkMux                     455    3184               RISE  1       
u_app.u_gpio.gpio_siq_1_LC_21_24_2/clk          LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2807


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3489
---------------------------- ------
Hold Time                     -2807

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        uf16soc                    0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__10942/I                                      Odrv4                      0      1142               FALL  1       
I__10942/O                                      Odrv4                      548    1690               FALL  1       
I__10943/I                                      IoSpan4Mux                 0      1690               FALL  1       
I__10943/O                                      IoSpan4Mux                 475    2166               FALL  1       
I__10944/I                                      Span4Mux_v                 0      2166               FALL  1       
I__10944/O                                      Span4Mux_v                 548    2713               FALL  1       
I__10945/I                                      LocalMux                   0      2713               FALL  1       
I__10945/O                                      LocalMux                   455    3168               FALL  1       
I__10946/I                                      InMux                      0      3168               FALL  1       
I__10946/O                                      InMux                      320    3489               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_3/in3  LogicCell40_SEQ_MODE_1010  0      3489               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                      GlobalMux                           0      0                  RISE  1       
I__33999/O                                      GlobalMux                           227    227                RISE  1       
I__34087/I                                      ClkMux                              0      227                RISE  1       
I__34087/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2827


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                     -2827

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        uf16soc                    0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__9958/I                                       Odrv12                     0      1142               FALL  1       
I__9958/O                                       Odrv12                     796    1938               FALL  1       
I__9959/I                                       Span12Mux_h                0      1938               FALL  1       
I__9959/O                                       Span12Mux_h                796    2734               FALL  1       
I__9960/I                                       LocalMux                   0      2734               FALL  1       
I__9960/O                                       LocalMux                   455    3189               FALL  1       
I__9961/I                                       InMux                      0      3189               FALL  1       
I__9961/O                                       InMux                      320    3509               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_29_4/in0  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                      GlobalMux                           0      0                  RISE  1       
I__33999/O                                      GlobalMux                           227    227                RISE  1       
I__34099/I                                      ClkMux                              0      227                RISE  1       
I__34099/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_29_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: pin1:out  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pin1:out
Clock Port         : u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 10049


Launch Clock Path Delay        3184
+ Clock To Q Delay              796
+ Data Path Delay              6069
---------------------------- ------
Clock To Out Delay            10049

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_28_16_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__37761/I                                      Odrv12                     0      0                  RISE  1       
I__37761/O                                      Odrv12                     724    724                RISE  1       
I__37763/I                                      LocalMux                   0      724                RISE  1       
I__37763/O                                      LocalMux                   486    1209               RISE  1       
I__37764/I                                      IoInMux                    0      1209               RISE  1       
I__37764/O                                      IoInMux                    382    1592               RISE  1       
clk_div8_keep_RNIOS11/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1592               RISE  1       
clk_div8_keep_RNIOS11/GLOBALBUFFEROUTPUT        ICE_GB                     910    2502               RISE  687     
I__40684/I                                      gio2CtrlBuf                0      2502               RISE  1       
I__40684/O                                      gio2CtrlBuf                0      2502               RISE  1       
I__40685/I                                      GlobalMux                  0      2502               RISE  1       
I__40685/O                                      GlobalMux                  227    2729               RISE  1       
I__40851/I                                      ClkMux                     0      2729               RISE  1       
I__40851/O                                      ClkMux                     455    3184               RISE  1       
u_app.u_gpio.gpio_oe_q_1_LC_20_24_7/clk         LogicCell40_SEQ_MODE_1010  0      3184               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_gpio.gpio_oe_q_1_LC_20_24_7/lcout  LogicCell40_SEQ_MODE_1010  796    3980               RISE  3       
I__24519/I                                 Odrv12                     0      3980               RISE  1       
I__24519/O                                 Odrv12                     724    4703               RISE  1       
I__24522/I                                 Span12Mux_s8_v             0      4703               RISE  1       
I__24522/O                                 Span12Mux_s8_v             527    5230               RISE  1       
I__24523/I                                 Sp12to4                    0      5230               RISE  1       
I__24523/O                                 Sp12to4                    631    5861               RISE  1       
I__24524/I                                 Span4Mux_s1_v              0      5861               RISE  1       
I__24524/O                                 Span4Mux_s1_v              300    6161               RISE  1       
I__24525/I                                 IoSpan4Mux                 0      6161               RISE  1       
I__24525/O                                 IoSpan4Mux                 424    6585               RISE  1       
I__24526/I                                 IoSpan4Mux                 0      6585               RISE  1       
I__24526/O                                 IoSpan4Mux                 424    7008               RISE  1       
I__24527/I                                 LocalMux                   0      7008               RISE  1       
I__24527/O                                 LocalMux                   486    7494               RISE  1       
I__24528/I                                 IoInMux                    0      7494               RISE  1       
I__24528/O                                 IoInMux                    382    7877               RISE  1       
u_gpio1_preio/OUTPUTENABLE                 PRE_IO_PIN_TYPE_101001     0      7877               RISE  1       
u_gpio1_preio/PADOEN                       PRE_IO_PIN_TYPE_101001     258    8135               RISE  1       
u_gpio1_iopad/OE                           IO_PAD                     0      8135               RISE  1       
u_gpio1_iopad/PACKAGEPIN:out               IO_PAD                     1914   10049              RISE  1       
pin1:out                                   uf16soc                    0      10049              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7579


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6101
---------------------------- ------
Clock To Out Delay             7579

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                            GlobalMux                           0      0                  RISE  1       
I__33999/O                                            GlobalMux                           227    227                RISE  1       
I__34121/I                                            ClkMux                              0      227                RISE  1       
I__34121/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_29_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_29_3/lcout           LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__7565/I                                                        Odrv4                      0      1478               FALL  1       
I__7565/O                                                        Odrv4                      548    2026               FALL  1       
I__7571/I                                                        LocalMux                   0      2026               FALL  1       
I__7571/O                                                        LocalMux                   455    2481               FALL  1       
I__7582/I                                                        InMux                      0      2481               FALL  1       
I__7582/O                                                        InMux                      320    2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_9_27_1/in3      LogicCell40_SEQ_MODE_0000  0      2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_9_27_1/ltout    LogicCell40_SEQ_MODE_0000  393    3194               RISE  1       
I__6777/I                                                        CascadeMux                 0      3194               RISE  1       
I__6777/O                                                        CascadeMux                 0      3194               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_27_2/in2    LogicCell40_SEQ_MODE_0000  0      3194               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_27_2/lcout  LogicCell40_SEQ_MODE_0000  517    3711               FALL  2       
I__6771/I                                                        Odrv4                      0      3711               FALL  1       
I__6771/O                                                        Odrv4                      548    4259               FALL  1       
I__6773/I                                                        Span4Mux_s2_v              0      4259               FALL  1       
I__6773/O                                                        Span4Mux_s2_v              372    4631               FALL  1       
I__6775/I                                                        LocalMux                   0      4631               FALL  1       
I__6775/O                                                        LocalMux                   455    5086               FALL  1       
I__6776/I                                                        IoInMux                    0      5086               FALL  1       
I__6776/O                                                        IoInMux                    320    5406               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      5406               FALL  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    5665               RISE  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      5665               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   7579               RISE  1       
usb_n:out                                                        uf16soc                    0      7579               RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7455


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              5977
---------------------------- ------
Clock To Out Delay             7455

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__33999/I                                            GlobalMux                           0      0                  RISE  1       
I__33999/O                                            GlobalMux                           227    227                RISE  1       
I__34121/I                                            ClkMux                              0      227                RISE  1       
I__34121/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_29_3/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_29_3/lcout           LogicCell40_SEQ_MODE_1010  796    1478               FALL  11      
I__7565/I                                                        Odrv4                      0      1478               FALL  1       
I__7565/O                                                        Odrv4                      548    2026               FALL  1       
I__7571/I                                                        LocalMux                   0      2026               FALL  1       
I__7571/O                                                        LocalMux                   455    2481               FALL  1       
I__7582/I                                                        InMux                      0      2481               FALL  1       
I__7582/O                                                        InMux                      320    2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_9_27_1/in3      LogicCell40_SEQ_MODE_0000  0      2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_9_27_1/ltout    LogicCell40_SEQ_MODE_0000  393    3194               RISE  1       
I__6777/I                                                        CascadeMux                 0      3194               RISE  1       
I__6777/O                                                        CascadeMux                 0      3194               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_27_2/in2    LogicCell40_SEQ_MODE_0000  0      3194               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_27_2/lcout  LogicCell40_SEQ_MODE_0000  517    3711               FALL  2       
I__6770/I                                                        Odrv12                     0      3711               FALL  1       
I__6770/O                                                        Odrv12                     796    4507               FALL  1       
I__6772/I                                                        LocalMux                   0      4507               FALL  1       
I__6772/O                                                        LocalMux                   455    4962               FALL  1       
I__6774/I                                                        IoInMux                    0      4962               FALL  1       
I__6774/O                                                        IoInMux                    320    5282               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      5282               FALL  1       
u_usb_p_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     258    5541               RISE  1       
u_usb_p_iopad/OE                                                 IO_PAD                     0      5541               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                     IO_PAD                     1914   7455               RISE  1       
usb_p:out                                                        uf16soc                    0      7455               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

