-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_pu_conversion\uz_pu_con_ip_dut.vhd
-- Created: 2022-02-28 14:27:34
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pu_con_ip_dut
-- Source Path: uz_pu_con_ip/uz_pu_con_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pu_con_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        in0                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in1                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in2                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in3                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in4                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in5                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in6                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in7                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in8                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in9                               :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in10                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in11                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in12                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in13                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in14                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in15                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in16                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in17                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in18                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in19                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in20                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in21                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in22                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in23                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in24                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in25                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in26                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in27                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in28                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in29                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in30                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        in31                              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
        AXI_pu_conv_in0                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in1                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in2                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in3                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in4                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in5                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in6                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in7                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in8                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in9                   :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in10                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in11                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in12                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in13                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in14                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in15                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in16                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in17                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in18                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in19                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in20                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in21                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in22                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in23                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in24                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in25                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in26                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in27                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in28                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in29                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in30                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        AXI_pu_conv_in31                  :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        adc_trigger                       :   IN    std_logic;  -- ufix1
        out0                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out1                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out2                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out3                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out4                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out5                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out6                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out7                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out8                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out9                              :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out10                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out11                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out12                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out13                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out14                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out15                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out16                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out17                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out18                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out19                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out20                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out21                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out22                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out23                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out24                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out25                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out26                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out27                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out28                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out29                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out30                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out31                             :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        out_valid                         :   OUT   std_logic  -- ufix1
        );
END uz_pu_con_ip_dut;


ARCHITECTURE rtl OF uz_pu_con_ip_dut IS

  -- Component Declarations
  COMPONENT uz_pu_con_ip_src_uz_pu_conversion
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          in0                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in1                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in2                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in3                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in4                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in5                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in6                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in7                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in8                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in9                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in10                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in11                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in12                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in13                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in14                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in15                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in16                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in17                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in18                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in19                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in20                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in21                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in22                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in23                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in24                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in25                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in26                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in27                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in28                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in29                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in30                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          in31                            :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En15
          AXI_pu_conv_in0                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in1                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in2                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in3                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in4                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in5                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in6                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in7                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in8                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in9                 :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in10                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in11                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in12                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in13                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in14                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in15                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in16                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in17                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in18                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in19                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in20                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in21                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in22                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in23                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in24                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in25                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in26                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in27                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in28                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in29                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in30                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          AXI_pu_conv_in31                :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
          adc_trigger                     :   IN    std_logic;  -- ufix1
          out0                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out1                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out2                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out3                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out4                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out5                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out6                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out7                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out8                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out9                            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out10                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out11                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out12                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out13                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out14                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out15                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out16                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out17                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out18                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out19                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out20                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out21                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out22                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out23                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out24                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out25                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out26                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out27                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out28                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out29                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out30                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out31                           :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          out_valid                       :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pu_con_ip_src_uz_pu_conversion
    USE ENTITY work.uz_pu_con_ip_src_uz_pu_conversion(rtl);

  -- Signals
  SIGNAL adc_trigger_sig                  : std_logic;  -- ufix1
  SIGNAL out0_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out1_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out2_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out3_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out4_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out5_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out6_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out7_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out8_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out9_sig                         : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out10_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out11_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out12_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out13_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out14_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out15_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out16_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out17_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out18_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out19_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out20_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out21_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out22_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out23_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out24_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out25_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out26_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out27_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out28_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out29_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out30_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out31_sig                        : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL out_valid_sig                    : std_logic;  -- ufix1

BEGIN
  u_uz_pu_con_ip_src_uz_pu_conversion : uz_pu_con_ip_src_uz_pu_conversion
    PORT MAP( clk => clk,
              reset => reset,
              in0 => in0,  -- sfix27_En15
              in1 => in1,  -- sfix27_En15
              in2 => in2,  -- sfix27_En15
              in3 => in3,  -- sfix27_En15
              in4 => in4,  -- sfix27_En15
              in5 => in5,  -- sfix27_En15
              in6 => in6,  -- sfix27_En15
              in7 => in7,  -- sfix27_En15
              in8 => in8,  -- sfix27_En15
              in9 => in9,  -- sfix27_En15
              in10 => in10,  -- sfix27_En15
              in11 => in11,  -- sfix27_En15
              in12 => in12,  -- sfix27_En15
              in13 => in13,  -- sfix27_En15
              in14 => in14,  -- sfix27_En15
              in15 => in15,  -- sfix27_En15
              in16 => in16,  -- sfix27_En15
              in17 => in17,  -- sfix27_En15
              in18 => in18,  -- sfix27_En15
              in19 => in19,  -- sfix27_En15
              in20 => in20,  -- sfix27_En15
              in21 => in21,  -- sfix27_En15
              in22 => in22,  -- sfix27_En15
              in23 => in23,  -- sfix27_En15
              in24 => in24,  -- sfix27_En15
              in25 => in25,  -- sfix27_En15
              in26 => in26,  -- sfix27_En15
              in27 => in27,  -- sfix27_En15
              in28 => in28,  -- sfix27_En15
              in29 => in29,  -- sfix27_En15
              in30 => in30,  -- sfix27_En15
              in31 => in31,  -- sfix27_En15
              AXI_pu_conv_in0 => AXI_pu_conv_in0,  -- ufix18_En18
              AXI_pu_conv_in1 => AXI_pu_conv_in1,  -- ufix18_En18
              AXI_pu_conv_in2 => AXI_pu_conv_in2,  -- ufix18_En18
              AXI_pu_conv_in3 => AXI_pu_conv_in3,  -- ufix18_En18
              AXI_pu_conv_in4 => AXI_pu_conv_in4,  -- ufix18_En18
              AXI_pu_conv_in5 => AXI_pu_conv_in5,  -- ufix18_En18
              AXI_pu_conv_in6 => AXI_pu_conv_in6,  -- ufix18_En18
              AXI_pu_conv_in7 => AXI_pu_conv_in7,  -- ufix18_En18
              AXI_pu_conv_in8 => AXI_pu_conv_in8,  -- ufix18_En18
              AXI_pu_conv_in9 => AXI_pu_conv_in9,  -- ufix18_En18
              AXI_pu_conv_in10 => AXI_pu_conv_in10,  -- ufix18_En18
              AXI_pu_conv_in11 => AXI_pu_conv_in11,  -- ufix18_En18
              AXI_pu_conv_in12 => AXI_pu_conv_in12,  -- ufix18_En18
              AXI_pu_conv_in13 => AXI_pu_conv_in13,  -- ufix18_En18
              AXI_pu_conv_in14 => AXI_pu_conv_in14,  -- ufix18_En18
              AXI_pu_conv_in15 => AXI_pu_conv_in15,  -- ufix18_En18
              AXI_pu_conv_in16 => AXI_pu_conv_in16,  -- ufix18_En18
              AXI_pu_conv_in17 => AXI_pu_conv_in17,  -- ufix18_En18
              AXI_pu_conv_in18 => AXI_pu_conv_in18,  -- ufix18_En18
              AXI_pu_conv_in19 => AXI_pu_conv_in19,  -- ufix18_En18
              AXI_pu_conv_in20 => AXI_pu_conv_in20,  -- ufix18_En18
              AXI_pu_conv_in21 => AXI_pu_conv_in21,  -- ufix18_En18
              AXI_pu_conv_in22 => AXI_pu_conv_in22,  -- ufix18_En18
              AXI_pu_conv_in23 => AXI_pu_conv_in23,  -- ufix18_En18
              AXI_pu_conv_in24 => AXI_pu_conv_in24,  -- ufix18_En18
              AXI_pu_conv_in25 => AXI_pu_conv_in25,  -- ufix18_En18
              AXI_pu_conv_in26 => AXI_pu_conv_in26,  -- ufix18_En18
              AXI_pu_conv_in27 => AXI_pu_conv_in27,  -- ufix18_En18
              AXI_pu_conv_in28 => AXI_pu_conv_in28,  -- ufix18_En18
              AXI_pu_conv_in29 => AXI_pu_conv_in29,  -- ufix18_En18
              AXI_pu_conv_in30 => AXI_pu_conv_in30,  -- ufix18_En18
              AXI_pu_conv_in31 => AXI_pu_conv_in31,  -- ufix18_En18
              adc_trigger => adc_trigger_sig,  -- ufix1
              out0 => out0_sig,  -- sfix18_En15
              out1 => out1_sig,  -- sfix18_En15
              out2 => out2_sig,  -- sfix18_En15
              out3 => out3_sig,  -- sfix18_En15
              out4 => out4_sig,  -- sfix18_En15
              out5 => out5_sig,  -- sfix18_En15
              out6 => out6_sig,  -- sfix18_En15
              out7 => out7_sig,  -- sfix18_En15
              out8 => out8_sig,  -- sfix18_En15
              out9 => out9_sig,  -- sfix18_En15
              out10 => out10_sig,  -- sfix18_En15
              out11 => out11_sig,  -- sfix18_En15
              out12 => out12_sig,  -- sfix18_En15
              out13 => out13_sig,  -- sfix18_En15
              out14 => out14_sig,  -- sfix18_En15
              out15 => out15_sig,  -- sfix18_En15
              out16 => out16_sig,  -- sfix18_En15
              out17 => out17_sig,  -- sfix18_En15
              out18 => out18_sig,  -- sfix18_En15
              out19 => out19_sig,  -- sfix18_En15
              out20 => out20_sig,  -- sfix18_En15
              out21 => out21_sig,  -- sfix18_En15
              out22 => out22_sig,  -- sfix18_En15
              out23 => out23_sig,  -- sfix18_En15
              out24 => out24_sig,  -- sfix18_En15
              out25 => out25_sig,  -- sfix18_En15
              out26 => out26_sig,  -- sfix18_En15
              out27 => out27_sig,  -- sfix18_En15
              out28 => out28_sig,  -- sfix18_En15
              out29 => out29_sig,  -- sfix18_En15
              out30 => out30_sig,  -- sfix18_En15
              out31 => out31_sig,  -- sfix18_En15
              out_valid => out_valid_sig  -- ufix1
              );

  adc_trigger_sig <= adc_trigger;

  out0 <= out0_sig;

  out1 <= out1_sig;

  out2 <= out2_sig;

  out3 <= out3_sig;

  out4 <= out4_sig;

  out5 <= out5_sig;

  out6 <= out6_sig;

  out7 <= out7_sig;

  out8 <= out8_sig;

  out9 <= out9_sig;

  out10 <= out10_sig;

  out11 <= out11_sig;

  out12 <= out12_sig;

  out13 <= out13_sig;

  out14 <= out14_sig;

  out15 <= out15_sig;

  out16 <= out16_sig;

  out17 <= out17_sig;

  out18 <= out18_sig;

  out19 <= out19_sig;

  out20 <= out20_sig;

  out21 <= out21_sig;

  out22 <= out22_sig;

  out23 <= out23_sig;

  out24 <= out24_sig;

  out25 <= out25_sig;

  out26 <= out26_sig;

  out27 <= out27_sig;

  out28 <= out28_sig;

  out29 <= out29_sig;

  out30 <= out30_sig;

  out31 <= out31_sig;

  out_valid <= out_valid_sig;

END rtl;

