{"vcs1":{"timestamp_begin":1747552625.089010704, "rt":9.74, "ut":9.81, "st":0.65}}
{"vcselab":{"timestamp_begin":1747552634.918536764, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747552635.362338312, "rt":0.46, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747552624.447577816}
{"VCS_COMP_START_TIME": 1747552624.447577816}
{"VCS_COMP_END_TIME": 1747552635.982556350}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489988}}
{"vcselab": {"peak_mem": 183888}}
