// Seed: 1595578460
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    output id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input id_9,
    output id_10,
    output logic id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15,
    input logic id_16,
    output id_17
    , id_18,
    input id_19,
    input logic id_20,
    input reg id_21,
    output logic id_22,
    input id_23,
    input id_24,
    input id_25,
    output id_26
);
  logic id_27;
  initial begin
    id_1 = (id_3);
    id_21 <= id_10;
  end
endmodule
