<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>kern/arch/mips/include/specialreg.h</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.5.7' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<a id='TOP' name='TOP'></a><h2 class='header'><a href='../mains.html'>root</a>/<a href='../files/732.html'>kern</a>/<a href='../files/733.html'>arch</a>/<a href='../files/734.html'>mips</a>/<a href='../files/735.html'>include</a>/specialreg.h</h2>
<em class='comment'>/* [&lt;][&gt;][^][v][top]<a href='#BOTTOM'>[bottom]</a><a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
<hr />
<h2 class='header'><a href='../J/44.html' title='Multiple included from 6 places.'>INCLUDED FROM</a></h2>
<hr />
<pre>
<a id='L1' name='L1'></a>   1 <em class='comment'>/*</em>
<a id='L2' name='L2'></a>   2 <em class='comment'> * Copyright (c) 2000, 2001, 2002, 2003, 2004, 2005, 2008, 2009</em>
<a id='L3' name='L3'></a>   3 <em class='comment'> *      The President and Fellows of Harvard College.</em>
<a id='L4' name='L4'></a>   4 <em class='comment'> *</em>
<a id='L5' name='L5'></a>   5 <em class='comment'> * Redistribution and use in source and binary forms, with or without</em>
<a id='L6' name='L6'></a>   6 <em class='comment'> * modification, are permitted provided that the following conditions</em>
<a id='L7' name='L7'></a>   7 <em class='comment'> * are met:</em>
<a id='L8' name='L8'></a>   8 <em class='comment'> * 1. Redistributions of source code must retain the above copyright</em>
<a id='L9' name='L9'></a>   9 <em class='comment'> *    notice, this list of conditions and the following disclaimer.</em>
<a id='L10' name='L10'></a>  10 <em class='comment'> * 2. Redistributions in binary form must reproduce the above copyright</em>
<a id='L11' name='L11'></a>  11 <em class='comment'> *    notice, this list of conditions and the following disclaimer in the</em>
<a id='L12' name='L12'></a>  12 <em class='comment'> *    documentation and/or other materials provided with the distribution.</em>
<a id='L13' name='L13'></a>  13 <em class='comment'> * 3. Neither the name of the University nor the names of its contributors</em>
<a id='L14' name='L14'></a>  14 <em class='comment'> *    may be used to endorse or promote products derived from this software</em>
<a id='L15' name='L15'></a>  15 <em class='comment'> *    without specific prior written permission.</em>
<a id='L16' name='L16'></a>  16 <em class='comment'> *</em>
<a id='L17' name='L17'></a>  17 <em class='comment'> * THIS SOFTWARE IS PROVIDED BY THE UNIVERSITY AND CONTRIBUTORS ``AS IS'' AND</em>
<a id='L18' name='L18'></a>  18 <em class='comment'> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</em>
<a id='L19' name='L19'></a>  19 <em class='comment'> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</em>
<a id='L20' name='L20'></a>  20 <em class='comment'> * ARE DISCLAIMED.  IN NO EVENT SHALL THE UNIVERSITY OR CONTRIBUTORS BE LIABLE</em>
<a id='L21' name='L21'></a>  21 <em class='comment'> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</em>
<a id='L22' name='L22'></a>  22 <em class='comment'> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</em>
<a id='L23' name='L23'></a>  23 <em class='comment'> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</em>
<a id='L24' name='L24'></a>  24 <em class='comment'> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</em>
<a id='L25' name='L25'></a>  25 <em class='comment'> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</em>
<a id='L26' name='L26'></a>  26 <em class='comment'> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</em>
<a id='L27' name='L27'></a>  27 <em class='comment'> * SUCH DAMAGE.</em>
<a id='L28' name='L28'></a>  28 <em class='comment'> */</em>
<a id='L29' name='L29'></a>  29 
<a id='L30' name='L30'></a>  30 <em class='sharp'>#ifndef</em> <a href='../S/52.html#L31' title='Defined at 31 in kern/arch/mips/include/specialreg.h.'>_MIPS_SPECIALREG_H_</a>
<a id='L31' name='L31'></a>  31 <em class='sharp'>#define</em> <a href='../S/52.html#L30' title='Referred from 30 in kern/arch/mips/include/specialreg.h.'>_MIPS_SPECIALREG_H_</a>
<a id='L32' name='L32'></a>  32 
<a id='L33' name='L33'></a>  33 
<a id='L34' name='L34'></a>  34 <em class='comment'>/*</em>
<a id='L35' name='L35'></a>  35 <em class='comment'> * Coprocessor 0 (system processor) register numbers</em>
<a id='L36' name='L36'></a>  36 <em class='comment'> */</em>
<a id='L37' name='L37'></a>  37 <em class='sharp'>#define</em> c0_index    $0          <em class='comment'>/* TLB entry index register */</em>
<a id='L38' name='L38'></a>  38 <em class='sharp'>#define</em> c0_random   $1          <em class='comment'>/* TLB random slot register */</em>
<a id='L39' name='L39'></a>  39 <em class='sharp'>#define</em> c0_entrylo  $2          <em class='comment'>/* TLB entry contents (low-order half) */</em>
<a id='L40' name='L40'></a>  40 <em class='comment'>/*      c0_entrylo0 $2 */</em>       <em class='comment'>/* MIPS-II and up only */</em>
<a id='L41' name='L41'></a>  41 <em class='comment'>/*      c0_entrylo1 $3 */</em>       <em class='comment'>/* MIPS-II and up only */</em>
<a id='L42' name='L42'></a>  42 <em class='sharp'>#define</em> c0_context  $4          <em class='comment'>/* some precomputed pagetable stuff */</em>
<a id='L43' name='L43'></a>  43 <em class='comment'>/*      c0_pagemask $5 */</em>       <em class='comment'>/* MIPS-II and up only */</em>
<a id='L44' name='L44'></a>  44 <em class='comment'>/*      c0_wired    $6 */</em>       <em class='comment'>/* MIPS-II and up only */</em>
<a id='L45' name='L45'></a>  45 <em class='sharp'>#define</em> c0_vaddr    $8          <em class='comment'>/* virtual addr of failing memory access */</em>
<a id='L46' name='L46'></a>  46 <em class='sharp'>#define</em> c0_count    $9          <em class='comment'>/* cycle counter (MIPS-II and up) */</em>
<a id='L47' name='L47'></a>  47 <em class='sharp'>#define</em> c0_entryhi  $10         <em class='comment'>/* TLB entry contents (high-order half) */</em>
<a id='L48' name='L48'></a>  48 <em class='sharp'>#define</em> c0_compare  $11         <em class='comment'>/* on-chip timer control (MIPS-II and up) */</em>
<a id='L49' name='L49'></a>  49 <em class='sharp'>#define</em> c0_status   $12         <em class='comment'>/* processor status register */</em>
<a id='L50' name='L50'></a>  50 <em class='sharp'>#define</em> c0_cause    $13         <em class='comment'>/* exception cause register */</em>
<a id='L51' name='L51'></a>  51 <em class='sharp'>#define</em> c0_epc      $14         <em class='comment'>/* exception PC register */</em>
<a id='L52' name='L52'></a>  52 <em class='sharp'>#define</em> c0_prid     $15         <em class='comment'>/* processor ID register */</em>
<a id='L53' name='L53'></a>  53 <em class='comment'>/*      c0_config   $16 */</em>      <em class='comment'>/* MIPS-II and up only */</em>
<a id='L54' name='L54'></a>  54 <em class='comment'>/*      c0_lladdr   $17 */</em>      <em class='comment'>/* MIPS-II and up only */</em>
<a id='L55' name='L55'></a>  55 <em class='comment'>/*      c0_watchlo  $18 */</em>      <em class='comment'>/* MIPS-II and up only */</em>
<a id='L56' name='L56'></a>  56 <em class='comment'>/*      c0_watchhi  $19 */</em>      <em class='comment'>/* MIPS-II and up only */</em>
<a id='L57' name='L57'></a>  57 
<a id='L58' name='L58'></a>  58 <em class='comment'>/*</em>
<a id='L59' name='L59'></a>  59 <em class='comment'> * Mode bits in c0_status</em>
<a id='L60' name='L60'></a>  60 <em class='comment'> */</em>
<a id='L61' name='L61'></a>  61 <em class='sharp'>#define</em> <a href='../R/53.html' title='Multiple referred from 4 places.'>CST_IEc</a>      0x00000001 <em class='comment'>/* current: interrupt enable */</em>
<a id='L62' name='L62'></a>  62 <em class='sharp'>#define</em> CST_KUc      0x00000002 <em class='comment'>/* current: user mode */</em>
<a id='L63' name='L63'></a>  63 <em class='sharp'>#define</em> <a href='../S/61.html#L430' title='Referred from 430 in kern/arch/mips/locore/trap.c.'>CST_IEp</a>      0x00000004 <em class='comment'>/* previous: interrupt enable */</em>
<a id='L64' name='L64'></a>  64 <em class='sharp'>#define</em> <a href='../R/56.html' title='Multiple referred from 2 places.'>CST_KUp</a>      0x00000008 <em class='comment'>/* previous: user mode */</em>
<a id='L65' name='L65'></a>  65 <em class='sharp'>#define</em> CST_IEo      0x00000010 <em class='comment'>/* old: interrupt enable */</em>
<a id='L66' name='L66'></a>  66 <em class='sharp'>#define</em> CST_KUo      0x00000020 <em class='comment'>/* old: user mode */</em>
<a id='L67' name='L67'></a>  67 <em class='sharp'>#define</em> CST_MODEMASK 0x0000003f <em class='comment'>/* mask for the above */</em>
<a id='L68' name='L68'></a>  68 <em class='sharp'>#define</em> <a href='../S/61.html#L430' title='Referred from 430 in kern/arch/mips/locore/trap.c.'>CST_IRQMASK</a>  0x0000ff00 <em class='comment'>/* mask for the individual irq enable bits */</em>
<a id='L69' name='L69'></a>  69 <em class='sharp'>#define</em> CST_BEV      0x00400000 <em class='comment'>/* bootstrap exception vectors flag */</em>
<a id='L70' name='L70'></a>  70 
<a id='L71' name='L71'></a>  71 <em class='comment'>/*</em>
<a id='L72' name='L72'></a>  72 <em class='comment'> * Fields of the c0_cause register</em>
<a id='L73' name='L73'></a>  73 <em class='comment'> */</em>
<a id='L74' name='L74'></a>  74 <em class='sharp'>#define</em> CCA_UTLB   0x00000001   <em class='comment'>/* true if UTLB exception (set by our asm) */</em>
<a id='L75' name='L75'></a>  75 <em class='sharp'>#define</em> <a href='../S/61.html#L139' title='Referred from 139 in kern/arch/mips/locore/trap.c.'>CCA_CODE</a>   0x0000003c   <em class='comment'>/* EX_foo in trapframe.h */</em>
<a id='L76' name='L76'></a>  76 <em class='sharp'>#define</em> <a href='../S/73.html#L325' title='Referred from 325 in kern/arch/sys161/dev/lamebus_machdep.c.'>CCA_IRQS</a>   0x0000ff00   <em class='comment'>/* Currently pending interrupts */</em>
<a id='L77' name='L77'></a>  77 <em class='sharp'>#define</em> CCA_COPN   0x30000000   <em class='comment'>/* Coprocessor number for EX_CPU */</em>
<a id='L78' name='L78'></a>  78 <em class='sharp'>#define</em> CCA_JD     0x80000000   <em class='comment'>/* True if exception happened in jump delay */</em>
<a id='L79' name='L79'></a>  79 
<a id='L80' name='L80'></a>  80 <em class='sharp'>#define</em> <a href='../S/61.html#L139' title='Referred from 139 in kern/arch/mips/locore/trap.c.'>CCA_CODESHIFT</a>   2       <em class='comment'>/* shift for CCA_CODE field */</em>
<a id='L81' name='L81'></a>  81 
<a id='L82' name='L82'></a>  82 <em class='comment'>/*</em>
<a id='L83' name='L83'></a>  83 <em class='comment'> * Fields of the c0_index register</em>
<a id='L84' name='L84'></a>  84 <em class='comment'> */</em>
<a id='L85' name='L85'></a>  85 <em class='sharp'>#define</em> CIN_P      0x80000000   <em class='comment'>/* nonzero -&gt; TLB probe found nothing */</em>
<a id='L86' name='L86'></a>  86 <em class='sharp'>#define</em> CIN_INDEX  0x00003f00   <em class='comment'>/* 6-bit index into TLB */</em>
<a id='L87' name='L87'></a>  87 
<a id='L88' name='L88'></a>  88 <em class='sharp'>#define</em> CIN_INDEXSHIFT  8       <em class='comment'>/* shift for CIN_INDEX field */</em>
<a id='L89' name='L89'></a>  89 
<a id='L90' name='L90'></a>  90 <em class='comment'>/*</em>
<a id='L91' name='L91'></a>  91 <em class='comment'> * Fields of the c0_context register</em>
<a id='L92' name='L92'></a>  92 <em class='comment'> *</em>
<a id='L93' name='L93'></a>  93 <em class='comment'> * The intent of c0_context is that you can manage virtually-mapped</em>
<a id='L94' name='L94'></a>  94 <em class='comment'> * page tables in kseg2; then you load the base address of the current</em>
<a id='L95' name='L95'></a>  95 <em class='comment'> * page table into c0_context. On a TLB miss the failing address is</em>
<a id='L96' name='L96'></a>  96 <em class='comment'> * masked and shifted and appears in the VSHIFT field, and c0_context</em>
<a id='L97' name='L97'></a>  97 <em class='comment'> * thereby contains the address of the page table entry you need to</em>
<a id='L98' name='L98'></a>  98 <em class='comment'> * load into the TLB. This can be used to make TLB refill very fast.</em>
<a id='L99' name='L99'></a>  99 <em class='comment'> *</em>
<a id='L100' name='L100'></a> 100 <em class='comment'> * However, in OS/161 we use CTX_PTBASE to hold the current CPU</em>
<a id='L101' name='L101'></a> 101 <em class='comment'> * number. This (or something like it) is fairly important to have and</em>
<a id='L102' name='L102'></a> 102 <em class='comment'> * there's no other good place in the chip to put it. See discussions</em>
<a id='L103' name='L103'></a> 103 <em class='comment'> * elsewhere.</em>
<a id='L104' name='L104'></a> 104 <em class='comment'> */</em>
<a id='L105' name='L105'></a> 105 <em class='sharp'>#define</em> CTX_VSHIFT 0x001ffffc   <em class='comment'>/* shifted/masked copy of c0_vaddr */</em>
<a id='L106' name='L106'></a> 106 <em class='sharp'>#define</em> CTX_PTBASE 0xffe00000   <em class='comment'>/* page table base address */</em>
<a id='L107' name='L107'></a> 107 
<a id='L108' name='L108'></a> 108 <em class='sharp'>#define</em> CTX_PTBASESHIFT  21     <em class='comment'>/* shift for CTX_PBASE field */</em>
<a id='L109' name='L109'></a> 109 
<a id='L110' name='L110'></a> 110 <em class='comment'>/*</em>
<a id='L111' name='L111'></a> 111 <em class='comment'> * Hardwired exception handler addresses.</em>
<a id='L112' name='L112'></a> 112 <em class='comment'> */</em>
<a id='L113' name='L113'></a> 113 <em class='sharp'>#define</em> EXADDR_UTLB     0x80000000
<a id='L114' name='L114'></a> 114 <em class='sharp'>#define</em> EXADDR_GENERAL  0x80000080
<a id='L115' name='L115'></a> 115 
<a id='L116' name='L116'></a> 116 
<a id='L117' name='L117'></a> 117 <em class='sharp'>#endif</em> <em class='comment'>/* _MIPS_SPECIALREG_H_ */</em>
</pre>
<hr />
<a id='BOTTOM' name='BOTTOM'></a>
<em class='comment'>/* [&lt;][&gt;][^][v]<a href='#TOP'>[top]</a>[bottom]<a href='../mains.html'>[index]</a><a href='../help.html'>[help]</a> */</em>
</body>
</html>
