Running: xsim.dir/test_right_rotate_verilog_behav/xsimk.exe -simmode gui -wdb test_right_rotate_verilog_behav.wdb -simrunnum 0 -socket 59722
Design successfully loaded
Design Loading Memory Usage: 8008 KB (Peak: 8008 KB)
Design Loading CPU Usage: 46 ms
Simulation completed
Simulation Memory Usage: 8796 KB (Peak: 8796 KB)
Simulation CPU Usage: 46 ms
