Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 24 12:44:51 2022
| Host         : DESKTOP-GK40GO9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_Wrapper_timing_summary_routed.rpt -pb Processor_Wrapper_timing_summary_routed.pb -rpx Processor_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.032        0.000                      0                 5629        0.118        0.000                      0                 5629        3.750        0.000                       0                   735  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.032        0.000                      0                 5629        0.118        0.000                      0                 5629        3.750        0.000                       0                   735  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_512_767_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 2.094ns (22.648%)  route 7.150ns (77.352%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.582     9.710    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.834 r  processor/S1/data_memory_reg_0_255_11_11_i_7/O
                         net (fo=176, routed)         1.392    11.226    processor/S3/data_memory_reg_256_511_20_20/A2
    SLICE_X8Y33          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.230    11.455 r  processor/S3/data_memory_reg_256_511_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.455    processor/S3/data_memory_reg_256_511_20_20/OC
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I1_O)      0.247    11.702 r  processor/S3/data_memory_reg_256_511_20_20/F7.B/O
                         net (fo=1, routed)           0.000    11.702    processor/S3/data_memory_reg_256_511_20_20/O0
    SLICE_X8Y33          MUXF8 (Prop_muxf8_I0_O)      0.098    11.800 r  processor/S3/data_memory_reg_256_511_20_20/F8/O
                         net (fo=1, routed)           0.873    12.674    processor/S3/data_memory_reg_256_511_20_20_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.319    12.993 r  processor/S3/data_memory_reg_0_255_20_20_i_2/O
                         net (fo=2, routed)           0.413    13.406    processor/S9/p_5_out[12]
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  processor/S9/data_memory_reg_0_255_20_20_i_1/O
                         net (fo=16, routed)          0.790    14.320    processor/S3/data_memory_reg_512_767_20_20/D
    SLICE_X6Y34          RAMS64E                                      r  processor/S3/data_memory_reg_512_767_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.511    14.852    processor/S3/data_memory_reg_512_767_20_20/WCLK
    SLICE_X6Y34          RAMS64E                                      r  processor/S3/data_memory_reg_512_767_20_20/RAMS64E_A/CLK
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y34          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.352    processor/S3/data_memory_reg_512_767_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_256_511_24_24/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.984ns (21.690%)  route 7.163ns (78.310%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.579     9.707    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X4Y21          LUT3 (Prop_lut3_I1_O)        0.124     9.831 r  processor/S1/data_memory_reg_0_255_22_22_i_5/O
                         net (fo=160, routed)         1.609    11.440    processor/S3/data_memory_reg_512_767_24_24/A4
    SLICE_X6Y39          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    11.560 r  processor/S3/data_memory_reg_512_767_24_24/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.560    processor/S3/data_memory_reg_512_767_24_24/OC
    SLICE_X6Y39          MUXF7 (Prop_muxf7_I1_O)      0.247    11.807 r  processor/S3/data_memory_reg_512_767_24_24/F7.B/O
                         net (fo=1, routed)           0.000    11.807    processor/S3/data_memory_reg_512_767_24_24/O0
    SLICE_X6Y39          MUXF8 (Prop_muxf8_I0_O)      0.098    11.905 r  processor/S3/data_memory_reg_512_767_24_24/F8/O
                         net (fo=1, routed)           0.850    12.756    processor/S3/data_memory_reg_512_767_24_24_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.319    13.075 r  processor/S3/data_memory_reg_0_255_24_24_i_2/O
                         net (fo=2, routed)           0.301    13.376    processor/S9/p_5_out[16]
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.124    13.500 r  processor/S9/data_memory_reg_0_255_24_24_i_1/O
                         net (fo=16, routed)          0.724    14.223    processor/S3/data_memory_reg_256_511_24_24/D
    SLICE_X8Y34          RAMS64E                                      r  processor/S3/data_memory_reg_256_511_24_24/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.444    14.785    processor/S3/data_memory_reg_256_511_24_24/WCLK
    SLICE_X8Y34          RAMS64E                                      r  processor/S3/data_memory_reg_256_511_24_24/RAMS64E_A/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.285    processor/S3/data_memory_reg_256_511_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_768_1023_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 1.982ns (21.697%)  route 7.153ns (78.303%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.402     9.529    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     9.653 r  processor/S1/data_memory_reg_0_255_22_22_i_7/O
                         net (fo=160, routed)         1.658    11.311    processor/S3/data_memory_reg_256_511_27_27/A2
    SLICE_X12Y28         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    11.435 r  processor/S3/data_memory_reg_256_511_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.435    processor/S3/data_memory_reg_256_511_27_27/OD
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    11.676 r  processor/S3/data_memory_reg_256_511_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.676    processor/S3/data_memory_reg_256_511_27_27/O0
    SLICE_X12Y28         MUXF8 (Prop_muxf8_I0_O)      0.098    11.774 r  processor/S3/data_memory_reg_256_511_27_27/F8/O
                         net (fo=1, routed)           0.896    12.670    processor/S3/data_memory_reg_256_511_27_27_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.319    12.989 r  processor/S3/data_memory_reg_0_255_27_27_i_2/O
                         net (fo=2, routed)           0.276    13.265    processor/S9/p_5_out[19]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.124    13.389 r  processor/S9/data_memory_reg_0_255_27_27_i_1/O
                         net (fo=16, routed)          0.823    14.211    processor/S3/data_memory_reg_768_1023_27_27/D
    SLICE_X10Y23         RAMS64E                                      r  processor/S3/data_memory_reg_768_1023_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.436    14.777    processor/S3/data_memory_reg_768_1023_27_27/WCLK
    SLICE_X10Y23         RAMS64E                                      r  processor/S3/data_memory_reg_768_1023_27_27/RAMS64E_A/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.277    processor/S3/data_memory_reg_768_1023_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_512_767_14_14/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 2.081ns (22.807%)  route 7.042ns (77.193%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.582     9.710    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.834 r  processor/S1/data_memory_reg_0_255_11_11_i_7/O
                         net (fo=176, routed)         1.329    11.163    processor/S3/data_memory_reg_512_767_14_14/A2
    SLICE_X10Y22         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.260    11.423 r  processor/S3/data_memory_reg_512_767_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.423    processor/S3/data_memory_reg_512_767_14_14/OA
    SLICE_X10Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    11.637 r  processor/S3/data_memory_reg_512_767_14_14/F7.A/O
                         net (fo=1, routed)           0.000    11.637    processor/S3/data_memory_reg_512_767_14_14/O1
    SLICE_X10Y22         MUXF8 (Prop_muxf8_I1_O)      0.088    11.725 r  processor/S3/data_memory_reg_512_767_14_14/F8/O
                         net (fo=1, routed)           1.107    12.832    processor/S3/data_memory_reg_512_767_14_14_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.319    13.151 r  processor/S3/data_memory_reg_0_255_14_14_i_2/O
                         net (fo=2, routed)           0.278    13.429    processor/S9/p_5_out[6]
    SLICE_X13Y21         LUT3 (Prop_lut3_I2_O)        0.124    13.553 r  processor/S9/data_memory_reg_0_255_14_14_i_1/O
                         net (fo=16, routed)          0.646    14.199    processor/S3/data_memory_reg_512_767_14_14/D
    SLICE_X10Y22         RAMS64E                                      r  processor/S3/data_memory_reg_512_767_14_14/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.437    14.778    processor/S3/data_memory_reg_512_767_14_14/WCLK
    SLICE_X10Y22         RAMS64E                                      r  processor/S3/data_memory_reg_512_767_14_14/RAMS64E_A/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y22         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.278    processor/S3/data_memory_reg_512_767_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_0_255_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.104ns (23.080%)  route 7.012ns (76.920%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.582     9.710    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.834 r  processor/S1/data_memory_reg_0_255_11_11_i_7/O
                         net (fo=176, routed)         1.348    11.182    processor/S3/data_memory_reg_512_767_12_12/A2
    SLICE_X8Y16          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    11.464 r  processor/S3/data_memory_reg_512_767_12_12/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.464    processor/S3/data_memory_reg_512_767_12_12/OA
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I1_O)      0.214    11.678 r  processor/S3/data_memory_reg_512_767_12_12/F7.A/O
                         net (fo=1, routed)           0.000    11.678    processor/S3/data_memory_reg_512_767_12_12/O1
    SLICE_X8Y16          MUXF8 (Prop_muxf8_I1_O)      0.088    11.766 r  processor/S3/data_memory_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.979    12.745    processor/S3/data_memory_reg_512_767_12_12_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.319    13.064 r  processor/S3/data_memory_reg_0_255_12_12_i_2/O
                         net (fo=2, routed)           0.306    13.370    processor/S9/p_5_out[4]
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  processor/S9/data_memory_reg_0_255_12_12_i_1/O
                         net (fo=16, routed)          0.697    14.192    processor/S3/data_memory_reg_0_255_12_12/D
    SLICE_X14Y21         RAMS64E                                      r  processor/S3/data_memory_reg_0_255_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.438    14.779    processor/S3/data_memory_reg_0_255_12_12/WCLK
    SLICE_X14Y21         RAMS64E                                      r  processor/S3/data_memory_reg_0_255_12_12/RAMS64E_A/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y21         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.279    processor/S3/data_memory_reg_0_255_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_768_1023_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 2.064ns (22.672%)  route 7.041ns (77.328%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.519     9.647    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X7Y20          LUT3 (Prop_lut3_I1_O)        0.124     9.771 r  processor/S1/data_memory_reg_0_255_11_11_i_6/O
                         net (fo=176, routed)         1.350    11.120    processor/S3/data_memory_reg_768_1023_17_17/A3
    SLICE_X10Y26         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.200    11.321 r  processor/S3/data_memory_reg_768_1023_17_17/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.321    processor/S3/data_memory_reg_768_1023_17_17/OC
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    11.568 r  processor/S3/data_memory_reg_768_1023_17_17/F7.B/O
                         net (fo=1, routed)           0.000    11.568    processor/S3/data_memory_reg_768_1023_17_17/O0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    11.666 r  processor/S3/data_memory_reg_768_1023_17_17/F8/O
                         net (fo=1, routed)           0.915    12.581    processor/S3/data_memory_reg_768_1023_17_17_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.319    12.900 r  processor/S3/data_memory_reg_0_255_17_17_i_2/O
                         net (fo=2, routed)           0.276    13.176    processor/S9/p_5_out[9]
    SLICE_X9Y30          LUT3 (Prop_lut3_I2_O)        0.124    13.300 r  processor/S9/data_memory_reg_0_255_17_17_i_1/O
                         net (fo=16, routed)          0.881    14.181    processor/S3/data_memory_reg_768_1023_17_17/D
    SLICE_X10Y26         RAMS64E                                      r  processor/S3/data_memory_reg_768_1023_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.436    14.777    processor/S3/data_memory_reg_768_1023_17_17/WCLK
    SLICE_X10Y26         RAMS64E                                      r  processor/S3/data_memory_reg_768_1023_17_17/RAMS64E_A/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y26         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.277    processor/S3/data_memory_reg_768_1023_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_768_1023_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 2.104ns (23.112%)  route 6.999ns (76.888%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.582     9.710    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.834 r  processor/S1/data_memory_reg_0_255_11_11_i_7/O
                         net (fo=176, routed)         1.348    11.182    processor/S3/data_memory_reg_512_767_12_12/A2
    SLICE_X8Y16          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.283    11.464 r  processor/S3/data_memory_reg_512_767_12_12/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.464    processor/S3/data_memory_reg_512_767_12_12/OA
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I1_O)      0.214    11.678 r  processor/S3/data_memory_reg_512_767_12_12/F7.A/O
                         net (fo=1, routed)           0.000    11.678    processor/S3/data_memory_reg_512_767_12_12/O1
    SLICE_X8Y16          MUXF8 (Prop_muxf8_I1_O)      0.088    11.766 r  processor/S3/data_memory_reg_512_767_12_12/F8/O
                         net (fo=1, routed)           0.979    12.745    processor/S3/data_memory_reg_512_767_12_12_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.319    13.064 r  processor/S3/data_memory_reg_0_255_12_12_i_2/O
                         net (fo=2, routed)           0.306    13.370    processor/S9/p_5_out[4]
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.124    13.494 r  processor/S9/data_memory_reg_0_255_12_12_i_1/O
                         net (fo=16, routed)          0.685    14.179    processor/S3/data_memory_reg_768_1023_12_12/D
    SLICE_X8Y18          RAMS64E                                      r  processor/S3/data_memory_reg_768_1023_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.440    14.781    processor/S3/data_memory_reg_768_1023_12_12/WCLK
    SLICE_X8Y18          RAMS64E                                      r  processor/S3/data_memory_reg_768_1023_12_12/RAMS64E_A/CLK
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X8Y18          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.295    processor/S3/data_memory_reg_768_1023_12_12/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_256_511_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.094ns (23.107%)  route 6.967ns (76.893%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.582     9.710    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.834 r  processor/S1/data_memory_reg_0_255_11_11_i_7/O
                         net (fo=176, routed)         1.392    11.226    processor/S3/data_memory_reg_256_511_20_20/A2
    SLICE_X8Y33          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.230    11.455 r  processor/S3/data_memory_reg_256_511_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.455    processor/S3/data_memory_reg_256_511_20_20/OC
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I1_O)      0.247    11.702 r  processor/S3/data_memory_reg_256_511_20_20/F7.B/O
                         net (fo=1, routed)           0.000    11.702    processor/S3/data_memory_reg_256_511_20_20/O0
    SLICE_X8Y33          MUXF8 (Prop_muxf8_I0_O)      0.098    11.800 r  processor/S3/data_memory_reg_256_511_20_20/F8/O
                         net (fo=1, routed)           0.873    12.674    processor/S3/data_memory_reg_256_511_20_20_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.319    12.993 r  processor/S3/data_memory_reg_0_255_20_20_i_2/O
                         net (fo=2, routed)           0.413    13.406    processor/S9/p_5_out[12]
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  processor/S9/data_memory_reg_0_255_20_20_i_1/O
                         net (fo=16, routed)          0.607    14.136    processor/S3/data_memory_reg_256_511_20_20/D
    SLICE_X8Y33          RAMS64E                                      r  processor/S3/data_memory_reg_256_511_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.443    14.784    processor/S3/data_memory_reg_256_511_20_20/WCLK
    SLICE_X8Y33          RAMS64E                                      r  processor/S3/data_memory_reg_256_511_20_20/RAMS64E_A/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.284    processor/S3/data_memory_reg_256_511_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_0_255_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.094ns (23.120%)  route 6.962ns (76.880%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.582     9.710    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     9.834 r  processor/S1/data_memory_reg_0_255_11_11_i_7/O
                         net (fo=176, routed)         1.392    11.226    processor/S3/data_memory_reg_256_511_20_20/A2
    SLICE_X8Y33          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.230    11.455 r  processor/S3/data_memory_reg_256_511_20_20/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.455    processor/S3/data_memory_reg_256_511_20_20/OC
    SLICE_X8Y33          MUXF7 (Prop_muxf7_I1_O)      0.247    11.702 r  processor/S3/data_memory_reg_256_511_20_20/F7.B/O
                         net (fo=1, routed)           0.000    11.702    processor/S3/data_memory_reg_256_511_20_20/O0
    SLICE_X8Y33          MUXF8 (Prop_muxf8_I0_O)      0.098    11.800 r  processor/S3/data_memory_reg_256_511_20_20/F8/O
                         net (fo=1, routed)           0.873    12.674    processor/S3/data_memory_reg_256_511_20_20_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.319    12.993 r  processor/S3/data_memory_reg_0_255_20_20_i_2/O
                         net (fo=2, routed)           0.413    13.406    processor/S9/p_5_out[12]
    SLICE_X7Y32          LUT3 (Prop_lut3_I2_O)        0.124    13.530 r  processor/S9/data_memory_reg_0_255_20_20_i_1/O
                         net (fo=16, routed)          0.602    14.131    processor/S3/data_memory_reg_0_255_20_20/D
    SLICE_X10Y32         RAMS64E                                      r  processor/S3/data_memory_reg_0_255_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.443    14.784    processor/S3/data_memory_reg_0_255_20_20/WCLK
    SLICE_X10Y32         RAMS64E                                      r  processor/S3/data_memory_reg_0_255_20_20/RAMS64E_A/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.284    processor/S3/data_memory_reg_0_255_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 processor/S1/temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_memory_reg_512_767_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 1.982ns (21.946%)  route 7.049ns (78.054%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.555     5.076    processor/S1/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  processor/S1/temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 f  processor/S1/temp_reg[23]/Q
                         net (fo=5, routed)           1.133     6.665    processor/S1/Q[21]
    SLICE_X4Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.789 f  processor/S1/leds[15]_i_10/O
                         net (fo=6, routed)           0.833     7.622    processor/S1/leds[15]_i_10_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.746 r  processor/S1/leds[15]_i_7/O
                         net (fo=3, routed)           0.509     8.255    processor/S1/leds[15]_i_7_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     8.379 f  processor/S1/leds[15]_i_4/O
                         net (fo=12, routed)          0.624     9.004    processor/S1/temp_reg[2]_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  processor/S1/data_memory_reg_0_255_0_0_i_12/O
                         net (fo=22, routed)          0.402     9.529    processor/S1/data_memory_reg_0_255_0_0_i_12_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     9.653 r  processor/S1/data_memory_reg_0_255_22_22_i_7/O
                         net (fo=160, routed)         1.658    11.311    processor/S3/data_memory_reg_256_511_27_27/A2
    SLICE_X12Y28         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    11.435 r  processor/S3/data_memory_reg_256_511_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.435    processor/S3/data_memory_reg_256_511_27_27/OD
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.241    11.676 r  processor/S3/data_memory_reg_256_511_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.676    processor/S3/data_memory_reg_256_511_27_27/O0
    SLICE_X12Y28         MUXF8 (Prop_muxf8_I0_O)      0.098    11.774 r  processor/S3/data_memory_reg_256_511_27_27/F8/O
                         net (fo=1, routed)           0.896    12.670    processor/S3/data_memory_reg_256_511_27_27_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.319    12.989 r  processor/S3/data_memory_reg_0_255_27_27_i_2/O
                         net (fo=2, routed)           0.276    13.265    processor/S9/p_5_out[19]
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.124    13.389 r  processor/S9/data_memory_reg_0_255_27_27_i_1/O
                         net (fo=16, routed)          0.719    14.108    processor/S3/data_memory_reg_512_767_27_27/D
    SLICE_X10Y24         RAMS64E                                      r  processor/S3/data_memory_reg_512_767_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         1.434    14.775    processor/S3/data_memory_reg_512_767_27_27/WCLK
    SLICE_X10Y24         RAMS64E                                      r  processor/S3/data_memory_reg_512_767_27_27/RAMS64E_A/CLK
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y24         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.275    processor/S3/data_memory_reg_512_767_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processor/S6/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  processor/S6/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  processor/S6/rd_addr_reg[2]/Q
                         net (fo=2, routed)           0.218     1.808    processor/S9/rd_addr[2]
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.878     2.006    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    processor/S9/regfile_reg_1
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 processor/S6/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  processor/S6/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  processor/S6/rd_addr_reg[2]/Q
                         net (fo=2, routed)           0.218     1.808    processor/S9/rd_addr[2]
    RAMB18_X0Y2          RAMB18E1                                     r  processor/S9/regfile_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.878     2.006    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  processor/S9/regfile_reg_2/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    processor/S9/regfile_reg_2
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 processor/S6/rs2_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  processor/S6/rs2_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  processor/S6/rs2_addr_reg[4]/Q
                         net (fo=1, routed)           0.204     1.817    processor/S9/rs2_addr[4]
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.877     2.005    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.690    processor/S9/regfile_reg_1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 processor/S6/rs2_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  processor/S6/rs2_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  processor/S6/rs2_addr_reg[0]/Q
                         net (fo=1, routed)           0.209     1.822    processor/S9/rs2_addr[0]
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.877     2.005    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.690    processor/S9/regfile_reg_1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 processor/S6/rs2_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  processor/S6/rs2_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  processor/S6/rs2_addr_reg[3]/Q
                         net (fo=1, routed)           0.211     1.824    processor/S9/rs2_addr[3]
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.877     2.005    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.690    processor/S9/regfile_reg_1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 processor/S6/rs1_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  processor/S6/rs1_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  processor/S6/rs1_addr_reg[2]/Q
                         net (fo=1, routed)           0.211     1.824    processor/S9/rs1_addr[2]
    RAMB18_X0Y2          RAMB18E1                                     r  processor/S9/regfile_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.877     2.005    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  processor/S9/regfile_reg_2/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.690    processor/S9/regfile_reg_2
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 processor/S1/temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S7/data2_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.954%)  route 0.262ns (65.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.556     1.439    processor/S1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  processor/S1/temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  processor/S1/temp_reg[8]/Q
                         net (fo=9, routed)           0.262     1.843    processor/S7/Q[6]
    RAMB18_X0Y8          RAMB18E1                                     r  processor/S7/data2_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.863     1.991    processor/S7/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  processor/S7/data2_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.696    processor/S7/data2_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 processor/S6/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.782%)  route 0.276ns (66.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  processor/S6/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  processor/S6/rd_addr_reg[0]/Q
                         net (fo=2, routed)           0.276     1.867    processor/S9/rd_addr[0]
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.878     2.006    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  processor/S9/regfile_reg_1/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.691    processor/S9/regfile_reg_1
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 processor/S6/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S9/regfile_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.782%)  route 0.276ns (66.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.566     1.449    processor/S6/clk_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  processor/S6/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  processor/S6/rd_addr_reg[0]/Q
                         net (fo=2, routed)           0.276     1.867    processor/S9/rd_addr[0]
    RAMB18_X0Y2          RAMB18E1                                     r  processor/S9/regfile_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.878     2.006    processor/S9/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  processor/S9/regfile_reg_2/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.691    processor/S9/regfile_reg_2
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 processor/S3/leds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/S3/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.583     1.466    processor/S3/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  processor/S3/leds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  processor/S3/leds_reg[9]/Q
                         net (fo=1, routed)           0.097     1.704    processor/S3/Q[9]
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.749 r  processor/S3/data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.749    processor/S3/p_0_in[9]
    SLICE_X4Y21          FDRE                                         r  processor/S3/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=734, routed)         0.852     1.979    processor/S3/clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  processor/S3/data_reg[9]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.091     1.570    processor/S3/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y3    processor/S9/regfile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y3    processor/S9/regfile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y2    processor/S9/regfile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y2    processor/S9/regfile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    processor/S7/data2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    processor/S7/data2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    processor/S7/data1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    processor/S7/data1_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y20    processor/S1/temp_reg[22]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y11    processor/S3/data_memory_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y11    processor/S3/data_memory_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y11    processor/S3/data_memory_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y11    processor/S3/data_memory_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y13   processor/S3/data_memory_reg_512_767_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y13   processor/S3/data_memory_reg_512_767_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y14   processor/S3/data_memory_reg_0_255_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y14   processor/S3/data_memory_reg_0_255_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y14   processor/S3/data_memory_reg_0_255_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y14   processor/S3/data_memory_reg_0_255_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y24   processor/S3/data_memory_reg_0_255_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y24   processor/S3/data_memory_reg_0_255_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y25   processor/S3/data_memory_reg_256_511_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y25   processor/S3/data_memory_reg_256_511_19_19/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y6     processor/S3/data_memory_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y6     processor/S3/data_memory_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y6     processor/S3/data_memory_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y6     processor/S3/data_memory_reg_256_511_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y5     processor/S3/data_memory_reg_256_511_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y5     processor/S3/data_memory_reg_256_511_6_6/RAMS64E_B/CLK



