Simulator report for ALU
Fri Mar 27 16:28:15 2015
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 456 nodes    ;
; Simulation Coverage         ;      53.51 % ;
; Total Number of Transitions ; 8848         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.51 % ;
; Total nodes checked                                 ; 456          ;
; Total output ports checked                          ; 456          ;
; Total output ports with complete 1/0-value coverage ; 244          ;
; Total output ports with no 1/0-value coverage       ; 191          ;
; Total output ports with no 1-value coverage         ; 206          ;
; Total output ports with no 0-value coverage         ; 197          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |ALU|alu_out~1                                                  ; |ALU|alu_out~1                                                  ; out0             ;
; |ALU|alu_out~2                                                  ; |ALU|alu_out~2                                                  ; out0             ;
; |ALU|alu_out~3                                                  ; |ALU|alu_out~3                                                  ; out0             ;
; |ALU|alu_out~4                                                  ; |ALU|alu_out~4                                                  ; out0             ;
; |ALU|alu_out~5                                                  ; |ALU|alu_out~5                                                  ; out0             ;
; |ALU|alu_out~8                                                  ; |ALU|alu_out~8                                                  ; out0             ;
; |ALU|alu_out~9                                                  ; |ALU|alu_out~9                                                  ; out0             ;
; |ALU|alu_out~10                                                 ; |ALU|alu_out~10                                                 ; out0             ;
; |ALU|alu_out~11                                                 ; |ALU|alu_out~11                                                 ; out0             ;
; |ALU|alu_out~12                                                 ; |ALU|alu_out~12                                                 ; out0             ;
; |ALU|alu_out~13                                                 ; |ALU|alu_out~13                                                 ; out0             ;
; |ALU|alu_out[0]~reg0                                            ; |ALU|alu_out[0]~reg0                                            ; regout           ;
; |ALU|alu_out~18                                                 ; |ALU|alu_out~18                                                 ; out              ;
; |ALU|alu_out~19                                                 ; |ALU|alu_out~19                                                 ; out              ;
; |ALU|alu_out~20                                                 ; |ALU|alu_out~20                                                 ; out              ;
; |ALU|alu_out~21                                                 ; |ALU|alu_out~21                                                 ; out              ;
; |ALU|alu_out~22                                                 ; |ALU|alu_out~22                                                 ; out              ;
; |ALU|alu_out[5]~reg0                                            ; |ALU|alu_out[5]~reg0                                            ; regout           ;
; |ALU|alu_out[4]~reg0                                            ; |ALU|alu_out[4]~reg0                                            ; regout           ;
; |ALU|alu_out[3]~reg0                                            ; |ALU|alu_out[3]~reg0                                            ; regout           ;
; |ALU|alu_out[2]~reg0                                            ; |ALU|alu_out[2]~reg0                                            ; regout           ;
; |ALU|alu_out[1]~reg0                                            ; |ALU|alu_out[1]~reg0                                            ; regout           ;
; |ALU|WideNor0                                                   ; |ALU|WideNor0                                                   ; out0             ;
; |ALU|clk                                                        ; |ALU|clk                                                        ; out              ;
; |ALU|reset                                                      ; |ALU|reset                                                      ; out              ;
; |ALU|accum[0]                                                   ; |ALU|accum[0]                                                   ; out              ;
; |ALU|accum[1]                                                   ; |ALU|accum[1]                                                   ; out              ;
; |ALU|accum[2]                                                   ; |ALU|accum[2]                                                   ; out              ;
; |ALU|accum[3]                                                   ; |ALU|accum[3]                                                   ; out              ;
; |ALU|accum[4]                                                   ; |ALU|accum[4]                                                   ; out              ;
; |ALU|accum[5]                                                   ; |ALU|accum[5]                                                   ; out              ;
; |ALU|alu_out[0]                                                 ; |ALU|alu_out[0]                                                 ; pin_out          ;
; |ALU|alu_out[1]                                                 ; |ALU|alu_out[1]                                                 ; pin_out          ;
; |ALU|alu_out[2]                                                 ; |ALU|alu_out[2]                                                 ; pin_out          ;
; |ALU|alu_out[3]                                                 ; |ALU|alu_out[3]                                                 ; pin_out          ;
; |ALU|alu_out[4]                                                 ; |ALU|alu_out[4]                                                 ; pin_out          ;
; |ALU|alu_out[5]                                                 ; |ALU|alu_out[5]                                                 ; pin_out          ;
; |ALU|zero                                                       ; |ALU|zero                                                       ; pin_out          ;
; |ALU|LessThan0~0                                                ; |ALU|LessThan0~0                                                ; out0             ;
; |ALU|LessThan0~1                                                ; |ALU|LessThan0~1                                                ; out0             ;
; |ALU|LessThan0~2                                                ; |ALU|LessThan0~2                                                ; out0             ;
; |ALU|LessThan0~3                                                ; |ALU|LessThan0~3                                                ; out0             ;
; |ALU|LessThan0~4                                                ; |ALU|LessThan0~4                                                ; out0             ;
; |ALU|LessThan0~5                                                ; |ALU|LessThan0~5                                                ; out0             ;
; |ALU|LessThan0~6                                                ; |ALU|LessThan0~6                                                ; out0             ;
; |ALU|LessThan0~7                                                ; |ALU|LessThan0~7                                                ; out0             ;
; |ALU|LessThan0~8                                                ; |ALU|LessThan0~8                                                ; out0             ;
; |ALU|LessThan0~9                                                ; |ALU|LessThan0~9                                                ; out0             ;
; |ALU|LessThan0~10                                               ; |ALU|LessThan0~10                                               ; out0             ;
; |ALU|Add0~0                                                     ; |ALU|Add0~0                                                     ; out0             ;
; |ALU|Add0~2                                                     ; |ALU|Add0~2                                                     ; out0             ;
; |ALU|Add0~3                                                     ; |ALU|Add0~3                                                     ; out0             ;
; |ALU|Add0~5                                                     ; |ALU|Add0~5                                                     ; out0             ;
; |ALU|Add0~7                                                     ; |ALU|Add0~7                                                     ; out0             ;
; |ALU|Add0~8                                                     ; |ALU|Add0~8                                                     ; out0             ;
; |ALU|Add0~9                                                     ; |ALU|Add0~9                                                     ; out0             ;
; |ALU|Add0~10                                                    ; |ALU|Add0~10                                                    ; out0             ;
; |ALU|Add0~11                                                    ; |ALU|Add0~11                                                    ; out0             ;
; |ALU|Add0~12                                                    ; |ALU|Add0~12                                                    ; out0             ;
; |ALU|Add0~13                                                    ; |ALU|Add0~13                                                    ; out0             ;
; |ALU|Add0~14                                                    ; |ALU|Add0~14                                                    ; out0             ;
; |ALU|Add0~15                                                    ; |ALU|Add0~15                                                    ; out0             ;
; |ALU|Add0~16                                                    ; |ALU|Add0~16                                                    ; out0             ;
; |ALU|Add0~17                                                    ; |ALU|Add0~17                                                    ; out0             ;
; |ALU|Add0~18                                                    ; |ALU|Add0~18                                                    ; out0             ;
; |ALU|Add0~19                                                    ; |ALU|Add0~19                                                    ; out0             ;
; |ALU|Add0~20                                                    ; |ALU|Add0~20                                                    ; out0             ;
; |ALU|Add0~21                                                    ; |ALU|Add0~21                                                    ; out0             ;
; |ALU|Add0~22                                                    ; |ALU|Add0~22                                                    ; out0             ;
; |ALU|Add0~23                                                    ; |ALU|Add0~23                                                    ; out0             ;
; |ALU|Add0~24                                                    ; |ALU|Add0~24                                                    ; out0             ;
; |ALU|Add0~25                                                    ; |ALU|Add0~25                                                    ; out0             ;
; |ALU|Add0~26                                                    ; |ALU|Add0~26                                                    ; out0             ;
; |ALU|Add0~27                                                    ; |ALU|Add0~27                                                    ; out0             ;
; |ALU|Add0~28                                                    ; |ALU|Add0~28                                                    ; out0             ;
; |ALU|Add0~31                                                    ; |ALU|Add0~31                                                    ; out0             ;
; |ALU|Add0~32                                                    ; |ALU|Add0~32                                                    ; out0             ;
; |ALU|Add1~0                                                     ; |ALU|Add1~0                                                     ; out0             ;
; |ALU|Add1~2                                                     ; |ALU|Add1~2                                                     ; out0             ;
; |ALU|Add1~3                                                     ; |ALU|Add1~3                                                     ; out0             ;
; |ALU|Add1~4                                                     ; |ALU|Add1~4                                                     ; out0             ;
; |ALU|Add1~5                                                     ; |ALU|Add1~5                                                     ; out0             ;
; |ALU|Add1~8                                                     ; |ALU|Add1~8                                                     ; out0             ;
; |ALU|Add1~9                                                     ; |ALU|Add1~9                                                     ; out0             ;
; |ALU|Add1~10                                                    ; |ALU|Add1~10                                                    ; out0             ;
; |ALU|Add1~13                                                    ; |ALU|Add1~13                                                    ; out0             ;
; |ALU|Add1~14                                                    ; |ALU|Add1~14                                                    ; out0             ;
; |ALU|Add1~15                                                    ; |ALU|Add1~15                                                    ; out0             ;
; |ALU|Add1~18                                                    ; |ALU|Add1~18                                                    ; out0             ;
; |ALU|Add1~19                                                    ; |ALU|Add1~19                                                    ; out0             ;
; |ALU|Add1~20                                                    ; |ALU|Add1~20                                                    ; out0             ;
; |ALU|Add1~23                                                    ; |ALU|Add1~23                                                    ; out0             ;
; |ALU|Add1~24                                                    ; |ALU|Add1~24                                                    ; out0             ;
; |ALU|Add1~25                                                    ; |ALU|Add1~25                                                    ; out0             ;
; |ALU|Add1~28                                                    ; |ALU|Add1~28                                                    ; out0             ;
; |ALU|Add1~29                                                    ; |ALU|Add1~29                                                    ; out0             ;
; |ALU|Add1~30                                                    ; |ALU|Add1~30                                                    ; out0             ;
; |ALU|Add1~33                                                    ; |ALU|Add1~33                                                    ; out0             ;
; |ALU|Add2~0                                                     ; |ALU|Add2~0                                                     ; out0             ;
; |ALU|Add2~1                                                     ; |ALU|Add2~1                                                     ; out0             ;
; |ALU|Add2~2                                                     ; |ALU|Add2~2                                                     ; out0             ;
; |ALU|Add2~3                                                     ; |ALU|Add2~3                                                     ; out0             ;
; |ALU|Add2~4                                                     ; |ALU|Add2~4                                                     ; out0             ;
; |ALU|Add2~5                                                     ; |ALU|Add2~5                                                     ; out0             ;
; |ALU|Add2~6                                                     ; |ALU|Add2~6                                                     ; out0             ;
; |ALU|Add2~7                                                     ; |ALU|Add2~7                                                     ; out0             ;
; |ALU|Add2~8                                                     ; |ALU|Add2~8                                                     ; out0             ;
; |ALU|Add2~9                                                     ; |ALU|Add2~9                                                     ; out0             ;
; |ALU|Add2~10                                                    ; |ALU|Add2~10                                                    ; out0             ;
; |ALU|Add2~11                                                    ; |ALU|Add2~11                                                    ; out0             ;
; |ALU|Add2~12                                                    ; |ALU|Add2~12                                                    ; out0             ;
; |ALU|Add2~13                                                    ; |ALU|Add2~13                                                    ; out0             ;
; |ALU|Add2~14                                                    ; |ALU|Add2~14                                                    ; out0             ;
; |ALU|Add2~15                                                    ; |ALU|Add2~15                                                    ; out0             ;
; |ALU|Add2~16                                                    ; |ALU|Add2~16                                                    ; out0             ;
; |ALU|Add2~18                                                    ; |ALU|Add2~18                                                    ; out0             ;
; |ALU|Add3~0                                                     ; |ALU|Add3~0                                                     ; out0             ;
; |ALU|Add3~1                                                     ; |ALU|Add3~1                                                     ; out0             ;
; |ALU|Add3~2                                                     ; |ALU|Add3~2                                                     ; out0             ;
; |ALU|Add3~3                                                     ; |ALU|Add3~3                                                     ; out0             ;
; |ALU|Add3~4                                                     ; |ALU|Add3~4                                                     ; out0             ;
; |ALU|Add3~5                                                     ; |ALU|Add3~5                                                     ; out0             ;
; |ALU|Add3~6                                                     ; |ALU|Add3~6                                                     ; out0             ;
; |ALU|Add3~7                                                     ; |ALU|Add3~7                                                     ; out0             ;
; |ALU|Add3~8                                                     ; |ALU|Add3~8                                                     ; out0             ;
; |ALU|Add3~9                                                     ; |ALU|Add3~9                                                     ; out0             ;
; |ALU|Add3~10                                                    ; |ALU|Add3~10                                                    ; out0             ;
; |ALU|Add3~11                                                    ; |ALU|Add3~11                                                    ; out0             ;
; |ALU|Add3~12                                                    ; |ALU|Add3~12                                                    ; out0             ;
; |ALU|Add3~13                                                    ; |ALU|Add3~13                                                    ; out0             ;
; |ALU|Add3~14                                                    ; |ALU|Add3~14                                                    ; out0             ;
; |ALU|Add3~15                                                    ; |ALU|Add3~15                                                    ; out0             ;
; |ALU|Add3~16                                                    ; |ALU|Add3~16                                                    ; out0             ;
; |ALU|Add3~17                                                    ; |ALU|Add3~17                                                    ; out0             ;
; |ALU|Add3~18                                                    ; |ALU|Add3~18                                                    ; out0             ;
; |ALU|Add3~19                                                    ; |ALU|Add3~19                                                    ; out0             ;
; |ALU|Add3~20                                                    ; |ALU|Add3~20                                                    ; out0             ;
; |ALU|Add3~21                                                    ; |ALU|Add3~21                                                    ; out0             ;
; |ALU|Add3~22                                                    ; |ALU|Add3~22                                                    ; out0             ;
; |ALU|Add4~0                                                     ; |ALU|Add4~0                                                     ; out0             ;
; |ALU|Add4~1                                                     ; |ALU|Add4~1                                                     ; out0             ;
; |ALU|Add4~2                                                     ; |ALU|Add4~2                                                     ; out0             ;
; |ALU|Add4~3                                                     ; |ALU|Add4~3                                                     ; out0             ;
; |ALU|Add4~4                                                     ; |ALU|Add4~4                                                     ; out0             ;
; |ALU|Add4~5                                                     ; |ALU|Add4~5                                                     ; out0             ;
; |ALU|Add4~6                                                     ; |ALU|Add4~6                                                     ; out0             ;
; |ALU|Add4~7                                                     ; |ALU|Add4~7                                                     ; out0             ;
; |ALU|Add4~8                                                     ; |ALU|Add4~8                                                     ; out0             ;
; |ALU|Add4~9                                                     ; |ALU|Add4~9                                                     ; out0             ;
; |ALU|Add4~10                                                    ; |ALU|Add4~10                                                    ; out0             ;
; |ALU|Add4~11                                                    ; |ALU|Add4~11                                                    ; out0             ;
; |ALU|Add4~12                                                    ; |ALU|Add4~12                                                    ; out0             ;
; |ALU|Add4~13                                                    ; |ALU|Add4~13                                                    ; out0             ;
; |ALU|Add4~14                                                    ; |ALU|Add4~14                                                    ; out0             ;
; |ALU|Add4~15                                                    ; |ALU|Add4~15                                                    ; out0             ;
; |ALU|Add4~16                                                    ; |ALU|Add4~16                                                    ; out0             ;
; |ALU|Add4~17                                                    ; |ALU|Add4~17                                                    ; out0             ;
; |ALU|Add4~18                                                    ; |ALU|Add4~18                                                    ; out0             ;
; |ALU|Add4~19                                                    ; |ALU|Add4~19                                                    ; out0             ;
; |ALU|Add4~20                                                    ; |ALU|Add4~20                                                    ; out0             ;
; |ALU|Add4~21                                                    ; |ALU|Add4~21                                                    ; out0             ;
; |ALU|Add4~22                                                    ; |ALU|Add4~22                                                    ; out0             ;
; |ALU|Add4~23                                                    ; |ALU|Add4~23                                                    ; out0             ;
; |ALU|Add4~24                                                    ; |ALU|Add4~24                                                    ; out0             ;
; |ALU|Add4~25                                                    ; |ALU|Add4~25                                                    ; out0             ;
; |ALU|Add4~26                                                    ; |ALU|Add4~26                                                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |ALU|alu_out~0                                                  ; |ALU|alu_out~0                                                  ; out0             ;
; |ALU|alu_out~6                                                  ; |ALU|alu_out~6                                                  ; out0             ;
; |ALU|alu_out~7                                                  ; |ALU|alu_out~7                                                  ; out0             ;
; |ALU|alu_out~16                                                 ; |ALU|alu_out~16                                                 ; out              ;
; |ALU|alu_out~17                                                 ; |ALU|alu_out~17                                                 ; out              ;
; |ALU|alu_out~24                                                 ; |ALU|alu_out~24                                                 ; out              ;
; |ALU|alu_out~25                                                 ; |ALU|alu_out~25                                                 ; out              ;
; |ALU|alu_out~26                                                 ; |ALU|alu_out~26                                                 ; out              ;
; |ALU|alu_out~27                                                 ; |ALU|alu_out~27                                                 ; out              ;
; |ALU|alu_out~28                                                 ; |ALU|alu_out~28                                                 ; out              ;
; |ALU|alu_out~29                                                 ; |ALU|alu_out~29                                                 ; out              ;
; |ALU|alu_out~30                                                 ; |ALU|alu_out~30                                                 ; out              ;
; |ALU|alu_out[7]~reg0                                            ; |ALU|alu_out[7]~reg0                                            ; regout           ;
; |ALU|alu_out[6]~reg0                                            ; |ALU|alu_out[6]~reg0                                            ; regout           ;
; |ALU|opcode[0]                                                  ; |ALU|opcode[0]                                                  ; out              ;
; |ALU|opcode[1]                                                  ; |ALU|opcode[1]                                                  ; out              ;
; |ALU|opcode[2]                                                  ; |ALU|opcode[2]                                                  ; out              ;
; |ALU|accum[6]                                                   ; |ALU|accum[6]                                                   ; out              ;
; |ALU|accum[7]                                                   ; |ALU|accum[7]                                                   ; out              ;
; |ALU|data[0]                                                    ; |ALU|data[0]                                                    ; out              ;
; |ALU|data[1]                                                    ; |ALU|data[1]                                                    ; out              ;
; |ALU|data[2]                                                    ; |ALU|data[2]                                                    ; out              ;
; |ALU|data[3]                                                    ; |ALU|data[3]                                                    ; out              ;
; |ALU|data[4]                                                    ; |ALU|data[4]                                                    ; out              ;
; |ALU|data[5]                                                    ; |ALU|data[5]                                                    ; out              ;
; |ALU|data[6]                                                    ; |ALU|data[6]                                                    ; out              ;
; |ALU|data[7]                                                    ; |ALU|data[7]                                                    ; out              ;
; |ALU|alu_out[6]                                                 ; |ALU|alu_out[6]                                                 ; pin_out          ;
; |ALU|alu_out[7]                                                 ; |ALU|alu_out[7]                                                 ; pin_out          ;
; |ALU|LessThan0~12                                               ; |ALU|LessThan0~12                                               ; out0             ;
; |ALU|Add0~1                                                     ; |ALU|Add0~1                                                     ; out0             ;
; |ALU|Add0~4                                                     ; |ALU|Add0~4                                                     ; out0             ;
; |ALU|Add0~6                                                     ; |ALU|Add0~6                                                     ; out0             ;
; |ALU|Add0~29                                                    ; |ALU|Add0~29                                                    ; out0             ;
; |ALU|Add0~30                                                    ; |ALU|Add0~30                                                    ; out0             ;
; |ALU|Add1~1                                                     ; |ALU|Add1~1                                                     ; out0             ;
; |ALU|Add1~6                                                     ; |ALU|Add1~6                                                     ; out0             ;
; |ALU|Add1~7                                                     ; |ALU|Add1~7                                                     ; out0             ;
; |ALU|Add1~11                                                    ; |ALU|Add1~11                                                    ; out0             ;
; |ALU|Add1~12                                                    ; |ALU|Add1~12                                                    ; out0             ;
; |ALU|Add1~16                                                    ; |ALU|Add1~16                                                    ; out0             ;
; |ALU|Add1~17                                                    ; |ALU|Add1~17                                                    ; out0             ;
; |ALU|Add1~21                                                    ; |ALU|Add1~21                                                    ; out0             ;
; |ALU|Add1~22                                                    ; |ALU|Add1~22                                                    ; out0             ;
; |ALU|Add1~26                                                    ; |ALU|Add1~26                                                    ; out0             ;
; |ALU|Add1~27                                                    ; |ALU|Add1~27                                                    ; out0             ;
; |ALU|Add1~31                                                    ; |ALU|Add1~31                                                    ; out0             ;
; |ALU|Add1~32                                                    ; |ALU|Add1~32                                                    ; out0             ;
; |ALU|Add2~17                                                    ; |ALU|Add2~17                                                    ; out0             ;
; |ALU|Add5~0                                                     ; |ALU|Add5~0                                                     ; out0             ;
; |ALU|Add5~1                                                     ; |ALU|Add5~1                                                     ; out0             ;
; |ALU|Add5~2                                                     ; |ALU|Add5~2                                                     ; out0             ;
; |ALU|Add5~3                                                     ; |ALU|Add5~3                                                     ; out0             ;
; |ALU|Add5~4                                                     ; |ALU|Add5~4                                                     ; out0             ;
; |ALU|Add5~5                                                     ; |ALU|Add5~5                                                     ; out0             ;
; |ALU|Add5~6                                                     ; |ALU|Add5~6                                                     ; out0             ;
; |ALU|Add5~7                                                     ; |ALU|Add5~7                                                     ; out0             ;
; |ALU|Add5~8                                                     ; |ALU|Add5~8                                                     ; out0             ;
; |ALU|Add5~9                                                     ; |ALU|Add5~9                                                     ; out0             ;
; |ALU|Add5~10                                                    ; |ALU|Add5~10                                                    ; out0             ;
; |ALU|Add5~11                                                    ; |ALU|Add5~11                                                    ; out0             ;
; |ALU|Add5~12                                                    ; |ALU|Add5~12                                                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |ALU|alu_out~0                                                  ; |ALU|alu_out~0                                                  ; out0             ;
; |ALU|alu_out~14                                                 ; |ALU|alu_out~14                                                 ; out0             ;
; |ALU|alu_out~15                                                 ; |ALU|alu_out~15                                                 ; out0             ;
; |ALU|alu_out~16                                                 ; |ALU|alu_out~16                                                 ; out              ;
; |ALU|alu_out~17                                                 ; |ALU|alu_out~17                                                 ; out              ;
; |ALU|alu_out~24                                                 ; |ALU|alu_out~24                                                 ; out              ;
; |ALU|alu_out~25                                                 ; |ALU|alu_out~25                                                 ; out              ;
; |ALU|alu_out~26                                                 ; |ALU|alu_out~26                                                 ; out              ;
; |ALU|alu_out~27                                                 ; |ALU|alu_out~27                                                 ; out              ;
; |ALU|alu_out~28                                                 ; |ALU|alu_out~28                                                 ; out              ;
; |ALU|alu_out~29                                                 ; |ALU|alu_out~29                                                 ; out              ;
; |ALU|alu_out~31                                                 ; |ALU|alu_out~31                                                 ; out              ;
; |ALU|alu_out[7]~reg0                                            ; |ALU|alu_out[7]~reg0                                            ; regout           ;
; |ALU|alu_out[6]~reg0                                            ; |ALU|alu_out[6]~reg0                                            ; regout           ;
; |ALU|opcode[0]                                                  ; |ALU|opcode[0]                                                  ; out              ;
; |ALU|opcode[1]                                                  ; |ALU|opcode[1]                                                  ; out              ;
; |ALU|opcode[2]                                                  ; |ALU|opcode[2]                                                  ; out              ;
; |ALU|data[0]                                                    ; |ALU|data[0]                                                    ; out              ;
; |ALU|data[1]                                                    ; |ALU|data[1]                                                    ; out              ;
; |ALU|data[2]                                                    ; |ALU|data[2]                                                    ; out              ;
; |ALU|data[3]                                                    ; |ALU|data[3]                                                    ; out              ;
; |ALU|data[4]                                                    ; |ALU|data[4]                                                    ; out              ;
; |ALU|data[5]                                                    ; |ALU|data[5]                                                    ; out              ;
; |ALU|data[6]                                                    ; |ALU|data[6]                                                    ; out              ;
; |ALU|data[7]                                                    ; |ALU|data[7]                                                    ; out              ;
; |ALU|alu_out[6]                                                 ; |ALU|alu_out[6]                                                 ; pin_out          ;
; |ALU|alu_out[7]                                                 ; |ALU|alu_out[7]                                                 ; pin_out          ;
; |ALU|LessThan0~11                                               ; |ALU|LessThan0~11                                               ; out0             ;
; |ALU|Add0~1                                                     ; |ALU|Add0~1                                                     ; out0             ;
; |ALU|Add0~4                                                     ; |ALU|Add0~4                                                     ; out0             ;
; |ALU|Add0~6                                                     ; |ALU|Add0~6                                                     ; out0             ;
; |ALU|Add1~1                                                     ; |ALU|Add1~1                                                     ; out0             ;
; |ALU|Add1~6                                                     ; |ALU|Add1~6                                                     ; out0             ;
; |ALU|Add1~7                                                     ; |ALU|Add1~7                                                     ; out0             ;
; |ALU|Add1~11                                                    ; |ALU|Add1~11                                                    ; out0             ;
; |ALU|Add1~12                                                    ; |ALU|Add1~12                                                    ; out0             ;
; |ALU|Add1~16                                                    ; |ALU|Add1~16                                                    ; out0             ;
; |ALU|Add1~17                                                    ; |ALU|Add1~17                                                    ; out0             ;
; |ALU|Add1~21                                                    ; |ALU|Add1~21                                                    ; out0             ;
; |ALU|Add1~22                                                    ; |ALU|Add1~22                                                    ; out0             ;
; |ALU|Add1~26                                                    ; |ALU|Add1~26                                                    ; out0             ;
; |ALU|Add1~27                                                    ; |ALU|Add1~27                                                    ; out0             ;
; |ALU|Add1~31                                                    ; |ALU|Add1~31                                                    ; out0             ;
; |ALU|Add1~32                                                    ; |ALU|Add1~32                                                    ; out0             ;
; |ALU|Add5~0                                                     ; |ALU|Add5~0                                                     ; out0             ;
; |ALU|Add5~1                                                     ; |ALU|Add5~1                                                     ; out0             ;
; |ALU|Add5~2                                                     ; |ALU|Add5~2                                                     ; out0             ;
; |ALU|Add5~3                                                     ; |ALU|Add5~3                                                     ; out0             ;
; |ALU|Add5~4                                                     ; |ALU|Add5~4                                                     ; out0             ;
; |ALU|Add5~5                                                     ; |ALU|Add5~5                                                     ; out0             ;
; |ALU|Add5~6                                                     ; |ALU|Add5~6                                                     ; out0             ;
; |ALU|Add5~7                                                     ; |ALU|Add5~7                                                     ; out0             ;
; |ALU|Add5~8                                                     ; |ALU|Add5~8                                                     ; out0             ;
; |ALU|Add5~9                                                     ; |ALU|Add5~9                                                     ; out0             ;
; |ALU|Add5~10                                                    ; |ALU|Add5~10                                                    ; out0             ;
; |ALU|Add5~11                                                    ; |ALU|Add5~11                                                    ; out0             ;
; |ALU|Add5~12                                                    ; |ALU|Add5~12                                                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux7|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux6|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux5|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux4|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux3|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux2|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux1|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~0                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~1                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~2                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n2_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~3                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l1_w0_n3_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~4                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~5                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l2_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|_~6                    ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; |ALU|lpm_mux:Mux0|mux_5oc:auto_generated|l3_w0_n0_mux_dataout   ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Mar 27 16:28:15 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ALU -c ALU
Info: Using vector source file "D:/1023349/ALU/ALU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.51 %
Info: Number of transitions in simulation is 8848
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 110 megabytes
    Info: Processing ended: Fri Mar 27 16:28:15 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


