================================================================================ 
Commit: 71451107f3bf8c58813ac4352a05b233bf82c577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:14:04 2022 +0530 
-------------------------------------------------------------------------------- 
updated sipkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d8c6ae39628ebf7be146e59d31c2007b9a42b06b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID
      Fix to resolve the build error

Hsd-es-id: N/A
Original commit date: Mon Mar 28 12:30:30 2022 +0530
Change-Id: I7a2ae6e28df6f839f0219f2abaf4f47f60df4fb7
Original commit hash: 85aad99a94e7b653e7466417a13138b990c0f0c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: a339cff3938249f47cd046377ef82246c2ebd0c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] AMD NAVI (upstream/downstream design) dGPU always keep ON problem

Add GPIO support for PEG1

Hsd-es-id: 15010817326
Original commit date: Fri Mar 4 07:32:58 2022 +0530
Change-Id: I8d5ef76addb65cb2c3d851bf55f19aae6c1e9e2a
Original commit hash: b9608630f2bcfebf9e95e80cb0c2f39f39a0873d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c

================================================================================ 
Commit: 85be342ab8692387b672e69f4d125081e53f4718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:47 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Supported eSPI devices fix

Fixed invalid condition on supported device under CS#1 for eSPI.
All SoCs and PCHs support two devices under eSPI.

Hsd-es-id: 15010818354
Original commit date: Thu Mar 10 13:48:51 2022 +0100
Change-Id: Ib02bddf0802ba812c5266c6cc9de85bd9bf0dafe
Original commit hash: 5d54eed3a44e6afbb4f25ba67fb75faf485bf53d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/Library/PeiDxeSmmEspiLib/EspiLib.c

================================================================================ 
Commit: 4de1f3900a5f7ee00110ad85b979c125e6fc3bd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Enabled Energy Efficient Turbo default setting

Hsd-es-id: 15010877392
Original commit date: Tue Mar 15 12:14:16 2022 +0530
Change-Id: Iee15828457d981b87d8db00a73bce5cd28e611d4
Original commit hash: c7e8e9754188b2a313e6a5ca9103071715357606

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: cadba92d32fbb51780982baf5cfa7d7667735838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:42 2022 +0530 
-------------------------------------------------------------------------------- 
Enable Remote Platform Erase for ADLS BGA

Enable Remote Platform Erase for ADLS BGA

Hsd-es-id: 22014831068
Original commit date: Mon Mar 28 11:05:09 2022 +0800
Change-Id: I030c3ed70dbca22c8ce607ee003bdbf50606d605
Original commit hash: 3315a4137fd06e616c1115a15a37c01060b54fda

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr

================================================================================ 
Commit: 61ac52e7f2d292181575d58aefadfbf7bfdc5888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:39 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Modifing a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

Modifing platform PCD check to only set profile sync PCD to true for ADLP. ADLSBGA. RPLS and RPLP platform.

Hsd-es-id: 16016045574
Original commit date: Fri Mar 25 17:09:49 2022 +0800
Change-Id: I83969a334a058e9c471f369bc46b8e3bdd821aab
Original commit hash: 4d7e44f83f18fa55d5171475c485d4f6c39ebdc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 985b4e2c36fb677c19762d7cd27ff5731a5f142c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Took changes from ADL-FB to fix build issues

Hsd-es-id: N/A
Original commit date: Fri Mar 25 19:20:29 2022 +0530
Change-Id: Ibb515e525af7ed423783f56157fc76ca70b2b66a
Original commit hash: f5c218b4d421a4c48193cca4d34f74dd4fcd4fd4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h

================================================================================ 
Commit: 2f24e4692e58858bdcfee414b98042ab36f084a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS Label to 3135_00

Hsd-es-id: N/A
Original commit date: Fri Mar 25 16:40:36 2022 +0530
Change-Id: Id5ece34d1f5da6f8471b49ebf07b7e42822fa33a
Original commit hash: 57ae49091fa4fcb9b07e2dd8d493f186f696512c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a4ea1bdb3bdd00a59d41c71d8d3c432ce80281a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update FSP version

Hsd-es-id: N/A
Original commit date: Fri Mar 25 16:37:15 2022 +0530
Change-Id: I86afac696c5ae735ddf5b20aea9926d991a0ef9e
Original commit hash: 19e1944de94b15f9391441f9401275d970684fec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1ff9d24002071039718ef7bbff4b0b7c28ff7c05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.187

Fri Mar 25 05:13:32 2022 +0000
Original commit date: Fri Mar 25 05:13:32 2022 +0000
Original commit hash: b2277f168f64431b48cdfbc5a45fab94992ad073

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa63c52b564b26c4b38e8638d5b4bad56677b638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:24 2022 +0530 
-------------------------------------------------------------------------------- 
AV1 decode failures due to Incorrect DFTRING hub bypass

Hsd-es-id: 16016183216
Original commit date: Thu Mar 17 15:42:40 2022 +0530
Change-Id: Ib08ba941d09da76e94cdaf0e1a42067c1ce5e3b3
Original commit hash: 5ada617fec1e346e577ea2149cfb4d20aaab54c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiGraphicsInitFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 0de8d1cd5895632bbb474ece86f7a24a4ea30a8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update DG OpRegion MailBox 5
- PHED and BDDC fields addition in OpRegion Mailbox Structure 5

Hsd-es-id: 15010928060
Original commit date: Tue Mar 8 14:25:53 2022 +0530
Change-Id: I8a22a0bfc73746c10b11ee9ec96d37beefb47879
Original commit hash: 6e016db7e1593c322373fa67542a7fbe1686e0d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h

================================================================================ 
Commit: eef36e2209fbb93bee73f609d3816838b09368db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041c

Hsd-es-id: 16016192058
Original commit date: Fri Mar 25 13:35:59 2022 +0530
Change-Id: I976900432b8048c801187d81dec955eb98a592d3
Original commit hash: 9b1e26906b4f3391015c80b7583483c5f536c7a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 64bcba87166a64b13d37bfc441626f39d3a67983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:16 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][1309638901][ADL P ADL M | LP5] CAS WS_FS command is required before putting the DRAM into enhanced RDQS mode

[Issue Description]
  LPDDR5 will enter Enhanced RDQS training mode and RDQS toggle mode by writing MR46.
  Before issuing MRW command, CAS WS_FS is required as per LP5 spec.
  We are not issuing CAS WS_FS in current MRC.

[Resolution]
  Issue CAS WS_FS through Mode Register Handler before putting the DRAM into
  Enhanced RDQS training mode or RDQS toggle mode.

[Other Changes]
  Relax maximum 'WR to RD between different banks' turnaround to meet spec limits at higher frequencies.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [] Both [X]

Hsd-es-id: 1309638901
Original commit date: Wed Nov 17 11:11:11 2021 +0530
Change-Id: Iab3a84a9cc998b69706f1a8c18458cd8a0e57a31
Original commit hash: 66e27e40c94c9e1285bf6a8ccb56413371e50321

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: b5ac655480abc008b115d51827cd5eb19ae954fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.186

Thu Mar 24 16:21:08 2022 +0000
Original commit date: Thu Mar 24 16:21:08 2022 +0000
Original commit hash: 1a3a19790ff0da8d376fb175708dbbcfa886188d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74692e12ad3dea82ada31e08d4fce0e845bb9b65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010940015][ADL-S | DDR5] add ddr5 4800 g4 support

[Feature Description]
add ddr5 4800 g4 support for adls

[Resolution]
remove ulxult restriction of read preamble

[Impacted Area]
DDR5

[Register Impacted]
NA

Hsd-es-id: 15010940015
Original commit date: Wed Mar 16 17:51:37 2022 +0800
Change-Id: Idf2c49195a3901fddc6b834a39205c12fc8514a1
Original commit hash: 221ff945f08d27a4057c60048db76c3e574b39ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: c9e3f05c172a79815cd47269b9b4fe8ef6bbb134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.185

Thu Mar 24 14:04:28 2022 +0000
Original commit date: Thu Mar 24 14:04:28 2022 +0000
Original commit hash: 9b4042c03b34dd65e9784f5e68fa0cd3291be63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4fac8672c4b88578c348314feebbf6b8e2468b1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:06:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.184

Thu Mar 24 06:05:02 2022 +0000
Original commit date: Thu Mar 24 06:05:02 2022 +0000
Original commit hash: 4a6d0e4675cbb72b67d3a1775a67902eee385041

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c4591da9e9a177b0a5ccee99fb324dffdf885cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016145816][ADL-P | LP5] LP5 WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms

[Feature Description]
WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms.

[Resolution]
WCK2CK leveling training shall use initial rising edge to calculate eye width, this is a W/A to avoid the speckling impact seen on customer platforms.

[Impacted Area]
WCK2CK

[Register Impacted]
PHY

Hsd-es-id: 16016145816
Original commit date: Fri Mar 4 15:22:40 2022 +0530
Change-Id: Id0ba86b4b9ed89d7490f8b69b42e1ec8440b9600
Original commit hash: fd7eea15a2d3171fa1f29225b1354c8e01ec5767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 32afc00eb2b33089aae7e323c19345e474806674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.183

Thu Mar 24 05:42:57 2022 +0000
Original commit date: Thu Mar 24 05:42:57 2022 +0000
Original commit hash: 1d39d4c35474bd97b14aa4378ccef8213de00a50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38d758c8dd22ce3940c80290fe81658b894dea09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.182

Wed Mar 23 07:56:46 2022 +0000
Original commit date: Wed Mar 23 07:56:46 2022 +0000
Original commit hash: db9c53252fc45600bd6ca39ce3a9365da5fe1070

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7689c3aa7667f94aad4a8e172892bcf207ee8379 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.181

Tue Mar 22 05:38:38 2022 +0000
Original commit date: Tue Mar 22 05:38:38 2022 +0000
Original commit hash: 1a91ee609ec926dd9e8c0ac5c6677ae2ad50f9c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc85a7a82153a6d6d62c1b7b8ab49c189f9dddfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.180

Sun Mar 20 14:15:26 2022 +0000
Original commit date: Sun Mar 20 14:15:26 2022 +0000
Original commit hash: c4af527517b077a0b3c37adfe92917079787509b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1b8cff98b9c00686f09aced7956736d2d416a72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010906190][LP5] Use 8 bank mode by default

[Feature Description]
Use 8 bank mode by default

[Resolution]
1. Change Lp5BankMode to 1 by default in BIOS Setup/SaSetup.hfr.
2. Change Lp5BankMode to 1 by default in mini BIOS.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010906190
Original commit date: Sun Mar 20 16:40:18 2022 +0800
Change-Id: I17ef64f085fb931dce0b2632872096e2f607ef24
Original commit hash: 82ff25e59e02588c674a01e7f27aa156b54e74b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6d9727b2720e8b3438893fadfc8e9b72c63f16de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.179

Fri Mar 18 13:49:41 2022 +0000
Original commit date: Fri Mar 18 13:49:41 2022 +0000
Original commit hash: b87d66963ad85cf19a6616fa9615eaef1149fad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54ef05fcefbbf2ec41d4ba883f5d7c13debfd9a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010895748][CTE] Static timing for pass CTE gate test

[Features/Issues]
Static timing for pass CTE gate test

[Changes]
1. static timing in MrcPhyInitDqStaticDig2
2. additional TAT
3. clkalignd0piclkpicodeoffset to 2 for 5600, and 4400g2
4. bg mode fixes
5. set Lp5 to 8-bank mode

Hsd-es-id: 15010895748
Original commit date: Fri Sep 24 12:02:26 2021 +0800
Change-Id: Iea3dead08862666f9f84d6527702436d20e0f868
Original commit hash: 982bc2fcd551ec83351543d556515ad2fa500710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: da0a606eca4728ccb6cb7ff0cf620dab96aa3c82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.178

Fri Mar 18 08:36:23 2022 +0000
Original commit date: Fri Mar 18 08:36:23 2022 +0000
Original commit hash: 09a0f55d536d19f3cc698fd10b4fcb0a8ff22a22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6474d7e6cd712ad7cdece7caa0a777f8524cfaa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010896597][RPL-P][CTE][LP5] CTE bgmode enabling

[Features/Issues]
1. ENCODE - DECODE checker failed
2. SDLEN_RCVEN_TIMING issue:
ispid_ch0_ph0_rank is toggling between R0 and R2 and PHY is applying different timing settings. This causes data corruptions.

[Changes]
1. disable ExtendedBankHashing in 16Bank/bgmode
2. change duplicate_spid_rank to 1

Hsd-es-id: 15010896597
Original commit date: Thu Mar 17 17:45:48 2022 +0800
Change-Id: I21e2e75f23cd60e593f899482399c35872de0f6d
Original commit hash: d50e12530195ca39dd040eee975baed813c6e095

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: 4e705831fc0eb094f2863bdb9eb97f4c2b4da8b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.177

Fri Mar 18 08:17:18 2022 +0000
Original commit date: Fri Mar 18 08:17:18 2022 +0000
Original commit hash: 522043b48b837f00eb81468794371bf802d0b45a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81e602bc3ef86c45461004f54c0fdcd2aad90c62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:20 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Isolate ADLP/RPLP only code with PcdRplpSupport and PcdAdlLpSupport.

Isolate RPLP/ADLP with PcdRplpSupport/PcdAdlLpSupport.

Hsd-es-id: 15010791366
Original commit date: Wed Mar 2 18:43:05 2022 +0800
Change-Id: I2476cf2f420da7b6c21734cd8964e432997e8be3
Original commit hash: 7584d361802705924cb2ef7d97c77b197ed366a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 0ec6230612c479ee5920330519899c4817da8588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:17 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.176

Fri Mar 18 05:36:12 2022 +0000
Original commit date: Fri Mar 18 05:36:12 2022 +0000
Original commit hash: 2e93f695c16c1de8a1d4d6ada0438779c82b618f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd492dd2f19fa21abd75d92dad6a9b4677827c4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:15 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow] Fix Catlow external builds failure

Catlow will snip off below section which is under RPLP tag and some declarations
get snip off but in other places not:

CPUID_FULL_FAMILY_MODEL_RAPTORLAKE_MOBILE
EnumRplJ0 = 2,
EnumRplQ0 = 0,

This change is to change above section under RPL tag.

Hsd-es-id: 15010900392
Original commit date: Fri Mar 18 10:40:56 2022 +0800
Change-Id: If92bdace6b69ffc90d65ba9c6cb954d0f97f2043
Original commit hash: a3e67c0dd6497cb94db2b14953c0e69fc24aaf0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: a046b9b669e2078e19d14455c49004ff0d987a74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.175

Thu Mar 17 16:47:16 2022 +0000
Original commit date: Thu Mar 17 16:47:16 2022 +0000
Original commit hash: 71d719498eb4f4c8881f939718e1794a45dfe4bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c253a8690027a8a82473b797aa221d39c77906b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.174

Thu Mar 17 07:17:10 2022 +0000
Original commit date: Thu Mar 17 07:17:10 2022 +0000
Original commit hash: 3b3800576ed19ac8bdc5bcd92be77beb40ca747b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d338b9c99e621ae7da8bf243dd147c776188d7d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:05:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.173

Thu Mar 17 03:39:55 2022 +0000
Original commit date: Thu Mar 17 03:39:55 2022 +0000
Original commit hash: 90909af314c4afa486468df2e4faf554402d748d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dbce11824117955eefa1d4979e089babfeb6a035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010889477][ADL-S DDR5 CAMM] SAGV update for CAMM 2DPC

[Feature Description]
SAGV update for CAMM 2DPC

[Resolution]
SAGV update for CAMM 2DPC
2000 G2, 3200 G2, 3200 G2, 3600G2.

[Impacted Area]
ADL-S DDR5 CAMM 2DPC SAGV

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010889477
Original commit date: Thu Mar 3 16:42:05 2022 +0800
Change-Id: Ib9e7b173725c781453748a4d309886b659fe8e1d
Original commit hash: eab6a818f2c8067c82024f8d79ff81fbf5773c7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4ace2d7b0b0115870fcf016a76cf63a6cfba1b0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.172

Wed Mar 16 12:51:00 2022 +0000
Original commit date: Wed Mar 16 12:51:00 2022 +0000
Original commit hash: 2eebb4bd7733e24edb43f2c183b05b44a550f2dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e97cc85f72ce017cffaa5f3970a0e0364cdab19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:53 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Optimize Config Block Print

1. Reduce "-" number to 2
2. Remove \n
3. Remove " " at begin
4. Remove " " from " :" or " :"
5. Remove the entire line of Print End
6. Remove Begin

Hsd-es-id: 15010777451
Original commit date: Tue Mar 15 21:54:54 2022 +0800
Change-Id: Ic5dca939a2988f8f2ac4e63a21e35526edfecfd5
Original commit hash: cdf54efa0de7428ab96fd58de0d1c3276b0f415d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/SiPrintPolicy.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: cda5e5efa07a21aff2f86b74ba717ad2c828e613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.171

Tue Mar 15 14:51:40 2022 +0000
Original commit date: Tue Mar 15 14:51:40 2022 +0000
Original commit hash: f72bd855d6924e8c3e156f8c7fa0ec49e91ef7d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9489cccf7d84721ed0a0fbe8d1e835df48a3fe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][22014757140] Reduce Code Size for Advanced Memory Test implementation

[Issue/Feature Description]
Code size reduction needed for PPR and Failure Detection algorithm
[Resolution]
Remove unecessary debug messages, and reduce size for others

Hsd-es-id: 22014757140
Original commit date: Tue Mar 8 16:11:14 2022 -0800
Change-Id: I8cb3b98e7e68153e1a5fa64a1daa6541d0b1a98a
Original commit hash: f7e1a9f1cdd9a4287d247cc959517061e5020250

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: d6553658d85db3f3d44ebddca446c85577db8800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.170

Tue Mar 15 10:00:54 2022 +0000
Original commit date: Tue Mar 15 10:00:54 2022 +0000
Original commit hash: 87c73ede71c7b426cdadb0148ce7e478ce85b7a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 036432e54bcbbc079051c7e37970646f270830a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010868521][ADL-S ADL-P | DDR5] Disable the Tx period retraining for each SAGV point before training starts.

[Feature Description]
  Disable the Tx period retraining for each SAGV point before training starts.

[Resolution]
  Need to disable periodic retraining in phy init at the beginning of each SAGV point in MRC.

[Impacted Platform]
  DDR5

Hsd-es-id: 15010868521
Original commit date: Fri Mar 11 17:42:16 2022 -0800
Change-Id: I7aa6301fb9e78103466d1b91c341624e6b1ed68f
Original commit hash: 47ecd473ad9cb95256c8941c198bcf8842e770bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 6375a547e330b1caeedea1156da357b9e83cf476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.169

Fri Mar 11 05:48:28 2022 +0000
Original commit date: Fri Mar 11 05:48:28 2022 +0000
Original commit hash: 2f57cc6313d7cc344a9a35c98a6ac598b99d869f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 626d8a7d98ab1030911d1578a7d36ab599e6cc99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.168

Thu Mar 10 02:08:25 2022 +0000
Original commit date: Thu Mar 10 02:08:25 2022 +0000
Original commit hash: 018c3603af7c7d80dd77413a1a50910bdf8c8f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88dd1d370efa2b99d9bba734d38a4f5fbfdc137b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010845003][ADL-S ADL-P ADL-M | All] Save RxDFE per SAGV point in MRC save data

[Feature Description]
Save RxDFE per SAGV point in MRC save data

[Resolution]
Save RxDFE per SAGV point in MRC save data

[Impacted Area]
DDR5 LP5 DDR4 LP4 SAGV

[Register Impacted]
PHY

Hsd-es-id: 15010845003
Original commit date: Wed Mar 9 21:36:37 2022 +0800
Change-Id: Ic728bcf274843cfc5894c2a1de2c8ea434e83346
Original commit hash: 54102889348e7693e2e4f3465e8382521156833a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b18ba9cea7fd522b347d5d59a6644cb5e47465c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.167

Wed Mar 9 04:54:19 2022 +0000
Original commit date: Wed Mar 9 04:54:19 2022 +0000
Original commit hash: ace736a4d944bd1f15a613c1cf81f931a8bb9bd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 078c7f198c2c85b47d1ac1915a088490fcdc09fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:22 2022 +0530 
-------------------------------------------------------------------------------- 
Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
  -- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
  -- Correct Restricted tag for RPLP/RPLS

Hsd-es-id: 15010739212
Original commit date: Tue Mar 8 15:22:12 2022 +0800
Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
Original commit hash: 02c41abdebb7f26f6733a943820c87423233c6c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf

================================================================================ 
Commit: 181ebd700590ae689924730cf12801d09e3dd9e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.166

Tue Mar 8 12:13:24 2022 +0000
Original commit date: Tue Mar 8 12:13:24 2022 +0000
Original commit hash: 3fbb82f626e11591c43d11a27aa4970aa3a6a6b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c4bc2d3cb59be40ad96586d806408e69d3ed84a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010803605][MemoryInit] CTE updates

[Changes]
1. MultiCycCS changes for Gear4
2. send nop cmd during ECT
3. additional normalize to the lowest possible cycle for Ctl pi.
4. set finestep to 2 for ddr5g2 in JWL
5. set step to 16 for cvc
6. new cacspitable for Lp5
7. disable some tranings for CTE
8. relax tWRWR_DG tWRWR_SG to tWRWR_MAX
9. disable RDQS in Readleveling in CTE
10. do not -3 on DecTcwl for DDR5 G4.
11. enable safemode and safe config for CTE
12. ScAdaptivePcit revert for DDR5
13. Initial Wckpi for Lp5g4
14. additional IORest after Jedec WCK training.

[Impact]
CTE

Hsd-es-id: 15010803605
Original commit date: Fri Sep 24 12:02:26 2021 +0800
Change-Id: I439c198ffca024b20dbcb940d3f37ec67cfaff6b
Original commit hash: 04be3a49b4eb09220772a93593c761945dcbbffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 77cf1901d23b59503679c43b3468e973047410d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.165

Mon Mar 7 09:23:08 2022 +0000
Original commit date: Mon Mar 7 09:23:08 2022 +0000
Original commit hash: aba45a99729d2053e7e23a6d2de3de7c84cc7bab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1732e63c5e102ca973f2987540261205ba2e3b3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:06 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.164

Mon Mar 7 05:45:12 2022 +0000
Original commit date: Mon Mar 7 05:45:12 2022 +0000
Original commit hash: a092d0149915a49bf1787465309303b5cd122a6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2548d01d3a2725e74c81cd79ae8a47f7fe87428d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:04:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.163

Sun Mar 6 14:16:15 2022 +0000
Original commit date: Sun Mar 6 14:16:15 2022 +0000
Original commit hash: 99ffffda98d57a4157385acbb31d812ee74627b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89d1cf3aef81ff61a0f323d4d6c2bab96f37292d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010826081][ADLN]: VDDQ update and disable DCM

[Feature Description]
Change the VDDQ to 0.5 if frequency <= 2400.
Disable DCM for ADL-N

[Resolution]
Set Vddq to 0.5v for Lp5 freq <= f2400
Set IccMax to 0xf.

[Impacted Area]
VDDQ, DCM

[Register Impacted]
PHY

Hsd-es-id: 15010826081
Original commit date: Fri Mar 4 15:22:40 2022 +0800
Change-Id: I9333967cf793bfb208fc17e1823832e364c4029d
Original commit hash: 6b125c20f7326857b9b08959c9ea08435513ba32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c2afe022f9742c3d4b7bd337524d75739ef8de53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.162

Sat Mar 5 12:41:45 2022 +0000
Original commit date: Sat Mar 5 12:41:45 2022 +0000
Original commit hash: de7b17368659b31c647a72f0856a14093808f003

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 770b3c071642c708a012a74ca8f0036ea0fcb1c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14015887716][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disposition Row Failures and Execute PPR

[Feature Description]
1. Implement Row Failure disposition functions to execute PPR

Additional changes:
1. Additional merges of various subroutines from Server implementation
2. Includes BankGroupDqMask and CPGC address rotation from HSD: 14015823906
3. Function wrappers, variable renaming, and various changes to align more with server implementation

[Impacted Area]
DDR5/DDR4/LP5/LP4 with PPR enabled only

Hsd-es-id: 14015887716
Original commit date: Thu Jan 20 16:10:27 2022 -0800
Change-Id: Ief9ec64814390f290cd3844f90a0b31e401d50ca
Original commit hash: d9a2a1d9028a08a848f967d8e482a0995d82b1ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 05965cf75f2bc29fc15d822e93426bfc6ae16373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.161

Fri Mar 4 08:12:12 2022 +0000
Original commit date: Fri Mar 4 08:12:12 2022 +0000
Original commit hash: 15938abcea67eab6cd086e49f0e12939c4cfe7ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15b64ba916ee0ff77f012a210e31811da3476e35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010766485] enable SAM_overloading field for ACC packet

Changes:
  set McDftMisc.Bits.SAM_overloading to 1 for all channels

[Impacted Area]
MC

Register Impacted:
MC0_CH0_CR_DFT_MISC_REG

Hsd-es-id: 15010766485
Original commit date: Tue Feb 22 14:18:56 2022 +0800
Change-Id: I632866714fd3a4a206a99099b2853edf47968e62
Original commit hash: 19f479baf11f627b1682859c6d739cccc455556c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 66424cb10c0dbcbe8090b8da12d3468274c265c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.160

Fri Mar 4 06:58:28 2022 +0000
Original commit date: Fri Mar 4 06:58:28 2022 +0000
Original commit hash: b7f3bffa01a74b3e478e1409db9ccff58e30b34e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 550fe0dc23aff992ab18963e6c58bff4ef239905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Use large LoopCount at critical training steps for OverClock

[Issues]
At high-speed OverClock, some training steps are not stable.
When prior training steps show good results, but it's not stable,
such results might mislead later trainings. Evetuanlly,
it's hard to find which step introduce the failure.

LoopCount of some training steps are 10 or even smaller. It's
too small when system is trained at OverClock.

[Resolution]
Change LoopCount to 17 or 19 at some critical training steps.
The training might become slower than before, but training can get
more stable results.

Hsd-es-id: 15010748066
Original commit date: Thu Feb 10 21:16:00 2022 +0800
Change-Id: I49a8eb37d67caa22638c8862e625ba88ef92ec8d
Original commit hash: f50b4ebd5bb7280ee8b2d8ad83bd263721f568b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7abf49b8d7631d9c4df531e0ad47ea9cd60bdc7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.159

Thu Mar 3 15:57:23 2022 +0000
Original commit date: Thu Mar 3 15:57:23 2022 +0000
Original commit hash: f3e4db539cc861eec31ccd31c3a93a540f8a9046

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 667c53326b432385c7e8f06696d51ec478a22728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010722692][ADL-M ADL-P | LP4 LP5] RDMPR 2D Boot time Optimization

[Feature Description]
Change the RDMPR step size to 2(previously 1) during vref 2D sweep.

[Resolution]
Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
Additional Change: Enable RDMPR per bit for LP4 4267MT

[Impacted Area]
RDMPR

[Register Impacted]
PHY

Hsd-es-id: 15010722692
Original commit date: Wed Feb 2 22:03:07 2022 +0530
Change-Id: Ic4f57499923103ec74446ed19a5e977afe1c8144
Original commit hash: a736a73e5e2a8318beb10a9956bf4686f9007461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 125bca3448068437fef8c909c69d420ae85c7310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.158

Thu Mar 3 12:46:13 2022 +0000
Original commit date: Thu Mar 3 12:46:13 2022 +0000
Original commit hash: d3b39d7dea51133806e44dcf8058ebc66b95413c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 535077ca7ff668b51a293679a33d3f70309d1bb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.157

Thu Mar 3 11:05:22 2022 +0000
Original commit date: Thu Mar 3 11:05:22 2022 +0000
Original commit hash: 9fd00f90a51c7b5285cb1577c10e0fed28d5081f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5021c7f0975e54d35120dfab316f9acf9075cf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:19 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Add Adls PCD and isolate ADLS/RPLS only code

Try to reduce FSP-M binary size by creating a PCD "PcdAdlSSupport" to split ADL-S code in RPL BIOS.

Hsd-es-id: 15010747403
Original commit date: Wed Mar 2 16:08:30 2022 +0800
Change-Id: Idf7d437b1a09cb4f8f7f761dde668a0a2499b9aa
Original commit hash: b4c38ef55d65973b696e13187d4b83465cdfff7e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 0763a7850cb0b62c0d1424267d51b37b30da358a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.156

Thu Mar 3 01:29:55 2022 +0000
Original commit date: Thu Mar 3 01:29:55 2022 +0000
Original commit hash: 217d3f5c6f0534bbb206246044ed74ef880fb588

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3925316e8571d18433d84d55b4c62e2a8a59003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010813402][LPDDR5] CPGC BankMapping update for LP5 BG mode

[Feature Description]
CPGC BankMapping update for LP5 BG mode

[Resolution]
1. Program the CPGC bank mapping for LP5 BG mode.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
MC

Hsd-es-id: 15010813402
Original commit date: Wed Mar 2 21:52:10 2022 +0800
Change-Id: Ia350ad2c520bd3ba4d496b2841f8d0ca25fa3486
Original commit hash: f22ed5dedfbc9163c5580133ffef23403b46662e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: d98c67a99c7b93cf19b67f27126dbebe09b9fe6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.155

Wed Mar 2 13:10:48 2022 +0000
Original commit date: Wed Mar 2 13:10:48 2022 +0000
Original commit hash: 3c41a8a09f649242a5817adf827f9cc7bcbc0ec7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90a0dfef49f89a355d1964361d4041dba8152a6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22012658861][ADL-S ADL-P AD-LM | DDR5 DDR4 LP4 LP5] Wake up DRAM in Warm / S3 flow at the previous SAGV point

[Feature Description]
Wake up DRAM in Warm / S3 flow at the previous SAGV point

[Resolution]
DDR5 JEDEC spec doesn't allow frequency change during Self Refresh, unless SREF command is used (SR with a frequency change).
Warm / S3 entry uses a regular SRE command, so we must wake up DRAM at the same frequency.
LP4/5 also have the same requirement, otherwise SRX command might be not recognized due to CaVref / CaOdt not matching the new frequency.
MRC SAGV flow is changed:
 - Read the last SAGV point that was used before Warm/S3, from PCH register DSW_SPARE_GCR_0[2:0]
 - Reorder the SAGV points so that this point will be the last one
 - This ensures that SRX will happen at the same frequency as SRE.
 - For LP4/5 also set McInitState.LPDDR4_current_FSP to the previous value, which is taken from DSW_SPARE_GCR_0[3]
 - Add MrcIntData->LastSaGvPoint and use it throughout MRC instead of checking for MrcSaGvPoint4, because now the last point can be any point [1..4]
 - Change SaGvPoint != MrcSaGvPoint4 to !(MrcIntData->LastSaGvPoint)
 - Program SRX_reset for DDR5 and DDR4

Additional change:
 - Merge MrcMcEarlyCapabilityCheck from TGL, to override SaGv policy in case SAGV is disabled in CAPID.

[Impacted Area]
 Warm Reset, S3 resume, SAGV

Register Impacted: MC, PHY

Hsd-es-id: 22012658861
Original commit date: Wed Mar 17 16:45:06 2021 -0700
Change-Id: I80279926dff1c548786bf46ef9ca581300d8e2db
Original commit hash: 7e25c28415dc94a22d83a65b53692e3ebf5dc85f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 3de2317f4432b11fd0142518dde01386d94fd544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.154

Wed Mar 2 03:15:33 2022 +0000
Original commit date: Wed Mar 2 03:15:33 2022 +0000
Original commit hash: 6770bc7aad6aebe54b0d92ee1cc4bc4480072c2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a26c2d475870a844eb5f2fe51e4052ed49e60e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:03:01 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Clean up the redundant code to re-fill in the ConfigBlock Default value with 0

Clean up the redundant code to re-fill in the ConfigBlock Default value with 0.

Hsd-es-id: 15010763145
Original commit date: Thu Feb 24 17:00:12 2022 +0800
Change-Id: Ib2b0164abdcafda5e8749bd5de66e776ba0e4eb2
Original commit hash: 11fe6b4a249086a68d5ccd96212f0aa677b9f06f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: ac572dc57542c766efc45830f619cab138e46e5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.153

Tue Mar 1 14:57:24 2022 +0000
Original commit date: Tue Mar 1 14:57:24 2022 +0000
Original commit hash: b29358f0c7a5d57adce72c03f6740fe26ddb3bb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 947130128fd9088465da44b7ae9320e8ad093810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] MR13 field TccdlTdllk need equal 8 when freq is bigger than 6400

[Issues]
MRC reports Invalid Frequency Value when calculating MR13 field TccdlTdllk
when freqeuency is 6600.

[Resolution]
Use value 8 for MR13 field TccdlTdllk when freq is bigger than 6400
at OverClock.

Hsd-es-id: 15010748013
Original commit date: Mon Feb 14 21:41:26 2022 +0800
Change-Id: I13fe503d6f51db01421fcc40c9e40143f123d632
Original commit hash: 60df738580521cf048914ac14281bdf3c9f7f901

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: c77930376cf17753772e4c4f77abcee0801408d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.152

Tue Mar 1 07:37:43 2022 +0000
Original commit date: Tue Mar 1 07:37:43 2022 +0000
Original commit hash: 878ae6d1fa045f95cb9bbc7d18df60ede755dc7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d02339f6bdb11b1e563b7e55d4830d4b30cf270e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.151

Tue Mar 1 06:11:40 2022 +0000
Original commit date: Tue Mar 1 06:11:40 2022 +0000
Original commit hash: f0931023f10710d4e2aef40de25a66cb5f37bc3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f9ab55c58be7f6da115e050eddac01d8540a5f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010723385][ADL-P ADL-M | LP5] Optimize runtime for Command voltage centering training.

[Issue]
    Command Voltage Centering training consuming more run time.

[RootCause]
    The step size is set to 2 to sweep the range.
    We have big command voltage margin sweep range, with step size 2, time getting consumed is more.

[Resolution]
    Increase step size to 8 to reduce runtime since command voltage margins are large for LP5.

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010723385
Original commit date: Wed Feb 2 14:32:29 2022 +0530
Change-Id: I8ee01122d1988bd554dc9bf08ea172f389cb0632
Original commit hash: ce4102d6d4375e7e9f3030ce2bfdd1bbdcc67599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a0624941414ceb77eafeda0592106ec7502bd34a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.150

Tue Mar 1 05:38:24 2022 +0000
Original commit date: Tue Mar 1 05:38:24 2022 +0000
Original commit hash: 54a462a4f3c6f3943790e8fd0238e7e6b0cce286

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73b4cdebbfd0f6d5fb8f46ca04291a57e890c703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010723734][ADL-M ADL-P | LP5 ] Optimize RunTime, Read ODT Training Disable for Frequency <= 2400

[Issue/Feature Description]
Boot Time Optimization: Disabled Read ODT for Fequency less than 2400 LPDDR5.

[Resolution]
Recommended by FV Team for Boot time optimization

[Impacted Area]
ADL-P ADL-M | LP5

[Registers impacted]
MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010723734
Original commit date: Tue Feb 1 17:23:03 2022 +0530
Change-Id: If4991d68acb8a49ed87f72f3a1dc8229d361c9b6
Original commit hash: a3c3db3debe8a5d25c832944de4737e2d38a01e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 249e3382879687ea386464ec6d7cebb4dddcf589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.149

Tue Mar 1 03:28:51 2022 +0000
Original commit date: Tue Mar 1 03:28:51 2022 +0000
Original commit hash: 1cb42be7eaf2684a0311b11ba61672f64d02e228

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08ef12cbd9bdbb42e69f0fd2800e77a65b4c1881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Copy DIMM VDDQ voltage value to VddqVoltageOverride

[Issues]
During memory training for OC, usually MRC configures
DIMM VDD/VDDQ to higher voltage than 1.1V.
At the MC/phy side, usually, MRC need configure VDDQ
to a high voltage too, mostly equaling to the voltage
at DIMM side.
Current MRC has Inputs->VddqVoltageOverride from BIOS
menu input to configure phy VDDQ. But users often forget
to input values for VddqVoltageOverride.

[Resolution]
During BIOS menu switch against CUSTOM and XMP profiles,
automatically copy DIMM VDDQ voltage value to VddqVoltageOverride.

At MrcSetOverrides, if VddqVoltageOverride equals 0,
force to use DIMM VddqVoltage to configure phy VDDQ voltage.

In addition, add a checking for a reserved-bit againt VDD/VDDQ/VPP
when parsing them from XMP as we caught some XMP memory might
provide wrong data.

Tested it with DDR5 XMP memory on ADL-S OverClock board.

Hsd-es-id: 15010356408
Original commit date: Mon Feb 14 18:27:47 2022 +0800
Change-Id: Ieddf9f73d375ed05e1ef30c8737163b8c18751b7
Original commit hash: ca01e6879159c63958c2538f8af99281df507056

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 938d3565db76dee51a0f1498574dd56434275fe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.148

Mon Feb 28 15:38:29 2022 +0000
Original commit date: Mon Feb 28 15:38:29 2022 +0000
Original commit hash: 2b1591ed11be370d1c47b7c3dac27708706617fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a496567fe9bef62fc16a08ceabbf07218ce30701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010801300][DDR5] SAGV frequency and Gear Update for DDR5

[Feature Description]
1. SAGV frequency and Gear Update for DDR5

[Impacted Area]
SAGV Frequency and Gear

[Register Impacted]
MC, PHY and DRAM

Hsd-es-id: 15010801300
Original commit date: Mon Feb 28 20:37:21 2022 +0800
Change-Id: I97167a04416b269c553d3153908a6f6d9f48e95e
Original commit hash: 8055deb4a0a41808530487731c7919baddd156ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ec17bcf3a03ebe8834d98be97605d2bd1c7d2cf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.147

Mon Feb 28 14:02:21 2022 +0000
Original commit date: Mon Feb 28 14:02:21 2022 +0000
Original commit hash: 8fbd9c0f25ef49fa6471853c5aed5f66527f2c74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 720d0cffe8527b1e894cbfe32694e56af8472d44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.146

Mon Feb 28 13:45:21 2022 +0000
Original commit date: Mon Feb 28 13:45:21 2022 +0000
Original commit hash: bd35bc3fae76dd353ce131730e035146286bac10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8746981eb7fea6214ff350e8c254ae1464f5ca58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010770193][MemoryInit]: update code comments

[Changes]
update code comments according its platform.

[Impact]
Bios

Hsd-es-id: 15010770193
Original commit date: Mon Feb 21 15:28:52 2022 +0800
Change-Id: Ic9a31c5d73e04215b47002d17a06262057f2e6b1
Original commit hash: e442dd1b82f7bfa8a55980ab3c3e36ebf2c391d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 59929b6721003334eb0f0c7c2709e99a0a38f755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.145

Mon Feb 28 06:35:39 2022 +0000
Original commit date: Mon Feb 28 06:35:39 2022 +0000
Original commit hash: 67117be539ad4daa61667fe82a9de6fecd0aa312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 466a3afce6fe12f46dec3152a116fa47f1c13216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.144

Mon Feb 28 05:41:27 2022 +0000
Original commit date: Mon Feb 28 05:41:27 2022 +0000
Original commit hash: 0c3a63125c14ee8442f4d5104d129d72f6a18f55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67ba37365030a32bb8112c86a064ccd351507478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.143

Sun Feb 27 06:14:21 2022 +0000
Original commit date: Sun Feb 27 06:14:21 2022 +0000
Original commit hash: 4fce4f7c4f7b673b8ae32ebbd1be88e9dfd6c514

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a4e219ccaa70879f0d43af7fabe8b27f1c526bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010790972]: Update Wckconfig register address

[Changes]
Update Wckconfig register address

[Impack]
MC

Hsd-es-id: 15010790972
Original commit date: Fri Feb 25 16:30:56 2022 +0800
Change-Id: I70ff80fa93e4c020e90eade0bf62a07bb129f7c0
Original commit hash: 128b25d9e5bca4b2fc087c3493bd1c104c359377

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1bba306ff444b53cf07c3ffd4e674973ff20b0a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:02:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.142

Fri Feb 25 07:23:50 2022 +0000
Original commit date: Fri Feb 25 07:23:50 2022 +0000
Original commit hash: 1ceaf51f27b6926e4853555b6a3964b90235ed9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26b6de65416dbad686c0df40189b135cc4f20a73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.141

Thu Feb 24 13:12:06 2022 +0000
Original commit date: Thu Feb 24 13:12:06 2022 +0000
Original commit hash: cde456dac75854085de240f8b9dc70987049a9c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eaf6f018b5c68190d30f62e1a40fffe72d0ce72e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.140

Thu Feb 24 12:32:18 2022 +0000
Original commit date: Thu Feb 24 12:32:18 2022 +0000
Original commit hash: b09f959816e0f0f0d1ae84dcc25f364c05d5b236

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 336f91580fade3f9faf3430f1c281e6fdcd65774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.139

Thu Feb 24 09:17:41 2022 +0000
Original commit date: Thu Feb 24 09:17:41 2022 +0000
Original commit hash: 8ba7a71f4509f95264c48d0ebfe2a78dba127546

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc125dda7d91eea7eb52a85ba2dea2958c6ef7ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:42 2022 +0530 
-------------------------------------------------------------------------------- 
Configblock relative debug message reduce

Hsd-es-id: 15010772470
Original commit date: Tue Feb 22 22:52:51 2022 +0800
Change-Id: Id1d5e2d2e05d3be7fd892f9706c0657dbd657cfd
Original commit hash: 8151a23bb4f5c4629ef01c446927382a87022197

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.c
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 04c8a9dd9015621738c19ecbf5ed2d5310b4a0ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.138

Thu Feb 24 01:15:30 2022 +0000
Original commit date: Thu Feb 24 01:15:30 2022 +0000
Original commit hash: 167721454c855b768af2a50a808b0c6881de09e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4fd6ac914631824c0a988f4a3536376473cfb9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010756836][LPDDR5] LP5 BG mode update

[Feature Description]
LP5 BG mode update

[Resolution]
1. Update the DimmOut->Banks and DimmOut->BankGroups based on the LP5 bank mode.
BG mode: DimmOut->Banks = 4 and DimmOut->BankGroups = 4.
16B Mode: DimmOut->Banks = 16 and DimmOut->BankGroups = 1.
2. Program the CPGc bank mapping for LP5 BG mode.
3. Update the RD_WCK_ASYNC_GAP and WR_WCK_ASYNC_GAP if it's LP5 BG or 16B mode.
4. Update the tRDPDEN, tWRPDE, tRDPRE, tWRPRE, tREFSBRD, tMRR, tBPR2ACT.
5. Update tFAW for LP5x, tRRD for LP5x.
6. Update tWTR for LP5 BG mode.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
MC

Hsd-es-id: 15010756836
Original commit date: Sat Feb 19 00:15:02 2022 +0800
Change-Id: I97fc7870a8e618673d34ff8f5b37174a0e5a38e2
Original commit hash: 6db29646cf30e113de8b032d1a2efd1135474732

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 9f470fc92dd2f19edb6f2ffc220752dfba446c0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.137

Thu Feb 24 00:00:27 2022 +0000
Original commit date: Thu Feb 24 00:00:27 2022 +0000
Original commit hash: da4b0383f119d9119f9b29d1d5e0175b76d1376b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cd06e6c883ad79342b94760cfc092ac92bf6f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Optimize RunTime of Early Write Timing Centering 2D Training

[Issue]
    Early Write Timing Centering 2D taking more time during boot.

[RootCause]
    -> EWTC-2D is using WrTLp5 parameter for 1D sweep for each Vref
    -> WrTLp5 uses full range 0-1023 to find the eye. It is very large range for 2D Training.
    This takes longer runtime during boot.
[Resolution]
    -> Instead of WrTLp5, use WrT param for EWTC-2D.
    -> WrT uses -31 to +31 offset from initial center point

[Other Change]
    -> Increase stepsize to 2 for WrTLp5 (Weak Write Timing Centering)

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010718732
Original commit date: Mon Jan 31 09:37:40 2022 +0530
Change-Id: Ib495d469e649d477edb09991b91a2f907da5b92e
Original commit hash: e36c9eac89ca63fca3c0f76d7f250cdd3ab71740

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a9dc1e4671defe1f85ff439db2392d070819dad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.136

Wed Feb 23 13:40:57 2022 +0000
Original commit date: Wed Feb 23 13:40:57 2022 +0000
Original commit hash: b9d46c17f0cd94c2143232692bc8837803e522bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c6eaa899ee522e838430f2b02df479d031df9e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.135

Wed Feb 23 13:01:30 2022 +0000
Original commit date: Wed Feb 23 13:01:30 2022 +0000
Original commit hash: 598ecc067134ababff539da0fbb47bafc0c55fb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21135a7ca51b7e56af52baf2ba48fb2f0d891f66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.134

Wed Feb 23 11:47:34 2022 +0000
Original commit date: Wed Feb 23 11:47:34 2022 +0000
Original commit hash: c1a685cc28765e9e07e440f5dc19f300bb443f0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9430ad02f637fbc1ccbcc8e4aa220d66fca191af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015912809][ADL-N | DDR5 DDR4 LP5] Enable all CCC Pins

[Issue/Feature Description]
  Failure in ADL-N, Due to disabling unused CCC pin.

[Resolution]
  Unblock by enabling all the CCC pins.

[Impacted Area]
  ADL-N | DDR5 DDR4 LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015912809
Original commit date: Wed Feb 23 13:29:53 2022 +0530
Change-Id: Ibcc54459657c633d5ee665b47b15438b1d068ecd
Original commit hash: bac1c50a6d8260a85e08bfd0072388cbf89420f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6e877ec321f55e00397f96730e1b20e582862542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.133

Tue Feb 22 13:56:07 2022 +0000
Original commit date: Tue Feb 22 13:56:07 2022 +0000
Original commit hash: d7b253509a8dc2a8055f57fb3677f71296d8eb4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8eb8dbaf14835fec7b77943b3b22a7f1096cfce6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010717160][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins

[Feature Description]
  Disable unused CCC Buffer Pins.
  Disable CK1 & CS1 for 1 Rank Systems in DDR5.

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010717160
Original commit date: Wed Jan 19 10:40:51 2022 +0530
Change-Id: Ifb84b0562f14c7d6303e1c143da659e1d850136a
Original commit hash: 037ba01fa287b1c392d46ff3ccec8e3fe8985f29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d0835ee672f9c86b896c8221f9432d9f49e13112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.132

Tue Feb 22 05:49:21 2022 +0000
Original commit date: Tue Feb 22 05:49:21 2022 +0000
Original commit hash: 7fcb0dbc31a8eddb02dc2cbce559b7f5d194dda7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bea151ed5d858d2bb3e2e5790196629f37a71ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:01:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M | LP4 LP5] MRC cke configuration change for parts less than 9W TDP

[Feature Description]
  Update on top of Mrc 3.115
  Perf team requested to update max_pwdn_idle_counter  for 9W and less TDP parts
  9W or less TDP parts -> Program pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter to 1280 for ADL-M

[Resolution]
  Update the CSR value as the feature description

[Other Change]
  Skip programming of SpidLowPowerCtl.Bits.powerdown_latency = 0 while disabling LpMode

[Impacted Area]:
  ADL-M LP5 LP4

[Registers impacted]
  MC [x] PHY [] Both []

internal only:

Hsd-es-id: 16015768473
Original commit date: Tue Feb 8 13:35:58 2022 +0530
Change-Id: Ia80073a5a3d18f51501eb73c570ff6cac54f9ac4
Original commit hash: 95a3c37779c00aade46420881812f537d8cc1ff2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 463510b0945bb1d6f03258eff695284d0f8a99d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.131

Mon Feb 21 06:01:35 2022 +0000
Original commit date: Mon Feb 21 06:01:35 2022 +0000
Original commit hash: 1bf9594b8a61962648f42136e5e80175babe043e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57a0c5b91fd152548065944e9fdf8f47c7ec7de7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010634140]Skip Full MRC Training on "Coin-battery" Less Design

[Feature Description]
  When RTC power loss is occurs, Memory supposed to be re-trained.

[Resolution]
  PcdSaMiscDisableMrcRetrainingOnRtcPowerLoss
  0 = (Default) MRC memory training is forced after RTC power loss
  1 = RTC power loss is ignored when determining MRC boot mode

Hsd-es-id: 15010634140
Original commit date: Sat Dec 25 21:40:05 2021 +0800
Change-Id: I8f3f702fe0cf8d886af7a32005c0c7afc9a678ec
Original commit hash: 007a0f229589347f869a9859e3c43ac0101d6014

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

================================================================================ 
Commit: 2288a2ac4c1ce70e46d3131692d48deddd1f9907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.130

Sat Feb 19 15:36:20 2022 +0000
Original commit date: Sat Feb 19 15:36:20 2022 +0000
Original commit hash: b63624d484a59b1078d1b7dbf4de6a354cc999cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 887a8644162e649cb42e8b7c41971157847f71f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010755214][LPDDR5] Disable write 0 for BG mode.

[Feature Description]
Disable write 0 for BG mode.

[Resolution]
Disable write 0 for BG mode.

[Impacted Area]
LPDDR5 write 0

[Register Impacted]
MC

Hsd-es-id: 15010755214
Original commit date: Fri Feb 18 19:41:44 2022 +0800
Change-Id: I2d5f637155e419b5491693c27a22ac5ffcc70eb3
Original commit hash: 1efa39573605fe31159bc06b550b87460c2e72ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b3f44208a16c4b911903ba89c186c03fdc77ed15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.129

Sat Feb 19 12:26:47 2022 +0000
Original commit date: Sat Feb 19 12:26:47 2022 +0000
Original commit hash: 4debd782560cf75b4e7daac420169fb3a4ca9d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ec8e0b23b4ae124b13722c7c9ec3f709c7c6923c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010751929][ADLN]: use PcdAdlNSupport to isolate adln code

[Changes]
use PcdAdlNSupport macro to not build adln code to other platform
thus saves about 2k in final image.

[Impact]
Bios, MiniBios.

Hsd-es-id: 15010751929
Original commit date: Thu Feb 17 14:27:45 2022 +0800
Change-Id: I5a6f42097ff2ac9a513c8f7d8675fd99870afa49
Original commit hash: c97ca5bb677fda5e0bf0322a7003c99279c03009

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2143008402007cd2df2d0543b11779225119ca10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Update BIOS Version to 3113_00

Hsd-es-id: N/A
Original commit date: Wed Mar 9 13:02:51 2022 +0530
Change-Id: I6295e1be24333c979eabe6e6de813b0da6c51096
Original commit hash: 7bc3b4f02ddd3465efba44aacb2514b707ecfb2e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a96c017cec657d4ee9baba81c37792d2ce27811c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Remove B14 Gpio Config which is configured as high

removed the wrong B14 GPIO Pin config which is configured as high for LP5

Hsd-es-id: 22014752753
Original commit date: Fri Mar 4 00:50:15 2022 -0800
Change-Id: I17dff12be62371276744c4c3be31977a6293b4ed
Original commit hash: 032285aac94cf74e186d5b4d41fcf38f2f1dcc25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 57271e6cdaafa3e5dec7429fdfa81a4b0f8fdf14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Remove USB X2 support

ADL-P/M/N does not require X2 support.
1. 0x8EA0:  HOST_CTRL_SSP_TUNNELING_REG.Bit9 = 1'b1
2. 0x8EB0: HOST_CTRL_SSP_PORT_CONFIG.X2_DISABLE = 32'hFFFFFFFF

Hsd-es-id: 18020980121
Original commit date: Thu Jan 20 12:17:28 2022 +0100
Change-Id: I6cb88204d0f4e9238c3cf23878e644d3651584fa
Original commit hash: 2a10d609f7fc19ae9f1d5c72d057d66b16372821

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 377e52c584fa4af2cdc8f91ac2d7873cef019bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041b

Hsd-es-id: 16016019503
Original commit date: Tue Mar 8 15:00:29 2022 +0530
Change-Id: I7583efa9b52d01e58929e88e9a9a6e07074d94ef
Original commit hash: 574617b2d6c76fe2984ad08a96428b86abfb7ac4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 805d3da697b702267ee96ce7a5ec6fb2ac2e4c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:25 2022 +0530 
-------------------------------------------------------------------------------- 
Bluetooth LE Audio support

Add option to configure BT Low Energy over feature mask.

Hsd-es-id: 18020909658
Original commit date: Thu Mar 3 13:07:49 2022 +0100
Change-Id: I0f9903ef2ad0cfad303f8677ed58feca7641cd42
Original commit hash: f6c7334add024ef4bb69aba506fd2d92a654449a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl

================================================================================ 
Commit: 6c42e2c3ce0822e5690881a78fad4c9f13fbf91c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P682 45W] Using F3 to load BIOS defaults disables TDC IRMS, sets TDC Time Window to 1 sec, and changes TDC Current Limit to 93A for compute domain

Fix Irms default value for enable

Hsd-es-id: 16016003142
Original commit date: Mon Mar 7 15:35:53 2022 +0800
Change-Id: I9e80067a14746bd7b6aeb3ebf814a8ed2163c4be
Original commit hash: bfd89790fd74a41b6cc83d7f77c9dd03a320f3c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: e35a7373aac1d0c10c624cd9746e6c0e444a3657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fix build failure when PcdAcpiDebugEnableFlag set to FALSE

Hsd-es-id: 16015964454
Original commit date: Fri Feb 25 15:46:02 2022 +0530
Change-Id: I6b2944d3c8846cb9794b581fb99e415b97658a15
Original commit hash: 5953ffb9f1095d7951943176f50384eda2b1e43f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
ClientOneSiliconPkg/Include/AcpiDebug.h
ClientOneSiliconPkg/Library/AcpiDebugLib/AcpiAssert.asl

================================================================================ 
Commit: f08dcbb871d0408a097bf2ff5559cf77260caac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Fixing the uninitialized variable.

DetectTimer is not initialized and  unknown value is used.

Hsd-es-id: 14016189185
Original commit date: Wed Mar 2 14:17:58 2022 +0530
Change-Id: I5f237153bdc49b267ccda5da8bba06419c4e5800
Original commit hash: ade8851fb1a11ae55d53b34bd5ae1bfbdd04b289

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 1e9f17de44e81dfb6295e4027f2d65b3bdd8e5c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix the build failure with PcdCapsuleEnable set to 0

[Description]
When gPlatformModuleTokenSpaceGuid.PcdCapsuleEnable is set
to 0 would get build failure.
In PlatformCommonLib.dsc file attempts to access the library
PlatformFvAddressLib which not present in ADL codebase.

[Changes]
1. Remove the PlatformFvAddressLib in PlatformCommonLib.dsc.

[Impacted Platforms]
ADL
RPL

Hsd-es-id: 14016054726
Original commit date: Mon Feb 21 14:57:23 2022 +0800
Change-Id: Iaf09d25d74d9abb7ae749579bfb044a28359379c
Original commit hash: 0ca48532eb5494984fcec68e016fdec8fbc90bfc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: c30aa3127e1d3bf971f786e266259fab6dc2e8c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:08 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: ADL-P RVP with Celeron CPU stops during POST at POST CODE 0xA5F - Part2

Fix F3 Restore Default issue

Hsd-es-id: 16015801281
Original commit date: Sat Feb 26 02:46:17 2022 +0800
Change-Id: I79780bf9b134ac632e3ee9622143b52188ba601e
Original commit hash: 4ea431d61f9e415f68969b70766bd96f7bf177c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 4c0eca6db5dc4e23d262205804ec73e89b5bdc7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:04 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: ADL-P RVP with Celeron CPU stops during POST at POST CODE 0xA5F.

For the CPU which doesn't support TURBO MODE
Set the boot frequency to Max Non-Turbo Frequency and disable Turbo Mode by default
This fix has to be cooperated with Pcode/Ucode fix
related HSD : 1309294935

Hsd-es-id: 16015801281
Original commit date: Fri Feb 18 16:31:47 2022 +0800
Change-Id: Id98b71ff4484e797504614881fa2d1ef2b48bb34
Original commit hash: 3aecdb998c5a265fac51293a9b98d4158973eefd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 731a4212a448c6d690ca1966b0734d7d96c661e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 31 16:00:01 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiConnectionManager: Insert a check to bypass the NiC clean that assers when theres only 1 NiC in the list.

    This assert occurs in PBA OCR WLAN flows due to AMT only passing the one NiC.

Hsd-es-id: 16015883075
Original commit date: Tue Feb 15 15:44:01 2022 -0800
Change-Id: I7cdfb877f2d9419c98e19c290918a2a8dbe75d5c
Original commit hash: d463edb6184e7fc337d42e929d6e996118735de7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
