m255
K4
z2
!s11f MIXED_VERSIONS
!s11e vcom 2019.3_2 2019.09, Sep 24 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/jpans/ChipDesignandVerification
T_opt
!s110 1666703338
V6Q`9KO;O:a4CPIP[gnIU41
Z1 04 3 4 work Top fast 0
=1-00163eb0e495-6357dfe9-cc922-13e1e2
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OE;O;2019.3_2;69
R0
T_opt1
!s110 1666702210
VmS>0nP6LC_lHQk<JQ:@5I0
R1
=1-00163eb0e495-6357db82-51b6d-13dbea
o-quiet -auto_acc_if_foreign -work work
R2
n@_opt1
R3
R0
Ealu
Z4 w1666528838
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 -1
Z7 d/home/jpans/ChipDesignandVerification/ALU_OO
Z8 8/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd
Z9 F/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd
l0
L16
V1M6lGWAjgoJEgYV1ed6N[1
!s100 ]`ECcUN]c29^OIXRQi1;53
Z10 OE;C;2019.3_2;69
32
Z11 !s110 1667483484
!i10b 1
Z12 !s108 1667483484.000000
Z13 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd|
Z14 !s107 /home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd|
!i113 0
Z15 o-work work -2002 -explicit
Z16 tExplicit 1 CvgOpt 0
Abehavioural
R5
R6
DEx4 work 3 alu 0 22 1M6lGWAjgoJEgYV1ed6N[1
!i122 -1
l38
L27
VV^4FXM1zeK`;?280o]HB<0
!s100 >dYVXNe@9gOJBXmh[gZDa1
R10
32
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Xdriver_sv_unit
Z17 !s115 ALU_iface
Z18 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R11
V[mj;ADT9C30L_@_[<277K3
r1
!s85 0
!i10b 1
!s100 =HYamIW6eY;QHHMk_J>P`3
I[mj;ADT9C30L_@_[<277K3
!i103 1
S1
R7
Z19 w1666706976
8/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv
Z20 Ftransaction.sv
!i122 -1
L0 3
Z21 OE;L;2019.3_2;69
31
R12
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv|
!i113 0
Z22 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
Xenvironment_sv_unit
Z23 !s115 gbprocessor_iface
R17
R18
!i10b 1
!s100 2K^;<ceFgeGJmLCUUC1FZ2
I;Q_gh_S@c>X?1O[ANh@^N3
V;Q_gh_S@c>X?1O[ANh@^N3
!i103 1
S1
R7
w1666706611
8/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv
Z24 Fgenerator.sv
R20
Fdriver.sv
Fmonitor.sv
!i122 -1
L0 1
R21
31
!s108 1666706617.000000
!s107 monitor.sv|driver.sv|transaction.sv|generator.sv|/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv|
!i113 0
R22
R2
vgbprocessor
R18
Z25 !s110 1667483485
!i10b 1
!s100 kMzQk:G9E;gV:]^^Ni[o>2
!s11b `SIAO:Q@CSnFLd1E[B;YH2
IRk]DB<XP>5>3R4OdLRlW^2
Z26 VDg1SIo80bB@j0V0VzS_@n1
S1
R7
Z27 w1666528211
8/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv
!i122 -1
L0 14
R21
r1
!s85 0
31
Z28 !s108 1667483485.000000
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv|
!i113 0
R22
R2
Ygbprocessor_iface
R18
R11
!i10b 1
!s100 E?U:mHXGc2TN`PYQ_:JKc0
!s11b _WzB=171O=D1H]S[3=Ck62
IoLNj^lg5DZLCB`55o]gY41
R26
S1
R7
R27
8/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv
!i122 -1
L0 5
R21
r1
!s85 0
31
R12
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv|
!i113 0
R22
R2
Xgenerator_sv_unit
R18
R25
V5:aj`@D9>4<PMGzRhmz^l0
r1
!s85 0
!i10b 1
!s100 1c9bgWRdBl[I9d_eW>S071
I5:aj`@D9>4<PMGzRhmz^l0
!i103 1
S1
R7
Z29 w1667483377
8/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv
R20
!i122 -1
L0 3
R21
31
R28
!s107 transaction.sv|/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/generator.sv|
!i113 0
R22
R2
Xmonitor_sv_unit
R23
R18
R11
VY;WgB48IEKkYzRXjNBH3L0
r1
!s85 0
!i10b 1
!s100 nP5kX_39FchgHf;X]2lic2
IY;WgB48IEKkYzRXjNBH3L0
!i103 1
S1
R7
R27
8/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv
!i122 -1
L0 1
R21
31
R12
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv|
!i113 0
R22
R2
4test
R18
!i10b 1
!s100 kS28acX[H29A:2dB^H_bc3
I2QPUz:eFfalmn2c;`;VC31
R26
!s105 test_sv_unit
S1
R7
w1666703849
Z30 8/home/jpans/ChipDesignandVerification/ALU_OO/test.sv
Z31 F/home/jpans/ChipDesignandVerification/ALU_OO/test.sv
!i122 -1
L0 3
R21
31
Z32 !s108 1667483444.000000
Z33 !s107 transaction.sv|generator.sv|/home/jpans/ChipDesignandVerification/ALU_OO/test.sv|
Z34 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/test.sv|
!i113 0
R22
R2
Xtest_sv_unit
R18
!s110 1667483444
VJLciRlmgM5;3VzT]CG7mX0
r1
!s85 0
!i10b 1
!s100 HG^8QYo]Wj565I3KhMZTj2
IJLciRlmgM5;3VzT]CG7mX0
!i103 1
S1
R7
R29
R30
R31
R24
R20
!i122 -1
L0 3
R21
31
R32
R33
R34
!i113 0
R22
R2
vTop
R18
R25
!i10b 1
!s100 Ym8k@0m[kEXzK5EmQPnJG2
!s11b Z`184hGnfIK0`eQ[^N[Y=0
I3VUAGXKcIlD@l>RIbfZ6R2
R26
S1
R7
w1666703415
8/home/jpans/ChipDesignandVerification/ALU_OO/Top.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/Top.sv
!i122 -1
L0 5
R21
r1
!s85 0
31
R28
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/Top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/Top.sv|
!i113 0
R22
R2
n@top
Xtransaction_sv_unit
R18
R25
V11><lYV^GioDBU8kjlazl3
r1
!s85 0
!i10b 1
!s100 S[gbhgRfhiJUR4]7<:I?80
I11><lYV^GioDBU8kjlazl3
!i103 1
S1
R7
R19
8/home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv
!i122 -1
L0 3
R21
31
R28
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/transaction.sv|
!i113 0
R22
R2
