 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sha256
Version: R-2020.09-SP5
Date   : Thu Feb  1 20:42:48 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: sha256_ctrl_reg_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: ready (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  sha256_ctrl_reg_reg_1_/CLK (DFFPOSX1)                   0.00 #     0.00 r
  sha256_ctrl_reg_reg_1_/Q (DFFPOSX1)                     0.11       0.11 f
  U5615/Y (NOR2X1)                                        0.03       0.14 r
  ready (out)                                             0.00       0.14 r
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
