Source Block: hdl/library/common/ad_gt_channel_1.v@245:255@HdlStmAssign
                      (rx_rate_p_s == 3'd4) ? 8'h08 :
                      (rx_rate_p_s == 3'd5) ? 8'h10 : 8'h00;

  // pll locked

  assign rx_pll_locked = (rx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;
  assign tx_pll_locked = (tx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;

  generate
  if (GTH_GTX_N == 0) begin
  assign rx_sys_clk_sel_s = rx_sys_clk_sel;

Diff Content:
- 250   assign rx_pll_locked = (rx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_gt_channel_1.v@246:256
                      (rx_rate_p_s == 3'd5) ? 8'h10 : 8'h00;

  // pll locked

  assign rx_pll_locked = (rx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;
  assign tx_pll_locked = (tx_sys_clk_sel == 2'd3) ? qpll_locked : cpll_locked_s;

  generate
  if (GTH_GTX_N == 0) begin
  assign rx_sys_clk_sel_s = rx_sys_clk_sel;
  assign tx_sys_clk_sel_s = tx_sys_clk_sel;

