<html>
<head>
<title>writeReg</title>
<meta name='robots' content='noindex,nofollow'>
<meta name='generator' content='GLOBAL-5.7.1'>
</head>
<body text='#191970' bgcolor='#f5f5dc' vlink='gray'>
<pre>
<a href='../S/50.html#L35'>writeReg</a>           35 cbench/oflops/pkt_gen/common/nf2util.h int writeReg(struct nf2device *nf2, unsigned reg, unsigned val);
<a href='../S/51.html#L134'>writeReg</a>          134 cbench/oflops/pkt_gen/pkt_gen.c   writeReg(&amp;nf2, PKT_GEN_CTRL_ENABLE_REG,  0x00);
<a href='../S/51.html#L143'>writeReg</a>          143 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, (OQ_QUEUE_0_CTRL_REG + i*queue_addr_offset), 0x00);
<a href='../S/51.html#L149'>writeReg</a>          149 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, (OQ_QUEUE_0_ADDR_LO_REG + (i*2)*queue_addr_offset), curr_addr);
<a href='../S/51.html#L150'>writeReg</a>          150 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, (OQ_QUEUE_0_ADDR_HI_REG + (i*2)*queue_addr_offset), curr_addr + XMIT_QUEUE_SIZE - 1);
<a href='../S/51.html#L151'>writeReg</a>          151 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, (OQ_QUEUE_0_CTRL_REG + (i*2)*queue_addr_offset), 0x02);
<a href='../S/51.html#L155'>writeReg</a>          155 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2,OQ_QUEUE_0_ADDR_LO_REG + (i*2+1)*queue_addr_offset, curr_addr);
<a href='../S/51.html#L156'>writeReg</a>          156 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2,OQ_QUEUE_0_ADDR_HI_REG + (i*2+1)*queue_addr_offset, curr_addr+rx_queue_size-1);
<a href='../S/51.html#L157'>writeReg</a>          157 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2,OQ_QUEUE_0_CTRL_REG + (i*2+1)*queue_addr_offset, 0x02);
<a href='../S/51.html#L164'>writeReg</a>          164 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, OQ_QUEUE_0_ADDR_LO_REG + (i + 2*NUM_PORTS)*queue_addr_offset, curr_addr);
<a href='../S/51.html#L165'>writeReg</a>          165 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, OQ_QUEUE_0_ADDR_HI_REG + (i + 2*NUM_PORTS)*queue_addr_offset, curr_addr + ((i == 3)?  
<a href='../S/51.html#L167'>writeReg</a>          167 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2,OQ_QUEUE_0_CTRL_REG + (i+2*NUM_PORTS)*queue_addr_offset,  0x02);
<a href='../S/51.html#L216'>writeReg</a>          216 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2,sram_addr + 0x0, *((uint32_t *)(data + 4*i)));
<a href='../S/51.html#L217'>writeReg</a>          217 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2,sram_addr + 0x4, *((uint32_t *)(data + 4*(i + 1))));
<a href='../S/51.html#L218'>writeReg</a>          218 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2,sram_addr + 0x8, *((uint32_t *)(data + 4*(i + 2))));
<a href='../S/51.html#L243'>writeReg</a>          243 cbench/oflops/pkt_gen/pkt_gen.c     writeReg(&amp;nf2, OQ_QUEUE_0_CTRL_REG + (i + 2 * NUM_PORTS) * queue_addr_offset, 0x0);
<a href='../S/51.html#L245'>writeReg</a>          245 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, RATE_LIMIT_0_CTRL_REG + 2 * i * rate_limit_offset, 0x0);
<a href='../S/51.html#L247'>writeReg</a>          247 cbench/oflops/pkt_gen/pkt_gen.c     writeReg (&amp;nf2, RATE_LIMIT_0_CTRL_REG + (2*i + 1) * rate_limit_offset, 0x0);
<a href='../S/51.html#L251'>writeReg</a>          251 cbench/oflops/pkt_gen/pkt_gen.c   writeReg(&amp;nf2, OQ_QUEUE_0_CTRL_REG + (3 + 2 * NUM_PORTS) * queue_addr_offset, 0x1);
<a href='../S/51.html#L252'>writeReg</a>          252 cbench/oflops/pkt_gen/pkt_gen.c   writeReg(&amp;nf2, OQ_QUEUE_0_MAX_ITER_REG + (3 + 2 * NUM_PORTS) * queue_addr_offset, 1);
<a href='../S/51.html#L264'>writeReg</a>          264 cbench/oflops/pkt_gen/pkt_gen.c   writeReg(&amp;nf2, PKT_GEN_CTRL_ENABLE_REG,  drop | 0xF);
<a href='../S/51.html#L269'>writeReg</a>          269 cbench/oflops/pkt_gen/pkt_gen.c   writeReg(&amp;nf2, PKT_GEN_CTRL_ENABLE_REG, 0x0);
<a href='../S/51.html#L272'>writeReg</a>          272 cbench/oflops/pkt_gen/pkt_gen.c     writeReg(&amp;nf2, DELAY_RESET_REG, 1);
<a href='../S/229.html#L343'>writeReg</a>          343 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, CPCI_REG_CTRL, val);
<a href='../S/229.html#L363'>writeReg</a>          363 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, WDT_ENABLE_FLG_REG, enable_status);
<a href='../S/229.html#L388'>writeReg</a>          388 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev,
<a href='../S/229.html#L394'>writeReg</a>          394 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev,
<a href='../S/229.html#L400'>writeReg</a>          400 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev,
<a href='../S/229.html#L407'>writeReg</a>          407 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev,
<a href='../S/229.html#L410'>writeReg</a>          410 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_PKTS_HIT_0_REG + (4 * row),
<a href='../S/229.html#L412'>writeReg</a>          412 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev,
<a href='../S/229.html#L415'>writeReg</a>          415 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_WRITE_ADDR_REG, row);
<a href='../S/229.html#L438'>writeReg</a>          438 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, SRAM_BASE_ADDR + index
<a href='../S/229.html#L445'>writeReg</a>          445 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, SRAM_BASE_ADDR + index
<a href='../S/229.html#L452'>writeReg</a>          452 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, SRAM_BASE_ADDR + index
<a href='../S/229.html#L485'>writeReg</a>          485 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_READ_ADDR_REG, row);
<a href='../S/229.html#L497'>writeReg</a>          497 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_CMP_0_REG
<a href='../S/229.html#L502'>writeReg</a>          502 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_CMP_MASK_0_REG
<a href='../S/229.html#L507'>writeReg</a>          507 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_ACTION_0_REG
<a href='../S/229.html#L511'>writeReg</a>          511 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev,
<a href='../S/229.html#L514'>writeReg</a>          514 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_PKTS_HIT_0_REG + (4 * row),
<a href='../S/229.html#L516'>writeReg</a>          516 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev,
<a href='../S/229.html#L519'>writeReg</a>          519 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_WRITE_ADDR_REG, row);
<a href='../S/229.html#L545'>writeReg</a>          545 cbench/openflow/hw-lib/nf2/nf2_drv.c 		writeReg(dev, SRAM_BASE_ADDR + index
<a href='../S/229.html#L620'>writeReg</a>          620 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_READ_ADDR_REG, row);
<a href='../S/229.html#L636'>writeReg</a>          636 cbench/openflow/hw-lib/nf2/nf2_drv.c 	writeReg(dev, OPENFLOW_WILDCARD_LOOKUP_READ_ADDR_REG, row);
<a href='../S/232.html#L31'>writeReg</a>           31 cbench/openflow/hw-lib/nf2/nf2util.h int writeReg(struct nf2device *nf2, unsigned reg, unsigned val);
</pre>
</body>
</html>
