<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.345</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.345</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.345</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.655</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.655</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.655</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.655</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>128</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>948</FF>
      <LATCH>0</LATCH>
      <LUT>284</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="fetching_decoding_ip" DISPNAME="inst" RTLNAME="fetching_decoding_ip">
      <SubModules count="3">control_s_axi_U grp_decode_fu_89 grp_fetch_fu_82</SubModules>
      <Resources BRAM="128" FF="948" LUT="284"/>
      <LocalResources FF="821" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="fetching_decoding_ip_control_s_axi" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="fetching_decoding_ip_control_s_axi">
      <Resources BRAM="128" FF="104" LUT="267"/>
      <LocalResources FF="104" LUT="78"/>
      <BindNode BINDTYPE="adapter" BRAM="128" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_decode_fu_89" DEPTH="1" TYPE="function" MODULENAME="decode" DISPNAME="grp_decode_fu_89" RTLNAME="fetching_decoding_ip_decode">
      <Resources FF="21" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fetch_fu_82" DEPTH="1" TYPE="function" MODULENAME="fetch" DISPNAME="grp_fetch_fu_82" RTLNAME="fetching_decoding_ip_fetch">
      <Resources FF="2" LUT="6"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.338" DATAPATH_LOGIC_DELAY="3.669" DATAPATH_NET_DELAY="2.669" ENDPOINT_PIN="ap_enable_reg_pp0_iter0_reg/D" LOGIC_LEVELS="4" MAX_FANOUT="1" SLACK="3.655" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_2_0_3/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_2_0_3" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_2_1_3" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_6" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
      <CELL NAME="ap_enable_reg_pp0_iter0_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="220"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.115" DATAPATH_LOGIC_DELAY="3.661" DATAPATH_NET_DELAY="2.454" ENDPOINT_PIN="grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[2]/D" LOGIC_LEVELS="4" MAX_FANOUT="8" SLACK="3.878" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="grp_decode_fu_89/d_i_type_write_assign_reg_92[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
      <CELL NAME="grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="84"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.906" DATAPATH_LOGIC_DELAY="3.661" DATAPATH_NET_DELAY="2.245" ENDPOINT_PIN="grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[1]/D" LOGIC_LEVELS="4" MAX_FANOUT="8" SLACK="4.087" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="grp_decode_fu_89/d_i_type_write_assign_reg_92[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="170"/>
      <CELL NAME="grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="84"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.885" DATAPATH_LOGIC_DELAY="3.669" DATAPATH_NET_DELAY="2.216" ENDPOINT_PIN="grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[0]/D" LOGIC_LEVELS="4" MAX_FANOUT="8" SLACK="4.108" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="84"/>
      <CELL NAME="control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="170"/>
      <CELL NAME="grp_decode_fu_89/d_i_type_write_assign_reg_92_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="84"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="4.859" DATAPATH_LOGIC_DELAY="3.545" DATAPATH_NET_DELAY="1.314" ENDPOINT_PIN="control_s_axi_U/rdata_reg[1]/D" LOGIC_LEVELS="3" MAX_FANOUT="1" SLACK="5.134" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="577"/>
      <CELL NAME="control_s_axi_U/int_code_ram/rdata[1]_i_2" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/int_code_ram/rdata[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="170"/>
      <CELL NAME="control_s_axi_U/rdata_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="218"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/fetching_decoding_ip_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/fetching_decoding_ip_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/fetching_decoding_ip_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/fetching_decoding_ip_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/fetching_decoding_ip_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fetching_decoding_ip_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Nov 21 22:04:03 +0800 2023"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="fetching_decoding_ip"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

