// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_alignedtoline_per_layer_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        points_address0,
        points_ce0,
        points_q0,
        points_address1,
        points_ce1,
        points_q1,
        num_points_address0,
        num_points_ce0,
        num_points_q0,
        num_points_address1,
        num_points_ce1,
        num_points_q1,
        p_read,
        z_top,
        leftRight,
        init_patch_0_address0,
        init_patch_0_ce0,
        init_patch_0_we0,
        init_patch_0_d0,
        init_patch_1_address0,
        init_patch_1_ce0,
        init_patch_1_we0,
        init_patch_1_d0,
        init_patch_2_address0,
        init_patch_2_ce0,
        init_patch_2_we0,
        init_patch_2_d0,
        init_patch_3_address0,
        init_patch_3_ce0,
        init_patch_3_we0,
        init_patch_3_d0,
        init_patch_4_address0,
        init_patch_4_ce0,
        init_patch_4_we0,
        init_patch_4_d0,
        init_patch_5_address0,
        init_patch_5_ce0,
        init_patch_5_we0,
        init_patch_5_d0,
        init_patch_6_address0,
        init_patch_6_ce0,
        init_patch_6_we0,
        init_patch_6_d0,
        init_patch_7_address0,
        init_patch_7_ce0,
        init_patch_7_we0,
        init_patch_7_d0,
        init_patch_8_address0,
        init_patch_8_ce0,
        init_patch_8_we0,
        init_patch_8_d0,
        init_patch_9_address0,
        init_patch_9_ce0,
        init_patch_9_we0,
        init_patch_9_d0,
        init_patch_10_address0,
        init_patch_10_ce0,
        init_patch_10_we0,
        init_patch_10_d0,
        init_patch_11_address0,
        init_patch_11_ce0,
        init_patch_11_we0,
        init_patch_11_d0,
        init_patch_12_address0,
        init_patch_12_ce0,
        init_patch_12_we0,
        init_patch_12_d0,
        init_patch_13_address0,
        init_patch_13_ce0,
        init_patch_13_we0,
        init_patch_13_d0,
        init_patch_14_address0,
        init_patch_14_ce0,
        init_patch_14_we0,
        init_patch_14_d0,
        init_patch_15_address0,
        init_patch_15_ce0,
        init_patch_15_we0,
        init_patch_15_d0,
        i_offset,
        lbVal_constprop_i,
        lbVal_constprop_o,
        lbVal_constprop_o_ap_vld,
        rbVal_constprop_i,
        rbVal_constprop_o,
        rbVal_constprop_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 45'd1;
parameter    ap_ST_fsm_state2 = 45'd2;
parameter    ap_ST_fsm_state3 = 45'd4;
parameter    ap_ST_fsm_state4 = 45'd8;
parameter    ap_ST_fsm_state5 = 45'd16;
parameter    ap_ST_fsm_state6 = 45'd32;
parameter    ap_ST_fsm_state7 = 45'd64;
parameter    ap_ST_fsm_state8 = 45'd128;
parameter    ap_ST_fsm_state9 = 45'd256;
parameter    ap_ST_fsm_state10 = 45'd512;
parameter    ap_ST_fsm_state11 = 45'd1024;
parameter    ap_ST_fsm_state12 = 45'd2048;
parameter    ap_ST_fsm_state13 = 45'd4096;
parameter    ap_ST_fsm_state14 = 45'd8192;
parameter    ap_ST_fsm_state15 = 45'd16384;
parameter    ap_ST_fsm_state16 = 45'd32768;
parameter    ap_ST_fsm_state17 = 45'd65536;
parameter    ap_ST_fsm_state18 = 45'd131072;
parameter    ap_ST_fsm_state19 = 45'd262144;
parameter    ap_ST_fsm_state20 = 45'd524288;
parameter    ap_ST_fsm_state21 = 45'd1048576;
parameter    ap_ST_fsm_state22 = 45'd2097152;
parameter    ap_ST_fsm_state23 = 45'd4194304;
parameter    ap_ST_fsm_state24 = 45'd8388608;
parameter    ap_ST_fsm_state25 = 45'd16777216;
parameter    ap_ST_fsm_state26 = 45'd33554432;
parameter    ap_ST_fsm_state27 = 45'd67108864;
parameter    ap_ST_fsm_state28 = 45'd134217728;
parameter    ap_ST_fsm_state29 = 45'd268435456;
parameter    ap_ST_fsm_state30 = 45'd536870912;
parameter    ap_ST_fsm_state31 = 45'd1073741824;
parameter    ap_ST_fsm_state32 = 45'd2147483648;
parameter    ap_ST_fsm_state33 = 45'd4294967296;
parameter    ap_ST_fsm_state34 = 45'd8589934592;
parameter    ap_ST_fsm_state35 = 45'd17179869184;
parameter    ap_ST_fsm_state36 = 45'd34359738368;
parameter    ap_ST_fsm_state37 = 45'd68719476736;
parameter    ap_ST_fsm_state38 = 45'd137438953472;
parameter    ap_ST_fsm_state39 = 45'd274877906944;
parameter    ap_ST_fsm_state40 = 45'd549755813888;
parameter    ap_ST_fsm_state41 = 45'd1099511627776;
parameter    ap_ST_fsm_state42 = 45'd2199023255552;
parameter    ap_ST_fsm_state43 = 45'd4398046511104;
parameter    ap_ST_fsm_state44 = 45'd8796093022208;
parameter    ap_ST_fsm_state45 = 45'd17592186044416;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] points_address0;
output   points_ce0;
input  [127:0] points_q0;
output  [11:0] points_address1;
output   points_ce1;
input  [127:0] points_q1;
output  [2:0] num_points_address0;
output   num_points_ce0;
input  [31:0] num_points_q0;
output  [2:0] num_points_address1;
output   num_points_ce1;
input  [31:0] num_points_q1;
input  [31:0] p_read;
input  [31:0] z_top;
input  [0:0] leftRight;
output  [2:0] init_patch_0_address0;
output   init_patch_0_ce0;
output   init_patch_0_we0;
output  [95:0] init_patch_0_d0;
output  [2:0] init_patch_1_address0;
output   init_patch_1_ce0;
output   init_patch_1_we0;
output  [95:0] init_patch_1_d0;
output  [2:0] init_patch_2_address0;
output   init_patch_2_ce0;
output   init_patch_2_we0;
output  [95:0] init_patch_2_d0;
output  [2:0] init_patch_3_address0;
output   init_patch_3_ce0;
output   init_patch_3_we0;
output  [95:0] init_patch_3_d0;
output  [2:0] init_patch_4_address0;
output   init_patch_4_ce0;
output   init_patch_4_we0;
output  [95:0] init_patch_4_d0;
output  [2:0] init_patch_5_address0;
output   init_patch_5_ce0;
output   init_patch_5_we0;
output  [95:0] init_patch_5_d0;
output  [2:0] init_patch_6_address0;
output   init_patch_6_ce0;
output   init_patch_6_we0;
output  [95:0] init_patch_6_d0;
output  [2:0] init_patch_7_address0;
output   init_patch_7_ce0;
output   init_patch_7_we0;
output  [95:0] init_patch_7_d0;
output  [2:0] init_patch_8_address0;
output   init_patch_8_ce0;
output   init_patch_8_we0;
output  [95:0] init_patch_8_d0;
output  [2:0] init_patch_9_address0;
output   init_patch_9_ce0;
output   init_patch_9_we0;
output  [95:0] init_patch_9_d0;
output  [2:0] init_patch_10_address0;
output   init_patch_10_ce0;
output   init_patch_10_we0;
output  [95:0] init_patch_10_d0;
output  [2:0] init_patch_11_address0;
output   init_patch_11_ce0;
output   init_patch_11_we0;
output  [95:0] init_patch_11_d0;
output  [2:0] init_patch_12_address0;
output   init_patch_12_ce0;
output   init_patch_12_we0;
output  [95:0] init_patch_12_d0;
output  [2:0] init_patch_13_address0;
output   init_patch_13_ce0;
output   init_patch_13_we0;
output  [95:0] init_patch_13_d0;
output  [2:0] init_patch_14_address0;
output   init_patch_14_ce0;
output   init_patch_14_we0;
output  [95:0] init_patch_14_d0;
output  [2:0] init_patch_15_address0;
output   init_patch_15_ce0;
output   init_patch_15_we0;
output  [95:0] init_patch_15_d0;
input  [2:0] i_offset;
input  [31:0] lbVal_constprop_i;
output  [31:0] lbVal_constprop_o;
output   lbVal_constprop_o_ap_vld;
input  [31:0] rbVal_constprop_i;
output  [31:0] rbVal_constprop_o;
output   rbVal_constprop_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] points_address0;
reg points_ce0;
reg[11:0] points_address1;
reg points_ce1;
reg[2:0] num_points_address0;
reg num_points_ce0;
reg num_points_ce1;
reg[2:0] init_patch_0_address0;
reg init_patch_0_ce0;
reg init_patch_0_we0;
reg[95:0] init_patch_0_d0;
reg[2:0] init_patch_1_address0;
reg init_patch_1_ce0;
reg init_patch_1_we0;
reg[95:0] init_patch_1_d0;
reg[2:0] init_patch_2_address0;
reg init_patch_2_ce0;
reg init_patch_2_we0;
reg[95:0] init_patch_2_d0;
reg[2:0] init_patch_3_address0;
reg init_patch_3_ce0;
reg init_patch_3_we0;
reg[95:0] init_patch_3_d0;
reg[2:0] init_patch_4_address0;
reg init_patch_4_ce0;
reg init_patch_4_we0;
reg[95:0] init_patch_4_d0;
reg[2:0] init_patch_5_address0;
reg init_patch_5_ce0;
reg init_patch_5_we0;
reg[95:0] init_patch_5_d0;
reg[2:0] init_patch_6_address0;
reg init_patch_6_ce0;
reg init_patch_6_we0;
reg[95:0] init_patch_6_d0;
reg[2:0] init_patch_7_address0;
reg init_patch_7_ce0;
reg init_patch_7_we0;
reg[95:0] init_patch_7_d0;
reg[2:0] init_patch_8_address0;
reg init_patch_8_ce0;
reg init_patch_8_we0;
reg[95:0] init_patch_8_d0;
reg[2:0] init_patch_9_address0;
reg init_patch_9_ce0;
reg init_patch_9_we0;
reg[95:0] init_patch_9_d0;
reg[2:0] init_patch_10_address0;
reg init_patch_10_ce0;
reg init_patch_10_we0;
reg[95:0] init_patch_10_d0;
reg[2:0] init_patch_11_address0;
reg init_patch_11_ce0;
reg init_patch_11_we0;
reg[95:0] init_patch_11_d0;
reg[2:0] init_patch_12_address0;
reg init_patch_12_ce0;
reg init_patch_12_we0;
reg[95:0] init_patch_12_d0;
reg[2:0] init_patch_13_address0;
reg init_patch_13_ce0;
reg init_patch_13_we0;
reg[95:0] init_patch_13_d0;
reg[2:0] init_patch_14_address0;
reg init_patch_14_ce0;
reg init_patch_14_we0;
reg[95:0] init_patch_14_d0;
reg[2:0] init_patch_15_address0;
reg init_patch_15_ce0;
reg init_patch_15_we0;
reg[95:0] init_patch_15_d0;
reg[31:0] lbVal_constprop_o;
reg lbVal_constprop_o_ap_vld;
reg[31:0] rbVal_constprop_o;
reg rbVal_constprop_o_ap_vld;

(* fsm_encoding = "none" *) reg   [44:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] get_radiiradii_address0;
reg    get_radiiradii_ce0;
wire   [31:0] get_radiiradii_q0;
wire   [31:0] grp_fu_1263_p3;
reg   [31:0] reg_1281;
wire    ap_CS_fsm_state10;
wire   [0:0] leftRight_read_read_fu_336_p2;
wire   [0:0] icmp_ln874_fu_1530_p2;
wire   [0:0] grp_fu_1243_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln874_1_fu_1542_p2;
reg   [31:0] grp_fu_1271_p4;
reg   [31:0] reg_1285;
wire   [31:0] grp_fu_1297_p2;
reg   [31:0] reg_1339;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln113_fu_1355_p1;
reg   [63:0] zext_ln113_reg_4612;
wire    ap_CS_fsm_state2;
wire   [32:0] ret_V_7_fu_1412_p2;
reg  signed [32:0] ret_V_7_reg_4670;
wire   [24:0] ret_V_6_fu_1418_p2;
reg   [24:0] ret_V_6_reg_4675;
wire   [57:0] r_V_2_fu_1430_p2;
reg   [57:0] r_V_2_reg_4680;
wire    ap_CS_fsm_state3;
reg   [0:0] tmp_11_reg_4685;
wire    ap_CS_fsm_state4;
wire   [184:0] grp_fu_1455_p2;
reg   [184:0] mul_ln1148_reg_4696;
wire    ap_CS_fsm_state6;
reg   [51:0] tmp_13_reg_4701;
wire   [184:0] sub_ln1148_fu_1471_p2;
reg   [184:0] sub_ln1148_reg_4707;
wire    ap_CS_fsm_state7;
reg   [31:0] projectionToRow_V_reg_4712;
wire    ap_CS_fsm_state8;
reg   [31:0] start_index_V_1_load_reg_4722;
wire   [0:0] grp_fu_1249_p3;
reg   [0:0] p_Result_9_reg_4744;
reg   [0:0] icmp_ln874_1_reg_4749;
reg   [0:0] icmp_ln885_1_reg_4753;
reg   [0:0] p_Result_13_reg_4757;
wire   [0:0] grp_fu_1333_p2;
reg   [0:0] icmp_ln908_1_reg_4762;
wire   [0:0] select_ln908_2_fu_1619_p3;
reg   [0:0] select_ln908_2_reg_4767;
wire   [10:0] trunc_ln893_1_fu_1627_p1;
reg   [10:0] trunc_ln893_1_reg_4772;
reg   [62:0] m_13_reg_4777;
wire    ap_CS_fsm_state13;
wire   [10:0] select_ln893_1_fu_1689_p3;
reg   [10:0] select_ln893_1_reg_4782;
wire   [0:0] icmp_ln1506_1_fu_1707_p2;
reg   [0:0] icmp_ln1506_1_reg_4787;
wire   [63:0] bitcast_ln734_1_fu_1745_p1;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln1506_fu_1750_p2;
reg   [0:0] icmp_ln1506_reg_4797;
wire   [0:0] and_ln1506_fu_1760_p2;
reg   [0:0] and_ln1506_reg_4802;
wire    ap_CS_fsm_state15;
wire   [31:0] start_index_V_2_fu_1816_p2;
reg   [31:0] start_index_V_2_reg_4811;
wire   [11:0] ret_51_fu_1844_p1;
reg   [11:0] ret_51_reg_4816;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln878_fu_1861_p2;
reg   [0:0] icmp_ln878_reg_4834;
wire   [8:0] trunc_ln1461_fu_1867_p1;
reg   [8:0] trunc_ln1461_reg_4838;
wire   [15:0] shl_ln3_fu_1877_p3;
reg   [15:0] shl_ln3_reg_4856;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg   [2:0] lshr_ln493_8_reg_4914;
reg   [2:0] lshr_ln493_9_reg_4919;
reg   [2:0] lshr_ln493_s_reg_4924;
reg   [2:0] lshr_ln493_10_reg_4929;
reg   [2:0] lshr_ln493_11_reg_4934;
reg   [2:0] lshr_ln493_12_reg_4939;
reg   [2:0] lshr_ln493_13_reg_4944;
reg   [2:0] lshr_ln493_14_reg_4949;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg   [0:0] icmp_ln908_reg_4994;
wire   [0:0] select_ln908_fu_2752_p3;
reg   [0:0] select_ln908_reg_4999;
wire   [10:0] trunc_ln893_fu_2760_p1;
reg   [10:0] trunc_ln893_reg_5004;
reg   [62:0] m_11_reg_5009;
wire    ap_CS_fsm_state26;
wire   [10:0] select_ln893_fu_2822_p3;
reg   [10:0] select_ln893_reg_5014;
wire   [0:0] icmp_ln1505_1_fu_2840_p2;
reg   [0:0] icmp_ln1505_1_reg_5019;
wire   [63:0] bitcast_ln734_fu_2878_p1;
wire    ap_CS_fsm_state27;
wire   [0:0] icmp_ln1505_fu_2883_p2;
reg   [0:0] icmp_ln1505_reg_5029;
wire   [31:0] start_index_V_fu_2899_p2;
wire    ap_CS_fsm_state28;
wire   [0:0] and_ln1505_fu_2893_p2;
wire   [11:0] trunc_ln1346_fu_2913_p1;
reg   [11:0] trunc_ln1346_reg_5042;
wire    ap_CS_fsm_state29;
wire   [11:0] ret_19_fu_2930_p1;
reg   [11:0] ret_19_reg_5060;
reg   [2:0] init_patch_0_addr_reg_5081;
reg   [2:0] init_patch_1_addr_reg_5086;
reg   [2:0] init_patch_2_addr_reg_5091;
reg   [2:0] init_patch_3_addr_reg_5096;
reg   [2:0] init_patch_4_addr_reg_5101;
wire   [15:0] shl_ln2_fu_2946_p3;
reg   [15:0] shl_ln2_reg_5106;
wire   [0:0] icmp_ln886_fu_2940_p2;
wire   [8:0] trunc_ln454_fu_2977_p1;
reg   [8:0] trunc_ln454_reg_5124;
wire   [8:0] empty_fu_3043_p1;
reg   [8:0] empty_reg_5152;
wire   [15:0] shl_ln1_fu_3053_p3;
reg   [15:0] shl_ln1_reg_5170;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
reg   [2:0] lshr_ln454_8_reg_5228;
reg   [2:0] lshr_ln454_9_reg_5233;
reg   [2:0] lshr_ln454_s_reg_5238;
reg   [2:0] lshr_ln454_10_reg_5243;
reg   [2:0] lshr_ln454_11_reg_5248;
reg   [2:0] lshr_ln454_12_reg_5253;
reg   [2:0] lshr_ln454_13_reg_5258;
reg   [2:0] lshr_ln454_14_reg_5263;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
reg   [2:0] lshr_ln446_8_reg_5338;
reg   [2:0] lshr_ln446_9_reg_5343;
reg   [2:0] lshr_ln446_s_reg_5348;
reg   [2:0] lshr_ln446_10_reg_5353;
reg   [2:0] lshr_ln446_11_reg_5358;
reg   [2:0] lshr_ln446_12_reg_5363;
reg   [2:0] lshr_ln446_13_reg_5368;
reg   [2:0] lshr_ln446_14_reg_5373;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire   [2:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_address0;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_ce0;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_d0;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_we0;
wire   [2:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_address1;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_ce1;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_d1;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_we1;
wire   [11:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_address0;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_ce0;
wire   [127:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_d0;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_we0;
wire   [11:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_address1;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_ce1;
wire   [127:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_d1;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_we1;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_left_bound;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_right_bound;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_index;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_value_o;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_lbVal_constprop_o;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value_fu_1214_rbVal_constprop_o;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_left_bound_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_right_bound_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_lbVal_constprop_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_rbVal_constprop_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_index_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_value_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready;
wire    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_idle;
reg    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_continue;
reg  signed [31:0] ap_phi_mux_lhs_5_phi_fu_1191_p8;
reg  signed [31:0] lhs_5_reg_1188;
reg  signed [31:0] lhs_reg_1201;
reg    grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_sync_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready;
wire    ap_sync_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done;
reg    ap_block_state9_on_subcall_done;
reg    ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready;
reg    ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done;
reg   [31:0] left_bound_V_fu_310;
reg   [31:0] right_bound_V_fu_314;
reg   [31:0] start_index_V_3_fu_302;
reg   [31:0] start_value_V_fu_306;
wire   [63:0] zext_ln471_fu_1811_p1;
wire   [63:0] zext_ln493_fu_1922_p1;
wire   [63:0] zext_ln493_1_fu_1971_p1;
wire   [63:0] zext_ln493_2_fu_2027_p1;
wire   [63:0] zext_ln493_3_fu_2073_p1;
wire   [63:0] zext_ln493_4_fu_2129_p1;
wire   [63:0] zext_ln493_5_fu_2175_p1;
wire   [63:0] zext_ln493_6_fu_2231_p1;
wire   [63:0] zext_ln493_7_fu_2277_p1;
wire   [63:0] zext_ln493_8_fu_2522_p1;
wire   [63:0] zext_ln493_9_fu_2539_p1;
wire   [63:0] zext_ln493_10_fu_2566_p1;
wire   [63:0] zext_ln493_11_fu_2583_p1;
wire   [63:0] zext_ln493_12_fu_2610_p1;
wire   [63:0] zext_ln493_13_fu_2627_p1;
wire   [63:0] zext_ln493_14_fu_2654_p1;
wire   [63:0] zext_ln493_15_fu_2665_p1;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln454_fu_2989_p1;
wire   [63:0] zext_ln454_1_fu_3038_p1;
wire   [63:0] zext_ln446_fu_3098_p1;
wire   [63:0] zext_ln446_1_fu_3147_p1;
wire   [63:0] zext_ln454_2_fu_3203_p1;
wire   [63:0] zext_ln454_3_fu_3249_p1;
wire   [63:0] zext_ln454_4_fu_3305_p1;
wire   [63:0] zext_ln454_5_fu_3351_p1;
wire   [2:0] init_patch_5_addr_1_gep_fu_820_p3;
wire   [63:0] zext_ln454_6_fu_3407_p1;
wire   [63:0] zext_ln454_7_fu_3453_p1;
wire   [2:0] init_patch_6_addr_1_gep_fu_844_p3;
wire   [2:0] init_patch_7_addr_1_gep_fu_852_p3;
wire   [63:0] zext_ln454_8_fu_3704_p1;
wire   [63:0] zext_ln454_9_fu_3721_p1;
wire   [2:0] init_patch_8_addr_1_gep_fu_876_p3;
wire   [2:0] init_patch_9_addr_1_gep_fu_884_p3;
wire   [63:0] zext_ln454_10_fu_3748_p1;
wire   [63:0] zext_ln454_11_fu_3765_p1;
wire   [2:0] init_patch_10_addr_1_gep_fu_908_p3;
wire   [2:0] init_patch_11_addr_1_gep_fu_916_p3;
wire   [63:0] zext_ln454_12_fu_3792_p1;
wire   [63:0] zext_ln454_13_fu_3809_p1;
wire   [2:0] init_patch_12_addr_1_gep_fu_940_p3;
wire   [2:0] init_patch_13_addr_1_gep_fu_948_p3;
wire   [63:0] zext_ln454_14_fu_3836_p1;
wire   [63:0] zext_ln454_15_fu_3853_p1;
wire   [2:0] init_patch_14_addr_1_gep_fu_972_p3;
wire    ap_CS_fsm_state37;
wire   [2:0] init_patch_15_addr_1_gep_fu_980_p3;
wire   [63:0] zext_ln446_2_fu_3919_p1;
wire   [63:0] zext_ln446_3_fu_3965_p1;
wire   [63:0] zext_ln446_4_fu_4021_p1;
wire   [63:0] zext_ln446_5_fu_4067_p1;
wire   [2:0] init_patch_5_addr_gep_fu_1020_p3;
wire   [63:0] zext_ln446_6_fu_4123_p1;
wire   [63:0] zext_ln446_7_fu_4169_p1;
wire   [2:0] init_patch_6_addr_gep_fu_1044_p3;
wire   [2:0] init_patch_7_addr_gep_fu_1052_p3;
wire   [63:0] zext_ln446_8_fu_4414_p1;
wire   [63:0] zext_ln446_9_fu_4431_p1;
wire   [2:0] init_patch_8_addr_gep_fu_1076_p3;
wire   [2:0] init_patch_9_addr_gep_fu_1084_p3;
wire   [63:0] zext_ln446_10_fu_4458_p1;
wire   [63:0] zext_ln446_11_fu_4475_p1;
wire   [2:0] init_patch_10_addr_gep_fu_1108_p3;
wire   [2:0] init_patch_11_addr_gep_fu_1116_p3;
wire   [63:0] zext_ln446_12_fu_4502_p1;
wire   [63:0] zext_ln446_13_fu_4519_p1;
wire   [2:0] init_patch_12_addr_gep_fu_1140_p3;
wire   [2:0] init_patch_13_addr_gep_fu_1148_p3;
wire   [63:0] zext_ln446_14_fu_4546_p1;
wire   [63:0] zext_ln446_15_fu_4557_p1;
wire   [2:0] init_patch_14_addr_gep_fu_1172_p3;
wire    ap_CS_fsm_state45;
wire   [2:0] init_patch_15_addr_gep_fu_1180_p3;
wire   [31:0] start_value_V_1_fu_1830_p2;
wire   [95:0] trunc_ln493_fu_1976_p1;
wire   [95:0] trunc_ln454_1_fu_3152_p1;
wire   [95:0] trunc_ln446_fu_3868_p1;
wire   [95:0] trunc_ln493_1_fu_1981_p1;
wire   [95:0] trunc_ln454_2_fu_3157_p1;
wire   [95:0] trunc_ln446_1_fu_3873_p1;
wire   [95:0] trunc_ln493_2_fu_2078_p1;
wire   [95:0] trunc_ln454_3_fu_3254_p1;
wire   [95:0] trunc_ln446_2_fu_3970_p1;
wire   [95:0] trunc_ln493_3_fu_2083_p1;
wire   [95:0] trunc_ln454_4_fu_3259_p1;
wire   [95:0] trunc_ln446_3_fu_3975_p1;
wire   [95:0] trunc_ln493_4_fu_2180_p1;
wire   [95:0] trunc_ln454_5_fu_3356_p1;
wire   [95:0] trunc_ln446_4_fu_4072_p1;
wire   [95:0] trunc_ln493_5_fu_2185_p1;
wire   [95:0] trunc_ln454_6_fu_3361_p1;
wire   [95:0] trunc_ln446_5_fu_4077_p1;
wire   [95:0] trunc_ln493_6_fu_2500_p1;
wire   [95:0] trunc_ln454_7_fu_3682_p1;
wire   [95:0] trunc_ln446_6_fu_4392_p1;
wire   [95:0] trunc_ln493_7_fu_2505_p1;
wire   [95:0] trunc_ln454_8_fu_3687_p1;
wire   [95:0] trunc_ln446_7_fu_4397_p1;
wire   [95:0] trunc_ln493_8_fu_2544_p1;
wire   [95:0] trunc_ln454_9_fu_3726_p1;
wire   [95:0] trunc_ln446_8_fu_4436_p1;
wire   [95:0] trunc_ln493_9_fu_2549_p1;
wire   [95:0] trunc_ln454_10_fu_3731_p1;
wire   [95:0] trunc_ln446_9_fu_4441_p1;
wire   [95:0] trunc_ln493_10_fu_2588_p1;
wire   [95:0] trunc_ln454_11_fu_3770_p1;
wire   [95:0] trunc_ln446_10_fu_4480_p1;
wire   [95:0] trunc_ln493_11_fu_2593_p1;
wire   [95:0] trunc_ln454_12_fu_3775_p1;
wire   [95:0] trunc_ln446_11_fu_4485_p1;
wire   [95:0] trunc_ln493_12_fu_2632_p1;
wire   [95:0] trunc_ln454_13_fu_3814_p1;
wire   [95:0] trunc_ln446_12_fu_4524_p1;
wire   [95:0] trunc_ln493_13_fu_2637_p1;
wire   [95:0] trunc_ln454_14_fu_3819_p1;
wire   [95:0] trunc_ln446_13_fu_4529_p1;
wire   [95:0] trunc_ln493_14_fu_2670_p1;
wire   [95:0] trunc_ln454_15_fu_3858_p1;
wire   [95:0] trunc_ln446_14_fu_4562_p1;
wire   [95:0] trunc_ln493_15_fu_2675_p1;
wire   [95:0] trunc_ln454_16_fu_3863_p1;
wire   [95:0] trunc_ln446_15_fu_4567_p1;
reg   [63:0] grp_fu_1234_p0;
reg   [63:0] grp_fu_1234_p1;
wire   [31:0] grp_fu_1257_p2;
reg   [31:0] grp_fu_1289_p3;
wire   [31:0] grp_fu_1303_p2;
wire   [30:0] grp_fu_1309_p4;
wire   [4:0] trunc_ln731_fu_1392_p1;
wire  signed [31:0] sext_ln703_2_fu_1408_p0;
wire  signed [32:0] sext_ln703_fu_1404_p1;
wire  signed [32:0] sext_ln703_2_fu_1408_p1;
wire   [24:0] y_V_fu_1396_p3;
wire   [24:0] r_V_2_fu_1430_p1;
wire  signed [77:0] tmp_s_fu_1444_p3;
wire   [107:0] grp_fu_1455_p1;
wire   [51:0] tmp_12_fu_1476_p4;
wire   [51:0] select_ln1148_fu_1485_p3;
wire   [51:0] sub_ln1148_1_fu_1491_p2;
wire  signed [31:0] rhs_fu_1503_p1;
wire   [51:0] select_ln1148_1_fu_1497_p3;
wire   [51:0] rhs_fu_1503_p3;
wire   [51:0] ret_V_fu_1510_p2;
wire   [31:0] add_ln464_fu_1536_p2;
wire   [5:0] trunc_ln897_1_fu_1547_p1;
wire   [5:0] sub_ln897_1_fu_1551_p2;
wire   [31:0] zext_ln897_1_fu_1557_p1;
wire   [31:0] lshr_ln897_1_fu_1561_p2;
wire   [31:0] shl_ln899_1_fu_1567_p2;
wire   [31:0] or_ln899_fu_1573_p2;
wire   [31:0] and_ln899_2_fu_1579_p2;
wire   [0:0] tmp_68_fu_1591_p3;
wire   [0:0] grp_fu_1325_p3;
wire   [0:0] xor_ln899_1_fu_1599_p2;
wire   [0:0] grp_fu_1319_p2;
wire   [0:0] icmp_ln899_1_fu_1585_p2;
wire   [0:0] select_ln896_1_fu_1611_p3;
wire   [0:0] and_ln899_3_fu_1605_p2;
wire   [31:0] grp_fu_1343_p2;
wire   [63:0] zext_ln909_3_fu_1631_p1;
wire   [63:0] zext_ln909_1_fu_1635_p1;
wire   [31:0] grp_fu_1349_p2;
wire   [63:0] zext_ln908_1_fu_1645_p1;
wire   [63:0] lshr_ln908_1_fu_1649_p2;
wire   [63:0] shl_ln909_1_fu_1639_p2;
wire   [63:0] m_7_fu_1655_p3;
wire   [63:0] zext_ln911_1_fu_1662_p1;
wire   [63:0] m_8_fu_1665_p2;
wire   [0:0] p_Result_5_fu_1681_p3;
wire   [51:0] trunc_ln5_fu_1697_p4;
wire   [10:0] sub_ln915_1_fu_1716_p2;
wire   [10:0] add_ln915_1_fu_1721_p2;
wire   [63:0] zext_ln912_1_fu_1713_p1;
wire   [11:0] tmp_4_fu_1726_p3;
wire   [63:0] p_Result_16_fu_1733_p5;
wire   [0:0] or_ln1506_fu_1756_p2;
wire   [0:0] grp_fu_1234_p2;
wire   [11:0] trunc_ln471_fu_1773_p1;
wire   [15:0] shl_ln471_1_fu_1776_p3;
wire   [15:0] shl_ln_fu_1766_p3;
wire   [15:0] add_ln471_fu_1784_p2;
wire   [2:0] lshr_ln_fu_1790_p4;
wire   [8:0] trunc_ln471_1_fu_1800_p1;
wire   [11:0] tmp_1_fu_1803_p3;
wire   [31:0] z_bits_fu_1826_p1;
wire  signed [32:0] sext_ln215_2_fu_1840_p1;
wire   [32:0] ret_36_fu_1848_p2;
wire  signed [32:0] sext_ln878_fu_1857_p1;
wire   [11:0] add_ln1461_fu_1871_p2;
wire   [15:0] shl_ln493_1_fu_1884_p3;
wire   [15:0] add_ln493_fu_1892_p2;
wire   [2:0] lshr_ln3_fu_1898_p4;
wire   [8:0] add_ln493_16_fu_1908_p2;
wire   [11:0] tmp_44_fu_1914_p3;
wire   [11:0] ret_37_fu_1927_p2;
wire   [15:0] shl_ln493_2_fu_1933_p3;
wire   [15:0] add_ln493_1_fu_1941_p2;
wire   [2:0] lshr_ln493_1_fu_1947_p4;
wire   [8:0] add_ln493_17_fu_1957_p2;
wire   [11:0] tmp_45_fu_1963_p3;
wire   [11:0] ret_38_fu_1986_p2;
wire   [15:0] shl_ln493_3_fu_1991_p3;
wire   [15:0] add_ln493_2_fu_1999_p2;
wire   [2:0] lshr_ln493_2_fu_2004_p4;
wire   [8:0] add_ln493_18_fu_2014_p2;
wire   [11:0] tmp_46_fu_2019_p3;
wire   [11:0] ret_39_fu_2032_p2;
wire   [15:0] shl_ln493_4_fu_2037_p3;
wire   [15:0] add_ln493_3_fu_2045_p2;
wire   [2:0] lshr_ln493_3_fu_2050_p4;
wire   [8:0] add_ln493_19_fu_2060_p2;
wire   [11:0] tmp_47_fu_2065_p3;
wire   [11:0] ret_40_fu_2088_p2;
wire   [15:0] shl_ln493_5_fu_2093_p3;
wire   [15:0] add_ln493_4_fu_2101_p2;
wire   [2:0] lshr_ln493_4_fu_2106_p4;
wire   [8:0] add_ln493_20_fu_2116_p2;
wire   [11:0] tmp_48_fu_2121_p3;
wire   [11:0] ret_41_fu_2134_p2;
wire   [15:0] shl_ln493_6_fu_2139_p3;
wire   [15:0] add_ln493_5_fu_2147_p2;
wire   [2:0] lshr_ln493_5_fu_2152_p4;
wire   [8:0] add_ln493_21_fu_2162_p2;
wire   [11:0] tmp_49_fu_2167_p3;
wire   [11:0] ret_42_fu_2190_p2;
wire   [15:0] shl_ln493_7_fu_2195_p3;
wire   [15:0] add_ln493_6_fu_2203_p2;
wire   [2:0] lshr_ln493_6_fu_2208_p4;
wire   [8:0] add_ln493_22_fu_2218_p2;
wire   [11:0] tmp_50_fu_2223_p3;
wire   [11:0] ret_43_fu_2236_p2;
wire   [15:0] shl_ln493_8_fu_2241_p3;
wire   [15:0] add_ln493_7_fu_2249_p2;
wire   [2:0] lshr_ln493_7_fu_2254_p4;
wire   [8:0] add_ln493_23_fu_2264_p2;
wire   [11:0] tmp_51_fu_2269_p3;
wire   [11:0] ret_44_fu_2282_p2;
wire   [15:0] shl_ln493_9_fu_2287_p3;
wire   [15:0] add_ln493_8_fu_2295_p2;
wire   [11:0] ret_45_fu_2310_p2;
wire   [15:0] shl_ln493_s_fu_2315_p3;
wire   [15:0] add_ln493_9_fu_2323_p2;
wire   [11:0] ret_46_fu_2338_p2;
wire   [15:0] shl_ln493_10_fu_2343_p3;
wire   [15:0] add_ln493_10_fu_2351_p2;
wire   [11:0] ret_47_fu_2366_p2;
wire   [15:0] shl_ln493_11_fu_2371_p3;
wire   [15:0] add_ln493_11_fu_2379_p2;
wire   [11:0] ret_48_fu_2394_p2;
wire   [15:0] shl_ln493_12_fu_2399_p3;
wire   [15:0] add_ln493_12_fu_2407_p2;
wire   [11:0] ret_49_fu_2422_p2;
wire   [15:0] shl_ln493_13_fu_2427_p3;
wire   [15:0] add_ln493_13_fu_2435_p2;
wire   [11:0] ret_50_fu_2450_p2;
wire   [15:0] shl_ln493_14_fu_2455_p3;
wire   [15:0] add_ln493_14_fu_2463_p2;
wire   [15:0] shl_ln493_15_fu_2478_p3;
wire   [15:0] add_ln493_15_fu_2485_p2;
wire   [8:0] add_ln493_24_fu_2510_p2;
wire   [11:0] tmp_52_fu_2515_p3;
wire   [8:0] add_ln493_25_fu_2527_p2;
wire   [11:0] tmp_53_fu_2532_p3;
wire   [8:0] add_ln493_26_fu_2554_p2;
wire   [11:0] tmp_54_fu_2559_p3;
wire   [8:0] add_ln493_27_fu_2571_p2;
wire   [11:0] tmp_55_fu_2576_p3;
wire   [8:0] add_ln493_28_fu_2598_p2;
wire   [11:0] tmp_56_fu_2603_p3;
wire   [8:0] add_ln493_29_fu_2615_p2;
wire   [11:0] tmp_57_fu_2620_p3;
wire   [8:0] add_ln493_30_fu_2642_p2;
wire   [11:0] tmp_58_fu_2647_p3;
wire   [11:0] tmp_59_fu_2659_p3;
wire   [5:0] trunc_ln897_fu_2680_p1;
wire   [5:0] sub_ln897_fu_2684_p2;
wire   [31:0] zext_ln897_fu_2690_p1;
wire   [31:0] lshr_ln897_fu_2694_p2;
wire   [31:0] shl_ln899_fu_2700_p2;
wire   [31:0] or_ln899_2_fu_2706_p2;
wire   [31:0] and_ln899_fu_2712_p2;
wire   [0:0] tmp_17_fu_2724_p3;
wire   [0:0] xor_ln899_fu_2732_p2;
wire   [0:0] icmp_ln899_fu_2718_p2;
wire   [0:0] select_ln896_fu_2744_p3;
wire   [0:0] and_ln899_1_fu_2738_p2;
wire   [63:0] zext_ln909_2_fu_2764_p1;
wire   [63:0] zext_ln909_fu_2768_p1;
wire   [63:0] zext_ln908_fu_2778_p1;
wire   [63:0] lshr_ln908_fu_2782_p2;
wire   [63:0] shl_ln909_fu_2772_p2;
wire   [63:0] m_fu_2788_p3;
wire   [63:0] zext_ln911_fu_2795_p1;
wire   [63:0] m_3_fu_2798_p2;
wire   [0:0] p_Result_s_fu_2814_p3;
wire   [51:0] trunc_ln4_fu_2830_p4;
wire   [10:0] sub_ln915_fu_2849_p2;
wire   [10:0] add_ln915_fu_2854_p2;
wire   [63:0] zext_ln912_fu_2846_p1;
wire   [11:0] tmp_3_fu_2859_p3;
wire   [63:0] p_Result_12_fu_2866_p5;
wire   [0:0] or_ln1505_fu_2889_p2;
wire  signed [32:0] sext_ln215_fu_2909_p1;
wire  signed [31:0] sext_ln215_1_fu_2926_p0;
wire  signed [31:0] ret_19_fu_2930_p0;
wire  signed [32:0] sext_ln215_1_fu_2926_p1;
wire   [32:0] ret_fu_2917_p2;
wire   [32:0] ret_1_fu_2934_p2;
wire   [15:0] shl_ln454_1_fu_2953_p3;
wire   [15:0] add_ln454_fu_2961_p2;
wire   [2:0] lshr_ln2_fu_2967_p4;
wire   [11:0] tmp_27_fu_2981_p3;
wire   [11:0] ret_21_fu_2994_p2;
wire   [15:0] shl_ln454_2_fu_3000_p3;
wire   [15:0] add_ln454_1_fu_3008_p2;
wire   [2:0] lshr_ln454_1_fu_3014_p4;
wire   [8:0] add_ln454_16_fu_3024_p2;
wire   [11:0] tmp_28_fu_3030_p3;
wire  signed [31:0] empty_fu_3043_p0;
wire   [11:0] lhs_7_fu_3047_p2;
wire   [15:0] shl_ln446_1_fu_3060_p3;
wire   [15:0] add_ln446_fu_3068_p2;
wire   [2:0] lshr_ln1_fu_3074_p4;
wire   [8:0] add_ln446_16_fu_3084_p2;
wire   [11:0] tmp_2_fu_3090_p3;
wire   [11:0] ret_5_fu_3103_p2;
wire   [15:0] shl_ln446_2_fu_3109_p3;
wire   [15:0] add_ln446_1_fu_3117_p2;
wire   [2:0] lshr_ln446_1_fu_3123_p4;
wire   [8:0] add_ln446_17_fu_3133_p2;
wire   [11:0] tmp_7_fu_3139_p3;
wire   [11:0] ret_22_fu_3162_p2;
wire   [15:0] shl_ln454_3_fu_3167_p3;
wire   [15:0] add_ln454_2_fu_3175_p2;
wire   [2:0] lshr_ln454_2_fu_3180_p4;
wire   [8:0] add_ln454_17_fu_3190_p2;
wire   [11:0] tmp_29_fu_3195_p3;
wire   [11:0] ret_23_fu_3208_p2;
wire   [15:0] shl_ln454_4_fu_3213_p3;
wire   [15:0] add_ln454_3_fu_3221_p2;
wire   [2:0] lshr_ln454_3_fu_3226_p4;
wire   [8:0] add_ln454_18_fu_3236_p2;
wire   [11:0] tmp_30_fu_3241_p3;
wire   [11:0] ret_24_fu_3264_p2;
wire   [15:0] shl_ln454_5_fu_3269_p3;
wire   [15:0] add_ln454_4_fu_3277_p2;
wire   [2:0] lshr_ln454_4_fu_3282_p4;
wire   [8:0] add_ln454_19_fu_3292_p2;
wire   [11:0] tmp_31_fu_3297_p3;
wire   [11:0] ret_25_fu_3310_p2;
wire   [15:0] shl_ln454_6_fu_3315_p3;
wire   [15:0] add_ln454_5_fu_3323_p2;
wire   [2:0] lshr_ln454_5_fu_3328_p4;
wire   [8:0] add_ln454_20_fu_3338_p2;
wire   [11:0] tmp_32_fu_3343_p3;
wire   [11:0] ret_26_fu_3366_p2;
wire   [15:0] shl_ln454_7_fu_3371_p3;
wire   [15:0] add_ln454_6_fu_3379_p2;
wire   [2:0] lshr_ln454_6_fu_3384_p4;
wire   [8:0] add_ln454_21_fu_3394_p2;
wire   [11:0] tmp_33_fu_3399_p3;
wire   [11:0] ret_27_fu_3412_p2;
wire   [15:0] shl_ln454_8_fu_3417_p3;
wire   [15:0] add_ln454_7_fu_3425_p2;
wire   [2:0] lshr_ln454_7_fu_3430_p4;
wire   [8:0] add_ln454_22_fu_3440_p2;
wire   [11:0] tmp_34_fu_3445_p3;
wire   [11:0] ret_28_fu_3458_p2;
wire   [15:0] shl_ln454_9_fu_3463_p3;
wire   [15:0] add_ln454_8_fu_3471_p2;
wire   [11:0] ret_29_fu_3486_p2;
wire   [15:0] shl_ln454_s_fu_3491_p3;
wire   [15:0] add_ln454_9_fu_3499_p2;
wire   [11:0] ret_30_fu_3514_p2;
wire   [15:0] shl_ln454_10_fu_3519_p3;
wire   [15:0] add_ln454_10_fu_3527_p2;
wire   [11:0] ret_31_fu_3542_p2;
wire   [15:0] shl_ln454_11_fu_3547_p3;
wire   [15:0] add_ln454_11_fu_3555_p2;
wire   [11:0] ret_32_fu_3570_p2;
wire   [15:0] shl_ln454_12_fu_3575_p3;
wire   [15:0] add_ln454_12_fu_3583_p2;
wire   [11:0] ret_33_fu_3598_p2;
wire   [15:0] shl_ln454_13_fu_3603_p3;
wire   [15:0] add_ln454_13_fu_3611_p2;
wire   [11:0] ret_34_fu_3626_p2;
wire   [15:0] shl_ln454_14_fu_3631_p3;
wire   [15:0] add_ln454_14_fu_3639_p2;
wire   [11:0] ret_35_fu_3654_p2;
wire   [15:0] shl_ln454_15_fu_3659_p3;
wire   [15:0] add_ln454_15_fu_3667_p2;
wire   [8:0] add_ln454_23_fu_3692_p2;
wire   [11:0] tmp_35_fu_3697_p3;
wire   [8:0] add_ln454_24_fu_3709_p2;
wire   [11:0] tmp_37_fu_3714_p3;
wire   [8:0] add_ln454_25_fu_3736_p2;
wire   [11:0] tmp_38_fu_3741_p3;
wire   [8:0] add_ln454_26_fu_3753_p2;
wire   [11:0] tmp_39_fu_3758_p3;
wire   [8:0] add_ln454_27_fu_3780_p2;
wire   [11:0] tmp_40_fu_3785_p3;
wire   [8:0] add_ln454_28_fu_3797_p2;
wire   [11:0] tmp_41_fu_3802_p3;
wire   [8:0] add_ln454_29_fu_3824_p2;
wire   [11:0] tmp_42_fu_3829_p3;
wire   [8:0] add_ln454_30_fu_3841_p2;
wire   [11:0] tmp_43_fu_3846_p3;
wire   [11:0] ret_6_fu_3878_p2;
wire   [15:0] shl_ln446_3_fu_3883_p3;
wire   [15:0] add_ln446_2_fu_3891_p2;
wire   [2:0] lshr_ln446_2_fu_3896_p4;
wire   [8:0] add_ln446_18_fu_3906_p2;
wire   [11:0] tmp_8_fu_3911_p3;
wire   [11:0] ret_7_fu_3924_p2;
wire   [15:0] shl_ln446_4_fu_3929_p3;
wire   [15:0] add_ln446_3_fu_3937_p2;
wire   [2:0] lshr_ln446_3_fu_3942_p4;
wire   [8:0] add_ln446_19_fu_3952_p2;
wire   [11:0] tmp_9_fu_3957_p3;
wire   [11:0] ret_8_fu_3980_p2;
wire   [15:0] shl_ln446_5_fu_3985_p3;
wire   [15:0] add_ln446_4_fu_3993_p2;
wire   [2:0] lshr_ln446_4_fu_3998_p4;
wire   [8:0] add_ln446_20_fu_4008_p2;
wire   [11:0] tmp_10_fu_4013_p3;
wire   [11:0] ret_9_fu_4026_p2;
wire   [15:0] shl_ln446_6_fu_4031_p3;
wire   [15:0] add_ln446_5_fu_4039_p2;
wire   [2:0] lshr_ln446_5_fu_4044_p4;
wire   [8:0] add_ln446_21_fu_4054_p2;
wire   [11:0] tmp_14_fu_4059_p3;
wire   [11:0] ret_10_fu_4082_p2;
wire   [15:0] shl_ln446_7_fu_4087_p3;
wire   [15:0] add_ln446_6_fu_4095_p2;
wire   [2:0] lshr_ln446_6_fu_4100_p4;
wire   [8:0] add_ln446_22_fu_4110_p2;
wire   [11:0] tmp_16_fu_4115_p3;
wire   [11:0] ret_11_fu_4128_p2;
wire   [15:0] shl_ln446_8_fu_4133_p3;
wire   [15:0] add_ln446_7_fu_4141_p2;
wire   [2:0] lshr_ln446_7_fu_4146_p4;
wire   [8:0] add_ln446_23_fu_4156_p2;
wire   [11:0] tmp_18_fu_4161_p3;
wire   [11:0] ret_12_fu_4174_p2;
wire   [15:0] shl_ln446_9_fu_4179_p3;
wire   [15:0] add_ln446_8_fu_4187_p2;
wire   [11:0] ret_13_fu_4202_p2;
wire   [15:0] shl_ln446_s_fu_4207_p3;
wire   [15:0] add_ln446_9_fu_4215_p2;
wire   [11:0] ret_14_fu_4230_p2;
wire   [15:0] shl_ln446_10_fu_4235_p3;
wire   [15:0] add_ln446_10_fu_4243_p2;
wire   [11:0] ret_15_fu_4258_p2;
wire   [15:0] shl_ln446_11_fu_4263_p3;
wire   [15:0] add_ln446_11_fu_4271_p2;
wire   [11:0] ret_16_fu_4286_p2;
wire   [15:0] shl_ln446_12_fu_4291_p3;
wire   [15:0] add_ln446_12_fu_4299_p2;
wire   [11:0] ret_17_fu_4314_p2;
wire   [15:0] shl_ln446_13_fu_4319_p3;
wire   [15:0] add_ln446_13_fu_4327_p2;
wire   [11:0] ret_18_fu_4342_p2;
wire   [15:0] shl_ln446_14_fu_4347_p3;
wire   [15:0] add_ln446_14_fu_4355_p2;
wire   [15:0] shl_ln446_15_fu_4370_p3;
wire   [15:0] add_ln446_15_fu_4377_p2;
wire   [8:0] add_ln446_24_fu_4402_p2;
wire   [11:0] tmp_19_fu_4407_p3;
wire   [8:0] add_ln446_25_fu_4419_p2;
wire   [11:0] tmp_20_fu_4424_p3;
wire   [8:0] add_ln446_26_fu_4446_p2;
wire   [11:0] tmp_21_fu_4451_p3;
wire   [8:0] add_ln446_27_fu_4463_p2;
wire   [11:0] tmp_22_fu_4468_p3;
wire   [8:0] add_ln446_28_fu_4490_p2;
wire   [11:0] tmp_23_fu_4495_p3;
wire   [8:0] add_ln446_29_fu_4507_p2;
wire   [11:0] tmp_24_fu_4512_p3;
wire   [8:0] add_ln446_30_fu_4534_p2;
wire   [11:0] tmp_25_fu_4539_p3;
wire   [11:0] tmp_26_fu_4551_p3;
reg   [4:0] grp_fu_1234_opcode;
reg   [44:0] ap_NS_fsm;
wire   [57:0] r_V_2_fu_1430_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 45'd1;
#0 grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready = 1'b0;
#0 ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done = 1'b0;
end

system_top_alignedtoline_per_layer_loop_get_radiiradii #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
get_radiiradii_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(get_radiiradii_address0),
    .ce0(get_radiiradii_ce0),
    .q0(get_radiiradii_q0)
);

system_top_p_find_boundaries_and_starting_index_and_value grp_p_find_boundaries_and_starting_index_and_value_fu_1214(
    .num_points_address0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_address0),
    .num_points_ce0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_ce0),
    .num_points_d0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_d0),
    .num_points_q0(num_points_q0),
    .num_points_we0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_we0),
    .num_points_address1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_address1),
    .num_points_ce1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_ce1),
    .num_points_d1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_d1),
    .num_points_q1(num_points_q1),
    .num_points_we1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_we1),
    .points_address0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_address0),
    .points_ce0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_ce0),
    .points_d0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_d0),
    .points_q0(points_q0),
    .points_we0(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_we0),
    .points_address1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_address1),
    .points_ce1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_ce1),
    .points_d1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_d1),
    .points_q1(points_q1),
    .points_we1(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_we1),
    .left_bound(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_left_bound),
    .right_bound(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_right_bound),
    .projectionToRow(projectionToRow_V_reg_4712),
    .start_index(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_index),
    .start_value_i(start_value_V_fu_306),
    .start_value_o(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_value_o),
    .i(i_offset),
    .lbVal_constprop_i(lbVal_constprop_i),
    .lbVal_constprop_o(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_lbVal_constprop_o),
    .rbVal_constprop_i(rbVal_constprop_i),
    .rbVal_constprop_o(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_rbVal_constprop_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .projectionToRow_ap_vld(1'b1),
    .i_ap_vld(1'b1),
    .ap_start(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start),
    .left_bound_ap_vld(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_left_bound_ap_vld),
    .right_bound_ap_vld(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_right_bound_ap_vld),
    .lbVal_constprop_i_ap_vld(1'b1),
    .lbVal_constprop_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_lbVal_constprop_o_ap_vld),
    .rbVal_constprop_i_ap_vld(1'b1),
    .rbVal_constprop_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_rbVal_constprop_o_ap_vld),
    .ap_done(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done),
    .start_index_ap_vld(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_index_ap_vld),
    .start_value_i_ap_vld(1'b1),
    .start_value_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_value_o_ap_vld),
    .ap_ready(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready),
    .ap_idle(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_idle),
    .ap_continue(grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_continue)
);

system_top_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1234_p0),
    .din1(grp_fu_1234_p1),
    .ce(1'b1),
    .opcode(grp_fu_1234_opcode),
    .dout(grp_fu_1234_p2)
);

system_top_mul_33s_25ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 58 ))
mul_33s_25ns_58_1_1_U42(
    .din0(ret_V_7_reg_4670),
    .din1(r_V_2_fu_1430_p1),
    .dout(r_V_2_fu_1430_p2)
);

system_top_mul_78s_108ns_185_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 78 ),
    .din1_WIDTH( 108 ),
    .dout_WIDTH( 185 ))
mul_78s_108ns_185_3_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_s_fu_1444_p3),
    .din1(grp_fu_1455_p1),
    .ce(1'b1),
    .dout(grp_fu_1455_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done <= 1'b0;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done == 1'b1)) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready <= 1'b0;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | ((ap_sync_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state9)))) begin
            grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start_reg <= 1'b1;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready == 1'b1)) begin
            grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        left_bound_V_fu_310 <= 32'd0;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_left_bound_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        left_bound_V_fu_310 <= grp_p_find_boundaries_and_starting_index_and_value_fu_1214_left_bound;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln1506_fu_1760_p2) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln874_1_fu_1542_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln874_1_fu_1542_p2 == 1'd0) & (grp_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        lhs_5_reg_1188 <= start_index_V_1_load_reg_4722;
    end else if (((icmp_ln885_1_reg_4753 == 1'd0) & (icmp_ln874_1_reg_4749 == 1'd0) & (1'd1 == and_ln1506_reg_4802) & (1'b1 == ap_CS_fsm_state16))) begin
        lhs_5_reg_1188 <= start_index_V_2_reg_4811;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln1505_fu_2893_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        lhs_reg_1201 <= start_index_V_1_load_reg_4722;
    end else if ((((icmp_ln874_fu_1530_p2 == 1'd1) & (leftRight_read_read_fu_336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_fu_1243_p2 == 1'd1) & (icmp_ln874_fu_1530_p2 == 1'd0) & (leftRight_read_read_fu_336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        lhs_reg_1201 <= start_index_V_3_fu_302;
    end else if (((1'd1 == and_ln1505_fu_2893_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        lhs_reg_1201 <= start_index_V_fu_2899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        right_bound_V_fu_314 <= 32'd0;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_right_bound_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        right_bound_V_fu_314 <= grp_p_find_boundaries_and_starting_index_and_value_fu_1214_right_bound;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        start_index_V_3_fu_302 <= 32'd0;
    end else if (((1'd1 == and_ln1506_fu_1760_p2) & (1'b1 == ap_CS_fsm_state15))) begin
        start_index_V_3_fu_302 <= start_index_V_2_fu_1816_p2;
    end else if (((1'd1 == and_ln1505_fu_2893_p2) & (1'b1 == ap_CS_fsm_state28))) begin
        start_index_V_3_fu_302 <= start_index_V_fu_2899_p2;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_index_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        start_index_V_3_fu_302 <= grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_index;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        start_value_V_fu_306 <= 32'd1073741824;
    end else if (((icmp_ln885_1_reg_4753 == 1'd0) & (icmp_ln874_1_reg_4749 == 1'd0) & (1'd1 == and_ln1506_reg_4802) & (1'b1 == ap_CS_fsm_state16))) begin
        start_value_V_fu_306 <= start_value_V_1_fu_1830_p2;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_value_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        start_value_V_fu_306 <= grp_p_find_boundaries_and_starting_index_and_value_fu_1214_start_value_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        and_ln1506_reg_4802 <= and_ln1506_fu_1760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        empty_reg_5152 <= empty_fu_3043_p1;
        shl_ln1_reg_5170[15 : 13] <= shl_ln1_fu_3053_p3[15 : 13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        icmp_ln1505_1_reg_5019 <= icmp_ln1505_1_fu_2840_p2;
        m_11_reg_5009 <= {{m_3_fu_2798_p2[63:1]}};
        select_ln893_reg_5014[0] <= select_ln893_fu_2822_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        icmp_ln1505_reg_5029 <= icmp_ln1505_fu_2883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp_ln1506_1_reg_4787 <= icmp_ln1506_1_fu_1707_p2;
        m_13_reg_4777 <= {{m_8_fu_1665_p2[63:1]}};
        select_ln893_1_reg_4782[0] <= select_ln893_1_fu_1689_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln1506_reg_4797 <= icmp_ln1506_fu_1750_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln874_1_reg_4749 <= icmp_ln874_1_fu_1542_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln878_reg_4834 <= icmp_ln878_fu_1861_p2;
        ret_51_reg_4816 <= ret_51_fu_1844_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln874_1_fu_1542_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln885_1_reg_4753 <= grp_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln908_1_reg_4762 <= grp_fu_1333_p2;
        select_ln908_2_reg_4767 <= select_ln908_2_fu_1619_p3;
        trunc_ln893_1_reg_4772 <= trunc_ln893_1_fu_1627_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        icmp_ln908_reg_4994 <= grp_fu_1333_p2;
        select_ln908_reg_4999 <= select_ln908_fu_2752_p3;
        trunc_ln893_reg_5004 <= trunc_ln893_fu_2760_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        init_patch_0_addr_reg_5081 <= zext_ln113_reg_4612;
        init_patch_1_addr_reg_5086 <= zext_ln113_reg_4612;
        init_patch_2_addr_reg_5091 <= zext_ln113_reg_4612;
        init_patch_3_addr_reg_5096 <= zext_ln113_reg_4612;
        init_patch_4_addr_reg_5101 <= zext_ln113_reg_4612;
        ret_19_reg_5060 <= ret_19_fu_2930_p1;
        trunc_ln1346_reg_5042 <= trunc_ln1346_fu_2913_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        lshr_ln446_10_reg_5353 <= {{add_ln446_11_fu_4271_p2[15:13]}};
        lshr_ln446_11_reg_5358 <= {{add_ln446_12_fu_4299_p2[15:13]}};
        lshr_ln446_12_reg_5363 <= {{add_ln446_13_fu_4327_p2[15:13]}};
        lshr_ln446_13_reg_5368 <= {{add_ln446_14_fu_4355_p2[15:13]}};
        lshr_ln446_14_reg_5373 <= {{add_ln446_15_fu_4377_p2[15:13]}};
        lshr_ln446_8_reg_5338 <= {{add_ln446_8_fu_4187_p2[15:13]}};
        lshr_ln446_9_reg_5343 <= {{add_ln446_9_fu_4215_p2[15:13]}};
        lshr_ln446_s_reg_5348 <= {{add_ln446_10_fu_4243_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        lshr_ln454_10_reg_5243 <= {{add_ln454_11_fu_3555_p2[15:13]}};
        lshr_ln454_11_reg_5248 <= {{add_ln454_12_fu_3583_p2[15:13]}};
        lshr_ln454_12_reg_5253 <= {{add_ln454_13_fu_3611_p2[15:13]}};
        lshr_ln454_13_reg_5258 <= {{add_ln454_14_fu_3639_p2[15:13]}};
        lshr_ln454_14_reg_5263 <= {{add_ln454_15_fu_3667_p2[15:13]}};
        lshr_ln454_8_reg_5228 <= {{add_ln454_8_fu_3471_p2[15:13]}};
        lshr_ln454_9_reg_5233 <= {{add_ln454_9_fu_3499_p2[15:13]}};
        lshr_ln454_s_reg_5238 <= {{add_ln454_10_fu_3527_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        lshr_ln493_10_reg_4929 <= {{add_ln493_11_fu_2379_p2[15:13]}};
        lshr_ln493_11_reg_4934 <= {{add_ln493_12_fu_2407_p2[15:13]}};
        lshr_ln493_12_reg_4939 <= {{add_ln493_13_fu_2435_p2[15:13]}};
        lshr_ln493_13_reg_4944 <= {{add_ln493_14_fu_2463_p2[15:13]}};
        lshr_ln493_14_reg_4949 <= {{add_ln493_15_fu_2485_p2[15:13]}};
        lshr_ln493_8_reg_4914 <= {{add_ln493_8_fu_2295_p2[15:13]}};
        lshr_ln493_9_reg_4919 <= {{add_ln493_9_fu_2323_p2[15:13]}};
        lshr_ln493_s_reg_4924 <= {{add_ln493_10_fu_2351_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mul_ln1148_reg_4696 <= grp_fu_1455_p2;
        tmp_13_reg_4701 <= {{grp_fu_1455_p2[182:131]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln874_1_fu_1542_p2 == 1'd0) & (grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        p_Result_13_reg_4757 <= start_value_V_fu_306[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1243_p2 == 1'd0) & (icmp_ln874_fu_1530_p2 == 1'd0) & (leftRight_read_read_fu_336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Result_9_reg_4744 <= start_value_V_fu_306[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        projectionToRow_V_reg_4712 <= {{ret_V_fu_1510_p2[51:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        r_V_2_reg_4680 <= r_V_2_fu_1430_p2;
        tmp_11_reg_4685 <= r_V_2_fu_1430_p2[32'd57];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln874_1_fu_1542_p2 == 1'd0) & (grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_1243_p2 == 1'd0) & (icmp_ln874_fu_1530_p2 == 1'd0) & (leftRight_read_read_fu_336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        reg_1281 <= grp_fu_1263_p3;
        reg_1285 <= grp_fu_1271_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_1339 <= grp_fu_1297_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ret_V_6_reg_4675[24 : 20] <= ret_V_6_fu_1418_p2[24 : 20];
        ret_V_7_reg_4670 <= ret_V_7_fu_1412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_2940_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        shl_ln2_reg_5106[15 : 13] <= shl_ln2_fu_2946_p3[15 : 13];
        trunc_ln454_reg_5124 <= trunc_ln454_fu_2977_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_1861_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        shl_ln3_reg_4856[15 : 13] <= shl_ln3_fu_1877_p3[15 : 13];
        trunc_ln1461_reg_4838 <= trunc_ln1461_fu_1867_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        start_index_V_1_load_reg_4722 <= start_index_V_3_fu_302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1506_fu_1760_p2) & (1'b1 == ap_CS_fsm_state15))) begin
        start_index_V_2_reg_4811 <= start_index_V_2_fu_1816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_reg_4685 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        sub_ln1148_reg_4707 <= sub_ln1148_fu_1471_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln113_reg_4612[2 : 0] <= zext_ln113_fu_1355_p1[2 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln885_1_reg_4753 == 1'd0) & (icmp_ln874_1_reg_4749 == 1'd0) & (1'd1 == and_ln1506_reg_4802) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_phi_mux_lhs_5_phi_fu_1191_p8 = start_index_V_2_reg_4811;
    end else begin
        ap_phi_mux_lhs_5_phi_fu_1191_p8 = lhs_5_reg_1188;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        get_radiiradii_ce0 = 1'b1;
    end else begin
        get_radiiradii_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1234_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1234_opcode = 5'd4;
    end else begin
        grp_fu_1234_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1234_p0 = bitcast_ln734_fu_2878_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1234_p0 = bitcast_ln734_1_fu_1745_p1;
    end else begin
        grp_fu_1234_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1234_p1 = 64'd4532020583610935537;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1234_p1 = 64'd13755392620465711345;
    end else begin
        grp_fu_1234_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_continue = 1'b1;
    end else begin
        grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30))) begin
        init_patch_0_address0 = init_patch_0_addr_reg_5081;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_0_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_0_ce0 = 1'b1;
    end else begin
        init_patch_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        init_patch_0_d0 = trunc_ln446_fu_3868_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        init_patch_0_d0 = trunc_ln454_1_fu_3152_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_0_d0 = trunc_ln493_fu_1976_p1;
    end else begin
        init_patch_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_0_we0 = 1'b1;
    end else begin
        init_patch_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        init_patch_10_address0 = init_patch_10_addr_gep_fu_1108_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_10_address0 = init_patch_10_addr_1_gep_fu_908_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_10_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state22))) begin
        init_patch_10_ce0 = 1'b1;
    end else begin
        init_patch_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        init_patch_10_d0 = trunc_ln446_10_fu_4480_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_10_d0 = trunc_ln454_11_fu_3770_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_10_d0 = trunc_ln493_10_fu_2588_p1;
    end else begin
        init_patch_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state22))) begin
        init_patch_10_we0 = 1'b1;
    end else begin
        init_patch_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        init_patch_11_address0 = init_patch_11_addr_gep_fu_1116_p3;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_11_address0 = init_patch_11_addr_1_gep_fu_916_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_11_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state22))) begin
        init_patch_11_ce0 = 1'b1;
    end else begin
        init_patch_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        init_patch_11_d0 = trunc_ln446_11_fu_4485_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_11_d0 = trunc_ln454_12_fu_3775_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_11_d0 = trunc_ln493_11_fu_2593_p1;
    end else begin
        init_patch_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state22))) begin
        init_patch_11_we0 = 1'b1;
    end else begin
        init_patch_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        init_patch_12_address0 = init_patch_12_addr_gep_fu_1140_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_12_address0 = init_patch_12_addr_1_gep_fu_940_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_12_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23))) begin
        init_patch_12_ce0 = 1'b1;
    end else begin
        init_patch_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        init_patch_12_d0 = trunc_ln446_12_fu_4524_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_12_d0 = trunc_ln454_13_fu_3814_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_12_d0 = trunc_ln493_12_fu_2632_p1;
    end else begin
        init_patch_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23))) begin
        init_patch_12_we0 = 1'b1;
    end else begin
        init_patch_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        init_patch_13_address0 = init_patch_13_addr_gep_fu_1148_p3;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_13_address0 = init_patch_13_addr_1_gep_fu_948_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_13_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23))) begin
        init_patch_13_ce0 = 1'b1;
    end else begin
        init_patch_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        init_patch_13_d0 = trunc_ln446_13_fu_4529_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_13_d0 = trunc_ln454_14_fu_3819_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_13_d0 = trunc_ln493_13_fu_2637_p1;
    end else begin
        init_patch_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23))) begin
        init_patch_13_we0 = 1'b1;
    end else begin
        init_patch_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        init_patch_14_address0 = init_patch_14_addr_gep_fu_1172_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_14_address0 = init_patch_14_addr_1_gep_fu_972_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_14_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state24))) begin
        init_patch_14_ce0 = 1'b1;
    end else begin
        init_patch_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        init_patch_14_d0 = trunc_ln446_14_fu_4562_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_14_d0 = trunc_ln454_15_fu_3858_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_14_d0 = trunc_ln493_14_fu_2670_p1;
    end else begin
        init_patch_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | ((icmp_ln878_reg_4834 == 1'd0) & (leftRight_read_read_fu_336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        init_patch_14_we0 = 1'b1;
    end else begin
        init_patch_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        init_patch_15_address0 = init_patch_15_addr_gep_fu_1180_p3;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_15_address0 = init_patch_15_addr_1_gep_fu_980_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_15_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state24))) begin
        init_patch_15_ce0 = 1'b1;
    end else begin
        init_patch_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        init_patch_15_d0 = trunc_ln446_15_fu_4567_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_15_d0 = trunc_ln454_16_fu_3863_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_15_d0 = trunc_ln493_15_fu_2675_p1;
    end else begin
        init_patch_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state37) | ((icmp_ln878_reg_4834 == 1'd0) & (leftRight_read_read_fu_336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        init_patch_15_we0 = 1'b1;
    end else begin
        init_patch_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30))) begin
        init_patch_1_address0 = init_patch_1_addr_reg_5086;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_1_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_1_ce0 = 1'b1;
    end else begin
        init_patch_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        init_patch_1_d0 = trunc_ln446_1_fu_3873_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        init_patch_1_d0 = trunc_ln454_2_fu_3157_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_1_d0 = trunc_ln493_1_fu_1981_p1;
    end else begin
        init_patch_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_1_we0 = 1'b1;
    end else begin
        init_patch_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31))) begin
        init_patch_2_address0 = init_patch_2_addr_reg_5091;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_2_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_2_ce0 = 1'b1;
    end else begin
        init_patch_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        init_patch_2_d0 = trunc_ln446_2_fu_3970_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        init_patch_2_d0 = trunc_ln454_3_fu_3254_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_2_d0 = trunc_ln493_2_fu_2078_p1;
    end else begin
        init_patch_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_2_we0 = 1'b1;
    end else begin
        init_patch_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31))) begin
        init_patch_3_address0 = init_patch_3_addr_reg_5096;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_3_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_3_ce0 = 1'b1;
    end else begin
        init_patch_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        init_patch_3_d0 = trunc_ln446_3_fu_3975_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        init_patch_3_d0 = trunc_ln454_4_fu_3259_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_3_d0 = trunc_ln493_3_fu_2083_p1;
    end else begin
        init_patch_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_3_we0 = 1'b1;
    end else begin
        init_patch_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32))) begin
        init_patch_4_address0 = init_patch_4_addr_reg_5101;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        init_patch_4_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state19))) begin
        init_patch_4_ce0 = 1'b1;
    end else begin
        init_patch_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        init_patch_4_d0 = trunc_ln446_4_fu_4072_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        init_patch_4_d0 = trunc_ln454_5_fu_3356_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        init_patch_4_d0 = trunc_ln493_4_fu_2180_p1;
    end else begin
        init_patch_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state19))) begin
        init_patch_4_we0 = 1'b1;
    end else begin
        init_patch_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        init_patch_5_address0 = init_patch_5_addr_gep_fu_1020_p3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        init_patch_5_address0 = init_patch_5_addr_1_gep_fu_820_p3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        init_patch_5_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state19))) begin
        init_patch_5_ce0 = 1'b1;
    end else begin
        init_patch_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        init_patch_5_d0 = trunc_ln446_5_fu_4077_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        init_patch_5_d0 = trunc_ln454_6_fu_3361_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        init_patch_5_d0 = trunc_ln493_5_fu_2185_p1;
    end else begin
        init_patch_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state19))) begin
        init_patch_5_we0 = 1'b1;
    end else begin
        init_patch_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        init_patch_6_address0 = init_patch_6_addr_gep_fu_1044_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_6_address0 = init_patch_6_addr_1_gep_fu_844_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        init_patch_6_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20))) begin
        init_patch_6_ce0 = 1'b1;
    end else begin
        init_patch_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        init_patch_6_d0 = trunc_ln446_6_fu_4392_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_6_d0 = trunc_ln454_7_fu_3682_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        init_patch_6_d0 = trunc_ln493_6_fu_2500_p1;
    end else begin
        init_patch_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20))) begin
        init_patch_6_we0 = 1'b1;
    end else begin
        init_patch_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        init_patch_7_address0 = init_patch_7_addr_gep_fu_1052_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_7_address0 = init_patch_7_addr_1_gep_fu_852_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        init_patch_7_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20))) begin
        init_patch_7_ce0 = 1'b1;
    end else begin
        init_patch_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        init_patch_7_d0 = trunc_ln446_7_fu_4397_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_7_d0 = trunc_ln454_8_fu_3687_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        init_patch_7_d0 = trunc_ln493_7_fu_2505_p1;
    end else begin
        init_patch_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state20))) begin
        init_patch_7_we0 = 1'b1;
    end else begin
        init_patch_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        init_patch_8_address0 = init_patch_8_addr_gep_fu_1076_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_8_address0 = init_patch_8_addr_1_gep_fu_876_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        init_patch_8_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state21))) begin
        init_patch_8_ce0 = 1'b1;
    end else begin
        init_patch_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        init_patch_8_d0 = trunc_ln446_8_fu_4436_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_8_d0 = trunc_ln454_9_fu_3726_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        init_patch_8_d0 = trunc_ln493_8_fu_2544_p1;
    end else begin
        init_patch_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state21))) begin
        init_patch_8_we0 = 1'b1;
    end else begin
        init_patch_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        init_patch_9_address0 = init_patch_9_addr_gep_fu_1084_p3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_9_address0 = init_patch_9_addr_1_gep_fu_884_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        init_patch_9_address0 = zext_ln113_reg_4612;
    end else begin
        init_patch_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state21))) begin
        init_patch_9_ce0 = 1'b1;
    end else begin
        init_patch_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        init_patch_9_d0 = trunc_ln446_9_fu_4441_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_9_d0 = trunc_ln454_10_fu_3731_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        init_patch_9_d0 = trunc_ln493_9_fu_2549_p1;
    end else begin
        init_patch_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state21))) begin
        init_patch_9_we0 = 1'b1;
    end else begin
        init_patch_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        lbVal_constprop_o = 32'd1073741824;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_lbVal_constprop_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        lbVal_constprop_o = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_lbVal_constprop_o;
    end else begin
        lbVal_constprop_o = lbVal_constprop_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        lbVal_constprop_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        lbVal_constprop_o_ap_vld = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_lbVal_constprop_o_ap_vld;
    end else begin
        lbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        num_points_address0 = zext_ln113_reg_4612;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        num_points_address0 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_address0;
    end else begin
        num_points_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        num_points_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        num_points_ce0 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_ce0;
    end else begin
        num_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        num_points_ce1 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_ce1;
    end else begin
        num_points_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        points_address0 = zext_ln446_14_fu_4546_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        points_address0 = zext_ln446_12_fu_4502_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        points_address0 = zext_ln446_10_fu_4458_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        points_address0 = zext_ln446_8_fu_4414_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        points_address0 = zext_ln446_6_fu_4123_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        points_address0 = zext_ln446_4_fu_4021_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        points_address0 = zext_ln446_2_fu_3919_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        points_address0 = zext_ln454_14_fu_3836_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        points_address0 = zext_ln454_12_fu_3792_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        points_address0 = zext_ln454_10_fu_3748_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        points_address0 = zext_ln454_8_fu_3704_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        points_address0 = zext_ln454_6_fu_3407_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        points_address0 = zext_ln454_4_fu_3305_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        points_address0 = zext_ln454_2_fu_3203_p1;
    end else if (((icmp_ln886_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address0 = zext_ln446_fu_3098_p1;
    end else if (((icmp_ln886_fu_2940_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address0 = zext_ln454_fu_2989_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        points_address0 = zext_ln493_14_fu_2654_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        points_address0 = zext_ln493_12_fu_2610_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        points_address0 = zext_ln493_10_fu_2566_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        points_address0 = zext_ln493_8_fu_2522_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        points_address0 = zext_ln493_6_fu_2231_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        points_address0 = zext_ln493_4_fu_2129_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        points_address0 = zext_ln493_2_fu_2027_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        points_address0 = zext_ln493_1_fu_1971_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        points_address0 = zext_ln471_fu_1811_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_address0 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_address0;
    end else begin
        points_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        points_address1 = zext_ln446_15_fu_4557_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        points_address1 = zext_ln446_13_fu_4519_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        points_address1 = zext_ln446_11_fu_4475_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        points_address1 = zext_ln446_9_fu_4431_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        points_address1 = zext_ln446_7_fu_4169_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        points_address1 = zext_ln446_5_fu_4067_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        points_address1 = zext_ln446_3_fu_3965_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        points_address1 = zext_ln454_15_fu_3853_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        points_address1 = zext_ln454_13_fu_3809_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        points_address1 = zext_ln454_11_fu_3765_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        points_address1 = zext_ln454_9_fu_3721_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        points_address1 = zext_ln454_7_fu_3453_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        points_address1 = zext_ln454_5_fu_3351_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        points_address1 = zext_ln454_3_fu_3249_p1;
    end else if (((icmp_ln886_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address1 = zext_ln446_1_fu_3147_p1;
    end else if (((icmp_ln886_fu_2940_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        points_address1 = zext_ln454_1_fu_3038_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        points_address1 = zext_ln493_15_fu_2665_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        points_address1 = zext_ln493_13_fu_2627_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        points_address1 = zext_ln493_11_fu_2583_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        points_address1 = zext_ln493_9_fu_2539_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        points_address1 = zext_ln493_7_fu_2277_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        points_address1 = zext_ln493_5_fu_2175_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        points_address1 = zext_ln493_3_fu_2073_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        points_address1 = zext_ln493_fu_1922_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_address1 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_address1;
    end else begin
        points_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | ((icmp_ln886_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln886_fu_2940_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        points_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_ce0 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_ce0;
    end else begin
        points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((icmp_ln886_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln886_fu_2940_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29)))) begin
        points_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_ce1 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_points_ce1;
    end else begin
        points_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        rbVal_constprop_o = 32'd1073741824;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value_fu_1214_rbVal_constprop_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        rbVal_constprop_o = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_rbVal_constprop_o;
    end else begin
        rbVal_constprop_o = rbVal_constprop_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rbVal_constprop_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        rbVal_constprop_o_ap_vld = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_rbVal_constprop_o_ap_vld;
    end else begin
        rbVal_constprop_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_fu_1243_p2 == 1'd0) & (icmp_ln874_fu_1530_p2 == 1'd0) & (leftRight_read_read_fu_336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((1'b1 == ap_CS_fsm_state10) & (((icmp_ln874_fu_1530_p2 == 1'd1) & (leftRight_read_read_fu_336_p2 == 1'd1)) | ((grp_fu_1243_p2 == 1'd1) & (leftRight_read_read_fu_336_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln874_1_fu_1542_p2 == 1'd0) & (grp_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln878_fu_1861_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln886_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1461_fu_1871_p2 = ($signed(ret_51_fu_1844_p1) + $signed(12'd4081));

assign add_ln446_10_fu_4243_p2 = (shl_ln446_10_fu_4235_p3 + shl_ln1_reg_5170);

assign add_ln446_11_fu_4271_p2 = (shl_ln446_11_fu_4263_p3 + shl_ln1_reg_5170);

assign add_ln446_12_fu_4299_p2 = (shl_ln446_12_fu_4291_p3 + shl_ln1_reg_5170);

assign add_ln446_13_fu_4327_p2 = (shl_ln446_13_fu_4319_p3 + shl_ln1_reg_5170);

assign add_ln446_14_fu_4355_p2 = (shl_ln446_14_fu_4347_p3 + shl_ln1_reg_5170);

assign add_ln446_15_fu_4377_p2 = (shl_ln446_15_fu_4370_p3 + shl_ln1_reg_5170);

assign add_ln446_16_fu_3084_p2 = ($signed(empty_fu_3043_p1) + $signed(9'd497));

assign add_ln446_17_fu_3133_p2 = ($signed(empty_fu_3043_p1) + $signed(9'd498));

assign add_ln446_18_fu_3906_p2 = ($signed(empty_reg_5152) + $signed(9'd499));

assign add_ln446_19_fu_3952_p2 = ($signed(empty_reg_5152) + $signed(9'd500));

assign add_ln446_1_fu_3117_p2 = (shl_ln446_2_fu_3109_p3 + shl_ln1_fu_3053_p3);

assign add_ln446_20_fu_4008_p2 = ($signed(empty_reg_5152) + $signed(9'd501));

assign add_ln446_21_fu_4054_p2 = ($signed(empty_reg_5152) + $signed(9'd502));

assign add_ln446_22_fu_4110_p2 = ($signed(empty_reg_5152) + $signed(9'd503));

assign add_ln446_23_fu_4156_p2 = ($signed(empty_reg_5152) + $signed(9'd504));

assign add_ln446_24_fu_4402_p2 = ($signed(empty_reg_5152) + $signed(9'd505));

assign add_ln446_25_fu_4419_p2 = ($signed(empty_reg_5152) + $signed(9'd506));

assign add_ln446_26_fu_4446_p2 = ($signed(empty_reg_5152) + $signed(9'd507));

assign add_ln446_27_fu_4463_p2 = ($signed(empty_reg_5152) + $signed(9'd508));

assign add_ln446_28_fu_4490_p2 = ($signed(empty_reg_5152) + $signed(9'd509));

assign add_ln446_29_fu_4507_p2 = ($signed(empty_reg_5152) + $signed(9'd510));

assign add_ln446_2_fu_3891_p2 = (shl_ln446_3_fu_3883_p3 + shl_ln1_reg_5170);

assign add_ln446_30_fu_4534_p2 = ($signed(empty_reg_5152) + $signed(9'd511));

assign add_ln446_3_fu_3937_p2 = (shl_ln446_4_fu_3929_p3 + shl_ln1_reg_5170);

assign add_ln446_4_fu_3993_p2 = (shl_ln446_5_fu_3985_p3 + shl_ln1_reg_5170);

assign add_ln446_5_fu_4039_p2 = (shl_ln446_6_fu_4031_p3 + shl_ln1_reg_5170);

assign add_ln446_6_fu_4095_p2 = (shl_ln446_7_fu_4087_p3 + shl_ln1_reg_5170);

assign add_ln446_7_fu_4141_p2 = (shl_ln446_8_fu_4133_p3 + shl_ln1_reg_5170);

assign add_ln446_8_fu_4187_p2 = (shl_ln446_9_fu_4179_p3 + shl_ln1_reg_5170);

assign add_ln446_9_fu_4215_p2 = (shl_ln446_s_fu_4207_p3 + shl_ln1_reg_5170);

assign add_ln446_fu_3068_p2 = (shl_ln446_1_fu_3060_p3 + shl_ln1_fu_3053_p3);

assign add_ln454_10_fu_3527_p2 = (shl_ln454_10_fu_3519_p3 + shl_ln2_reg_5106);

assign add_ln454_11_fu_3555_p2 = (shl_ln454_11_fu_3547_p3 + shl_ln2_reg_5106);

assign add_ln454_12_fu_3583_p2 = (shl_ln454_12_fu_3575_p3 + shl_ln2_reg_5106);

assign add_ln454_13_fu_3611_p2 = (shl_ln454_13_fu_3603_p3 + shl_ln2_reg_5106);

assign add_ln454_14_fu_3639_p2 = (shl_ln454_14_fu_3631_p3 + shl_ln2_reg_5106);

assign add_ln454_15_fu_3667_p2 = (shl_ln454_15_fu_3659_p3 + shl_ln2_reg_5106);

assign add_ln454_16_fu_3024_p2 = (trunc_ln454_fu_2977_p1 + 9'd1);

assign add_ln454_17_fu_3190_p2 = (trunc_ln454_reg_5124 + 9'd2);

assign add_ln454_18_fu_3236_p2 = (trunc_ln454_reg_5124 + 9'd3);

assign add_ln454_19_fu_3292_p2 = (trunc_ln454_reg_5124 + 9'd4);

assign add_ln454_1_fu_3008_p2 = (shl_ln454_2_fu_3000_p3 + shl_ln2_fu_2946_p3);

assign add_ln454_20_fu_3338_p2 = (trunc_ln454_reg_5124 + 9'd5);

assign add_ln454_21_fu_3394_p2 = (trunc_ln454_reg_5124 + 9'd6);

assign add_ln454_22_fu_3440_p2 = (trunc_ln454_reg_5124 + 9'd7);

assign add_ln454_23_fu_3692_p2 = (trunc_ln454_reg_5124 + 9'd8);

assign add_ln454_24_fu_3709_p2 = (trunc_ln454_reg_5124 + 9'd9);

assign add_ln454_25_fu_3736_p2 = (trunc_ln454_reg_5124 + 9'd10);

assign add_ln454_26_fu_3753_p2 = (trunc_ln454_reg_5124 + 9'd11);

assign add_ln454_27_fu_3780_p2 = (trunc_ln454_reg_5124 + 9'd12);

assign add_ln454_28_fu_3797_p2 = (trunc_ln454_reg_5124 + 9'd13);

assign add_ln454_29_fu_3824_p2 = (trunc_ln454_reg_5124 + 9'd14);

assign add_ln454_2_fu_3175_p2 = (shl_ln454_3_fu_3167_p3 + shl_ln2_reg_5106);

assign add_ln454_30_fu_3841_p2 = (trunc_ln454_reg_5124 + 9'd15);

assign add_ln454_3_fu_3221_p2 = (shl_ln454_4_fu_3213_p3 + shl_ln2_reg_5106);

assign add_ln454_4_fu_3277_p2 = (shl_ln454_5_fu_3269_p3 + shl_ln2_reg_5106);

assign add_ln454_5_fu_3323_p2 = (shl_ln454_6_fu_3315_p3 + shl_ln2_reg_5106);

assign add_ln454_6_fu_3379_p2 = (shl_ln454_7_fu_3371_p3 + shl_ln2_reg_5106);

assign add_ln454_7_fu_3425_p2 = (shl_ln454_8_fu_3417_p3 + shl_ln2_reg_5106);

assign add_ln454_8_fu_3471_p2 = (shl_ln454_9_fu_3463_p3 + shl_ln2_reg_5106);

assign add_ln454_9_fu_3499_p2 = (shl_ln454_s_fu_3491_p3 + shl_ln2_reg_5106);

assign add_ln454_fu_2961_p2 = (shl_ln454_1_fu_2953_p3 + shl_ln2_fu_2946_p3);

assign add_ln464_fu_1536_p2 = ($signed(num_points_q0) + $signed(32'd4294967295));

assign add_ln471_fu_1784_p2 = (shl_ln471_1_fu_1776_p3 + shl_ln_fu_1766_p3);

assign add_ln493_10_fu_2351_p2 = (shl_ln493_10_fu_2343_p3 + shl_ln3_reg_4856);

assign add_ln493_11_fu_2379_p2 = (shl_ln493_11_fu_2371_p3 + shl_ln3_reg_4856);

assign add_ln493_12_fu_2407_p2 = (shl_ln493_12_fu_2399_p3 + shl_ln3_reg_4856);

assign add_ln493_13_fu_2435_p2 = (shl_ln493_13_fu_2427_p3 + shl_ln3_reg_4856);

assign add_ln493_14_fu_2463_p2 = (shl_ln493_14_fu_2455_p3 + shl_ln3_reg_4856);

assign add_ln493_15_fu_2485_p2 = (shl_ln493_15_fu_2478_p3 + shl_ln3_reg_4856);

assign add_ln493_16_fu_1908_p2 = ($signed(trunc_ln1461_fu_1867_p1) + $signed(9'd497));

assign add_ln493_17_fu_1957_p2 = ($signed(trunc_ln1461_fu_1867_p1) + $signed(9'd498));

assign add_ln493_18_fu_2014_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd499));

assign add_ln493_19_fu_2060_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd500));

assign add_ln493_1_fu_1941_p2 = (shl_ln493_2_fu_1933_p3 + shl_ln3_fu_1877_p3);

assign add_ln493_20_fu_2116_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd501));

assign add_ln493_21_fu_2162_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd502));

assign add_ln493_22_fu_2218_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd503));

assign add_ln493_23_fu_2264_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd504));

assign add_ln493_24_fu_2510_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd505));

assign add_ln493_25_fu_2527_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd506));

assign add_ln493_26_fu_2554_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd507));

assign add_ln493_27_fu_2571_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd508));

assign add_ln493_28_fu_2598_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd509));

assign add_ln493_29_fu_2615_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd510));

assign add_ln493_2_fu_1999_p2 = (shl_ln493_3_fu_1991_p3 + shl_ln3_reg_4856);

assign add_ln493_30_fu_2642_p2 = ($signed(trunc_ln1461_reg_4838) + $signed(9'd511));

assign add_ln493_3_fu_2045_p2 = (shl_ln493_4_fu_2037_p3 + shl_ln3_reg_4856);

assign add_ln493_4_fu_2101_p2 = (shl_ln493_5_fu_2093_p3 + shl_ln3_reg_4856);

assign add_ln493_5_fu_2147_p2 = (shl_ln493_6_fu_2139_p3 + shl_ln3_reg_4856);

assign add_ln493_6_fu_2203_p2 = (shl_ln493_7_fu_2195_p3 + shl_ln3_reg_4856);

assign add_ln493_7_fu_2249_p2 = (shl_ln493_8_fu_2241_p3 + shl_ln3_reg_4856);

assign add_ln493_8_fu_2295_p2 = (shl_ln493_9_fu_2287_p3 + shl_ln3_reg_4856);

assign add_ln493_9_fu_2323_p2 = (shl_ln493_s_fu_2315_p3 + shl_ln3_reg_4856);

assign add_ln493_fu_1892_p2 = (shl_ln493_1_fu_1884_p3 + shl_ln3_fu_1877_p3);

assign add_ln915_1_fu_1721_p2 = (sub_ln915_1_fu_1716_p2 + select_ln893_1_reg_4782);

assign add_ln915_fu_2854_p2 = (sub_ln915_fu_2849_p2 + select_ln893_reg_5014);

assign and_ln1505_fu_2893_p2 = (or_ln1505_fu_2889_p2 & grp_fu_1234_p2);

assign and_ln1506_fu_1760_p2 = (or_ln1506_fu_1756_p2 & grp_fu_1234_p2);

assign and_ln899_1_fu_2738_p2 = (xor_ln899_fu_2732_p2 & grp_fu_1325_p3);

assign and_ln899_2_fu_1579_p2 = (reg_1281 & or_ln899_fu_1573_p2);

assign and_ln899_3_fu_1605_p2 = (xor_ln899_1_fu_1599_p2 & grp_fu_1325_p3);

assign and_ln899_fu_2712_p2 = (reg_1281 & or_ln899_2_fu_2706_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9_on_subcall_done = ((ap_sync_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready & ap_sync_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done) == 1'b0);
end

assign ap_sync_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done = (grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done | ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_done);

assign ap_sync_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready = (grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready | ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_ready);

assign bitcast_ln734_1_fu_1745_p1 = p_Result_16_fu_1733_p5;

assign bitcast_ln734_fu_2878_p1 = p_Result_12_fu_2866_p5;

assign empty_fu_3043_p0 = right_bound_V_fu_314;

assign empty_fu_3043_p1 = empty_fu_3043_p0[8:0];

assign get_radiiradii_address0 = zext_ln113_fu_1355_p1;

assign grp_fu_1243_p2 = ((start_value_V_fu_306 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_1249_p3 = start_value_V_fu_306[32'd31];

assign grp_fu_1257_p2 = (32'd0 - start_value_V_fu_306);

assign grp_fu_1263_p3 = ((grp_fu_1249_p3[0:0] == 1'b1) ? grp_fu_1257_p2 : start_value_V_fu_306);

integer ap_tvar_int_0;

always @ (grp_fu_1263_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            grp_fu_1271_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_1271_p4[ap_tvar_int_0] = grp_fu_1263_p3[31 - ap_tvar_int_0];
        end
    end
end


always @ (reg_1285) begin
    if (reg_1285[0] == 1'b1) begin
        grp_fu_1289_p3 = 32'd0;
    end else if (reg_1285[1] == 1'b1) begin
        grp_fu_1289_p3 = 32'd1;
    end else if (reg_1285[2] == 1'b1) begin
        grp_fu_1289_p3 = 32'd2;
    end else if (reg_1285[3] == 1'b1) begin
        grp_fu_1289_p3 = 32'd3;
    end else if (reg_1285[4] == 1'b1) begin
        grp_fu_1289_p3 = 32'd4;
    end else if (reg_1285[5] == 1'b1) begin
        grp_fu_1289_p3 = 32'd5;
    end else if (reg_1285[6] == 1'b1) begin
        grp_fu_1289_p3 = 32'd6;
    end else if (reg_1285[7] == 1'b1) begin
        grp_fu_1289_p3 = 32'd7;
    end else if (reg_1285[8] == 1'b1) begin
        grp_fu_1289_p3 = 32'd8;
    end else if (reg_1285[9] == 1'b1) begin
        grp_fu_1289_p3 = 32'd9;
    end else if (reg_1285[10] == 1'b1) begin
        grp_fu_1289_p3 = 32'd10;
    end else if (reg_1285[11] == 1'b1) begin
        grp_fu_1289_p3 = 32'd11;
    end else if (reg_1285[12] == 1'b1) begin
        grp_fu_1289_p3 = 32'd12;
    end else if (reg_1285[13] == 1'b1) begin
        grp_fu_1289_p3 = 32'd13;
    end else if (reg_1285[14] == 1'b1) begin
        grp_fu_1289_p3 = 32'd14;
    end else if (reg_1285[15] == 1'b1) begin
        grp_fu_1289_p3 = 32'd15;
    end else if (reg_1285[16] == 1'b1) begin
        grp_fu_1289_p3 = 32'd16;
    end else if (reg_1285[17] == 1'b1) begin
        grp_fu_1289_p3 = 32'd17;
    end else if (reg_1285[18] == 1'b1) begin
        grp_fu_1289_p3 = 32'd18;
    end else if (reg_1285[19] == 1'b1) begin
        grp_fu_1289_p3 = 32'd19;
    end else if (reg_1285[20] == 1'b1) begin
        grp_fu_1289_p3 = 32'd20;
    end else if (reg_1285[21] == 1'b1) begin
        grp_fu_1289_p3 = 32'd21;
    end else if (reg_1285[22] == 1'b1) begin
        grp_fu_1289_p3 = 32'd22;
    end else if (reg_1285[23] == 1'b1) begin
        grp_fu_1289_p3 = 32'd23;
    end else if (reg_1285[24] == 1'b1) begin
        grp_fu_1289_p3 = 32'd24;
    end else if (reg_1285[25] == 1'b1) begin
        grp_fu_1289_p3 = 32'd25;
    end else if (reg_1285[26] == 1'b1) begin
        grp_fu_1289_p3 = 32'd26;
    end else if (reg_1285[27] == 1'b1) begin
        grp_fu_1289_p3 = 32'd27;
    end else if (reg_1285[28] == 1'b1) begin
        grp_fu_1289_p3 = 32'd28;
    end else if (reg_1285[29] == 1'b1) begin
        grp_fu_1289_p3 = 32'd29;
    end else if (reg_1285[30] == 1'b1) begin
        grp_fu_1289_p3 = 32'd30;
    end else if (reg_1285[31] == 1'b1) begin
        grp_fu_1289_p3 = 32'd31;
    end else begin
        grp_fu_1289_p3 = 32'd32;
    end
end

assign grp_fu_1297_p2 = (32'd32 - grp_fu_1289_p3);

assign grp_fu_1303_p2 = ($signed(grp_fu_1297_p2) + $signed(32'd4294967243));

assign grp_fu_1309_p4 = {{grp_fu_1303_p2[31:1]}};

assign grp_fu_1319_p2 = (($signed(grp_fu_1309_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign grp_fu_1325_p3 = reg_1281[grp_fu_1303_p2];

assign grp_fu_1333_p2 = (($signed(grp_fu_1303_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_1343_p2 = (32'd54 - reg_1339);

assign grp_fu_1349_p2 = ($signed(reg_1339) + $signed(32'd4294967242));

assign grp_fu_1455_p1 = 185'd129807421463370690713262408230503;

assign grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_ap_start_reg;

assign icmp_ln1505_1_fu_2840_p2 = ((trunc_ln4_fu_2830_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1505_fu_2883_p2 = ((add_ln915_fu_2854_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1506_1_fu_1707_p2 = ((trunc_ln5_fu_1697_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1506_fu_1750_p2 = ((add_ln915_1_fu_1721_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln874_1_fu_1542_p2 = ((start_index_V_3_fu_302 == add_ln464_fu_1536_p2) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1530_p2 = ((start_index_V_3_fu_302 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1861_p2 = (($signed(ret_36_fu_1848_p2) < $signed(sext_ln878_fu_1857_p1)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_2940_p2 = (($signed(ret_fu_2917_p2) > $signed(ret_1_fu_2934_p2)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1585_p2 = ((and_ln899_2_fu_1579_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2718_p2 = ((and_ln899_fu_2712_p2 != 32'd0) ? 1'b1 : 1'b0);

assign init_patch_10_addr_1_gep_fu_908_p3 = zext_ln113_reg_4612;

assign init_patch_10_addr_gep_fu_1108_p3 = zext_ln113_reg_4612;

assign init_patch_11_addr_1_gep_fu_916_p3 = zext_ln113_reg_4612;

assign init_patch_11_addr_gep_fu_1116_p3 = zext_ln113_reg_4612;

assign init_patch_12_addr_1_gep_fu_940_p3 = zext_ln113_reg_4612;

assign init_patch_12_addr_gep_fu_1140_p3 = zext_ln113_reg_4612;

assign init_patch_13_addr_1_gep_fu_948_p3 = zext_ln113_reg_4612;

assign init_patch_13_addr_gep_fu_1148_p3 = zext_ln113_reg_4612;

assign init_patch_14_addr_1_gep_fu_972_p3 = zext_ln113_reg_4612;

assign init_patch_14_addr_gep_fu_1172_p3 = zext_ln113_reg_4612;

assign init_patch_15_addr_1_gep_fu_980_p3 = zext_ln113_reg_4612;

assign init_patch_15_addr_gep_fu_1180_p3 = zext_ln113_reg_4612;

assign init_patch_5_addr_1_gep_fu_820_p3 = zext_ln113_reg_4612;

assign init_patch_5_addr_gep_fu_1020_p3 = zext_ln113_reg_4612;

assign init_patch_6_addr_1_gep_fu_844_p3 = zext_ln113_reg_4612;

assign init_patch_6_addr_gep_fu_1044_p3 = zext_ln113_reg_4612;

assign init_patch_7_addr_1_gep_fu_852_p3 = zext_ln113_reg_4612;

assign init_patch_7_addr_gep_fu_1052_p3 = zext_ln113_reg_4612;

assign init_patch_8_addr_1_gep_fu_876_p3 = zext_ln113_reg_4612;

assign init_patch_8_addr_gep_fu_1076_p3 = zext_ln113_reg_4612;

assign init_patch_9_addr_1_gep_fu_884_p3 = zext_ln113_reg_4612;

assign init_patch_9_addr_gep_fu_1084_p3 = zext_ln113_reg_4612;

assign leftRight_read_read_fu_336_p2 = leftRight;

assign lhs_7_fu_3047_p2 = ($signed(ret_19_fu_2930_p1) + $signed(12'd4081));

assign lshr_ln1_fu_3074_p4 = {{add_ln446_fu_3068_p2[15:13]}};

assign lshr_ln2_fu_2967_p4 = {{add_ln454_fu_2961_p2[15:13]}};

assign lshr_ln3_fu_1898_p4 = {{add_ln493_fu_1892_p2[15:13]}};

assign lshr_ln446_1_fu_3123_p4 = {{add_ln446_1_fu_3117_p2[15:13]}};

assign lshr_ln446_2_fu_3896_p4 = {{add_ln446_2_fu_3891_p2[15:13]}};

assign lshr_ln446_3_fu_3942_p4 = {{add_ln446_3_fu_3937_p2[15:13]}};

assign lshr_ln446_4_fu_3998_p4 = {{add_ln446_4_fu_3993_p2[15:13]}};

assign lshr_ln446_5_fu_4044_p4 = {{add_ln446_5_fu_4039_p2[15:13]}};

assign lshr_ln446_6_fu_4100_p4 = {{add_ln446_6_fu_4095_p2[15:13]}};

assign lshr_ln446_7_fu_4146_p4 = {{add_ln446_7_fu_4141_p2[15:13]}};

assign lshr_ln454_1_fu_3014_p4 = {{add_ln454_1_fu_3008_p2[15:13]}};

assign lshr_ln454_2_fu_3180_p4 = {{add_ln454_2_fu_3175_p2[15:13]}};

assign lshr_ln454_3_fu_3226_p4 = {{add_ln454_3_fu_3221_p2[15:13]}};

assign lshr_ln454_4_fu_3282_p4 = {{add_ln454_4_fu_3277_p2[15:13]}};

assign lshr_ln454_5_fu_3328_p4 = {{add_ln454_5_fu_3323_p2[15:13]}};

assign lshr_ln454_6_fu_3384_p4 = {{add_ln454_6_fu_3379_p2[15:13]}};

assign lshr_ln454_7_fu_3430_p4 = {{add_ln454_7_fu_3425_p2[15:13]}};

assign lshr_ln493_1_fu_1947_p4 = {{add_ln493_1_fu_1941_p2[15:13]}};

assign lshr_ln493_2_fu_2004_p4 = {{add_ln493_2_fu_1999_p2[15:13]}};

assign lshr_ln493_3_fu_2050_p4 = {{add_ln493_3_fu_2045_p2[15:13]}};

assign lshr_ln493_4_fu_2106_p4 = {{add_ln493_4_fu_2101_p2[15:13]}};

assign lshr_ln493_5_fu_2152_p4 = {{add_ln493_5_fu_2147_p2[15:13]}};

assign lshr_ln493_6_fu_2208_p4 = {{add_ln493_6_fu_2203_p2[15:13]}};

assign lshr_ln493_7_fu_2254_p4 = {{add_ln493_7_fu_2249_p2[15:13]}};

assign lshr_ln897_1_fu_1561_p2 = 32'd4294967295 >> zext_ln897_1_fu_1557_p1;

assign lshr_ln897_fu_2694_p2 = 32'd4294967295 >> zext_ln897_fu_2690_p1;

assign lshr_ln908_1_fu_1649_p2 = zext_ln909_3_fu_1631_p1 >> zext_ln908_1_fu_1645_p1;

assign lshr_ln908_fu_2782_p2 = zext_ln909_2_fu_2764_p1 >> zext_ln908_fu_2778_p1;

assign lshr_ln_fu_1790_p4 = {{add_ln471_fu_1784_p2[15:13]}};

assign m_3_fu_2798_p2 = (m_fu_2788_p3 + zext_ln911_fu_2795_p1);

assign m_7_fu_1655_p3 = ((icmp_ln908_1_reg_4762[0:0] == 1'b1) ? lshr_ln908_1_fu_1649_p2 : shl_ln909_1_fu_1639_p2);

assign m_8_fu_1665_p2 = (m_7_fu_1655_p3 + zext_ln911_1_fu_1662_p1);

assign m_fu_2788_p3 = ((icmp_ln908_reg_4994[0:0] == 1'b1) ? lshr_ln908_fu_2782_p2 : shl_ln909_fu_2772_p2);

assign num_points_address1 = grp_p_find_boundaries_and_starting_index_and_value_fu_1214_num_points_address1;

assign or_ln1505_fu_2889_p2 = (icmp_ln1505_reg_5029 | icmp_ln1505_1_reg_5019);

assign or_ln1506_fu_1756_p2 = (icmp_ln1506_reg_4797 | icmp_ln1506_1_reg_4787);

assign or_ln899_2_fu_2706_p2 = (shl_ln899_fu_2700_p2 | lshr_ln897_fu_2694_p2);

assign or_ln899_fu_1573_p2 = (shl_ln899_1_fu_1567_p2 | lshr_ln897_1_fu_1561_p2);

assign p_Result_12_fu_2866_p5 = {{tmp_3_fu_2859_p3}, {zext_ln912_fu_2846_p1[51:0]}};

assign p_Result_16_fu_1733_p5 = {{tmp_4_fu_1726_p3}, {zext_ln912_1_fu_1713_p1[51:0]}};

assign p_Result_5_fu_1681_p3 = m_8_fu_1665_p2[32'd54];

assign p_Result_s_fu_2814_p3 = m_3_fu_2798_p2[32'd54];

assign r_V_2_fu_1430_p1 = r_V_2_fu_1430_p10;

assign r_V_2_fu_1430_p10 = ret_V_6_reg_4675;

assign ret_10_fu_4082_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4087));

assign ret_11_fu_4128_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4088));

assign ret_12_fu_4174_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4089));

assign ret_13_fu_4202_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4090));

assign ret_14_fu_4230_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4091));

assign ret_15_fu_4258_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4092));

assign ret_16_fu_4286_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4093));

assign ret_17_fu_4314_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4094));

assign ret_18_fu_4342_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4095));

assign ret_19_fu_2930_p0 = right_bound_V_fu_314;

assign ret_19_fu_2930_p1 = ret_19_fu_2930_p0[11:0];

assign ret_1_fu_2934_p2 = ($signed(sext_ln215_1_fu_2926_p1) + $signed(33'd1));

assign ret_21_fu_2994_p2 = (trunc_ln1346_fu_2913_p1 + 12'd1);

assign ret_22_fu_3162_p2 = (trunc_ln1346_reg_5042 + 12'd2);

assign ret_23_fu_3208_p2 = (trunc_ln1346_reg_5042 + 12'd3);

assign ret_24_fu_3264_p2 = (trunc_ln1346_reg_5042 + 12'd4);

assign ret_25_fu_3310_p2 = (trunc_ln1346_reg_5042 + 12'd5);

assign ret_26_fu_3366_p2 = (trunc_ln1346_reg_5042 + 12'd6);

assign ret_27_fu_3412_p2 = (trunc_ln1346_reg_5042 + 12'd7);

assign ret_28_fu_3458_p2 = (trunc_ln1346_reg_5042 + 12'd8);

assign ret_29_fu_3486_p2 = (trunc_ln1346_reg_5042 + 12'd9);

assign ret_30_fu_3514_p2 = (trunc_ln1346_reg_5042 + 12'd10);

assign ret_31_fu_3542_p2 = (trunc_ln1346_reg_5042 + 12'd11);

assign ret_32_fu_3570_p2 = (trunc_ln1346_reg_5042 + 12'd12);

assign ret_33_fu_3598_p2 = (trunc_ln1346_reg_5042 + 12'd13);

assign ret_34_fu_3626_p2 = (trunc_ln1346_reg_5042 + 12'd14);

assign ret_35_fu_3654_p2 = (trunc_ln1346_reg_5042 + 12'd15);

assign ret_36_fu_1848_p2 = ($signed(sext_ln215_2_fu_1840_p1) + $signed(33'd8589934577));

assign ret_37_fu_1927_p2 = ($signed(ret_51_fu_1844_p1) + $signed(12'd4082));

assign ret_38_fu_1986_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4083));

assign ret_39_fu_2032_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4084));

assign ret_40_fu_2088_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4085));

assign ret_41_fu_2134_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4086));

assign ret_42_fu_2190_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4087));

assign ret_43_fu_2236_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4088));

assign ret_44_fu_2282_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4089));

assign ret_45_fu_2310_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4090));

assign ret_46_fu_2338_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4091));

assign ret_47_fu_2366_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4092));

assign ret_48_fu_2394_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4093));

assign ret_49_fu_2422_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4094));

assign ret_50_fu_2450_p2 = ($signed(ret_51_reg_4816) + $signed(12'd4095));

assign ret_51_fu_1844_p1 = ap_phi_mux_lhs_5_phi_fu_1191_p8[11:0];

assign ret_5_fu_3103_p2 = ($signed(ret_19_fu_2930_p1) + $signed(12'd4082));

assign ret_6_fu_3878_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4083));

assign ret_7_fu_3924_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4084));

assign ret_8_fu_3980_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4085));

assign ret_9_fu_4026_p2 = ($signed(ret_19_reg_5060) + $signed(12'd4086));

assign ret_V_6_fu_1418_p2 = ($signed(y_V_fu_1396_p3) + $signed(25'd28311552));

assign ret_V_7_fu_1412_p2 = ($signed(sext_ln703_fu_1404_p1) - $signed(sext_ln703_2_fu_1408_p1));

assign ret_V_fu_1510_p2 = (select_ln1148_1_fu_1497_p3 + rhs_fu_1503_p3);

assign ret_fu_2917_p2 = ($signed(sext_ln215_fu_2909_p1) + $signed(33'd16));

assign rhs_fu_1503_p1 = p_read;

assign rhs_fu_1503_p3 = {{rhs_fu_1503_p1}, {20'd0}};

assign select_ln1148_1_fu_1497_p3 = ((tmp_11_reg_4685[0:0] == 1'b1) ? sub_ln1148_1_fu_1491_p2 : tmp_13_reg_4701);

assign select_ln1148_fu_1485_p3 = ((tmp_11_reg_4685[0:0] == 1'b1) ? tmp_12_fu_1476_p4 : tmp_13_reg_4701);

assign select_ln893_1_fu_1689_p3 = ((p_Result_5_fu_1681_p3[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln893_fu_2822_p3 = ((p_Result_s_fu_2814_p3[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln896_1_fu_1611_p3 = ((grp_fu_1319_p2[0:0] == 1'b1) ? icmp_ln899_1_fu_1585_p2 : grp_fu_1325_p3);

assign select_ln896_fu_2744_p3 = ((grp_fu_1319_p2[0:0] == 1'b1) ? icmp_ln899_fu_2718_p2 : grp_fu_1325_p3);

assign select_ln908_2_fu_1619_p3 = ((grp_fu_1333_p2[0:0] == 1'b1) ? select_ln896_1_fu_1611_p3 : and_ln899_3_fu_1605_p2);

assign select_ln908_fu_2752_p3 = ((grp_fu_1333_p2[0:0] == 1'b1) ? select_ln896_fu_2744_p3 : and_ln899_1_fu_2738_p2);

assign sext_ln215_1_fu_2926_p0 = right_bound_V_fu_314;

assign sext_ln215_1_fu_2926_p1 = sext_ln215_1_fu_2926_p0;

assign sext_ln215_2_fu_1840_p1 = ap_phi_mux_lhs_5_phi_fu_1191_p8;

assign sext_ln215_fu_2909_p1 = lhs_reg_1201;

assign sext_ln703_2_fu_1408_p0 = p_read;

assign sext_ln703_2_fu_1408_p1 = sext_ln703_2_fu_1408_p0;

assign sext_ln703_fu_1404_p1 = $signed(z_top);

assign sext_ln878_fu_1857_p1 = $signed(left_bound_V_fu_310);

assign shl_ln1_fu_3053_p3 = {{i_offset}, {13'd0}};

assign shl_ln2_fu_2946_p3 = {{i_offset}, {13'd0}};

assign shl_ln3_fu_1877_p3 = {{i_offset}, {13'd0}};

assign shl_ln446_10_fu_4235_p3 = {{ret_14_fu_4230_p2}, {4'd0}};

assign shl_ln446_11_fu_4263_p3 = {{ret_15_fu_4258_p2}, {4'd0}};

assign shl_ln446_12_fu_4291_p3 = {{ret_16_fu_4286_p2}, {4'd0}};

assign shl_ln446_13_fu_4319_p3 = {{ret_17_fu_4314_p2}, {4'd0}};

assign shl_ln446_14_fu_4347_p3 = {{ret_18_fu_4342_p2}, {4'd0}};

assign shl_ln446_15_fu_4370_p3 = {{ret_19_reg_5060}, {4'd0}};

assign shl_ln446_1_fu_3060_p3 = {{lhs_7_fu_3047_p2}, {4'd0}};

assign shl_ln446_2_fu_3109_p3 = {{ret_5_fu_3103_p2}, {4'd0}};

assign shl_ln446_3_fu_3883_p3 = {{ret_6_fu_3878_p2}, {4'd0}};

assign shl_ln446_4_fu_3929_p3 = {{ret_7_fu_3924_p2}, {4'd0}};

assign shl_ln446_5_fu_3985_p3 = {{ret_8_fu_3980_p2}, {4'd0}};

assign shl_ln446_6_fu_4031_p3 = {{ret_9_fu_4026_p2}, {4'd0}};

assign shl_ln446_7_fu_4087_p3 = {{ret_10_fu_4082_p2}, {4'd0}};

assign shl_ln446_8_fu_4133_p3 = {{ret_11_fu_4128_p2}, {4'd0}};

assign shl_ln446_9_fu_4179_p3 = {{ret_12_fu_4174_p2}, {4'd0}};

assign shl_ln446_s_fu_4207_p3 = {{ret_13_fu_4202_p2}, {4'd0}};

assign shl_ln454_10_fu_3519_p3 = {{ret_30_fu_3514_p2}, {4'd0}};

assign shl_ln454_11_fu_3547_p3 = {{ret_31_fu_3542_p2}, {4'd0}};

assign shl_ln454_12_fu_3575_p3 = {{ret_32_fu_3570_p2}, {4'd0}};

assign shl_ln454_13_fu_3603_p3 = {{ret_33_fu_3598_p2}, {4'd0}};

assign shl_ln454_14_fu_3631_p3 = {{ret_34_fu_3626_p2}, {4'd0}};

assign shl_ln454_15_fu_3659_p3 = {{ret_35_fu_3654_p2}, {4'd0}};

assign shl_ln454_1_fu_2953_p3 = {{trunc_ln1346_fu_2913_p1}, {4'd0}};

assign shl_ln454_2_fu_3000_p3 = {{ret_21_fu_2994_p2}, {4'd0}};

assign shl_ln454_3_fu_3167_p3 = {{ret_22_fu_3162_p2}, {4'd0}};

assign shl_ln454_4_fu_3213_p3 = {{ret_23_fu_3208_p2}, {4'd0}};

assign shl_ln454_5_fu_3269_p3 = {{ret_24_fu_3264_p2}, {4'd0}};

assign shl_ln454_6_fu_3315_p3 = {{ret_25_fu_3310_p2}, {4'd0}};

assign shl_ln454_7_fu_3371_p3 = {{ret_26_fu_3366_p2}, {4'd0}};

assign shl_ln454_8_fu_3417_p3 = {{ret_27_fu_3412_p2}, {4'd0}};

assign shl_ln454_9_fu_3463_p3 = {{ret_28_fu_3458_p2}, {4'd0}};

assign shl_ln454_s_fu_3491_p3 = {{ret_29_fu_3486_p2}, {4'd0}};

assign shl_ln471_1_fu_1776_p3 = {{trunc_ln471_fu_1773_p1}, {4'd0}};

assign shl_ln493_10_fu_2343_p3 = {{ret_46_fu_2338_p2}, {4'd0}};

assign shl_ln493_11_fu_2371_p3 = {{ret_47_fu_2366_p2}, {4'd0}};

assign shl_ln493_12_fu_2399_p3 = {{ret_48_fu_2394_p2}, {4'd0}};

assign shl_ln493_13_fu_2427_p3 = {{ret_49_fu_2422_p2}, {4'd0}};

assign shl_ln493_14_fu_2455_p3 = {{ret_50_fu_2450_p2}, {4'd0}};

assign shl_ln493_15_fu_2478_p3 = {{ret_51_reg_4816}, {4'd0}};

assign shl_ln493_1_fu_1884_p3 = {{add_ln1461_fu_1871_p2}, {4'd0}};

assign shl_ln493_2_fu_1933_p3 = {{ret_37_fu_1927_p2}, {4'd0}};

assign shl_ln493_3_fu_1991_p3 = {{ret_38_fu_1986_p2}, {4'd0}};

assign shl_ln493_4_fu_2037_p3 = {{ret_39_fu_2032_p2}, {4'd0}};

assign shl_ln493_5_fu_2093_p3 = {{ret_40_fu_2088_p2}, {4'd0}};

assign shl_ln493_6_fu_2139_p3 = {{ret_41_fu_2134_p2}, {4'd0}};

assign shl_ln493_7_fu_2195_p3 = {{ret_42_fu_2190_p2}, {4'd0}};

assign shl_ln493_8_fu_2241_p3 = {{ret_43_fu_2236_p2}, {4'd0}};

assign shl_ln493_9_fu_2287_p3 = {{ret_44_fu_2282_p2}, {4'd0}};

assign shl_ln493_s_fu_2315_p3 = {{ret_45_fu_2310_p2}, {4'd0}};

assign shl_ln899_1_fu_1567_p2 = 32'd1 << grp_fu_1303_p2;

assign shl_ln899_fu_2700_p2 = 32'd1 << grp_fu_1303_p2;

assign shl_ln909_1_fu_1639_p2 = zext_ln909_3_fu_1631_p1 << zext_ln909_1_fu_1635_p1;

assign shl_ln909_fu_2772_p2 = zext_ln909_2_fu_2764_p1 << zext_ln909_fu_2768_p1;

assign shl_ln_fu_1766_p3 = {{i_offset}, {13'd0}};

assign start_index_V_2_fu_1816_p2 = (start_index_V_3_fu_302 + 32'd1);

assign start_index_V_fu_2899_p2 = ($signed(start_index_V_1_load_reg_4722) + $signed(32'd4294967295));

assign start_value_V_1_fu_1830_p2 = (z_bits_fu_1826_p1 - projectionToRow_V_reg_4712);

assign sub_ln1148_1_fu_1491_p2 = (52'd0 - select_ln1148_fu_1485_p3);

assign sub_ln1148_fu_1471_p2 = (185'd0 - mul_ln1148_reg_4696);

assign sub_ln897_1_fu_1551_p2 = (6'd22 - trunc_ln897_1_fu_1547_p1);

assign sub_ln897_fu_2684_p2 = (6'd22 - trunc_ln897_fu_2680_p1);

assign sub_ln915_1_fu_1716_p2 = (11'd12 - trunc_ln893_1_reg_4772);

assign sub_ln915_fu_2849_p2 = (11'd12 - trunc_ln893_reg_5004);

assign tmp_10_fu_4013_p3 = {{lshr_ln446_4_fu_3998_p4}, {add_ln446_20_fu_4008_p2}};

assign tmp_12_fu_1476_p4 = {{sub_ln1148_reg_4707[182:131]}};

assign tmp_14_fu_4059_p3 = {{lshr_ln446_5_fu_4044_p4}, {add_ln446_21_fu_4054_p2}};

assign tmp_16_fu_4115_p3 = {{lshr_ln446_6_fu_4100_p4}, {add_ln446_22_fu_4110_p2}};

assign tmp_17_fu_2724_p3 = grp_fu_1303_p2[32'd31];

assign tmp_18_fu_4161_p3 = {{lshr_ln446_7_fu_4146_p4}, {add_ln446_23_fu_4156_p2}};

assign tmp_19_fu_4407_p3 = {{lshr_ln446_8_reg_5338}, {add_ln446_24_fu_4402_p2}};

assign tmp_1_fu_1803_p3 = {{lshr_ln_fu_1790_p4}, {trunc_ln471_1_fu_1800_p1}};

assign tmp_20_fu_4424_p3 = {{lshr_ln446_9_reg_5343}, {add_ln446_25_fu_4419_p2}};

assign tmp_21_fu_4451_p3 = {{lshr_ln446_s_reg_5348}, {add_ln446_26_fu_4446_p2}};

assign tmp_22_fu_4468_p3 = {{lshr_ln446_10_reg_5353}, {add_ln446_27_fu_4463_p2}};

assign tmp_23_fu_4495_p3 = {{lshr_ln446_11_reg_5358}, {add_ln446_28_fu_4490_p2}};

assign tmp_24_fu_4512_p3 = {{lshr_ln446_12_reg_5363}, {add_ln446_29_fu_4507_p2}};

assign tmp_25_fu_4539_p3 = {{lshr_ln446_13_reg_5368}, {add_ln446_30_fu_4534_p2}};

assign tmp_26_fu_4551_p3 = {{lshr_ln446_14_reg_5373}, {empty_reg_5152}};

assign tmp_27_fu_2981_p3 = {{lshr_ln2_fu_2967_p4}, {trunc_ln454_fu_2977_p1}};

assign tmp_28_fu_3030_p3 = {{lshr_ln454_1_fu_3014_p4}, {add_ln454_16_fu_3024_p2}};

assign tmp_29_fu_3195_p3 = {{lshr_ln454_2_fu_3180_p4}, {add_ln454_17_fu_3190_p2}};

assign tmp_2_fu_3090_p3 = {{lshr_ln1_fu_3074_p4}, {add_ln446_16_fu_3084_p2}};

assign tmp_30_fu_3241_p3 = {{lshr_ln454_3_fu_3226_p4}, {add_ln454_18_fu_3236_p2}};

assign tmp_31_fu_3297_p3 = {{lshr_ln454_4_fu_3282_p4}, {add_ln454_19_fu_3292_p2}};

assign tmp_32_fu_3343_p3 = {{lshr_ln454_5_fu_3328_p4}, {add_ln454_20_fu_3338_p2}};

assign tmp_33_fu_3399_p3 = {{lshr_ln454_6_fu_3384_p4}, {add_ln454_21_fu_3394_p2}};

assign tmp_34_fu_3445_p3 = {{lshr_ln454_7_fu_3430_p4}, {add_ln454_22_fu_3440_p2}};

assign tmp_35_fu_3697_p3 = {{lshr_ln454_8_reg_5228}, {add_ln454_23_fu_3692_p2}};

assign tmp_37_fu_3714_p3 = {{lshr_ln454_9_reg_5233}, {add_ln454_24_fu_3709_p2}};

assign tmp_38_fu_3741_p3 = {{lshr_ln454_s_reg_5238}, {add_ln454_25_fu_3736_p2}};

assign tmp_39_fu_3758_p3 = {{lshr_ln454_10_reg_5243}, {add_ln454_26_fu_3753_p2}};

assign tmp_3_fu_2859_p3 = {{p_Result_9_reg_4744}, {add_ln915_fu_2854_p2}};

assign tmp_40_fu_3785_p3 = {{lshr_ln454_11_reg_5248}, {add_ln454_27_fu_3780_p2}};

assign tmp_41_fu_3802_p3 = {{lshr_ln454_12_reg_5253}, {add_ln454_28_fu_3797_p2}};

assign tmp_42_fu_3829_p3 = {{lshr_ln454_13_reg_5258}, {add_ln454_29_fu_3824_p2}};

assign tmp_43_fu_3846_p3 = {{lshr_ln454_14_reg_5263}, {add_ln454_30_fu_3841_p2}};

assign tmp_44_fu_1914_p3 = {{lshr_ln3_fu_1898_p4}, {add_ln493_16_fu_1908_p2}};

assign tmp_45_fu_1963_p3 = {{lshr_ln493_1_fu_1947_p4}, {add_ln493_17_fu_1957_p2}};

assign tmp_46_fu_2019_p3 = {{lshr_ln493_2_fu_2004_p4}, {add_ln493_18_fu_2014_p2}};

assign tmp_47_fu_2065_p3 = {{lshr_ln493_3_fu_2050_p4}, {add_ln493_19_fu_2060_p2}};

assign tmp_48_fu_2121_p3 = {{lshr_ln493_4_fu_2106_p4}, {add_ln493_20_fu_2116_p2}};

assign tmp_49_fu_2167_p3 = {{lshr_ln493_5_fu_2152_p4}, {add_ln493_21_fu_2162_p2}};

assign tmp_4_fu_1726_p3 = {{p_Result_13_reg_4757}, {add_ln915_1_fu_1721_p2}};

assign tmp_50_fu_2223_p3 = {{lshr_ln493_6_fu_2208_p4}, {add_ln493_22_fu_2218_p2}};

assign tmp_51_fu_2269_p3 = {{lshr_ln493_7_fu_2254_p4}, {add_ln493_23_fu_2264_p2}};

assign tmp_52_fu_2515_p3 = {{lshr_ln493_8_reg_4914}, {add_ln493_24_fu_2510_p2}};

assign tmp_53_fu_2532_p3 = {{lshr_ln493_9_reg_4919}, {add_ln493_25_fu_2527_p2}};

assign tmp_54_fu_2559_p3 = {{lshr_ln493_s_reg_4924}, {add_ln493_26_fu_2554_p2}};

assign tmp_55_fu_2576_p3 = {{lshr_ln493_10_reg_4929}, {add_ln493_27_fu_2571_p2}};

assign tmp_56_fu_2603_p3 = {{lshr_ln493_11_reg_4934}, {add_ln493_28_fu_2598_p2}};

assign tmp_57_fu_2620_p3 = {{lshr_ln493_12_reg_4939}, {add_ln493_29_fu_2615_p2}};

assign tmp_58_fu_2647_p3 = {{lshr_ln493_13_reg_4944}, {add_ln493_30_fu_2642_p2}};

assign tmp_59_fu_2659_p3 = {{lshr_ln493_14_reg_4949}, {trunc_ln1461_reg_4838}};

assign tmp_68_fu_1591_p3 = grp_fu_1303_p2[32'd31];

assign tmp_7_fu_3139_p3 = {{lshr_ln446_1_fu_3123_p4}, {add_ln446_17_fu_3133_p2}};

assign tmp_8_fu_3911_p3 = {{lshr_ln446_2_fu_3896_p4}, {add_ln446_18_fu_3906_p2}};

assign tmp_9_fu_3957_p3 = {{lshr_ln446_3_fu_3942_p4}, {add_ln446_19_fu_3952_p2}};

assign tmp_s_fu_1444_p3 = {{r_V_2_reg_4680}, {20'd0}};

assign trunc_ln1346_fu_2913_p1 = lhs_reg_1201[11:0];

assign trunc_ln1461_fu_1867_p1 = ap_phi_mux_lhs_5_phi_fu_1191_p8[8:0];

assign trunc_ln446_10_fu_4480_p1 = points_q0[95:0];

assign trunc_ln446_11_fu_4485_p1 = points_q1[95:0];

assign trunc_ln446_12_fu_4524_p1 = points_q0[95:0];

assign trunc_ln446_13_fu_4529_p1 = points_q1[95:0];

assign trunc_ln446_14_fu_4562_p1 = points_q0[95:0];

assign trunc_ln446_15_fu_4567_p1 = points_q1[95:0];

assign trunc_ln446_1_fu_3873_p1 = points_q1[95:0];

assign trunc_ln446_2_fu_3970_p1 = points_q0[95:0];

assign trunc_ln446_3_fu_3975_p1 = points_q1[95:0];

assign trunc_ln446_4_fu_4072_p1 = points_q0[95:0];

assign trunc_ln446_5_fu_4077_p1 = points_q1[95:0];

assign trunc_ln446_6_fu_4392_p1 = points_q0[95:0];

assign trunc_ln446_7_fu_4397_p1 = points_q1[95:0];

assign trunc_ln446_8_fu_4436_p1 = points_q0[95:0];

assign trunc_ln446_9_fu_4441_p1 = points_q1[95:0];

assign trunc_ln446_fu_3868_p1 = points_q0[95:0];

assign trunc_ln454_10_fu_3731_p1 = points_q1[95:0];

assign trunc_ln454_11_fu_3770_p1 = points_q0[95:0];

assign trunc_ln454_12_fu_3775_p1 = points_q1[95:0];

assign trunc_ln454_13_fu_3814_p1 = points_q0[95:0];

assign trunc_ln454_14_fu_3819_p1 = points_q1[95:0];

assign trunc_ln454_15_fu_3858_p1 = points_q0[95:0];

assign trunc_ln454_16_fu_3863_p1 = points_q1[95:0];

assign trunc_ln454_1_fu_3152_p1 = points_q0[95:0];

assign trunc_ln454_2_fu_3157_p1 = points_q1[95:0];

assign trunc_ln454_3_fu_3254_p1 = points_q0[95:0];

assign trunc_ln454_4_fu_3259_p1 = points_q1[95:0];

assign trunc_ln454_5_fu_3356_p1 = points_q0[95:0];

assign trunc_ln454_6_fu_3361_p1 = points_q1[95:0];

assign trunc_ln454_7_fu_3682_p1 = points_q0[95:0];

assign trunc_ln454_8_fu_3687_p1 = points_q1[95:0];

assign trunc_ln454_9_fu_3726_p1 = points_q0[95:0];

assign trunc_ln454_fu_2977_p1 = lhs_reg_1201[8:0];

assign trunc_ln471_1_fu_1800_p1 = start_index_V_3_fu_302[8:0];

assign trunc_ln471_fu_1773_p1 = start_index_V_3_fu_302[11:0];

assign trunc_ln493_10_fu_2588_p1 = points_q0[95:0];

assign trunc_ln493_11_fu_2593_p1 = points_q1[95:0];

assign trunc_ln493_12_fu_2632_p1 = points_q0[95:0];

assign trunc_ln493_13_fu_2637_p1 = points_q1[95:0];

assign trunc_ln493_14_fu_2670_p1 = points_q0[95:0];

assign trunc_ln493_15_fu_2675_p1 = points_q1[95:0];

assign trunc_ln493_1_fu_1981_p1 = points_q0[95:0];

assign trunc_ln493_2_fu_2078_p1 = points_q0[95:0];

assign trunc_ln493_3_fu_2083_p1 = points_q1[95:0];

assign trunc_ln493_4_fu_2180_p1 = points_q0[95:0];

assign trunc_ln493_5_fu_2185_p1 = points_q1[95:0];

assign trunc_ln493_6_fu_2500_p1 = points_q0[95:0];

assign trunc_ln493_7_fu_2505_p1 = points_q1[95:0];

assign trunc_ln493_8_fu_2544_p1 = points_q0[95:0];

assign trunc_ln493_9_fu_2549_p1 = points_q1[95:0];

assign trunc_ln493_fu_1976_p1 = points_q1[95:0];

assign trunc_ln4_fu_2830_p4 = {{m_3_fu_2798_p2[52:1]}};

assign trunc_ln5_fu_1697_p4 = {{m_8_fu_1665_p2[52:1]}};

assign trunc_ln731_fu_1392_p1 = get_radiiradii_q0[4:0];

assign trunc_ln893_1_fu_1627_p1 = grp_fu_1289_p3[10:0];

assign trunc_ln893_fu_2760_p1 = grp_fu_1289_p3[10:0];

assign trunc_ln897_1_fu_1547_p1 = grp_fu_1297_p2[5:0];

assign trunc_ln897_fu_2680_p1 = grp_fu_1297_p2[5:0];

assign xor_ln899_1_fu_1599_p2 = (tmp_68_fu_1591_p3 ^ 1'd1);

assign xor_ln899_fu_2732_p2 = (tmp_17_fu_2724_p3 ^ 1'd1);

assign y_V_fu_1396_p3 = {{trunc_ln731_fu_1392_p1}, {20'd0}};

assign z_bits_fu_1826_p1 = points_q0[31:0];

assign zext_ln113_fu_1355_p1 = i_offset;

assign zext_ln446_10_fu_4458_p1 = tmp_21_fu_4451_p3;

assign zext_ln446_11_fu_4475_p1 = tmp_22_fu_4468_p3;

assign zext_ln446_12_fu_4502_p1 = tmp_23_fu_4495_p3;

assign zext_ln446_13_fu_4519_p1 = tmp_24_fu_4512_p3;

assign zext_ln446_14_fu_4546_p1 = tmp_25_fu_4539_p3;

assign zext_ln446_15_fu_4557_p1 = tmp_26_fu_4551_p3;

assign zext_ln446_1_fu_3147_p1 = tmp_7_fu_3139_p3;

assign zext_ln446_2_fu_3919_p1 = tmp_8_fu_3911_p3;

assign zext_ln446_3_fu_3965_p1 = tmp_9_fu_3957_p3;

assign zext_ln446_4_fu_4021_p1 = tmp_10_fu_4013_p3;

assign zext_ln446_5_fu_4067_p1 = tmp_14_fu_4059_p3;

assign zext_ln446_6_fu_4123_p1 = tmp_16_fu_4115_p3;

assign zext_ln446_7_fu_4169_p1 = tmp_18_fu_4161_p3;

assign zext_ln446_8_fu_4414_p1 = tmp_19_fu_4407_p3;

assign zext_ln446_9_fu_4431_p1 = tmp_20_fu_4424_p3;

assign zext_ln446_fu_3098_p1 = tmp_2_fu_3090_p3;

assign zext_ln454_10_fu_3748_p1 = tmp_38_fu_3741_p3;

assign zext_ln454_11_fu_3765_p1 = tmp_39_fu_3758_p3;

assign zext_ln454_12_fu_3792_p1 = tmp_40_fu_3785_p3;

assign zext_ln454_13_fu_3809_p1 = tmp_41_fu_3802_p3;

assign zext_ln454_14_fu_3836_p1 = tmp_42_fu_3829_p3;

assign zext_ln454_15_fu_3853_p1 = tmp_43_fu_3846_p3;

assign zext_ln454_1_fu_3038_p1 = tmp_28_fu_3030_p3;

assign zext_ln454_2_fu_3203_p1 = tmp_29_fu_3195_p3;

assign zext_ln454_3_fu_3249_p1 = tmp_30_fu_3241_p3;

assign zext_ln454_4_fu_3305_p1 = tmp_31_fu_3297_p3;

assign zext_ln454_5_fu_3351_p1 = tmp_32_fu_3343_p3;

assign zext_ln454_6_fu_3407_p1 = tmp_33_fu_3399_p3;

assign zext_ln454_7_fu_3453_p1 = tmp_34_fu_3445_p3;

assign zext_ln454_8_fu_3704_p1 = tmp_35_fu_3697_p3;

assign zext_ln454_9_fu_3721_p1 = tmp_37_fu_3714_p3;

assign zext_ln454_fu_2989_p1 = tmp_27_fu_2981_p3;

assign zext_ln471_fu_1811_p1 = tmp_1_fu_1803_p3;

assign zext_ln493_10_fu_2566_p1 = tmp_54_fu_2559_p3;

assign zext_ln493_11_fu_2583_p1 = tmp_55_fu_2576_p3;

assign zext_ln493_12_fu_2610_p1 = tmp_56_fu_2603_p3;

assign zext_ln493_13_fu_2627_p1 = tmp_57_fu_2620_p3;

assign zext_ln493_14_fu_2654_p1 = tmp_58_fu_2647_p3;

assign zext_ln493_15_fu_2665_p1 = tmp_59_fu_2659_p3;

assign zext_ln493_1_fu_1971_p1 = tmp_45_fu_1963_p3;

assign zext_ln493_2_fu_2027_p1 = tmp_46_fu_2019_p3;

assign zext_ln493_3_fu_2073_p1 = tmp_47_fu_2065_p3;

assign zext_ln493_4_fu_2129_p1 = tmp_48_fu_2121_p3;

assign zext_ln493_5_fu_2175_p1 = tmp_49_fu_2167_p3;

assign zext_ln493_6_fu_2231_p1 = tmp_50_fu_2223_p3;

assign zext_ln493_7_fu_2277_p1 = tmp_51_fu_2269_p3;

assign zext_ln493_8_fu_2522_p1 = tmp_52_fu_2515_p3;

assign zext_ln493_9_fu_2539_p1 = tmp_53_fu_2532_p3;

assign zext_ln493_fu_1922_p1 = tmp_44_fu_1914_p3;

assign zext_ln897_1_fu_1557_p1 = sub_ln897_1_fu_1551_p2;

assign zext_ln897_fu_2690_p1 = sub_ln897_fu_2684_p2;

assign zext_ln908_1_fu_1645_p1 = grp_fu_1349_p2;

assign zext_ln908_fu_2778_p1 = grp_fu_1349_p2;

assign zext_ln909_1_fu_1635_p1 = grp_fu_1343_p2;

assign zext_ln909_2_fu_2764_p1 = reg_1281;

assign zext_ln909_3_fu_1631_p1 = reg_1281;

assign zext_ln909_fu_2768_p1 = grp_fu_1343_p2;

assign zext_ln911_1_fu_1662_p1 = select_ln908_2_reg_4767;

assign zext_ln911_fu_2795_p1 = select_ln908_reg_4999;

assign zext_ln912_1_fu_1713_p1 = m_13_reg_4777;

assign zext_ln912_fu_2846_p1 = m_11_reg_5009;

always @ (posedge ap_clk) begin
    zext_ln113_reg_4612[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    ret_V_6_reg_4675[19:0] <= 20'b00000000000000000000;
    select_ln893_1_reg_4782[10:1] <= 10'b0111111111;
    shl_ln3_reg_4856[12:0] <= 13'b0000000000000;
    select_ln893_reg_5014[10:1] <= 10'b0111111111;
    shl_ln2_reg_5106[12:0] <= 13'b0000000000000;
    shl_ln1_reg_5170[12:0] <= 13'b0000000000000;
end

endmodule //system_top_alignedtoline_per_layer_loop
