// Seed: 1942622581
module module_0 ();
  uwire id_2 = 1;
  assign module_1.id_1 = 0;
  always id_1 = id_2;
  wire id_3;
  assign id_1 = -1;
  assign {1}  = -1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 ();
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wire id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri id_14,
    output wor id_15,
    output wand id_16,
    inout uwire id_17,
    input wor id_18
);
  tri0 id_20;
  wire id_21;
  assign id_0 = 1;
  module_0 modCall_1 ();
  wire id_22, id_23;
  assign id_20 = id_6;
  assign id_15 = id_18;
  wire id_24, id_25, id_26, id_27, id_28;
  assign id_4 = ~id_13;
  tri1 id_29 = (id_11);
endmodule
