// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fn1_fn1,hls_ip_2020_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.574000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=40,HLS_VERSION=2020_2}" *)

module fn1 (
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p,
        p_7,
        ap_return
);


input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] p;
input  [63:0] p_7;
output  [31:0] ap_return;

wire   [7:0] trunc_ln15_fu_32_p1;
wire   [7:0] sub_ln15_fu_36_p2;
wire   [7:0] v_4_fu_42_p2;
wire   [7:0] add_ln16_fu_48_p2;
wire   [7:0] v_4_2_fu_54_p2;
wire    ap_ce_reg;

assign add_ln16_fu_48_p2 = (v_4_fu_42_p2 + 8'd1);

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_ready = ap_start;

assign ap_return = v_4_2_fu_54_p2;

assign sub_ln15_fu_36_p2 = (8'd16 - trunc_ln15_fu_32_p1);

assign trunc_ln15_fu_32_p1 = p_7[7:0];

assign v_4_2_fu_54_p2 = (add_ln16_fu_48_p2 + trunc_ln15_fu_32_p1);

assign v_4_fu_42_p2 = (sub_ln15_fu_36_p2 ^ 8'd128);

endmodule //fn1
