# Full-Adder
Verilog Design and Testbench
