/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/rec_mes_bufTMR.v                                                              *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:32                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: rec_mes_buf.v                                                                          *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? rec_mes_buf.v)        *
 *           Modification time : 2022-12-04 13:08:15                                                *
 *           File Size         : 3025                                                               *
 *           MD5 hash          : 9c228ec45dd149bf5f06d934761fa3cd                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module buffer_rec_dataTMR(
  input wire  clk ,
  input wire [15:0] data_rec_in ,
  input wire [4:0] can_rec_select ,
  input wire  buffer_en ,
  input wire  rst ,
  input wire [4:0] addr ,
  output wire [75:0] data_rec_out 
);
wire rstC;
wire rstB;
wire rstA;
wire [15:0] data_rec_inC;
wire [15:0] data_rec_inB;
wire [15:0] data_rec_inA;
wire clkC;
wire clkB;
wire clkA;
wire [4:0] can_rec_selectC;
wire [4:0] can_rec_selectB;
wire [4:0] can_rec_selectA;
wire buffer_enC;
wire buffer_enB;
wire buffer_enA;
wire [4:0] addrC;
wire [4:0] addrB;
wire [4:0] addrA;
wor idTmrError;
wire [11:0] id;
wor b8TmrError;
wire [7:0] b8;
wor b7TmrError;
wire [7:0] b7;
wor b6TmrError;
wire [7:0] b6;
wor b5TmrError;
wire [7:0] b5;
wor b4TmrError;
wire [7:0] b4;
wor b3TmrError;
wire [7:0] b3;
wor b2TmrError;
wire [7:0] b2;
wor b1TmrError;
wire [7:0] b1;
reg  [11:0] idA ;
reg  [11:0] idB ;
reg  [11:0] idC ;
reg  [7:0] b1A ;
reg  [7:0] b1B ;
reg  [7:0] b1C ;
reg  [7:0] b2A ;
reg  [7:0] b2B ;
reg  [7:0] b2C ;
reg  [7:0] b3A ;
reg  [7:0] b3B ;
reg  [7:0] b3C ;
reg  [7:0] b4A ;
reg  [7:0] b4B ;
reg  [7:0] b4C ;
reg  [7:0] b5A ;
reg  [7:0] b5B ;
reg  [7:0] b5C ;
reg  [7:0] b6A ;
reg  [7:0] b6B ;
reg  [7:0] b6C ;
reg  [7:0] b7A ;
reg  [7:0] b7B ;
reg  [7:0] b7C ;
reg  [7:0] b8A ;
reg  [7:0] b8B ;
reg  [7:0] b8C ;
initial
  idA =  12'd0;
initial
  idB =  12'd0;
initial
  idC =  12'd0;
initial
  b1A =  8'h0;
initial
  b1B =  8'h0;
initial
  b1C =  8'h0;
initial
  b2A =  8'h0;
initial
  b2B =  8'h0;
initial
  b2C =  8'h0;
initial
  b3A =  8'h0;
initial
  b3B =  8'h0;
initial
  b3C =  8'h0;
initial
  b4A =  8'h0;
initial
  b4B =  8'h0;
initial
  b4C =  8'h0;
initial
  b5A =  8'h0;
initial
  b5B =  8'h0;
initial
  b5C =  8'h0;
initial
  b6A =  8'h0;
initial
  b6B =  8'h0;
initial
  b6C =  8'h0;
initial
  b7A =  8'h0;
initial
  b7B =  8'h0;
initial
  b7C =  8'h0;
initial
  b8A =  8'h0;
initial
  b8B =  8'h0;
initial
  b8C =  8'h0;
wire [11:0] id_v =  id;
wire [7:0] b1_v =  b1;
wire [7:0] b2_v =  b2;
wire [7:0] b3_v =  b3;
wire [7:0] b4_v =  b4;
wire [7:0] b5_v =  b5;
wire [7:0] b6_v =  b6;
wire [7:0] b7_v =  b7;
wire [7:0] b8_v =  b8;

always @( posedge clkA )
  begin
    if (!rstA)
      begin
        idA <= 12'h000;
        b1A <= 8'h00;
        b2A <= 8'h00;
        b3A <= 8'h00;
        b4A <= 8'h00;
        b5A <= 8'h00;
        b6A <= 8'h00;
        b7A <= 8'h00;
        b8A <= 8'h00;
      end
    else
      begin
        if (buffer_enA)
          begin
            case (addrA)
              5'b00101 : idA[10:0]  <= data_rec_inA[15:5] ;
              5'b00011 : 
                begin
                  b2A <= data_rec_inA[7:0] ;
                  b1A <= data_rec_inA[15:8] ;
                end
              5'b00010 : 
                begin
                  b4A <= data_rec_inA[7:0] ;
                  b3A <= data_rec_inA[15:8] ;
                end
              5'b00001 : 
                begin
                  b6A <= data_rec_inA[7:0] ;
                  b5A <= data_rec_inA[15:8] ;
                end
              5'b00000 : 
                begin
                  b8A <= {3'b0,can_rec_selectA};
                  b7A <= data_rec_inA[15:8] ;
                end
              default begin
  idA <= idA;
  b1A <= b1A;
  b2A <= b2A;
  b3A <= b3A;
  b4A <= b4A;
  b5A <= b5A;
  b6A <= b6A;
  b7A <= b7A;
  b8A <= b8A;
end 
            endcase
          end
      end
  end

always @( posedge clkB )
  begin
    if (!rstB)
      begin
        idB <= 12'h000;
        b1B <= 8'h00;
        b2B <= 8'h00;
        b3B <= 8'h00;
        b4B <= 8'h00;
        b5B <= 8'h00;
        b6B <= 8'h00;
        b7B <= 8'h00;
        b8B <= 8'h00;
      end
    else
      begin
        if (buffer_enB)
          begin
            case (addrB)
              5'b00101 : idB[10:0]  <= data_rec_inB[15:5] ;
              5'b00011 : 
                begin
                  b2B <= data_rec_inB[7:0] ;
                  b1B <= data_rec_inB[15:8] ;
                end
              5'b00010 : 
                begin
                  b4B <= data_rec_inB[7:0] ;
                  b3B <= data_rec_inB[15:8] ;
                end
              5'b00001 : 
                begin
                  b6B <= data_rec_inB[7:0] ;
                  b5B <= data_rec_inB[15:8] ;
                end
              5'b00000 : 
                begin
                  b8B <= {3'b0,can_rec_selectB};
                  b7B <= data_rec_inB[15:8] ;
                end
              default begin
  idB <= idB;
  b1B <= b1B;
  b2B <= b2B;
  b3B <= b3B;
  b4B <= b4B;
  b5B <= b5B;
  b6B <= b6B;
  b7B <= b7B;
  b8B <= b8B;
end 
            endcase
          end
      end
  end

always @( posedge clkC )
  begin
    if (!rstC)
      begin
        idC <= 12'h000;
        b1C <= 8'h00;
        b2C <= 8'h00;
        b3C <= 8'h00;
        b4C <= 8'h00;
        b5C <= 8'h00;
        b6C <= 8'h00;
        b7C <= 8'h00;
        b8C <= 8'h00;
      end
    else
      begin
        if (buffer_enC)
          begin
            case (addrC)
              5'b00101 : idC[10:0]  <= data_rec_inC[15:5] ;
              5'b00011 : 
                begin
                  b2C <= data_rec_inC[7:0] ;
                  b1C <= data_rec_inC[15:8] ;
                end
              5'b00010 : 
                begin
                  b4C <= data_rec_inC[7:0] ;
                  b3C <= data_rec_inC[15:8] ;
                end
              5'b00001 : 
                begin
                  b6C <= data_rec_inC[7:0] ;
                  b5C <= data_rec_inC[15:8] ;
                end
              5'b00000 : 
                begin
                  b8C <= {3'b0,can_rec_selectC};
                  b7C <= data_rec_inC[15:8] ;
                end
              default begin
  idC <= idC;
  b1C <= b1C;
  b2C <= b2C;
  b3C <= b3C;
  b4C <= b4C;
  b5C <= b5C;
  b6C <= b6C;
  b7C <= b7C;
  b8C <= b8C;
end 
            endcase
          end
      end
  end
assign data_rec_out =  {id,b1,b3,b2,b4,b8,b7,b6,b5};

majorityVoter #(.WIDTH(8)) b1Voter (
    .inA(b1A),
    .inB(b1B),
    .inC(b1C),
    .out(b1),
    .tmrErr(b1TmrError)
    );

majorityVoter #(.WIDTH(8)) b2Voter (
    .inA(b2A),
    .inB(b2B),
    .inC(b2C),
    .out(b2),
    .tmrErr(b2TmrError)
    );

majorityVoter #(.WIDTH(8)) b3Voter (
    .inA(b3A),
    .inB(b3B),
    .inC(b3C),
    .out(b3),
    .tmrErr(b3TmrError)
    );

majorityVoter #(.WIDTH(8)) b4Voter (
    .inA(b4A),
    .inB(b4B),
    .inC(b4C),
    .out(b4),
    .tmrErr(b4TmrError)
    );

majorityVoter #(.WIDTH(8)) b5Voter (
    .inA(b5A),
    .inB(b5B),
    .inC(b5C),
    .out(b5),
    .tmrErr(b5TmrError)
    );

majorityVoter #(.WIDTH(8)) b6Voter (
    .inA(b6A),
    .inB(b6B),
    .inC(b6C),
    .out(b6),
    .tmrErr(b6TmrError)
    );

majorityVoter #(.WIDTH(8)) b7Voter (
    .inA(b7A),
    .inB(b7B),
    .inC(b7C),
    .out(b7),
    .tmrErr(b7TmrError)
    );

majorityVoter #(.WIDTH(8)) b8Voter (
    .inA(b8A),
    .inB(b8B),
    .inC(b8C),
    .out(b8),
    .tmrErr(b8TmrError)
    );

majorityVoter #(.WIDTH(12)) idVoter (
    .inA(idA),
    .inB(idB),
    .inC(idC),
    .out(id),
    .tmrErr(idTmrError)
    );

fanout #(.WIDTH(5)) addrFanout (
    .in(addr),
    .outA(addrA),
    .outB(addrB),
    .outC(addrC)
    );

fanout buffer_enFanout (
    .in(buffer_en),
    .outA(buffer_enA),
    .outB(buffer_enB),
    .outC(buffer_enC)
    );

fanout #(.WIDTH(5)) can_rec_selectFanout (
    .in(can_rec_select),
    .outA(can_rec_selectA),
    .outB(can_rec_selectB),
    .outC(can_rec_selectC)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout #(.WIDTH(16)) data_rec_inFanout (
    .in(data_rec_in),
    .outA(data_rec_inA),
    .outB(data_rec_inB),
    .outC(data_rec_inC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

