

================================================================
== Vitis HLS Report for 'VITIS_LOOP_75_2_proc'
================================================================
* Date:           Wed Jul  5 09:56:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      223|      223|  0.892 us|  0.892 us|  223|  223|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_VITIS_LOOP_75_2_proc_Pipeline_VITIS_LOOP_75_2_fu_76  |VITIS_LOOP_75_2_proc_Pipeline_VITIS_LOOP_75_2  |      219|      219|  0.876 us|  0.876 us|  219|  219|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       15|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|    38182|     2456|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       67|    -|
|Register             |        -|     -|       36|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|    38218|     2538|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        4|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+
    |grp_VITIS_LOOP_75_2_proc_Pipeline_VITIS_LOOP_75_2_fu_76  |VITIS_LOOP_75_2_proc_Pipeline_VITIS_LOOP_75_2  |        0|   0|  38182|  2456|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+
    |Total                                                    |                                               |        0|   0|  38182|  2456|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_13ns_7ns_19_4_1_U10  |mul_mul_13ns_7ns_19_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |icmp_ln79_fu_107_p2         |      icmp|   0|  0|  10|           7|           1|
    |ap_block_state1             |        or|   0|  0|   2|           1|           1|
    |select_ln79_cast_fu_114_p3  |    select|   0|  0|   3|           1|           3|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  15|           9|           5|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  31|          6|    1|          6|
    |ap_done              |   9|          2|    1|          2|
    |k_c_blk_n            |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem0_RREADY   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  67|         14|    5|         14|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   5|   0|    5|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |grp_VITIS_LOOP_75_2_proc_Pipeline_VITIS_LOOP_75_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln79_reg_150                                                     |   1|   0|    1|          0|
    |mul_ln72_reg_145                                                      |  19|   0|   19|          0|
    |select_ln79_cast_reg_155                                              |   2|   0|    2|          0|
    |shl_ln_reg_140                                                        |   7|   0|   10|          3|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  36|   0|   39|          3|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+------+------------+----------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_75_2_proc|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_75_2_proc|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_75_2_proc|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_75_2_proc|  return value|
|ap_continue           |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_75_2_proc|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_75_2_proc|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_75_2_proc|  return value|
|in1                   |   in|    64|     ap_none|                   in1|        scalar|
|k                     |   in|    13|     ap_none|                     k|        scalar|
|in_buf1_V1_address0   |  out|     7|   ap_memory|            in_buf1_V1|         array|
|in_buf1_V1_ce0        |  out|     1|   ap_memory|            in_buf1_V1|         array|
|in_buf1_V1_we0        |  out|     1|   ap_memory|            in_buf1_V1|         array|
|in_buf1_V1_d0         |  out|   560|   ap_memory|            in_buf1_V1|         array|
|m_axi_gmem0_AWVALID   |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|    64|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|    32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|     3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|     2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|     2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|     4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|     3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|     4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|     4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  1024|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   128|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID       |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|    64|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|    32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|     3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|     2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|     2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|     4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|     3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|     4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|     4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  1024|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID       |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|     9|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|     2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|     2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID       |   in|     1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|     1|       m_axi|                 gmem0|       pointer|
|k_c_din               |  out|    13|     ap_fifo|                   k_c|       pointer|
|k_c_num_data_valid    |   in|     4|     ap_fifo|                   k_c|       pointer|
|k_c_fifo_cap          |   in|     4|     ap_fifo|                   k_c|       pointer|
|k_c_full_n            |   in|     1|     ap_fifo|                   k_c|       pointer|
|k_c_write             |  out|     1|     ap_fifo|                   k_c|       pointer|
+----------------------+-----+------+------------+----------------------+--------------+

