[General]
TYPE=Module
CoreName=DDR_MEM
Version=6.0
Category=Architecture_Modules,IO
DeviceFamily=latticeec,latticeecp,latticeecp2,latticeecp2m,latticexp,latticexp2,machxo3h,latticeecp2s,latticeecp2ms,latticeecp3,machxo2,platform manager 2,ECP5U,ECP5UM,ECP5UM5G
SystemPlanner=sa5p00,sa5p00m,sa5p00g
DesignEntry=Schematic/VHDL,Schematic/Verilog HDL,VHDL,Verilog HDL
ispLeverVersion=7.0
about=mergedProjects/ipexpress/ddr_mem_tab.htm
Retargetable=0

[latticeec]
DeviceFile=ep5g00.sds

[latticeecp]
DeviceFile=ep5g00p.sds

[latticeecp2]
DeviceFile=lattice-ecp2.sds

[latticeecp2m]
DeviceFile=ep5m00.sds

[latticexp]
DeviceFile=mg5g00.sds

[latticexp2]
DeviceFile=mg5a00.sds

[machxo3h]
DeviceFile=xo3c00h.sds

[latticeecp2s]
DeviceFile=lattice-ecp2s.sds

[latticeecp2ms]
DeviceFile=ep5m00s.sds

[latticeecp3]
DeviceFile=ep5c00.sds

[machxo2]
DeviceFile=xo2c00.sds
SupportPackage=CABGA256,CABGA332,CSBGA132,CSBGA184,FPBGA484,FTBGA256,QFN32,TQFP100,TQFP144,UCBGA256

[sa5p00]

[platform manager 2]
DeviceFile=xo2c00p.sds

[sa5p00m]

[sa5p00g]

[machxo3l]

[ECP5U]

[ECP5UM]

[ECP5UM5G]
