
FinalProjectv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000adb4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  0800af48  0800af48  0000bf48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b354  0800b354  0000d6e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b354  0800b354  0000c354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b35c  0800b35c  0000d6e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b35c  0800b35c  0000c35c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b364  0800b364  0000c364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006e0  20000000  0800b368  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  200006e0  0800ba48  0000d6e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b60  0800ba48  0000db60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d6e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012bf3  00000000  00000000  0000d710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000276a  00000000  00000000  00020303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  00022a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d1e  00000000  00000000  00023b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000292a5  00000000  00000000  0002487e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014410  00000000  00000000  0004db23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff5fc  00000000  00000000  00061f33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016152f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005938  00000000  00000000  00161574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00166eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006e0 	.word	0x200006e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af2c 	.word	0x0800af2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006e4 	.word	0x200006e4
 80001cc:	0800af2c 	.word	0x0800af2c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <BH1750_Init>:
#include "BH1750_STM32.h"
#include <stdbool.h>

// Initialize sensor struct
void BH1750_Init(BH1750 *sensor, uint8_t addr, I2C_HandleTypeDef *hi2c) {
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	460b      	mov	r3, r1
 8000ede:	607a      	str	r2, [r7, #4]
 8000ee0:	72fb      	strb	r3, [r7, #11]
  sensor->addr = addr;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	7afa      	ldrb	r2, [r7, #11]
 8000ee6:	701a      	strb	r2, [r3, #0]
  sensor->hi2c = hi2c;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	605a      	str	r2, [r3, #4]
  sensor->mtreg = BH1750_DEFAULT_MTREG;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	2245      	movs	r2, #69	@ 0x45
 8000ef2:	705a      	strb	r2, [r3, #1]
  sensor->mode = BH1750_UNCONFIGURED;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	709a      	strb	r2, [r3, #2]
  sensor->convFactor = 1.2f;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	4a03      	ldr	r2, [pc, #12]	@ (8000f0c <BH1750_Init+0x38>)
 8000efe:	60da      	str	r2, [r3, #12]
}
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	3f99999a 	.word	0x3f99999a

08000f10 <BH1750_Begin>:

// Begin communication
uint8_t BH1750_Begin(BH1750 *sensor, BH1750_Mode mode) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	70fb      	strb	r3, [r7, #3]
  return (BH1750_Configure(sensor, mode) && BH1750_SetMTreg(sensor, BH1750_DEFAULT_MTREG));
 8000f1c:	78fb      	ldrb	r3, [r7, #3]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 f812 	bl	8000f4a <BH1750_Configure>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d008      	beq.n	8000f3e <BH1750_Begin+0x2e>
 8000f2c:	2145      	movs	r1, #69	@ 0x45
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f000 f838 	bl	8000fa4 <BH1750_SetMTreg>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <BH1750_Begin+0x2e>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e000      	b.n	8000f40 <BH1750_Begin+0x30>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	b2db      	uxtb	r3, r3
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <BH1750_Configure>:

// Configure mode
uint8_t BH1750_Configure(BH1750 *sensor, BH1750_Mode mode) {
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b086      	sub	sp, #24
 8000f4e:	af02      	add	r7, sp, #8
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	460b      	mov	r3, r1
 8000f54:	70fb      	strb	r3, [r7, #3]
  uint8_t cmd = (uint8_t)mode;
 8000f56:	78fb      	ldrb	r3, [r7, #3]
 8000f58:	73bb      	strb	r3, [r7, #14]
  HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(sensor->hi2c, sensor->addr << 1, &cmd, 1, HAL_MAX_DELAY);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6858      	ldr	r0, [r3, #4]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	b299      	uxth	r1, r3
 8000f66:	f107 020e 	add.w	r2, r7, #14
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	f002 fd91 	bl	8003a98 <HAL_I2C_Master_Transmit>
 8000f76:	4603      	mov	r3, r0
 8000f78:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK) return false;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <BH1750_Configure+0x3a>
 8000f80:	2300      	movs	r3, #0
 8000f82:	e00b      	b.n	8000f9c <BH1750_Configure+0x52>

  HAL_Delay(10);
 8000f84:	200a      	movs	r0, #10
 8000f86:	f000 fffd 	bl	8001f84 <HAL_Delay>
  sensor->mode = mode;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	78fa      	ldrb	r2, [r7, #3]
 8000f8e:	709a      	strb	r2, [r3, #2]
  sensor->lastReadTimestamp = HAL_GetTick();
 8000f90:	f000 ffec 	bl	8001f6c <HAL_GetTick>
 8000f94:	4602      	mov	r2, r0
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	609a      	str	r2, [r3, #8]
  return true;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <BH1750_SetMTreg>:

// Set MT register
uint8_t BH1750_SetMTreg(BH1750 *sensor, uint8_t mtreg) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	70fb      	strb	r3, [r7, #3]
  if (mtreg < BH1750_MTREG_MIN || mtreg > BH1750_MTREG_MAX) return false;
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	2b1e      	cmp	r3, #30
 8000fb4:	d902      	bls.n	8000fbc <BH1750_SetMTreg+0x18>
 8000fb6:	78fb      	ldrb	r3, [r7, #3]
 8000fb8:	2bff      	cmp	r3, #255	@ 0xff
 8000fba:	d101      	bne.n	8000fc0 <BH1750_SetMTreg+0x1c>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	e050      	b.n	8001062 <BH1750_SetMTreg+0xbe>

  uint8_t cmd1 = (0b01000 << 3) | (mtreg >> 5);
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	73fb      	strb	r3, [r7, #15]
  uint8_t cmd2 = (0b011 << 5) | (mtreg & 0b11111);
 8000fce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000fd2:	f003 031f 	and.w	r3, r3, #31
 8000fd6:	b25b      	sxtb	r3, r3
 8000fd8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000fdc:	b25b      	sxtb	r3, r3
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	73bb      	strb	r3, [r7, #14]

  if (HAL_I2C_Master_Transmit(sensor->hi2c, sensor->addr << 1, &cmd1, 1, HAL_MAX_DELAY) != HAL_OK) return false;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6858      	ldr	r0, [r3, #4]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	b299      	uxth	r1, r3
 8000fee:	f107 020f 	add.w	r2, r7, #15
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	9300      	str	r3, [sp, #0]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	f002 fd4d 	bl	8003a98 <HAL_I2C_Master_Transmit>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <BH1750_SetMTreg+0x64>
 8001004:	2300      	movs	r3, #0
 8001006:	e02c      	b.n	8001062 <BH1750_SetMTreg+0xbe>
  if (HAL_I2C_Master_Transmit(sensor->hi2c, sensor->addr << 1, &cmd2, 1, HAL_MAX_DELAY) != HAL_OK) return false;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6858      	ldr	r0, [r3, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	b299      	uxth	r1, r3
 8001014:	f107 020e 	add.w	r2, r7, #14
 8001018:	f04f 33ff 	mov.w	r3, #4294967295
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2301      	movs	r3, #1
 8001020:	f002 fd3a 	bl	8003a98 <HAL_I2C_Master_Transmit>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <BH1750_SetMTreg+0x8a>
 800102a:	2300      	movs	r3, #0
 800102c:	e019      	b.n	8001062 <BH1750_SetMTreg+0xbe>
  if (HAL_I2C_Master_Transmit(sensor->hi2c, sensor->addr << 1, (uint8_t*)&sensor->mode, 1, HAL_MAX_DELAY) != HAL_OK) return false;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6858      	ldr	r0, [r3, #4]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	b299      	uxth	r1, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	1c9a      	adds	r2, r3, #2
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2301      	movs	r3, #1
 8001046:	f002 fd27 	bl	8003a98 <HAL_I2C_Master_Transmit>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <BH1750_SetMTreg+0xb0>
 8001050:	2300      	movs	r3, #0
 8001052:	e006      	b.n	8001062 <BH1750_SetMTreg+0xbe>

  HAL_Delay(10);
 8001054:	200a      	movs	r0, #10
 8001056:	f000 ff95 	bl	8001f84 <HAL_Delay>
  sensor->mtreg = mtreg;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	78fa      	ldrb	r2, [r7, #3]
 800105e:	705a      	strb	r2, [r3, #1]
  return true;
 8001060:	2301      	movs	r3, #1
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <BH1750_MeasurementReady>:

// Check if measurement is ready
uint8_t BH1750_MeasurementReady(BH1750 *sensor, uint8_t maxWait) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	70fb      	strb	r3, [r7, #3]
  uint32_t delayTime = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  switch (sensor->mode) {
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	789b      	ldrb	r3, [r3, #2]
 8001080:	3b10      	subs	r3, #16
 8001082:	2b13      	cmp	r3, #19
 8001084:	d865      	bhi.n	8001152 <BH1750_MeasurementReady+0xe6>
 8001086:	a201      	add	r2, pc, #4	@ (adr r2, 800108c <BH1750_MeasurementReady+0x20>)
 8001088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108c:	080010dd 	.word	0x080010dd
 8001090:	080010dd 	.word	0x080010dd
 8001094:	08001153 	.word	0x08001153
 8001098:	0800111b 	.word	0x0800111b
 800109c:	08001153 	.word	0x08001153
 80010a0:	08001153 	.word	0x08001153
 80010a4:	08001153 	.word	0x08001153
 80010a8:	08001153 	.word	0x08001153
 80010ac:	08001153 	.word	0x08001153
 80010b0:	08001153 	.word	0x08001153
 80010b4:	08001153 	.word	0x08001153
 80010b8:	08001153 	.word	0x08001153
 80010bc:	08001153 	.word	0x08001153
 80010c0:	08001153 	.word	0x08001153
 80010c4:	08001153 	.word	0x08001153
 80010c8:	08001153 	.word	0x08001153
 80010cc:	080010dd 	.word	0x080010dd
 80010d0:	080010dd 	.word	0x080010dd
 80010d4:	08001153 	.word	0x08001153
 80010d8:	0800111b 	.word	0x0800111b
    case BH1750_CONTINUOUS_HIGH_RES_MODE:
    case BH1750_CONTINUOUS_HIGH_RES_MODE_2:
    case BH1750_ONE_TIME_HIGH_RES_MODE:
    case BH1750_ONE_TIME_HIGH_RES_MODE_2:
      delayTime = maxWait ? 180 * sensor->mtreg / BH1750_DEFAULT_MTREG : 120 * sensor->mtreg / BH1750_DEFAULT_MTREG;
 80010dc:	78fb      	ldrb	r3, [r7, #3]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d00c      	beq.n	80010fc <BH1750_MeasurementReady+0x90>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	785b      	ldrb	r3, [r3, #1]
 80010e6:	461a      	mov	r2, r3
 80010e8:	23b4      	movs	r3, #180	@ 0xb4
 80010ea:	fb02 f303 	mul.w	r3, r2, r3
 80010ee:	4a22      	ldr	r2, [pc, #136]	@ (8001178 <BH1750_MeasurementReady+0x10c>)
 80010f0:	fb82 1203 	smull	r1, r2, r2, r3
 80010f4:	1152      	asrs	r2, r2, #5
 80010f6:	17db      	asrs	r3, r3, #31
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	e00c      	b.n	8001116 <BH1750_MeasurementReady+0xaa>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	785b      	ldrb	r3, [r3, #1]
 8001100:	461a      	mov	r2, r3
 8001102:	4613      	mov	r3, r2
 8001104:	011b      	lsls	r3, r3, #4
 8001106:	1a9b      	subs	r3, r3, r2
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	4a1b      	ldr	r2, [pc, #108]	@ (8001178 <BH1750_MeasurementReady+0x10c>)
 800110c:	fb82 1203 	smull	r1, r2, r2, r3
 8001110:	1152      	asrs	r2, r2, #5
 8001112:	17db      	asrs	r3, r3, #31
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	60fb      	str	r3, [r7, #12]
      break;
 8001118:	e01d      	b.n	8001156 <BH1750_MeasurementReady+0xea>
    case BH1750_CONTINUOUS_LOW_RES_MODE:
    case BH1750_ONE_TIME_LOW_RES_MODE:
      delayTime = maxWait ? 24 * sensor->mtreg / BH1750_DEFAULT_MTREG : 16 * sensor->mtreg / BH1750_DEFAULT_MTREG;
 800111a:	78fb      	ldrb	r3, [r7, #3]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d00d      	beq.n	800113c <BH1750_MeasurementReady+0xd0>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	785b      	ldrb	r3, [r3, #1]
 8001124:	461a      	mov	r2, r3
 8001126:	4613      	mov	r3, r2
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	4413      	add	r3, r2
 800112c:	00db      	lsls	r3, r3, #3
 800112e:	4a12      	ldr	r2, [pc, #72]	@ (8001178 <BH1750_MeasurementReady+0x10c>)
 8001130:	fb82 1203 	smull	r1, r2, r2, r3
 8001134:	1152      	asrs	r2, r2, #5
 8001136:	17db      	asrs	r3, r3, #31
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	e008      	b.n	800114e <BH1750_MeasurementReady+0xe2>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	785b      	ldrb	r3, [r3, #1]
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	4a0d      	ldr	r2, [pc, #52]	@ (8001178 <BH1750_MeasurementReady+0x10c>)
 8001144:	fb82 1203 	smull	r1, r2, r2, r3
 8001148:	1152      	asrs	r2, r2, #5
 800114a:	17db      	asrs	r3, r3, #31
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	60fb      	str	r3, [r7, #12]
      break;
 8001150:	e001      	b.n	8001156 <BH1750_MeasurementReady+0xea>
    default: return false;
 8001152:	2300      	movs	r3, #0
 8001154:	e00b      	b.n	800116e <BH1750_MeasurementReady+0x102>
  }
  return (HAL_GetTick() - sensor->lastReadTimestamp) >= delayTime;
 8001156:	f000 ff09 	bl	8001f6c <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	429a      	cmp	r2, r3
 8001166:	bf94      	ite	ls
 8001168:	2301      	movls	r3, #1
 800116a:	2300      	movhi	r3, #0
 800116c:	b2db      	uxtb	r3, r3
}
 800116e:	4618      	mov	r0, r3
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	76b981db 	.word	0x76b981db

0800117c <BH1750_ReadLightLevel>:

// Read light level
float BH1750_ReadLightLevel(BH1750 *sensor) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af02      	add	r7, sp, #8
 8001182:	6078      	str	r0, [r7, #4]
  if (sensor->mode == BH1750_UNCONFIGURED) return -2.0f;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	789b      	ldrb	r3, [r3, #2]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d102      	bne.n	8001192 <BH1750_ReadLightLevel+0x16>
 800118c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001190:	e055      	b.n	800123e <BH1750_ReadLightLevel+0xc2>

  uint8_t data[2];
  if (HAL_I2C_Master_Receive(sensor->hi2c, sensor->addr << 1, data, 2, HAL_MAX_DELAY) != HAL_OK) return -1.0f;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6858      	ldr	r0, [r3, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	b299      	uxth	r1, r3
 800119e:	f107 0208 	add.w	r2, r7, #8
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2302      	movs	r3, #2
 80011aa:	f002 fd8d 	bl	8003cc8 <HAL_I2C_Master_Receive>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <BH1750_ReadLightLevel+0x3c>
 80011b4:	4b25      	ldr	r3, [pc, #148]	@ (800124c <BH1750_ReadLightLevel+0xd0>)
 80011b6:	e042      	b.n	800123e <BH1750_ReadLightLevel+0xc2>

  uint16_t raw = (data[0] << 8) | data[1];
 80011b8:	7a3b      	ldrb	r3, [r7, #8]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	b21a      	sxth	r2, r3
 80011c0:	7a7b      	ldrb	r3, [r7, #9]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	817b      	strh	r3, [r7, #10]
  float level = raw;
 80011ca:	897b      	ldrh	r3, [r7, #10]
 80011cc:	ee07 3a90 	vmov	s15, r3
 80011d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011d4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (sensor->mtreg != BH1750_DEFAULT_MTREG) {
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	785b      	ldrb	r3, [r3, #1]
 80011dc:	2b45      	cmp	r3, #69	@ 0x45
 80011de:	d00f      	beq.n	8001200 <BH1750_ReadLightLevel+0x84>
    level *= (BH1750_DEFAULT_MTREG / (float)sensor->mtreg);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	785b      	ldrb	r3, [r3, #1]
 80011e4:	ee07 3a90 	vmov	s15, r3
 80011e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011ec:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001250 <BH1750_ReadLightLevel+0xd4>
 80011f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80011f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011fc:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  if (sensor->mode == BH1750_ONE_TIME_HIGH_RES_MODE_2 || sensor->mode == BH1750_CONTINUOUS_HIGH_RES_MODE_2) {
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	789b      	ldrb	r3, [r3, #2]
 8001204:	2b21      	cmp	r3, #33	@ 0x21
 8001206:	d003      	beq.n	8001210 <BH1750_ReadLightLevel+0x94>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	789b      	ldrb	r3, [r3, #2]
 800120c:	2b11      	cmp	r3, #17
 800120e:	d107      	bne.n	8001220 <BH1750_ReadLightLevel+0xa4>
    level /= 2;
 8001210:	ed97 7a03 	vldr	s14, [r7, #12]
 8001214:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001218:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800121c:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  level /= sensor->convFactor;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	ed93 7a03 	vldr	s14, [r3, #12]
 8001226:	edd7 6a03 	vldr	s13, [r7, #12]
 800122a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800122e:	edc7 7a03 	vstr	s15, [r7, #12]
  sensor->lastReadTimestamp = HAL_GetTick();
 8001232:	f000 fe9b 	bl	8001f6c <HAL_GetTick>
 8001236:	4602      	mov	r2, r0
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	609a      	str	r2, [r3, #8]
  return level;
 800123c:	68fb      	ldr	r3, [r7, #12]
}
 800123e:	ee07 3a90 	vmov	s15, r3
 8001242:	eeb0 0a67 	vmov.f32	s0, s15
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	bf800000 	.word	0xbf800000
 8001250:	428a0000 	.word	0x428a0000

08001254 <LCD_STROBE>:
// D6 to PA10
// D7 to PA11
//

// LCD C Code:
void LCD_STROBE() {
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, LCD_EN, GPIO_PIN_SET);
 8001258:	2201      	movs	r2, #1
 800125a:	2180      	movs	r1, #128	@ 0x80
 800125c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001260:	f002 fb66 	bl	8003930 <HAL_GPIO_WritePin>
    HAL_Delay(0.1);
 8001264:	2000      	movs	r0, #0
 8001266:	f000 fe8d 	bl	8001f84 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, LCD_EN, GPIO_PIN_RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	2180      	movs	r1, #128	@ 0x80
 800126e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001272:	f002 fb5d 	bl	8003930 <HAL_GPIO_WritePin>
    HAL_Delay(0.1);
 8001276:	2000      	movs	r0, #0
 8001278:	f000 fe84 	bl	8001f84 <HAL_Delay>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}

08001280 <lcd_write_cmd>:

// Send a command to the LCD
void lcd_write_cmd(unsigned char c) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
    unsigned int d = c;
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	60fb      	str	r3, [r7, #12]
    d = (d << 4) & 0x0F00;  // Extract upper nibble
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	011b      	lsls	r3, r3, #4
 8001292:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001296:	60fb      	str	r3, [r7, #12]
    GPIOA->ODR = d;         // Output to GPIOA
 8001298:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, LCD_RS, GPIO_PIN_RESET);  // Clear RS
 80012a0:	2200      	movs	r2, #0
 80012a2:	2140      	movs	r1, #64	@ 0x40
 80012a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012a8:	f002 fb42 	bl	8003930 <HAL_GPIO_WritePin>
    LCD_STROBE();           // Clock enable bit
 80012ac:	f7ff ffd2 	bl	8001254 <LCD_STROBE>

    d = c;
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	60fb      	str	r3, [r7, #12]
    d = (d << 8) & 0x0F00;  // Extract lower nibble
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80012bc:	60fb      	str	r3, [r7, #12]
    GPIOA->ODR = d;         // Output to GPIOA
 80012be:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	6153      	str	r3, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, LCD_RS, GPIO_PIN_RESET);  // Clear RS
 80012c6:	2200      	movs	r2, #0
 80012c8:	2140      	movs	r1, #64	@ 0x40
 80012ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ce:	f002 fb2f 	bl	8003930 <HAL_GPIO_WritePin>
    LCD_STROBE();           // Clock enable bit
 80012d2:	f7ff ffbf 	bl	8001254 <LCD_STROBE>

    HAL_Delay(0.1);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f000 fe54 	bl	8001f84 <HAL_Delay>
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <lcd_write_data>:

// Send data to the LCD
void lcd_write_data(unsigned char c) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
    unsigned int d = c;
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	60fb      	str	r3, [r7, #12]
    d = (d << 4) & 0x0F00;  // Extract upper nibble
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	011b      	lsls	r3, r3, #4
 80012f6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80012fa:	60fb      	str	r3, [r7, #12]
    GPIOA->ODR = d;         // Output to GPIOA
 80012fc:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6153      	str	r3, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, LCD_RS, GPIO_PIN_SET);  // Set RS HIGH
 8001304:	2201      	movs	r2, #1
 8001306:	2140      	movs	r1, #64	@ 0x40
 8001308:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800130c:	f002 fb10 	bl	8003930 <HAL_GPIO_WritePin>
    LCD_STROBE();           // Clock enable bit
 8001310:	f7ff ffa0 	bl	8001254 <LCD_STROBE>

    d = c;
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	60fb      	str	r3, [r7, #12]
    d = (d << 8) & 0x0F00;  // Extract lower nibble
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001320:	60fb      	str	r3, [r7, #12]
    GPIOA->ODR = d;         // Output to GPIOA
 8001322:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	6153      	str	r3, [r2, #20]
    HAL_GPIO_WritePin(GPIOA, LCD_RS, GPIO_PIN_SET);  // Set RS HIGH
 800132a:	2201      	movs	r2, #1
 800132c:	2140      	movs	r1, #64	@ 0x40
 800132e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001332:	f002 fafd 	bl	8003930 <HAL_GPIO_WritePin>
    LCD_STROBE();           // Clock enable bit
 8001336:	f7ff ff8d 	bl	8001254 <LCD_STROBE>
}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <lcd_clear>:

// Clear LCD
void lcd_clear(void) {
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
    lcd_write_cmd(0x1);
 8001346:	2001      	movs	r0, #1
 8001348:	f7ff ff9a 	bl	8001280 <lcd_write_cmd>
    HAL_Delay(5);
 800134c:	2005      	movs	r0, #5
 800134e:	f000 fe19 	bl	8001f84 <HAL_Delay>
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}

08001356 <lcd_puts>:

// Display text message on LCD
void lcd_puts(const char *s) {
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
    while (*s) {
 800135e:	e006      	b.n	800136e <lcd_puts+0x18>
        lcd_write_data(*s++);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	607a      	str	r2, [r7, #4]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ffbb 	bl	80012e4 <lcd_write_data>
    while (*s) {
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1f4      	bne.n	8001360 <lcd_puts+0xa>
    }
}
 8001376:	bf00      	nop
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <lcd_goto>:
    HAL_GPIO_WritePin(GPIOA, LCD_RS, GPIO_PIN_SET);
    LCD_STROBE();
}

// Position the cursor at column, row
void lcd_goto(int col, int row) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
    char address;
    if (row == 0) address = 0;
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d101      	bne.n	8001394 <lcd_goto+0x14>
 8001390:	2300      	movs	r3, #0
 8001392:	73fb      	strb	r3, [r7, #15]
    if (row == 1) address = 0x40;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <lcd_goto+0x1e>
 800139a:	2340      	movs	r3, #64	@ 0x40
 800139c:	73fb      	strb	r3, [r7, #15]
    address += col - 1;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	4413      	add	r3, r2
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	3b01      	subs	r3, #1
 80013aa:	73fb      	strb	r3, [r7, #15]
    lcd_write_cmd(0x80 | address);
 80013ac:	7bfb      	ldrb	r3, [r7, #15]
 80013ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff63 	bl	8001280 <lcd_write_cmd>
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <lcd_init>:

// Initialize the LCD
void lcd_init(void) {
 80013c2:	b580      	push	{r7, lr}
 80013c4:	af00      	add	r7, sp, #0
    GPIOA->ODR = 0;
 80013c6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80013ca:	2200      	movs	r2, #0
 80013cc:	615a      	str	r2, [r3, #20]
    HAL_Delay(50);
 80013ce:	2032      	movs	r0, #50	@ 0x32
 80013d0:	f000 fdd8 	bl	8001f84 <HAL_Delay>

    GPIOA->ODR = 0x0300;
 80013d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80013d8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80013dc:	615a      	str	r2, [r3, #20]
    LCD_STROBE();
 80013de:	f7ff ff39 	bl	8001254 <LCD_STROBE>
    HAL_Delay(30);
 80013e2:	201e      	movs	r0, #30
 80013e4:	f000 fdce 	bl	8001f84 <HAL_Delay>
    LCD_STROBE();
 80013e8:	f7ff ff34 	bl	8001254 <LCD_STROBE>
    HAL_Delay(20);
 80013ec:	2014      	movs	r0, #20
 80013ee:	f000 fdc9 	bl	8001f84 <HAL_Delay>
    LCD_STROBE();
 80013f2:	f7ff ff2f 	bl	8001254 <LCD_STROBE>
    HAL_Delay(20);
 80013f6:	2014      	movs	r0, #20
 80013f8:	f000 fdc4 	bl	8001f84 <HAL_Delay>

    GPIOA->ODR = 0x0200;
 80013fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001404:	615a      	str	r2, [r3, #20]
    LCD_STROBE();
 8001406:	f7ff ff25 	bl	8001254 <LCD_STROBE>
    HAL_Delay(5);
 800140a:	2005      	movs	r0, #5
 800140c:	f000 fdba 	bl	8001f84 <HAL_Delay>

    lcd_write_cmd(0x28);
 8001410:	2028      	movs	r0, #40	@ 0x28
 8001412:	f7ff ff35 	bl	8001280 <lcd_write_cmd>
    HAL_Delay(5);
 8001416:	2005      	movs	r0, #5
 8001418:	f000 fdb4 	bl	8001f84 <HAL_Delay>
    lcd_write_cmd(0x0F);
 800141c:	200f      	movs	r0, #15
 800141e:	f7ff ff2f 	bl	8001280 <lcd_write_cmd>
    HAL_Delay(5);
 8001422:	2005      	movs	r0, #5
 8001424:	f000 fdae 	bl	8001f84 <HAL_Delay>
    lcd_write_cmd(0x01);
 8001428:	2001      	movs	r0, #1
 800142a:	f7ff ff29 	bl	8001280 <lcd_write_cmd>
    HAL_Delay(5);
 800142e:	2005      	movs	r0, #5
 8001430:	f000 fda8 	bl	8001f84 <HAL_Delay>
    lcd_write_cmd(0x06);
 8001434:	2006      	movs	r0, #6
 8001436:	f7ff ff23 	bl	8001280 <lcd_write_cmd>
    HAL_Delay(5);
 800143a:	2005      	movs	r0, #5
 800143c:	f000 fda2 	bl	8001f84 <HAL_Delay>
}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}

08001444 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b09e      	sub	sp, #120	@ 0x78
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800144a:	f000 fd1f 	bl	8001e8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800144e:	f000 f8e1 	bl	8001614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001452:	f000 fa19 	bl	8001888 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001456:	f000 f9e7 	bl	8001828 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800145a:	f000 f9a5 	bl	80017a8 <MX_I2C1_Init>
  MX_ADC1_Init();
 800145e:	f000 f92b 	bl	80016b8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  BH1750_Init(&mySensor, 0x23, &hi2c1);
 8001462:	4a60      	ldr	r2, [pc, #384]	@ (80015e4 <main+0x1a0>)
 8001464:	2123      	movs	r1, #35	@ 0x23
 8001466:	4860      	ldr	r0, [pc, #384]	@ (80015e8 <main+0x1a4>)
 8001468:	f7ff fd34 	bl	8000ed4 <BH1750_Init>
  HAL_ADC_Start(&hadc1);
 800146c:	485f      	ldr	r0, [pc, #380]	@ (80015ec <main+0x1a8>)
 800146e:	f001 f8e1 	bl	8002634 <HAL_ADC_Start>
  lcd_init();
 8001472:	f7ff ffa6 	bl	80013c2 <lcd_init>
  lcd_clear();
 8001476:	f7ff ff64 	bl	8001342 <lcd_clear>


  // Start measurement
  if (!BH1750_Begin(&mySensor, BH1750_CONTINUOUS_HIGH_RES_MODE_2)) {
 800147a:	2111      	movs	r1, #17
 800147c:	485a      	ldr	r0, [pc, #360]	@ (80015e8 <main+0x1a4>)
 800147e:	f7ff fd47 	bl	8000f10 <BH1750_Begin>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <main+0x48>
	  Error_Handler();
 8001488:	f000 fa80 	bl	800198c <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* Start time measurement */
	  uint32_t startTick = HAL_GetTick();
 800148c:	f000 fd6e 	bl	8001f6c <HAL_GetTick>
 8001490:	66f8      	str	r0, [r7, #108]	@ 0x6c

	  /* Clear LCD Screen */
	  lcd_clear();
 8001492:	f7ff ff56 	bl	8001342 <lcd_clear>

	  if (BH1750_MeasurementReady(&mySensor, 0)) {
 8001496:	2100      	movs	r1, #0
 8001498:	4853      	ldr	r0, [pc, #332]	@ (80015e8 <main+0x1a4>)
 800149a:	f7ff fde7 	bl	800106c <BH1750_MeasurementReady>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d056      	beq.n	8001552 <main+0x10e>
	  	      float lux = BH1750_ReadLightLevel(&mySensor);
 80014a4:	4850      	ldr	r0, [pc, #320]	@ (80015e8 <main+0x1a4>)
 80014a6:	f7ff fe69 	bl	800117c <BH1750_ReadLightLevel>
 80014aa:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
	  	      uint8_t buf[50]; // Buffer to hold formatted text

	  	      /* Format the light value into the buffer */
	  	      sprintf((char*)buf, "Light: %.2f lux\r\n", lux);
 80014ae:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80014b0:	f7ff f84a 	bl	8000548 <__aeabi_f2d>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4638      	mov	r0, r7
 80014ba:	494d      	ldr	r1, [pc, #308]	@ (80015f0 <main+0x1ac>)
 80014bc:	f005 f9c6 	bl	800684c <sprintf>

	  	      /* Transmit the entire string over UART */
	  	      HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80014c0:	463b      	mov	r3, r7
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe fe84 	bl	80001d0 <strlen>
 80014c8:	4603      	mov	r3, r0
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	4639      	mov	r1, r7
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	4848      	ldr	r0, [pc, #288]	@ (80015f4 <main+0x1b0>)
 80014d4:	f004 fb9a 	bl	8005c0c <HAL_UART_Transmit>

	  	      /* Put Reading on LCD */
	  	      char lcd_buf[20];
	  	      sprintf(lcd_buf, "Lux: %.2f", lux);
 80014d8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80014da:	f7ff f835 	bl	8000548 <__aeabi_f2d>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80014e6:	4944      	ldr	r1, [pc, #272]	@ (80015f8 <main+0x1b4>)
 80014e8:	f005 f9b0 	bl	800684c <sprintf>

	  	      lcd_goto(0,0);
 80014ec:	2100      	movs	r1, #0
 80014ee:	2000      	movs	r0, #0
 80014f0:	f7ff ff46 	bl	8001380 <lcd_goto>
	  	      lcd_puts(lcd_buf);
 80014f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff2c 	bl	8001356 <lcd_puts>

	  	      /* Display Reading on LED Array */
	  	      int num_leds = 1 + (int)(lux / 5000.0f); // 1 LED per 5000 lux
 80014fe:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001502:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 80015fc <main+0x1b8>
 8001506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800150e:	ee17 3a90 	vmov	r3, s15
 8001512:	3301      	adds	r3, #1
 8001514:	677b      	str	r3, [r7, #116]	@ 0x74

	  	      if (num_leds > 6) {
 8001516:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001518:	2b06      	cmp	r3, #6
 800151a:	dd01      	ble.n	8001520 <main+0xdc>
	  	    	  num_leds = 6; // Cap at 6 LEDs
 800151c:	2306      	movs	r3, #6
 800151e:	677b      	str	r3, [r7, #116]	@ 0x74
	  	      }

	  	      // Turn off all LEDs first
			  HAL_GPIO_WritePin(GPIOB,
 8001520:	2200      	movs	r2, #0
 8001522:	213f      	movs	r1, #63	@ 0x3f
 8001524:	4836      	ldr	r0, [pc, #216]	@ (8001600 <main+0x1bc>)
 8001526:	f002 fa03 	bl	8003930 <HAL_GPIO_WritePin>
				  myled1 | myled2 | myled3 | myled4 | myled5 | myled6,
				  GPIO_PIN_RESET);

	  	      // Light up LEDs up to num_leds
	  	      for (int i = 0; i < num_leds; i++) {
 800152a:	2300      	movs	r3, #0
 800152c:	673b      	str	r3, [r7, #112]	@ 0x70
 800152e:	e00c      	b.n	800154a <main+0x106>
	  	    	  HAL_GPIO_WritePin(GPIOB, myled1 << i, GPIO_PIN_SET);
 8001530:	2201      	movs	r2, #1
 8001532:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	b29b      	uxth	r3, r3
 800153a:	2201      	movs	r2, #1
 800153c:	4619      	mov	r1, r3
 800153e:	4830      	ldr	r0, [pc, #192]	@ (8001600 <main+0x1bc>)
 8001540:	f002 f9f6 	bl	8003930 <HAL_GPIO_WritePin>
	  	      for (int i = 0; i < num_leds; i++) {
 8001544:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001546:	3301      	adds	r3, #1
 8001548:	673b      	str	r3, [r7, #112]	@ 0x70
 800154a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800154c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800154e:	429a      	cmp	r2, r3
 8001550:	dbee      	blt.n	8001530 <main+0xec>
	  // Read ADC and control lowPowerLED
	  uint32_t adc_value;
	  float voltage;

	  // Wait for ADC conversion (timeout: 100ms)
	  if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8001552:	2164      	movs	r1, #100	@ 0x64
 8001554:	4825      	ldr	r0, [pc, #148]	@ (80015ec <main+0x1a8>)
 8001556:	f001 f927 	bl	80027a8 <HAL_ADC_PollForConversion>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d126      	bne.n	80015ae <main+0x16a>
	      adc_value = HAL_ADC_GetValue(&hadc1);
 8001560:	4822      	ldr	r0, [pc, #136]	@ (80015ec <main+0x1a8>)
 8001562:	f001 f9f9 	bl	8002958 <HAL_ADC_GetValue>
 8001566:	6678      	str	r0, [r7, #100]	@ 0x64
	      voltage = (adc_value * 3.3f) / 4095.0f; // Convert to voltage (3.3V reference)
 8001568:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001572:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001604 <main+0x1c0>
 8001576:	ee27 7a87 	vmul.f32	s14, s15, s14
 800157a:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001608 <main+0x1c4>
 800157e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001582:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	      // Turn on LED if voltage < 1V
	      if (voltage < 1.0f) {
 8001586:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800158a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800158e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001596:	d505      	bpl.n	80015a4 <main+0x160>
	          HAL_GPIO_WritePin(GPIOC, lowPowerLED, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	2101      	movs	r1, #1
 800159c:	481b      	ldr	r0, [pc, #108]	@ (800160c <main+0x1c8>)
 800159e:	f002 f9c7 	bl	8003930 <HAL_GPIO_WritePin>
 80015a2:	e004      	b.n	80015ae <main+0x16a>
	      } else {
	          HAL_GPIO_WritePin(GPIOC, lowPowerLED, GPIO_PIN_RESET);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2101      	movs	r1, #1
 80015a8:	4818      	ldr	r0, [pc, #96]	@ (800160c <main+0x1c8>)
 80015aa:	f002 f9c1 	bl	8003930 <HAL_GPIO_WritePin>
	      }
	  }

	  // Calculate elapsed time
	  uint32_t elapsedTime = HAL_GetTick() - startTick;
 80015ae:	f000 fcdd 	bl	8001f6c <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	65fb      	str	r3, [r7, #92]	@ 0x5c

	  // Display elapsed time on LCD second line
	  char time_buf[20];
	  sprintf(time_buf, "Time: %3lu ms   ", elapsedTime); // Fixed width for alignment
 80015ba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80015c0:	4913      	ldr	r1, [pc, #76]	@ (8001610 <main+0x1cc>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f005 f942 	bl	800684c <sprintf>
	  lcd_goto(0, 1); // Column 0, Row 1 (second line)
 80015c8:	2101      	movs	r1, #1
 80015ca:	2000      	movs	r0, #0
 80015cc:	f7ff fed8 	bl	8001380 <lcd_goto>
	  lcd_puts(time_buf);
 80015d0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff febe 	bl	8001356 <lcd_puts>

	  HAL_Delay(500);
 80015da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80015de:	f000 fcd1 	bl	8001f84 <HAL_Delay>
  {
 80015e2:	e753      	b.n	800148c <main+0x48>
 80015e4:	20000770 	.word	0x20000770
 80015e8:	200006fc 	.word	0x200006fc
 80015ec:	2000070c 	.word	0x2000070c
 80015f0:	0800af48 	.word	0x0800af48
 80015f4:	200007c4 	.word	0x200007c4
 80015f8:	0800af5c 	.word	0x0800af5c
 80015fc:	459c4000 	.word	0x459c4000
 8001600:	48000400 	.word	0x48000400
 8001604:	40533333 	.word	0x40533333
 8001608:	457ff000 	.word	0x457ff000
 800160c:	48000800 	.word	0x48000800
 8001610:	0800af68 	.word	0x0800af68

08001614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b096      	sub	sp, #88	@ 0x58
 8001618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	2244      	movs	r2, #68	@ 0x44
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f005 f977 	bl	8006916 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001628:	463b      	mov	r3, r7
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
 8001634:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001636:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800163a:	f002 ff87 	bl	800454c <HAL_PWREx_ControlVoltageScaling>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001644:	f000 f9a2 	bl	800198c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001648:	2302      	movs	r3, #2
 800164a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800164c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001650:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001652:	2310      	movs	r3, #16
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001656:	2302      	movs	r3, #2
 8001658:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800165a:	2302      	movs	r3, #2
 800165c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800165e:	2301      	movs	r3, #1
 8001660:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001662:	230a      	movs	r3, #10
 8001664:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001666:	2307      	movs	r3, #7
 8001668:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800166a:	2302      	movs	r3, #2
 800166c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800166e:	2302      	movs	r3, #2
 8001670:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001672:	f107 0314 	add.w	r3, r7, #20
 8001676:	4618      	mov	r0, r3
 8001678:	f002 ffbe 	bl	80045f8 <HAL_RCC_OscConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001682:	f000 f983 	bl	800198c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001686:	230f      	movs	r3, #15
 8001688:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800168a:	2303      	movs	r3, #3
 800168c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001696:	2300      	movs	r3, #0
 8001698:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800169a:	463b      	mov	r3, r7
 800169c:	2104      	movs	r1, #4
 800169e:	4618      	mov	r0, r3
 80016a0:	f003 fb86 	bl	8004db0 <HAL_RCC_ClockConfig>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016aa:	f000 f96f 	bl	800198c <Error_Handler>
  }
}
 80016ae:	bf00      	nop
 80016b0:	3758      	adds	r7, #88	@ 0x58
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	@ 0x28
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80016be:	f107 031c 	add.w	r3, r7, #28
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
 80016d8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016da:	4b30      	ldr	r3, [pc, #192]	@ (800179c <MX_ADC1_Init+0xe4>)
 80016dc:	4a30      	ldr	r2, [pc, #192]	@ (80017a0 <MX_ADC1_Init+0xe8>)
 80016de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80016e0:	4b2e      	ldr	r3, [pc, #184]	@ (800179c <MX_ADC1_Init+0xe4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016e6:	4b2d      	ldr	r3, [pc, #180]	@ (800179c <MX_ADC1_Init+0xe4>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016ec:	4b2b      	ldr	r3, [pc, #172]	@ (800179c <MX_ADC1_Init+0xe4>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016f2:	4b2a      	ldr	r3, [pc, #168]	@ (800179c <MX_ADC1_Init+0xe4>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80016f8:	4b28      	ldr	r3, [pc, #160]	@ (800179c <MX_ADC1_Init+0xe4>)
 80016fa:	2208      	movs	r2, #8
 80016fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80016fe:	4b27      	ldr	r3, [pc, #156]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001700:	2200      	movs	r2, #0
 8001702:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001704:	4b25      	ldr	r3, [pc, #148]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001706:	2201      	movs	r2, #1
 8001708:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800170a:	4b24      	ldr	r3, [pc, #144]	@ (800179c <MX_ADC1_Init+0xe4>)
 800170c:	2201      	movs	r2, #1
 800170e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001710:	4b22      	ldr	r3, [pc, #136]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001718:	4b20      	ldr	r3, [pc, #128]	@ (800179c <MX_ADC1_Init+0xe4>)
 800171a:	2200      	movs	r2, #0
 800171c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800171e:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001720:	2200      	movs	r2, #0
 8001722:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001724:	4b1d      	ldr	r3, [pc, #116]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001726:	2200      	movs	r2, #0
 8001728:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800172c:	4b1b      	ldr	r3, [pc, #108]	@ (800179c <MX_ADC1_Init+0xe4>)
 800172e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001732:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001736:	2200      	movs	r2, #0
 8001738:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800173c:	4817      	ldr	r0, [pc, #92]	@ (800179c <MX_ADC1_Init+0xe4>)
 800173e:	f000 fe29 	bl	8002394 <HAL_ADC_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001748:	f000 f920 	bl	800198c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800174c:	2300      	movs	r3, #0
 800174e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001750:	f107 031c 	add.w	r3, r7, #28
 8001754:	4619      	mov	r1, r3
 8001756:	4811      	ldr	r0, [pc, #68]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001758:	f001 fdaa 	bl	80032b0 <HAL_ADCEx_MultiModeConfigChannel>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001762:	f000 f913 	bl	800198c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001766:	4b0f      	ldr	r3, [pc, #60]	@ (80017a4 <MX_ADC1_Init+0xec>)
 8001768:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800176a:	2306      	movs	r3, #6
 800176c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001772:	237f      	movs	r3, #127	@ 0x7f
 8001774:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001776:	2304      	movs	r3, #4
 8001778:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177e:	1d3b      	adds	r3, r7, #4
 8001780:	4619      	mov	r1, r3
 8001782:	4806      	ldr	r0, [pc, #24]	@ (800179c <MX_ADC1_Init+0xe4>)
 8001784:	f001 f8f6 	bl	8002974 <HAL_ADC_ConfigChannel>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800178e:	f000 f8fd 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	3728      	adds	r7, #40	@ 0x28
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	2000070c 	.word	0x2000070c
 80017a0:	50040000 	.word	0x50040000
 80017a4:	0c900008 	.word	0x0c900008

080017a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017ac:	4b1b      	ldr	r3, [pc, #108]	@ (800181c <MX_I2C1_Init+0x74>)
 80017ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001820 <MX_I2C1_Init+0x78>)
 80017b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80017b2:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <MX_I2C1_Init+0x74>)
 80017b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001824 <MX_I2C1_Init+0x7c>)
 80017b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80017b8:	4b18      	ldr	r3, [pc, #96]	@ (800181c <MX_I2C1_Init+0x74>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017be:	4b17      	ldr	r3, [pc, #92]	@ (800181c <MX_I2C1_Init+0x74>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017c4:	4b15      	ldr	r3, [pc, #84]	@ (800181c <MX_I2C1_Init+0x74>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017ca:	4b14      	ldr	r3, [pc, #80]	@ (800181c <MX_I2C1_Init+0x74>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017d0:	4b12      	ldr	r3, [pc, #72]	@ (800181c <MX_I2C1_Init+0x74>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017d6:	4b11      	ldr	r3, [pc, #68]	@ (800181c <MX_I2C1_Init+0x74>)
 80017d8:	2200      	movs	r2, #0
 80017da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017dc:	4b0f      	ldr	r3, [pc, #60]	@ (800181c <MX_I2C1_Init+0x74>)
 80017de:	2200      	movs	r2, #0
 80017e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017e2:	480e      	ldr	r0, [pc, #56]	@ (800181c <MX_I2C1_Init+0x74>)
 80017e4:	f002 f8bc 	bl	8003960 <HAL_I2C_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017ee:	f000 f8cd 	bl	800198c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017f2:	2100      	movs	r1, #0
 80017f4:	4809      	ldr	r0, [pc, #36]	@ (800181c <MX_I2C1_Init+0x74>)
 80017f6:	f002 fe03 	bl	8004400 <HAL_I2CEx_ConfigAnalogFilter>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001800:	f000 f8c4 	bl	800198c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001804:	2100      	movs	r1, #0
 8001806:	4805      	ldr	r0, [pc, #20]	@ (800181c <MX_I2C1_Init+0x74>)
 8001808:	f002 fe45 	bl	8004496 <HAL_I2CEx_ConfigDigitalFilter>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001812:	f000 f8bb 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000770 	.word	0x20000770
 8001820:	40005400 	.word	0x40005400
 8001824:	10d19ce4 	.word	0x10d19ce4

08001828 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800182c:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 800182e:	4a15      	ldr	r2, [pc, #84]	@ (8001884 <MX_USART2_UART_Init+0x5c>)
 8001830:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001832:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 8001834:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001838:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800183a:	4b11      	ldr	r3, [pc, #68]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001840:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001846:	4b0e      	ldr	r3, [pc, #56]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800184c:	4b0c      	ldr	r3, [pc, #48]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 800184e:	220c      	movs	r2, #12
 8001850:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800185e:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 8001860:	2200      	movs	r2, #0
 8001862:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001864:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 8001866:	2200      	movs	r2, #0
 8001868:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	@ (8001880 <MX_USART2_UART_Init+0x58>)
 800186c:	f004 f980 	bl	8005b70 <HAL_UART_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001876:	f000 f889 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200007c4 	.word	0x200007c4
 8001884:	40004400 	.word	0x40004400

08001888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188e:	f107 030c 	add.w	r3, r7, #12
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
 800189c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800189e:	4b38      	ldr	r3, [pc, #224]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	4a37      	ldr	r2, [pc, #220]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018a4:	f043 0304 	orr.w	r3, r3, #4
 80018a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018aa:	4b35      	ldr	r3, [pc, #212]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ae:	f003 0304 	and.w	r3, r3, #4
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b6:	4b32      	ldr	r3, [pc, #200]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ba:	4a31      	ldr	r2, [pc, #196]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018d4:	f043 0302 	orr.w	r3, r3, #2
 80018d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018da:	4b29      	ldr	r3, [pc, #164]	@ (8001980 <MX_GPIO_Init+0xf8>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	603b      	str	r3, [r7, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2101      	movs	r1, #1
 80018ea:	4826      	ldr	r0, [pc, #152]	@ (8001984 <MX_GPIO_Init+0xfc>)
 80018ec:	f002 f820 	bl	8003930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80018f0:	2200      	movs	r2, #0
 80018f2:	f44f 617c 	mov.w	r1, #4032	@ 0xfc0
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018fa:	f002 f819 	bl	8003930 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80018fe:	2200      	movs	r2, #0
 8001900:	213f      	movs	r1, #63	@ 0x3f
 8001902:	4821      	ldr	r0, [pc, #132]	@ (8001988 <MX_GPIO_Init+0x100>)
 8001904:	f002 f814 	bl	8003930 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001908:	2301      	movs	r3, #1
 800190a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190c:	2301      	movs	r3, #1
 800190e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2300      	movs	r3, #0
 8001916:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	4619      	mov	r1, r3
 800191e:	4819      	ldr	r0, [pc, #100]	@ (8001984 <MX_GPIO_Init+0xfc>)
 8001920:	f001 fe5c 	bl	80035dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001924:	2304      	movs	r3, #4
 8001926:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001928:	230b      	movs	r3, #11
 800192a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	4619      	mov	r1, r3
 8001936:	4813      	ldr	r0, [pc, #76]	@ (8001984 <MX_GPIO_Init+0xfc>)
 8001938:	f001 fe50 	bl	80035dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA8 PA9
                           PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800193c:	f44f 637c 	mov.w	r3, #4032	@ 0xfc0
 8001940:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001942:	2301      	movs	r3, #1
 8001944:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	2300      	movs	r3, #0
 800194c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194e:	f107 030c 	add.w	r3, r7, #12
 8001952:	4619      	mov	r1, r3
 8001954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001958:	f001 fe40 	bl	80035dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800195c:	233f      	movs	r3, #63	@ 0x3f
 800195e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001960:	2301      	movs	r3, #1
 8001962:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196c:	f107 030c 	add.w	r3, r7, #12
 8001970:	4619      	mov	r1, r3
 8001972:	4805      	ldr	r0, [pc, #20]	@ (8001988 <MX_GPIO_Init+0x100>)
 8001974:	f001 fe32 	bl	80035dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001978:	bf00      	nop
 800197a:	3720      	adds	r7, #32
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40021000 	.word	0x40021000
 8001984:	48000800 	.word	0x48000800
 8001988:	48000400 	.word	0x48000400

0800198c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001990:	b672      	cpsid	i
}
 8001992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <Error_Handler+0x8>

08001998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <HAL_MspInit+0x44>)
 80019a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a2:	4a0e      	ldr	r2, [pc, #56]	@ (80019dc <HAL_MspInit+0x44>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <HAL_MspInit+0x44>)
 80019ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <HAL_MspInit+0x44>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ba:	4a08      	ldr	r2, [pc, #32]	@ (80019dc <HAL_MspInit+0x44>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <HAL_MspInit+0x44>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000

080019e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b0ac      	sub	sp, #176	@ 0xb0
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	2288      	movs	r2, #136	@ 0x88
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f004 ff88 	bl	8006916 <memset>
  if(hadc->Instance==ADC1)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a27      	ldr	r2, [pc, #156]	@ (8001aa8 <HAL_ADC_MspInit+0xc8>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d146      	bne.n	8001a9e <HAL_ADC_MspInit+0xbe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a10:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a14:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a16:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001a1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a22:	2301      	movs	r3, #1
 8001a24:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001a26:	2308      	movs	r3, #8
 8001a28:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a2a:	2307      	movs	r3, #7
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a32:	2302      	movs	r3, #2
 8001a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001a36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a3a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4618      	mov	r0, r3
 8001a42:	f003 fbd9 	bl	80051f8 <HAL_RCCEx_PeriphCLKConfig>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001a4c:	f7ff ff9e 	bl	800198c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a50:	4b16      	ldr	r3, [pc, #88]	@ (8001aac <HAL_ADC_MspInit+0xcc>)
 8001a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a54:	4a15      	ldr	r2, [pc, #84]	@ (8001aac <HAL_ADC_MspInit+0xcc>)
 8001a56:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a5c:	4b13      	ldr	r3, [pc, #76]	@ (8001aac <HAL_ADC_MspInit+0xcc>)
 8001a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a68:	4b10      	ldr	r3, [pc, #64]	@ (8001aac <HAL_ADC_MspInit+0xcc>)
 8001a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6c:	4a0f      	ldr	r2, [pc, #60]	@ (8001aac <HAL_ADC_MspInit+0xcc>)
 8001a6e:	f043 0304 	orr.w	r3, r3, #4
 8001a72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a74:	4b0d      	ldr	r3, [pc, #52]	@ (8001aac <HAL_ADC_MspInit+0xcc>)
 8001a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a78:	f003 0304 	and.w	r3, r3, #4
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a80:	2304      	movs	r3, #4
 8001a82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a86:	230b      	movs	r3, #11
 8001a88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a92:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a96:	4619      	mov	r1, r3
 8001a98:	4805      	ldr	r0, [pc, #20]	@ (8001ab0 <HAL_ADC_MspInit+0xd0>)
 8001a9a:	f001 fd9f 	bl	80035dc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a9e:	bf00      	nop
 8001aa0:	37b0      	adds	r7, #176	@ 0xb0
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	50040000 	.word	0x50040000
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	48000800 	.word	0x48000800

08001ab4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b0ac      	sub	sp, #176	@ 0xb0
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2288      	movs	r2, #136	@ 0x88
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f004 ff1e 	bl	8006916 <memset>
  if(hi2c->Instance==I2C1)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a21      	ldr	r2, [pc, #132]	@ (8001b64 <HAL_I2C_MspInit+0xb0>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d13b      	bne.n	8001b5c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ae4:	2340      	movs	r3, #64	@ 0x40
 8001ae6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	4618      	mov	r0, r3
 8001af2:	f003 fb81 	bl	80051f8 <HAL_RCCEx_PeriphCLKConfig>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001afc:	f7ff ff46 	bl	800198c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b00:	4b19      	ldr	r3, [pc, #100]	@ (8001b68 <HAL_I2C_MspInit+0xb4>)
 8001b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b04:	4a18      	ldr	r2, [pc, #96]	@ (8001b68 <HAL_I2C_MspInit+0xb4>)
 8001b06:	f043 0302 	orr.w	r3, r3, #2
 8001b0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b0c:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <HAL_I2C_MspInit+0xb4>)
 8001b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b18:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b20:	2312      	movs	r3, #18
 8001b22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b32:	2304      	movs	r3, #4
 8001b34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	480b      	ldr	r0, [pc, #44]	@ (8001b6c <HAL_I2C_MspInit+0xb8>)
 8001b40:	f001 fd4c 	bl	80035dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b44:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <HAL_I2C_MspInit+0xb4>)
 8001b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b48:	4a07      	ldr	r2, [pc, #28]	@ (8001b68 <HAL_I2C_MspInit+0xb4>)
 8001b4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b50:	4b05      	ldr	r3, [pc, #20]	@ (8001b68 <HAL_I2C_MspInit+0xb4>)
 8001b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b5c:	bf00      	nop
 8001b5e:	37b0      	adds	r7, #176	@ 0xb0
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40005400 	.word	0x40005400
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	48000400 	.word	0x48000400

08001b70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b0ac      	sub	sp, #176	@ 0xb0
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b88:	f107 0314 	add.w	r3, r7, #20
 8001b8c:	2288      	movs	r2, #136	@ 0x88
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f004 fec0 	bl	8006916 <memset>
  if(huart->Instance==USART2)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a21      	ldr	r2, [pc, #132]	@ (8001c20 <HAL_UART_MspInit+0xb0>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d13b      	bne.n	8001c18 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	4618      	mov	r0, r3
 8001bae:	f003 fb23 	bl	80051f8 <HAL_RCCEx_PeriphCLKConfig>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bb8:	f7ff fee8 	bl	800198c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bbc:	4b19      	ldr	r3, [pc, #100]	@ (8001c24 <HAL_UART_MspInit+0xb4>)
 8001bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc0:	4a18      	ldr	r2, [pc, #96]	@ (8001c24 <HAL_UART_MspInit+0xb4>)
 8001bc2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bc8:	4b16      	ldr	r3, [pc, #88]	@ (8001c24 <HAL_UART_MspInit+0xb4>)
 8001bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd4:	4b13      	ldr	r3, [pc, #76]	@ (8001c24 <HAL_UART_MspInit+0xb4>)
 8001bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd8:	4a12      	ldr	r2, [pc, #72]	@ (8001c24 <HAL_UART_MspInit+0xb4>)
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be0:	4b10      	ldr	r3, [pc, #64]	@ (8001c24 <HAL_UART_MspInit+0xb4>)
 8001be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bec:	230c      	movs	r3, #12
 8001bee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c04:	2307      	movs	r3, #7
 8001c06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c14:	f001 fce2 	bl	80035dc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c18:	bf00      	nop
 8001c1a:	37b0      	adds	r7, #176	@ 0xb0
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40004400 	.word	0x40004400
 8001c24:	40021000 	.word	0x40021000

08001c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <NMI_Handler+0x4>

08001c30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <HardFault_Handler+0x4>

08001c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <MemManage_Handler+0x4>

08001c40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <BusFault_Handler+0x4>

08001c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <UsageFault_Handler+0x4>

08001c50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c7e:	f000 f961 	bl	8001f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
  return 1;
 8001c8a:	2301      	movs	r3, #1
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <_kill>:

int _kill(int pid, int sig)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
 8001c9e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ca0:	f004 fe88 	bl	80069b4 <__errno>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2216      	movs	r2, #22
 8001ca8:	601a      	str	r2, [r3, #0]
  return -1;
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <_exit>:

void _exit (int status)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cbe:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffe7 	bl	8001c96 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <_exit+0x12>

08001ccc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd8:	2300      	movs	r3, #0
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	e00a      	b.n	8001cf4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cde:	f3af 8000 	nop.w
 8001ce2:	4601      	mov	r1, r0
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	1c5a      	adds	r2, r3, #1
 8001ce8:	60ba      	str	r2, [r7, #8]
 8001cea:	b2ca      	uxtb	r2, r1
 8001cec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	dbf0      	blt.n	8001cde <_read+0x12>
  }

  return len;
 8001cfc:	687b      	ldr	r3, [r7, #4]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b086      	sub	sp, #24
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	60f8      	str	r0, [r7, #12]
 8001d0e:	60b9      	str	r1, [r7, #8]
 8001d10:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
 8001d16:	e009      	b.n	8001d2c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	60ba      	str	r2, [r7, #8]
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	697a      	ldr	r2, [r7, #20]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	dbf1      	blt.n	8001d18 <_write+0x12>
  }
  return len;
 8001d34:	687b      	ldr	r3, [r7, #4]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3718      	adds	r7, #24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <_close>:

int _close(int file)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
 8001d5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d66:	605a      	str	r2, [r3, #4]
  return 0;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <_isatty>:

int _isatty(int file)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d7e:	2301      	movs	r3, #1
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b085      	sub	sp, #20
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db0:	4a14      	ldr	r2, [pc, #80]	@ (8001e04 <_sbrk+0x5c>)
 8001db2:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <_sbrk+0x60>)
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dbc:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <_sbrk+0x64>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d102      	bne.n	8001dca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <_sbrk+0x64>)
 8001dc6:	4a12      	ldr	r2, [pc, #72]	@ (8001e10 <_sbrk+0x68>)
 8001dc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <_sbrk+0x64>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d207      	bcs.n	8001de8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd8:	f004 fdec 	bl	80069b4 <__errno>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	220c      	movs	r2, #12
 8001de0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001de2:	f04f 33ff 	mov.w	r3, #4294967295
 8001de6:	e009      	b.n	8001dfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de8:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <_sbrk+0x64>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dee:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <_sbrk+0x64>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	4a05      	ldr	r2, [pc, #20]	@ (8001e0c <_sbrk+0x64>)
 8001df8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20018000 	.word	0x20018000
 8001e08:	00000400 	.word	0x00000400
 8001e0c:	2000084c 	.word	0x2000084c
 8001e10:	20000b60 	.word	0x20000b60

08001e14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <SystemInit+0x20>)
 8001e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e1e:	4a05      	ldr	r2, [pc, #20]	@ (8001e34 <SystemInit+0x20>)
 8001e20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	e000ed00 	.word	0xe000ed00

08001e38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e3c:	f7ff ffea 	bl	8001e14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e40:	480c      	ldr	r0, [pc, #48]	@ (8001e74 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e42:	490d      	ldr	r1, [pc, #52]	@ (8001e78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e44:	4a0d      	ldr	r2, [pc, #52]	@ (8001e7c <LoopForever+0xe>)
  movs r3, #0
 8001e46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e48:	e002      	b.n	8001e50 <LoopCopyDataInit>

08001e4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e4e:	3304      	adds	r3, #4

08001e50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e54:	d3f9      	bcc.n	8001e4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e56:	4a0a      	ldr	r2, [pc, #40]	@ (8001e80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e58:	4c0a      	ldr	r4, [pc, #40]	@ (8001e84 <LoopForever+0x16>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e5c:	e001      	b.n	8001e62 <LoopFillZerobss>

08001e5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e60:	3204      	adds	r2, #4

08001e62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e64:	d3fb      	bcc.n	8001e5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e66:	f004 fdab 	bl	80069c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e6a:	f7ff faeb 	bl	8001444 <main>

08001e6e <LoopForever>:

LoopForever:
    b LoopForever
 8001e6e:	e7fe      	b.n	8001e6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e70:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e78:	200006e0 	.word	0x200006e0
  ldr r2, =_sidata
 8001e7c:	0800b368 	.word	0x0800b368
  ldr r2, =_sbss
 8001e80:	200006e0 	.word	0x200006e0
  ldr r4, =_ebss
 8001e84:	20000b60 	.word	0x20000b60

08001e88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e88:	e7fe      	b.n	8001e88 <ADC1_2_IRQHandler>
	...

08001e8c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e92:	2300      	movs	r3, #0
 8001e94:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <HAL_Init+0x3c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec8 <HAL_Init+0x3c>)
 8001e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea2:	2003      	movs	r0, #3
 8001ea4:	f001 fb66 	bl	8003574 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ea8:	2000      	movs	r0, #0
 8001eaa:	f000 f80f 	bl	8001ecc <HAL_InitTick>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d002      	beq.n	8001eba <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	71fb      	strb	r3, [r7, #7]
 8001eb8:	e001      	b.n	8001ebe <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001eba:	f7ff fd6d 	bl	8001998 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ebe:	79fb      	ldrb	r3, [r7, #7]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40022000 	.word	0x40022000

08001ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ed8:	4b17      	ldr	r3, [pc, #92]	@ (8001f38 <HAL_InitTick+0x6c>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d023      	beq.n	8001f28 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ee0:	4b16      	ldr	r3, [pc, #88]	@ (8001f3c <HAL_InitTick+0x70>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <HAL_InitTick+0x6c>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	4619      	mov	r1, r3
 8001eea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f001 fb63 	bl	80035c2 <HAL_SYSTICK_Config>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10f      	bne.n	8001f22 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b0f      	cmp	r3, #15
 8001f06:	d809      	bhi.n	8001f1c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f10:	f001 fb3b 	bl	800358a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f14:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <HAL_InitTick+0x74>)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	e007      	b.n	8001f2c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	73fb      	strb	r3, [r7, #15]
 8001f20:	e004      	b.n	8001f2c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	73fb      	strb	r3, [r7, #15]
 8001f26:	e001      	b.n	8001f2c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000008 	.word	0x20000008
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	20000004 	.word	0x20000004

08001f44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f48:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <HAL_IncTick+0x20>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <HAL_IncTick+0x24>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4413      	add	r3, r2
 8001f54:	4a04      	ldr	r2, [pc, #16]	@ (8001f68 <HAL_IncTick+0x24>)
 8001f56:	6013      	str	r3, [r2, #0]
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000008 	.word	0x20000008
 8001f68:	20000850 	.word	0x20000850

08001f6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f70:	4b03      	ldr	r3, [pc, #12]	@ (8001f80 <HAL_GetTick+0x14>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000850 	.word	0x20000850

08001f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f8c:	f7ff ffee 	bl	8001f6c <HAL_GetTick>
 8001f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d005      	beq.n	8001faa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <HAL_Delay+0x44>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001faa:	bf00      	nop
 8001fac:	f7ff ffde 	bl	8001f6c <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d8f7      	bhi.n	8001fac <HAL_Delay+0x28>
  {
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000008 	.word	0x20000008

08001fcc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	431a      	orrs	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	609a      	str	r2, [r3, #8]
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	609a      	str	r2, [r3, #8]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002028:	4618      	mov	r0, r3
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002034:	b480      	push	{r7}
 8002036:	b087      	sub	sp, #28
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3360      	adds	r3, #96	@ 0x60
 8002046:	461a      	mov	r2, r3
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <LL_ADC_SetOffset+0x44>)
 8002056:	4013      	ands	r3, r2
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	4313      	orrs	r3, r2
 8002064:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800206c:	bf00      	nop
 800206e:	371c      	adds	r7, #28
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	03fff000 	.word	0x03fff000

0800207c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	3360      	adds	r3, #96	@ 0x60
 800208a:	461a      	mov	r2, r3
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	3360      	adds	r3, #96	@ 0x60
 80020b8:	461a      	mov	r2, r3
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	4413      	add	r3, r2
 80020c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	431a      	orrs	r2, r3
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80020d2:	bf00      	nop
 80020d4:	371c      	adds	r7, #28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002104:	b480      	push	{r7}
 8002106:	b087      	sub	sp, #28
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	3330      	adds	r3, #48	@ 0x30
 8002114:	461a      	mov	r2, r3
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	0a1b      	lsrs	r3, r3, #8
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	f003 030c 	and.w	r3, r3, #12
 8002120:	4413      	add	r3, r2
 8002122:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	211f      	movs	r1, #31
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	401a      	ands	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	0e9b      	lsrs	r3, r3, #26
 800213c:	f003 011f 	and.w	r1, r3, #31
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	f003 031f 	and.w	r3, r3, #31
 8002146:	fa01 f303 	lsl.w	r3, r1, r3
 800214a:	431a      	orrs	r2, r3
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002150:	bf00      	nop
 8002152:	371c      	adds	r7, #28
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800215c:	b480      	push	{r7}
 800215e:	b087      	sub	sp, #28
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	3314      	adds	r3, #20
 800216c:	461a      	mov	r2, r3
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	0e5b      	lsrs	r3, r3, #25
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	f003 0304 	and.w	r3, r3, #4
 8002178:	4413      	add	r3, r2
 800217a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	0d1b      	lsrs	r3, r3, #20
 8002184:	f003 031f 	and.w	r3, r3, #31
 8002188:	2107      	movs	r1, #7
 800218a:	fa01 f303 	lsl.w	r3, r1, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	401a      	ands	r2, r3
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	0d1b      	lsrs	r3, r3, #20
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	431a      	orrs	r2, r3
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021a6:	bf00      	nop
 80021a8:	371c      	adds	r7, #28
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
	...

080021b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021cc:	43db      	mvns	r3, r3
 80021ce:	401a      	ands	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f003 0318 	and.w	r3, r3, #24
 80021d6:	4908      	ldr	r1, [pc, #32]	@ (80021f8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021d8:	40d9      	lsrs	r1, r3
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	400b      	ands	r3, r1
 80021de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e2:	431a      	orrs	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	0007ffff 	.word	0x0007ffff

080021fc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 031f 	and.w	r3, r3, #31
}
 800220c:	4618      	mov	r0, r3
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002244:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	6093      	str	r3, [r2, #8]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002268:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800226c:	d101      	bne.n	8002272 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002290:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002294:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022bc:	d101      	bne.n	80022c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022be:	2301      	movs	r3, #1
 80022c0:	e000      	b.n	80022c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 0301 	and.w	r3, r3, #1
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <LL_ADC_IsEnabled+0x18>
 800230c:	2301      	movs	r3, #1
 800230e:	e000      	b.n	8002312 <LL_ADC_IsEnabled+0x1a>
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr

0800231e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800231e:	b480      	push	{r7}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800232e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002332:	f043 0204 	orr.w	r2, r3, #4
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr

08002346 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002346:	b480      	push	{r7}
 8002348:	b083      	sub	sp, #12
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 0304 	and.w	r3, r3, #4
 8002356:	2b04      	cmp	r3, #4
 8002358:	d101      	bne.n	800235e <LL_ADC_REG_IsConversionOngoing+0x18>
 800235a:	2301      	movs	r3, #1
 800235c:	e000      	b.n	8002360 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	2b08      	cmp	r3, #8
 800237e:	d101      	bne.n	8002384 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002380:	2301      	movs	r3, #1
 8002382:	e000      	b.n	8002386 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002394:	b590      	push	{r4, r7, lr}
 8002396:	b089      	sub	sp, #36	@ 0x24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800239c:	2300      	movs	r3, #0
 800239e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e130      	b.n	8002610 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d109      	bne.n	80023d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f7ff fb0f 	bl	80019e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ff3f 	bl	8002258 <LL_ADC_IsDeepPowerDownEnabled>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d004      	beq.n	80023ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff ff25 	bl	8002234 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ff5a 	bl	80022a8 <LL_ADC_IsInternalRegulatorEnabled>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d115      	bne.n	8002426 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff ff3e 	bl	8002280 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002404:	4b84      	ldr	r3, [pc, #528]	@ (8002618 <HAL_ADC_Init+0x284>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	099b      	lsrs	r3, r3, #6
 800240a:	4a84      	ldr	r2, [pc, #528]	@ (800261c <HAL_ADC_Init+0x288>)
 800240c:	fba2 2303 	umull	r2, r3, r2, r3
 8002410:	099b      	lsrs	r3, r3, #6
 8002412:	3301      	adds	r3, #1
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002418:	e002      	b.n	8002420 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	3b01      	subs	r3, #1
 800241e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1f9      	bne.n	800241a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff ff3c 	bl	80022a8 <LL_ADC_IsInternalRegulatorEnabled>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d10d      	bne.n	8002452 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800243a:	f043 0210 	orr.w	r2, r3, #16
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002446:	f043 0201 	orr.w	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff ff75 	bl	8002346 <LL_ADC_REG_IsConversionOngoing>
 800245c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002462:	f003 0310 	and.w	r3, r3, #16
 8002466:	2b00      	cmp	r3, #0
 8002468:	f040 80c9 	bne.w	80025fe <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	2b00      	cmp	r3, #0
 8002470:	f040 80c5 	bne.w	80025fe <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002478:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800247c:	f043 0202 	orr.w	r2, r3, #2
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff35 	bl	80022f8 <LL_ADC_IsEnabled>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d115      	bne.n	80024c0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002494:	4862      	ldr	r0, [pc, #392]	@ (8002620 <HAL_ADC_Init+0x28c>)
 8002496:	f7ff ff2f 	bl	80022f8 <LL_ADC_IsEnabled>
 800249a:	4604      	mov	r4, r0
 800249c:	4861      	ldr	r0, [pc, #388]	@ (8002624 <HAL_ADC_Init+0x290>)
 800249e:	f7ff ff2b 	bl	80022f8 <LL_ADC_IsEnabled>
 80024a2:	4603      	mov	r3, r0
 80024a4:	431c      	orrs	r4, r3
 80024a6:	4860      	ldr	r0, [pc, #384]	@ (8002628 <HAL_ADC_Init+0x294>)
 80024a8:	f7ff ff26 	bl	80022f8 <LL_ADC_IsEnabled>
 80024ac:	4603      	mov	r3, r0
 80024ae:	4323      	orrs	r3, r4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d105      	bne.n	80024c0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	4619      	mov	r1, r3
 80024ba:	485c      	ldr	r0, [pc, #368]	@ (800262c <HAL_ADC_Init+0x298>)
 80024bc:	f7ff fd86 	bl	8001fcc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	7e5b      	ldrb	r3, [r3, #25]
 80024c4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024ca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80024d0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80024d6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024de:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024e0:	4313      	orrs	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d106      	bne.n	80024fc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f2:	3b01      	subs	r3, #1
 80024f4:	045b      	lsls	r3, r3, #17
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002500:	2b00      	cmp	r3, #0
 8002502:	d009      	beq.n	8002518 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002508:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002510:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4313      	orrs	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	4b44      	ldr	r3, [pc, #272]	@ (8002630 <HAL_ADC_Init+0x29c>)
 8002520:	4013      	ands	r3, r2
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6812      	ldr	r2, [r2, #0]
 8002526:	69b9      	ldr	r1, [r7, #24]
 8002528:	430b      	orrs	r3, r1
 800252a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff ff1b 	bl	800236c <LL_ADC_INJ_IsConversionOngoing>
 8002536:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d13d      	bne.n	80025ba <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d13a      	bne.n	80025ba <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002548:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002550:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002552:	4313      	orrs	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002560:	f023 0302 	bic.w	r3, r3, #2
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	69b9      	ldr	r1, [r7, #24]
 800256a:	430b      	orrs	r3, r1
 800256c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002574:	2b01      	cmp	r3, #1
 8002576:	d118      	bne.n	80025aa <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002582:	f023 0304 	bic.w	r3, r3, #4
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800258e:	4311      	orrs	r1, r2
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002594:	4311      	orrs	r1, r2
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800259a:	430a      	orrs	r2, r1
 800259c:	431a      	orrs	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 0201 	orr.w	r2, r2, #1
 80025a6:	611a      	str	r2, [r3, #16]
 80025a8:	e007      	b.n	80025ba <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	691a      	ldr	r2, [r3, #16]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0201 	bic.w	r2, r2, #1
 80025b8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d10c      	bne.n	80025dc <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c8:	f023 010f 	bic.w	r1, r3, #15
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	1e5a      	subs	r2, r3, #1
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	430a      	orrs	r2, r1
 80025d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80025da:	e007      	b.n	80025ec <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f022 020f 	bic.w	r2, r2, #15
 80025ea:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f0:	f023 0303 	bic.w	r3, r3, #3
 80025f4:	f043 0201 	orr.w	r2, r3, #1
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	655a      	str	r2, [r3, #84]	@ 0x54
 80025fc:	e007      	b.n	800260e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002602:	f043 0210 	orr.w	r2, r3, #16
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800260e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3724      	adds	r7, #36	@ 0x24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd90      	pop	{r4, r7, pc}
 8002618:	20000000 	.word	0x20000000
 800261c:	053e2d63 	.word	0x053e2d63
 8002620:	50040000 	.word	0x50040000
 8002624:	50040100 	.word	0x50040100
 8002628:	50040200 	.word	0x50040200
 800262c:	50040300 	.word	0x50040300
 8002630:	fff0c007 	.word	0xfff0c007

08002634 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800263c:	4857      	ldr	r0, [pc, #348]	@ (800279c <HAL_ADC_Start+0x168>)
 800263e:	f7ff fddd 	bl	80021fc <LL_ADC_GetMultimode>
 8002642:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff fe7c 	bl	8002346 <LL_ADC_REG_IsConversionOngoing>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	f040 809c 	bne.w	800278e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800265c:	2b01      	cmp	r3, #1
 800265e:	d101      	bne.n	8002664 <HAL_ADC_Start+0x30>
 8002660:	2302      	movs	r3, #2
 8002662:	e097      	b.n	8002794 <HAL_ADC_Start+0x160>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 fd73 	bl	8003158 <ADC_Enable>
 8002672:	4603      	mov	r3, r0
 8002674:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002676:	7dfb      	ldrb	r3, [r7, #23]
 8002678:	2b00      	cmp	r3, #0
 800267a:	f040 8083 	bne.w	8002784 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002682:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002686:	f023 0301 	bic.w	r3, r3, #1
 800268a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a42      	ldr	r2, [pc, #264]	@ (80027a0 <HAL_ADC_Start+0x16c>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d002      	beq.n	80026a2 <HAL_ADC_Start+0x6e>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	e000      	b.n	80026a4 <HAL_ADC_Start+0x70>
 80026a2:	4b40      	ldr	r3, [pc, #256]	@ (80027a4 <HAL_ADC_Start+0x170>)
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6812      	ldr	r2, [r2, #0]
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d002      	beq.n	80026b2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d105      	bne.n	80026be <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026b6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026ca:	d106      	bne.n	80026da <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d0:	f023 0206 	bic.w	r2, r3, #6
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80026d8:	e002      	b.n	80026e0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	221c      	movs	r2, #28
 80026e6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a2a      	ldr	r2, [pc, #168]	@ (80027a0 <HAL_ADC_Start+0x16c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d002      	beq.n	8002700 <HAL_ADC_Start+0xcc>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	e000      	b.n	8002702 <HAL_ADC_Start+0xce>
 8002700:	4b28      	ldr	r3, [pc, #160]	@ (80027a4 <HAL_ADC_Start+0x170>)
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	4293      	cmp	r3, r2
 8002708:	d008      	beq.n	800271c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d005      	beq.n	800271c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	2b05      	cmp	r3, #5
 8002714:	d002      	beq.n	800271c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	2b09      	cmp	r3, #9
 800271a:	d114      	bne.n	8002746 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d007      	beq.n	800273a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002732:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff fded 	bl	800231e <LL_ADC_REG_StartConversion>
 8002744:	e025      	b.n	8002792 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800274a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a12      	ldr	r2, [pc, #72]	@ (80027a0 <HAL_ADC_Start+0x16c>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d002      	beq.n	8002762 <HAL_ADC_Start+0x12e>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	e000      	b.n	8002764 <HAL_ADC_Start+0x130>
 8002762:	4b10      	ldr	r3, [pc, #64]	@ (80027a4 <HAL_ADC_Start+0x170>)
 8002764:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00f      	beq.n	8002792 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002776:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800277a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	655a      	str	r2, [r3, #84]	@ 0x54
 8002782:	e006      	b.n	8002792 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800278c:	e001      	b.n	8002792 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800278e:	2302      	movs	r3, #2
 8002790:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002792:	7dfb      	ldrb	r3, [r7, #23]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	50040300 	.word	0x50040300
 80027a0:	50040100 	.word	0x50040100
 80027a4:	50040000 	.word	0x50040000

080027a8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b088      	sub	sp, #32
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027b2:	4866      	ldr	r0, [pc, #408]	@ (800294c <HAL_ADC_PollForConversion+0x1a4>)
 80027b4:	f7ff fd22 	bl	80021fc <LL_ADC_GetMultimode>
 80027b8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d102      	bne.n	80027c8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80027c2:	2308      	movs	r3, #8
 80027c4:	61fb      	str	r3, [r7, #28]
 80027c6:	e02a      	b.n	800281e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	2b05      	cmp	r3, #5
 80027d2:	d002      	beq.n	80027da <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	2b09      	cmp	r3, #9
 80027d8:	d111      	bne.n	80027fe <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d007      	beq.n	80027f8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ec:	f043 0220 	orr.w	r2, r3, #32
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e0a4      	b.n	8002942 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80027f8:	2304      	movs	r3, #4
 80027fa:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80027fc:	e00f      	b.n	800281e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80027fe:	4853      	ldr	r0, [pc, #332]	@ (800294c <HAL_ADC_PollForConversion+0x1a4>)
 8002800:	f7ff fd0a 	bl	8002218 <LL_ADC_GetMultiDMATransfer>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d007      	beq.n	800281a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280e:	f043 0220 	orr.w	r2, r3, #32
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e093      	b.n	8002942 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800281a:	2304      	movs	r3, #4
 800281c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800281e:	f7ff fba5 	bl	8001f6c <HAL_GetTick>
 8002822:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002824:	e021      	b.n	800286a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282c:	d01d      	beq.n	800286a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800282e:	f7ff fb9d 	bl	8001f6c <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d302      	bcc.n	8002844 <HAL_ADC_PollForConversion+0x9c>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d112      	bne.n	800286a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	4013      	ands	r3, r2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10b      	bne.n	800286a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002856:	f043 0204 	orr.w	r2, r3, #4
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e06b      	b.n	8002942 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	4013      	ands	r3, r2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d0d6      	beq.n	8002826 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff fc28 	bl	80020de <LL_ADC_REG_IsTriggerSourceSWStart>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d01c      	beq.n	80028ce <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	7e5b      	ldrb	r3, [r3, #25]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d118      	bne.n	80028ce <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b08      	cmp	r3, #8
 80028a8:	d111      	bne.n	80028ce <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d105      	bne.n	80028ce <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c6:	f043 0201 	orr.w	r2, r3, #1
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a1f      	ldr	r2, [pc, #124]	@ (8002950 <HAL_ADC_PollForConversion+0x1a8>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d002      	beq.n	80028de <HAL_ADC_PollForConversion+0x136>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	e000      	b.n	80028e0 <HAL_ADC_PollForConversion+0x138>
 80028de:	4b1d      	ldr	r3, [pc, #116]	@ (8002954 <HAL_ADC_PollForConversion+0x1ac>)
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	6812      	ldr	r2, [r2, #0]
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d008      	beq.n	80028fa <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d005      	beq.n	80028fa <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2b05      	cmp	r3, #5
 80028f2:	d002      	beq.n	80028fa <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	2b09      	cmp	r3, #9
 80028f8:	d104      	bne.n	8002904 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	61bb      	str	r3, [r7, #24]
 8002902:	e00c      	b.n	800291e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a11      	ldr	r2, [pc, #68]	@ (8002950 <HAL_ADC_PollForConversion+0x1a8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d002      	beq.n	8002914 <HAL_ADC_PollForConversion+0x16c>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	e000      	b.n	8002916 <HAL_ADC_PollForConversion+0x16e>
 8002914:	4b0f      	ldr	r3, [pc, #60]	@ (8002954 <HAL_ADC_PollForConversion+0x1ac>)
 8002916:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	2b08      	cmp	r3, #8
 8002922:	d104      	bne.n	800292e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2208      	movs	r2, #8
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e008      	b.n	8002940 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d103      	bne.n	8002940 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	220c      	movs	r2, #12
 800293e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3720      	adds	r7, #32
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	50040300 	.word	0x50040300
 8002950:	50040100 	.word	0x50040100
 8002954:	50040000 	.word	0x50040000

08002958 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002966:	4618      	mov	r0, r3
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
	...

08002974 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b0b6      	sub	sp, #216	@ 0xd8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002984:	2300      	movs	r3, #0
 8002986:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800298e:	2b01      	cmp	r3, #1
 8002990:	d101      	bne.n	8002996 <HAL_ADC_ConfigChannel+0x22>
 8002992:	2302      	movs	r3, #2
 8002994:	e3c9      	b.n	800312a <HAL_ADC_ConfigChannel+0x7b6>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fccf 	bl	8002346 <LL_ADC_REG_IsConversionOngoing>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f040 83aa 	bne.w	8003104 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b05      	cmp	r3, #5
 80029be:	d824      	bhi.n	8002a0a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	3b02      	subs	r3, #2
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d81b      	bhi.n	8002a02 <HAL_ADC_ConfigChannel+0x8e>
 80029ca:	a201      	add	r2, pc, #4	@ (adr r2, 80029d0 <HAL_ADC_ConfigChannel+0x5c>)
 80029cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d0:	080029e1 	.word	0x080029e1
 80029d4:	080029e9 	.word	0x080029e9
 80029d8:	080029f1 	.word	0x080029f1
 80029dc:	080029f9 	.word	0x080029f9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80029e0:	230c      	movs	r3, #12
 80029e2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80029e6:	e010      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80029e8:	2312      	movs	r3, #18
 80029ea:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80029ee:	e00c      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80029f0:	2318      	movs	r3, #24
 80029f2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80029f6:	e008      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80029f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a00:	e003      	b.n	8002a0a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002a02:	2306      	movs	r3, #6
 8002a04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a08:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002a18:	f7ff fb74 	bl	8002104 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff fc90 	bl	8002346 <LL_ADC_REG_IsConversionOngoing>
 8002a26:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fc9c 	bl	800236c <LL_ADC_INJ_IsConversionOngoing>
 8002a34:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f040 81a4 	bne.w	8002d8a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f040 819f 	bne.w	8002d8a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	6819      	ldr	r1, [r3, #0]
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	461a      	mov	r2, r3
 8002a5a:	f7ff fb7f 	bl	800215c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	695a      	ldr	r2, [r3, #20]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	08db      	lsrs	r3, r3, #3
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	2b04      	cmp	r3, #4
 8002a7e:	d00a      	beq.n	8002a96 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6818      	ldr	r0, [r3, #0]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	6919      	ldr	r1, [r3, #16]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a90:	f7ff fad0 	bl	8002034 <LL_ADC_SetOffset>
 8002a94:	e179      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff faed 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d10a      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x14e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fae2 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	0e9b      	lsrs	r3, r3, #26
 8002abc:	f003 021f 	and.w	r2, r3, #31
 8002ac0:	e01e      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x18c>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fad7 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ad8:	fa93 f3a3 	rbit	r3, r3
 8002adc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ae0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ae4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ae8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d101      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002af0:	2320      	movs	r3, #32
 8002af2:	e004      	b.n	8002afe <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002af4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002af8:	fab3 f383 	clz	r3, r3
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d105      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x1a4>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	0e9b      	lsrs	r3, r3, #26
 8002b12:	f003 031f 	and.w	r3, r3, #31
 8002b16:	e018      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x1d6>
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b24:	fa93 f3a3 	rbit	r3, r3
 8002b28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002b2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002b34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002b3c:	2320      	movs	r3, #32
 8002b3e:	e004      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002b40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b44:	fab3 f383 	clz	r3, r3
 8002b48:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d106      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2200      	movs	r2, #0
 8002b54:	2100      	movs	r1, #0
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff faa6 	bl	80020a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2101      	movs	r1, #1
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff fa8a 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10a      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x214>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2101      	movs	r1, #1
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff fa7f 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	0e9b      	lsrs	r3, r3, #26
 8002b82:	f003 021f 	and.w	r2, r3, #31
 8002b86:	e01e      	b.n	8002bc6 <HAL_ADC_ConfigChannel+0x252>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff fa74 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002b94:	4603      	mov	r3, r0
 8002b96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b9e:	fa93 f3a3 	rbit	r3, r3
 8002ba2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002ba6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002baa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002bae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002bb6:	2320      	movs	r3, #32
 8002bb8:	e004      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002bba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d105      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x26a>
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	0e9b      	lsrs	r3, r3, #26
 8002bd8:	f003 031f 	and.w	r3, r3, #31
 8002bdc:	e018      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x29c>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002bf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bf6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002bfa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002c02:	2320      	movs	r3, #32
 8002c04:	e004      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002c06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c0a:	fab3 f383 	clz	r3, r3
 8002c0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d106      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff fa43 	bl	80020a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2102      	movs	r1, #2
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff fa27 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10a      	bne.n	8002c4e <HAL_ADC_ConfigChannel+0x2da>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2102      	movs	r1, #2
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fa1c 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002c44:	4603      	mov	r3, r0
 8002c46:	0e9b      	lsrs	r3, r3, #26
 8002c48:	f003 021f 	and.w	r2, r3, #31
 8002c4c:	e01e      	b.n	8002c8c <HAL_ADC_ConfigChannel+0x318>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2102      	movs	r1, #2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff fa11 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c64:	fa93 f3a3 	rbit	r3, r3
 8002c68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002c6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c70:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002c74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002c7c:	2320      	movs	r3, #32
 8002c7e:	e004      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002c80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c84:	fab3 f383 	clz	r3, r3
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d105      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x330>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	0e9b      	lsrs	r3, r3, #26
 8002c9e:	f003 031f 	and.w	r3, r3, #31
 8002ca2:	e014      	b.n	8002cce <HAL_ADC_ConfigChannel+0x35a>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cac:	fa93 f3a3 	rbit	r3, r3
 8002cb0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002cb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002cb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002cc0:	2320      	movs	r3, #32
 8002cc2:	e004      	b.n	8002cce <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002cc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002cc8:	fab3 f383 	clz	r3, r3
 8002ccc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d106      	bne.n	8002ce0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2102      	movs	r1, #2
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7ff f9e4 	bl	80020a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2103      	movs	r1, #3
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff f9c8 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002cec:	4603      	mov	r3, r0
 8002cee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10a      	bne.n	8002d0c <HAL_ADC_ConfigChannel+0x398>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2103      	movs	r1, #3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff f9bd 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002d02:	4603      	mov	r3, r0
 8002d04:	0e9b      	lsrs	r3, r3, #26
 8002d06:	f003 021f 	and.w	r2, r3, #31
 8002d0a:	e017      	b.n	8002d3c <HAL_ADC_ConfigChannel+0x3c8>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2103      	movs	r1, #3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff f9b2 	bl	800207c <LL_ADC_GetOffsetChannel>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d1e:	fa93 f3a3 	rbit	r3, r3
 8002d22:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002d24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d26:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002d28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002d2e:	2320      	movs	r3, #32
 8002d30:	e003      	b.n	8002d3a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d34:	fab3 f383 	clz	r3, r3
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d105      	bne.n	8002d54 <HAL_ADC_ConfigChannel+0x3e0>
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	0e9b      	lsrs	r3, r3, #26
 8002d4e:	f003 031f 	and.w	r3, r3, #31
 8002d52:	e011      	b.n	8002d78 <HAL_ADC_ConfigChannel+0x404>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d5c:	fa93 f3a3 	rbit	r3, r3
 8002d60:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002d62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d64:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002d66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002d6c:	2320      	movs	r3, #32
 8002d6e:	e003      	b.n	8002d78 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002d70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d72:	fab3 f383 	clz	r3, r3
 8002d76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d106      	bne.n	8002d8a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2200      	movs	r2, #0
 8002d82:	2103      	movs	r1, #3
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff f98f 	bl	80020a8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fab2 	bl	80022f8 <LL_ADC_IsEnabled>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f040 8140 	bne.w	800301c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6818      	ldr	r0, [r3, #0]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	6819      	ldr	r1, [r3, #0]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	461a      	mov	r2, r3
 8002daa:	f7ff fa03 	bl	80021b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	4a8f      	ldr	r2, [pc, #572]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x67c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	f040 8131 	bne.w	800301c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10b      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x46e>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	0e9b      	lsrs	r3, r3, #26
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	f003 031f 	and.w	r3, r3, #31
 8002dd6:	2b09      	cmp	r3, #9
 8002dd8:	bf94      	ite	ls
 8002dda:	2301      	movls	r3, #1
 8002ddc:	2300      	movhi	r3, #0
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	e019      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x4a2>
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002dea:	fa93 f3a3 	rbit	r3, r3
 8002dee:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002df0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002df2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002df4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002dfa:	2320      	movs	r3, #32
 8002dfc:	e003      	b.n	8002e06 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e00:	fab3 f383 	clz	r3, r3
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	3301      	adds	r3, #1
 8002e08:	f003 031f 	and.w	r3, r3, #31
 8002e0c:	2b09      	cmp	r3, #9
 8002e0e:	bf94      	ite	ls
 8002e10:	2301      	movls	r3, #1
 8002e12:	2300      	movhi	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d079      	beq.n	8002f0e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d107      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x4c2>
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	0e9b      	lsrs	r3, r3, #26
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	069b      	lsls	r3, r3, #26
 8002e30:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e34:	e015      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x4ee>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e3e:	fa93 f3a3 	rbit	r3, r3
 8002e42:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002e44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e46:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002e48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002e4e:	2320      	movs	r3, #32
 8002e50:	e003      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002e52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e54:	fab3 f383 	clz	r3, r3
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	069b      	lsls	r3, r3, #26
 8002e5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d109      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x50e>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	0e9b      	lsrs	r3, r3, #26
 8002e74:	3301      	adds	r3, #1
 8002e76:	f003 031f 	and.w	r3, r3, #31
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e80:	e017      	b.n	8002eb2 <HAL_ADC_ConfigChannel+0x53e>
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e8a:	fa93 f3a3 	rbit	r3, r3
 8002e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e92:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002e94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002e9a:	2320      	movs	r3, #32
 8002e9c:	e003      	b.n	8002ea6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002e9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ea0:	fab3 f383 	clz	r3, r3
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	f003 031f 	and.w	r3, r3, #31
 8002eac:	2101      	movs	r1, #1
 8002eae:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb2:	ea42 0103 	orr.w	r1, r2, r3
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10a      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x564>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	0e9b      	lsrs	r3, r3, #26
 8002ec8:	3301      	adds	r3, #1
 8002eca:	f003 021f 	and.w	r2, r3, #31
 8002ece:	4613      	mov	r3, r2
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	4413      	add	r3, r2
 8002ed4:	051b      	lsls	r3, r3, #20
 8002ed6:	e018      	b.n	8002f0a <HAL_ADC_ConfigChannel+0x596>
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ee0:	fa93 f3a3 	rbit	r3, r3
 8002ee4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d101      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002ef0:	2320      	movs	r3, #32
 8002ef2:	e003      	b.n	8002efc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef6:	fab3 f383 	clz	r3, r3
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	3301      	adds	r3, #1
 8002efe:	f003 021f 	and.w	r2, r3, #31
 8002f02:	4613      	mov	r3, r2
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	4413      	add	r3, r2
 8002f08:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f0a:	430b      	orrs	r3, r1
 8002f0c:	e081      	b.n	8003012 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d107      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x5b6>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	0e9b      	lsrs	r3, r3, #26
 8002f20:	3301      	adds	r3, #1
 8002f22:	069b      	lsls	r3, r3, #26
 8002f24:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f28:	e015      	b.n	8002f56 <HAL_ADC_ConfigChannel+0x5e2>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f32:	fa93 f3a3 	rbit	r3, r3
 8002f36:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002f42:	2320      	movs	r3, #32
 8002f44:	e003      	b.n	8002f4e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f48:	fab3 f383 	clz	r3, r3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	3301      	adds	r3, #1
 8002f50:	069b      	lsls	r3, r3, #26
 8002f52:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d109      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x602>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	0e9b      	lsrs	r3, r3, #26
 8002f68:	3301      	adds	r3, #1
 8002f6a:	f003 031f 	and.w	r3, r3, #31
 8002f6e:	2101      	movs	r1, #1
 8002f70:	fa01 f303 	lsl.w	r3, r1, r3
 8002f74:	e017      	b.n	8002fa6 <HAL_ADC_ConfigChannel+0x632>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	fa93 f3a3 	rbit	r3, r3
 8002f82:	61bb      	str	r3, [r7, #24]
  return result;
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002f8e:	2320      	movs	r3, #32
 8002f90:	e003      	b.n	8002f9a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002f92:	6a3b      	ldr	r3, [r7, #32]
 8002f94:	fab3 f383 	clz	r3, r3
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	f003 031f 	and.w	r3, r3, #31
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa6:	ea42 0103 	orr.w	r1, r2, r3
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10d      	bne.n	8002fd2 <HAL_ADC_ConfigChannel+0x65e>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	0e9b      	lsrs	r3, r3, #26
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f003 021f 	and.w	r2, r3, #31
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	4413      	add	r3, r2
 8002fc8:	3b1e      	subs	r3, #30
 8002fca:	051b      	lsls	r3, r3, #20
 8002fcc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fd0:	e01e      	b.n	8003010 <HAL_ADC_ConfigChannel+0x69c>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	fa93 f3a3 	rbit	r3, r3
 8002fde:	60fb      	str	r3, [r7, #12]
  return result;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d104      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002fea:	2320      	movs	r3, #32
 8002fec:	e006      	b.n	8002ffc <HAL_ADC_ConfigChannel+0x688>
 8002fee:	bf00      	nop
 8002ff0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	fab3 f383 	clz	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	f003 021f 	and.w	r2, r3, #31
 8003002:	4613      	mov	r3, r2
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	4413      	add	r3, r2
 8003008:	3b1e      	subs	r3, #30
 800300a:	051b      	lsls	r3, r3, #20
 800300c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003010:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003016:	4619      	mov	r1, r3
 8003018:	f7ff f8a0 	bl	800215c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	4b44      	ldr	r3, [pc, #272]	@ (8003134 <HAL_ADC_ConfigChannel+0x7c0>)
 8003022:	4013      	ands	r3, r2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d07a      	beq.n	800311e <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003028:	4843      	ldr	r0, [pc, #268]	@ (8003138 <HAL_ADC_ConfigChannel+0x7c4>)
 800302a:	f7fe fff5 	bl	8002018 <LL_ADC_GetCommonPathInternalCh>
 800302e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a41      	ldr	r2, [pc, #260]	@ (800313c <HAL_ADC_ConfigChannel+0x7c8>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d12c      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800303c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003040:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d126      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a3c      	ldr	r2, [pc, #240]	@ (8003140 <HAL_ADC_ConfigChannel+0x7cc>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d004      	beq.n	800305c <HAL_ADC_ConfigChannel+0x6e8>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a3b      	ldr	r2, [pc, #236]	@ (8003144 <HAL_ADC_ConfigChannel+0x7d0>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d15d      	bne.n	8003118 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800305c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003060:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003064:	4619      	mov	r1, r3
 8003066:	4834      	ldr	r0, [pc, #208]	@ (8003138 <HAL_ADC_ConfigChannel+0x7c4>)
 8003068:	f7fe ffc3 	bl	8001ff2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800306c:	4b36      	ldr	r3, [pc, #216]	@ (8003148 <HAL_ADC_ConfigChannel+0x7d4>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	099b      	lsrs	r3, r3, #6
 8003072:	4a36      	ldr	r2, [pc, #216]	@ (800314c <HAL_ADC_ConfigChannel+0x7d8>)
 8003074:	fba2 2303 	umull	r2, r3, r2, r3
 8003078:	099b      	lsrs	r3, r3, #6
 800307a:	1c5a      	adds	r2, r3, #1
 800307c:	4613      	mov	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4413      	add	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003086:	e002      	b.n	800308e <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	3b01      	subs	r3, #1
 800308c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1f9      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003094:	e040      	b.n	8003118 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2d      	ldr	r2, [pc, #180]	@ (8003150 <HAL_ADC_ConfigChannel+0x7dc>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d118      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d112      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a23      	ldr	r2, [pc, #140]	@ (8003140 <HAL_ADC_ConfigChannel+0x7cc>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d004      	beq.n	80030c0 <HAL_ADC_ConfigChannel+0x74c>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a22      	ldr	r2, [pc, #136]	@ (8003144 <HAL_ADC_ConfigChannel+0x7d0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d12d      	bne.n	800311c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030c8:	4619      	mov	r1, r3
 80030ca:	481b      	ldr	r0, [pc, #108]	@ (8003138 <HAL_ADC_ConfigChannel+0x7c4>)
 80030cc:	f7fe ff91 	bl	8001ff2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030d0:	e024      	b.n	800311c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a1f      	ldr	r2, [pc, #124]	@ (8003154 <HAL_ADC_ConfigChannel+0x7e0>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d120      	bne.n	800311e <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d11a      	bne.n	800311e <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a14      	ldr	r2, [pc, #80]	@ (8003140 <HAL_ADC_ConfigChannel+0x7cc>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d115      	bne.n	800311e <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030fa:	4619      	mov	r1, r3
 80030fc:	480e      	ldr	r0, [pc, #56]	@ (8003138 <HAL_ADC_ConfigChannel+0x7c4>)
 80030fe:	f7fe ff78 	bl	8001ff2 <LL_ADC_SetCommonPathInternalCh>
 8003102:	e00c      	b.n	800311e <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003108:	f043 0220 	orr.w	r2, r3, #32
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003116:	e002      	b.n	800311e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003118:	bf00      	nop
 800311a:	e000      	b.n	800311e <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800311c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003126:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800312a:	4618      	mov	r0, r3
 800312c:	37d8      	adds	r7, #216	@ 0xd8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	80080000 	.word	0x80080000
 8003138:	50040300 	.word	0x50040300
 800313c:	c7520000 	.word	0xc7520000
 8003140:	50040000 	.word	0x50040000
 8003144:	50040200 	.word	0x50040200
 8003148:	20000000 	.word	0x20000000
 800314c:	053e2d63 	.word	0x053e2d63
 8003150:	cb840000 	.word	0xcb840000
 8003154:	80000001 	.word	0x80000001

08003158 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003160:	2300      	movs	r3, #0
 8003162:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff f8c5 	bl	80022f8 <LL_ADC_IsEnabled>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d169      	bne.n	8003248 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	689a      	ldr	r2, [r3, #8]
 800317a:	4b36      	ldr	r3, [pc, #216]	@ (8003254 <ADC_Enable+0xfc>)
 800317c:	4013      	ands	r3, r2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00d      	beq.n	800319e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003186:	f043 0210 	orr.w	r2, r3, #16
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003192:	f043 0201 	orr.w	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e055      	b.n	800324a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff f894 	bl	80022d0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031a8:	482b      	ldr	r0, [pc, #172]	@ (8003258 <ADC_Enable+0x100>)
 80031aa:	f7fe ff35 	bl	8002018 <LL_ADC_GetCommonPathInternalCh>
 80031ae:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d013      	beq.n	80031e0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031b8:	4b28      	ldr	r3, [pc, #160]	@ (800325c <ADC_Enable+0x104>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	099b      	lsrs	r3, r3, #6
 80031be:	4a28      	ldr	r2, [pc, #160]	@ (8003260 <ADC_Enable+0x108>)
 80031c0:	fba2 2303 	umull	r2, r3, r2, r3
 80031c4:	099b      	lsrs	r3, r3, #6
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	4613      	mov	r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	4413      	add	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031d2:	e002      	b.n	80031da <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1f9      	bne.n	80031d4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80031e0:	f7fe fec4 	bl	8001f6c <HAL_GetTick>
 80031e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031e6:	e028      	b.n	800323a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff f883 	bl	80022f8 <LL_ADC_IsEnabled>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d104      	bne.n	8003202 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff f867 	bl	80022d0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003202:	f7fe feb3 	bl	8001f6c <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	2b02      	cmp	r3, #2
 800320e:	d914      	bls.n	800323a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b01      	cmp	r3, #1
 800321c:	d00d      	beq.n	800323a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003222:	f043 0210 	orr.w	r2, r3, #16
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800322e:	f043 0201 	orr.w	r2, r3, #1
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e007      	b.n	800324a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b01      	cmp	r3, #1
 8003246:	d1cf      	bne.n	80031e8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	8000003f 	.word	0x8000003f
 8003258:	50040300 	.word	0x50040300
 800325c:	20000000 	.word	0x20000000
 8003260:	053e2d63 	.word	0x053e2d63

08003264 <LL_ADC_IsEnabled>:
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	2b01      	cmp	r3, #1
 8003276:	d101      	bne.n	800327c <LL_ADC_IsEnabled+0x18>
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <LL_ADC_IsEnabled+0x1a>
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <LL_ADC_REG_IsConversionOngoing>:
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 0304 	and.w	r3, r3, #4
 800329a:	2b04      	cmp	r3, #4
 800329c:	d101      	bne.n	80032a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800329e:	2301      	movs	r3, #1
 80032a0:	e000      	b.n	80032a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80032b0:	b590      	push	{r4, r7, lr}
 80032b2:	b09f      	sub	sp, #124	@ 0x7c
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ba:	2300      	movs	r3, #0
 80032bc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d101      	bne.n	80032ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032ca:	2302      	movs	r3, #2
 80032cc:	e093      	b.n	80033f6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80032d6:	2300      	movs	r3, #0
 80032d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80032da:	2300      	movs	r3, #0
 80032dc:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a47      	ldr	r2, [pc, #284]	@ (8003400 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d102      	bne.n	80032ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032e8:	4b46      	ldr	r3, [pc, #280]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80032ea:	60bb      	str	r3, [r7, #8]
 80032ec:	e001      	b.n	80032f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10b      	bne.n	8003310 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fc:	f043 0220 	orr.w	r2, r3, #32
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e072      	b.n	80033f6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff ffb9 	bl	800328a <LL_ADC_REG_IsConversionOngoing>
 8003318:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff ffb3 	bl	800328a <LL_ADC_REG_IsConversionOngoing>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d154      	bne.n	80033d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800332a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800332c:	2b00      	cmp	r3, #0
 800332e:	d151      	bne.n	80033d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003330:	4b35      	ldr	r3, [pc, #212]	@ (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003332:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d02c      	beq.n	8003396 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800333c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	6859      	ldr	r1, [r3, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800334e:	035b      	lsls	r3, r3, #13
 8003350:	430b      	orrs	r3, r1
 8003352:	431a      	orrs	r2, r3
 8003354:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003356:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003358:	4829      	ldr	r0, [pc, #164]	@ (8003400 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800335a:	f7ff ff83 	bl	8003264 <LL_ADC_IsEnabled>
 800335e:	4604      	mov	r4, r0
 8003360:	4828      	ldr	r0, [pc, #160]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003362:	f7ff ff7f 	bl	8003264 <LL_ADC_IsEnabled>
 8003366:	4603      	mov	r3, r0
 8003368:	431c      	orrs	r4, r3
 800336a:	4828      	ldr	r0, [pc, #160]	@ (800340c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800336c:	f7ff ff7a 	bl	8003264 <LL_ADC_IsEnabled>
 8003370:	4603      	mov	r3, r0
 8003372:	4323      	orrs	r3, r4
 8003374:	2b00      	cmp	r3, #0
 8003376:	d137      	bne.n	80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003378:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003380:	f023 030f 	bic.w	r3, r3, #15
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	6811      	ldr	r1, [r2, #0]
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	6892      	ldr	r2, [r2, #8]
 800338c:	430a      	orrs	r2, r1
 800338e:	431a      	orrs	r2, r3
 8003390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003392:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003394:	e028      	b.n	80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800339e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033a0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033a2:	4817      	ldr	r0, [pc, #92]	@ (8003400 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80033a4:	f7ff ff5e 	bl	8003264 <LL_ADC_IsEnabled>
 80033a8:	4604      	mov	r4, r0
 80033aa:	4816      	ldr	r0, [pc, #88]	@ (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80033ac:	f7ff ff5a 	bl	8003264 <LL_ADC_IsEnabled>
 80033b0:	4603      	mov	r3, r0
 80033b2:	431c      	orrs	r4, r3
 80033b4:	4815      	ldr	r0, [pc, #84]	@ (800340c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80033b6:	f7ff ff55 	bl	8003264 <LL_ADC_IsEnabled>
 80033ba:	4603      	mov	r3, r0
 80033bc:	4323      	orrs	r3, r4
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d112      	bne.n	80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80033ca:	f023 030f 	bic.w	r3, r3, #15
 80033ce:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80033d0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033d2:	e009      	b.n	80033e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d8:	f043 0220 	orr.w	r2, r3, #32
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80033e6:	e000      	b.n	80033ea <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80033f2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	377c      	adds	r7, #124	@ 0x7c
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd90      	pop	{r4, r7, pc}
 80033fe:	bf00      	nop
 8003400:	50040000 	.word	0x50040000
 8003404:	50040100 	.word	0x50040100
 8003408:	50040300 	.word	0x50040300
 800340c:	50040200 	.word	0x50040200

08003410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003420:	4b0c      	ldr	r3, [pc, #48]	@ (8003454 <__NVIC_SetPriorityGrouping+0x44>)
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800342c:	4013      	ands	r3, r2
 800342e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003438:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800343c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003442:	4a04      	ldr	r2, [pc, #16]	@ (8003454 <__NVIC_SetPriorityGrouping+0x44>)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	60d3      	str	r3, [r2, #12]
}
 8003448:	bf00      	nop
 800344a:	3714      	adds	r7, #20
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	e000ed00 	.word	0xe000ed00

08003458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800345c:	4b04      	ldr	r3, [pc, #16]	@ (8003470 <__NVIC_GetPriorityGrouping+0x18>)
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	0a1b      	lsrs	r3, r3, #8
 8003462:	f003 0307 	and.w	r3, r3, #7
}
 8003466:	4618      	mov	r0, r3
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	e000ed00 	.word	0xe000ed00

08003474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	6039      	str	r1, [r7, #0]
 800347e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003484:	2b00      	cmp	r3, #0
 8003486:	db0a      	blt.n	800349e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	b2da      	uxtb	r2, r3
 800348c:	490c      	ldr	r1, [pc, #48]	@ (80034c0 <__NVIC_SetPriority+0x4c>)
 800348e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003492:	0112      	lsls	r2, r2, #4
 8003494:	b2d2      	uxtb	r2, r2
 8003496:	440b      	add	r3, r1
 8003498:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800349c:	e00a      	b.n	80034b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	b2da      	uxtb	r2, r3
 80034a2:	4908      	ldr	r1, [pc, #32]	@ (80034c4 <__NVIC_SetPriority+0x50>)
 80034a4:	79fb      	ldrb	r3, [r7, #7]
 80034a6:	f003 030f 	and.w	r3, r3, #15
 80034aa:	3b04      	subs	r3, #4
 80034ac:	0112      	lsls	r2, r2, #4
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	440b      	add	r3, r1
 80034b2:	761a      	strb	r2, [r3, #24]
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	e000e100 	.word	0xe000e100
 80034c4:	e000ed00 	.word	0xe000ed00

080034c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b089      	sub	sp, #36	@ 0x24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f003 0307 	and.w	r3, r3, #7
 80034da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f1c3 0307 	rsb	r3, r3, #7
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	bf28      	it	cs
 80034e6:	2304      	movcs	r3, #4
 80034e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	3304      	adds	r3, #4
 80034ee:	2b06      	cmp	r3, #6
 80034f0:	d902      	bls.n	80034f8 <NVIC_EncodePriority+0x30>
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	3b03      	subs	r3, #3
 80034f6:	e000      	b.n	80034fa <NVIC_EncodePriority+0x32>
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	fa02 f303 	lsl.w	r3, r2, r3
 8003506:	43da      	mvns	r2, r3
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	401a      	ands	r2, r3
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003510:	f04f 31ff 	mov.w	r1, #4294967295
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	fa01 f303 	lsl.w	r3, r1, r3
 800351a:	43d9      	mvns	r1, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003520:	4313      	orrs	r3, r2
         );
}
 8003522:	4618      	mov	r0, r3
 8003524:	3724      	adds	r7, #36	@ 0x24
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
	...

08003530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	3b01      	subs	r3, #1
 800353c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003540:	d301      	bcc.n	8003546 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003542:	2301      	movs	r3, #1
 8003544:	e00f      	b.n	8003566 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003546:	4a0a      	ldr	r2, [pc, #40]	@ (8003570 <SysTick_Config+0x40>)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3b01      	subs	r3, #1
 800354c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800354e:	210f      	movs	r1, #15
 8003550:	f04f 30ff 	mov.w	r0, #4294967295
 8003554:	f7ff ff8e 	bl	8003474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003558:	4b05      	ldr	r3, [pc, #20]	@ (8003570 <SysTick_Config+0x40>)
 800355a:	2200      	movs	r2, #0
 800355c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800355e:	4b04      	ldr	r3, [pc, #16]	@ (8003570 <SysTick_Config+0x40>)
 8003560:	2207      	movs	r2, #7
 8003562:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	e000e010 	.word	0xe000e010

08003574 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f7ff ff47 	bl	8003410 <__NVIC_SetPriorityGrouping>
}
 8003582:	bf00      	nop
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b086      	sub	sp, #24
 800358e:	af00      	add	r7, sp, #0
 8003590:	4603      	mov	r3, r0
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	607a      	str	r2, [r7, #4]
 8003596:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003598:	2300      	movs	r3, #0
 800359a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800359c:	f7ff ff5c 	bl	8003458 <__NVIC_GetPriorityGrouping>
 80035a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	68b9      	ldr	r1, [r7, #8]
 80035a6:	6978      	ldr	r0, [r7, #20]
 80035a8:	f7ff ff8e 	bl	80034c8 <NVIC_EncodePriority>
 80035ac:	4602      	mov	r2, r0
 80035ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035b2:	4611      	mov	r1, r2
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff ff5d 	bl	8003474 <__NVIC_SetPriority>
}
 80035ba:	bf00      	nop
 80035bc:	3718      	adds	r7, #24
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b082      	sub	sp, #8
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7ff ffb0 	bl	8003530 <SysTick_Config>
 80035d0:	4603      	mov	r3, r0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035dc:	b480      	push	{r7}
 80035de:	b087      	sub	sp, #28
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035ea:	e17f      	b.n	80038ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	2101      	movs	r1, #1
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	fa01 f303 	lsl.w	r3, r1, r3
 80035f8:	4013      	ands	r3, r2
 80035fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 8171 	beq.w	80038e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 0303 	and.w	r3, r3, #3
 800360c:	2b01      	cmp	r3, #1
 800360e:	d005      	beq.n	800361c <HAL_GPIO_Init+0x40>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d130      	bne.n	800367e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	2203      	movs	r2, #3
 8003628:	fa02 f303 	lsl.w	r3, r2, r3
 800362c:	43db      	mvns	r3, r3
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4013      	ands	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	4313      	orrs	r3, r2
 8003644:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003652:	2201      	movs	r2, #1
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	fa02 f303 	lsl.w	r3, r2, r3
 800365a:	43db      	mvns	r3, r3
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	4013      	ands	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	091b      	lsrs	r3, r3, #4
 8003668:	f003 0201 	and.w	r2, r3, #1
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f003 0303 	and.w	r3, r3, #3
 8003686:	2b03      	cmp	r3, #3
 8003688:	d118      	bne.n	80036bc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003690:	2201      	movs	r2, #1
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	4013      	ands	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	08db      	lsrs	r3, r3, #3
 80036a6:	f003 0201 	and.w	r2, r3, #1
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f003 0303 	and.w	r3, r3, #3
 80036c4:	2b03      	cmp	r3, #3
 80036c6:	d017      	beq.n	80036f8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	2203      	movs	r2, #3
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	43db      	mvns	r3, r3
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	4013      	ands	r3, r2
 80036de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f003 0303 	and.w	r3, r3, #3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d123      	bne.n	800374c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	08da      	lsrs	r2, r3, #3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	3208      	adds	r2, #8
 800370c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003710:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	f003 0307 	and.w	r3, r3, #7
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	220f      	movs	r2, #15
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	43db      	mvns	r3, r3
 8003722:	693a      	ldr	r2, [r7, #16]
 8003724:	4013      	ands	r3, r2
 8003726:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	691a      	ldr	r2, [r3, #16]
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	4313      	orrs	r3, r2
 800373c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	08da      	lsrs	r2, r3, #3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	3208      	adds	r2, #8
 8003746:	6939      	ldr	r1, [r7, #16]
 8003748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	2203      	movs	r2, #3
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	43db      	mvns	r3, r3
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	4013      	ands	r3, r2
 8003762:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f003 0203 	and.w	r2, r3, #3
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	005b      	lsls	r3, r3, #1
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80ac 	beq.w	80038e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800378e:	4b5f      	ldr	r3, [pc, #380]	@ (800390c <HAL_GPIO_Init+0x330>)
 8003790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003792:	4a5e      	ldr	r2, [pc, #376]	@ (800390c <HAL_GPIO_Init+0x330>)
 8003794:	f043 0301 	orr.w	r3, r3, #1
 8003798:	6613      	str	r3, [r2, #96]	@ 0x60
 800379a:	4b5c      	ldr	r3, [pc, #368]	@ (800390c <HAL_GPIO_Init+0x330>)
 800379c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
 80037a4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037a6:	4a5a      	ldr	r2, [pc, #360]	@ (8003910 <HAL_GPIO_Init+0x334>)
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	089b      	lsrs	r3, r3, #2
 80037ac:	3302      	adds	r3, #2
 80037ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	220f      	movs	r2, #15
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4013      	ands	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80037d0:	d025      	beq.n	800381e <HAL_GPIO_Init+0x242>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a4f      	ldr	r2, [pc, #316]	@ (8003914 <HAL_GPIO_Init+0x338>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d01f      	beq.n	800381a <HAL_GPIO_Init+0x23e>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a4e      	ldr	r2, [pc, #312]	@ (8003918 <HAL_GPIO_Init+0x33c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d019      	beq.n	8003816 <HAL_GPIO_Init+0x23a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a4d      	ldr	r2, [pc, #308]	@ (800391c <HAL_GPIO_Init+0x340>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d013      	beq.n	8003812 <HAL_GPIO_Init+0x236>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a4c      	ldr	r2, [pc, #304]	@ (8003920 <HAL_GPIO_Init+0x344>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d00d      	beq.n	800380e <HAL_GPIO_Init+0x232>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a4b      	ldr	r2, [pc, #300]	@ (8003924 <HAL_GPIO_Init+0x348>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d007      	beq.n	800380a <HAL_GPIO_Init+0x22e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a4a      	ldr	r2, [pc, #296]	@ (8003928 <HAL_GPIO_Init+0x34c>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d101      	bne.n	8003806 <HAL_GPIO_Init+0x22a>
 8003802:	2306      	movs	r3, #6
 8003804:	e00c      	b.n	8003820 <HAL_GPIO_Init+0x244>
 8003806:	2307      	movs	r3, #7
 8003808:	e00a      	b.n	8003820 <HAL_GPIO_Init+0x244>
 800380a:	2305      	movs	r3, #5
 800380c:	e008      	b.n	8003820 <HAL_GPIO_Init+0x244>
 800380e:	2304      	movs	r3, #4
 8003810:	e006      	b.n	8003820 <HAL_GPIO_Init+0x244>
 8003812:	2303      	movs	r3, #3
 8003814:	e004      	b.n	8003820 <HAL_GPIO_Init+0x244>
 8003816:	2302      	movs	r3, #2
 8003818:	e002      	b.n	8003820 <HAL_GPIO_Init+0x244>
 800381a:	2301      	movs	r3, #1
 800381c:	e000      	b.n	8003820 <HAL_GPIO_Init+0x244>
 800381e:	2300      	movs	r3, #0
 8003820:	697a      	ldr	r2, [r7, #20]
 8003822:	f002 0203 	and.w	r2, r2, #3
 8003826:	0092      	lsls	r2, r2, #2
 8003828:	4093      	lsls	r3, r2
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4313      	orrs	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003830:	4937      	ldr	r1, [pc, #220]	@ (8003910 <HAL_GPIO_Init+0x334>)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	089b      	lsrs	r3, r3, #2
 8003836:	3302      	adds	r3, #2
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800383e:	4b3b      	ldr	r3, [pc, #236]	@ (800392c <HAL_GPIO_Init+0x350>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003862:	4a32      	ldr	r2, [pc, #200]	@ (800392c <HAL_GPIO_Init+0x350>)
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003868:	4b30      	ldr	r3, [pc, #192]	@ (800392c <HAL_GPIO_Init+0x350>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	43db      	mvns	r3, r3
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	4013      	ands	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d003      	beq.n	800388c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4313      	orrs	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800388c:	4a27      	ldr	r2, [pc, #156]	@ (800392c <HAL_GPIO_Init+0x350>)
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003892:	4b26      	ldr	r3, [pc, #152]	@ (800392c <HAL_GPIO_Init+0x350>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	43db      	mvns	r3, r3
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	4013      	ands	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d003      	beq.n	80038b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038b6:	4a1d      	ldr	r2, [pc, #116]	@ (800392c <HAL_GPIO_Init+0x350>)
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80038bc:	4b1b      	ldr	r3, [pc, #108]	@ (800392c <HAL_GPIO_Init+0x350>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	43db      	mvns	r3, r3
 80038c6:	693a      	ldr	r2, [r7, #16]
 80038c8:	4013      	ands	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4313      	orrs	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038e0:	4a12      	ldr	r2, [pc, #72]	@ (800392c <HAL_GPIO_Init+0x350>)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	3301      	adds	r3, #1
 80038ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	fa22 f303 	lsr.w	r3, r2, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f47f ae78 	bne.w	80035ec <HAL_GPIO_Init+0x10>
  }
}
 80038fc:	bf00      	nop
 80038fe:	bf00      	nop
 8003900:	371c      	adds	r7, #28
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40021000 	.word	0x40021000
 8003910:	40010000 	.word	0x40010000
 8003914:	48000400 	.word	0x48000400
 8003918:	48000800 	.word	0x48000800
 800391c:	48000c00 	.word	0x48000c00
 8003920:	48001000 	.word	0x48001000
 8003924:	48001400 	.word	0x48001400
 8003928:	48001800 	.word	0x48001800
 800392c:	40010400 	.word	0x40010400

08003930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	460b      	mov	r3, r1
 800393a:	807b      	strh	r3, [r7, #2]
 800393c:	4613      	mov	r3, r2
 800393e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003940:	787b      	ldrb	r3, [r7, #1]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d003      	beq.n	800394e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003946:	887a      	ldrh	r2, [r7, #2]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800394c:	e002      	b.n	8003954 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800394e:	887a      	ldrh	r2, [r7, #2]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e08d      	b.n	8003a8e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d106      	bne.n	800398c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f7fe f894 	bl	8001ab4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2224      	movs	r2, #36	@ 0x24
 8003990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0201 	bic.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d107      	bne.n	80039da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	e006      	b.n	80039e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80039e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d108      	bne.n	8003a02 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039fe:	605a      	str	r2, [r3, #4]
 8003a00:	e007      	b.n	8003a12 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a10:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	6812      	ldr	r2, [r2, #0]
 8003a1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a24:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68da      	ldr	r2, [r3, #12]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a34:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691a      	ldr	r2, [r3, #16]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69d9      	ldr	r1, [r3, #28]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1a      	ldr	r2, [r3, #32]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0201 	orr.w	r2, r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2220      	movs	r2, #32
 8003a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b088      	sub	sp, #32
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	607a      	str	r2, [r7, #4]
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	817b      	strh	r3, [r7, #10]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b20      	cmp	r3, #32
 8003ab6:	f040 80fd 	bne.w	8003cb4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d101      	bne.n	8003ac8 <HAL_I2C_Master_Transmit+0x30>
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	e0f6      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x21e>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ad0:	f7fe fa4c 	bl	8001f6c <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	2319      	movs	r3, #25
 8003adc:	2201      	movs	r2, #1
 8003ade:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 fa0a 	bl	8003efc <I2C_WaitOnFlagUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e0e1      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2221      	movs	r2, #33	@ 0x21
 8003af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2210      	movs	r2, #16
 8003afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	893a      	ldrh	r2, [r7, #8]
 8003b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	2bff      	cmp	r3, #255	@ 0xff
 8003b22:	d906      	bls.n	8003b32 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	22ff      	movs	r2, #255	@ 0xff
 8003b28:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003b2a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b2e:	617b      	str	r3, [r7, #20]
 8003b30:	e007      	b.n	8003b42 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003b3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b40:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d024      	beq.n	8003b94 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4e:	781a      	ldrb	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b72:	3b01      	subs	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	3301      	adds	r3, #1
 8003b82:	b2da      	uxtb	r2, r3
 8003b84:	8979      	ldrh	r1, [r7, #10]
 8003b86:	4b4e      	ldr	r3, [pc, #312]	@ (8003cc0 <HAL_I2C_Master_Transmit+0x228>)
 8003b88:	9300      	str	r3, [sp, #0]
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f000 fc05 	bl	800439c <I2C_TransferConfig>
 8003b92:	e066      	b.n	8003c62 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	8979      	ldrh	r1, [r7, #10]
 8003b9c:	4b48      	ldr	r3, [pc, #288]	@ (8003cc0 <HAL_I2C_Master_Transmit+0x228>)
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	68f8      	ldr	r0, [r7, #12]
 8003ba4:	f000 fbfa 	bl	800439c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003ba8:	e05b      	b.n	8003c62 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	6a39      	ldr	r1, [r7, #32]
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 f9fd 	bl	8003fae <I2C_WaitOnTXISFlagUntilTimeout>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e07b      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc2:	781a      	ldrb	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	1c5a      	adds	r2, r3, #1
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be6:	3b01      	subs	r3, #1
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d034      	beq.n	8003c62 <HAL_I2C_Master_Transmit+0x1ca>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d130      	bne.n	8003c62 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	9300      	str	r3, [sp, #0]
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	2200      	movs	r2, #0
 8003c08:	2180      	movs	r1, #128	@ 0x80
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 f976 	bl	8003efc <I2C_WaitOnFlagUntilTimeout>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e04d      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2bff      	cmp	r3, #255	@ 0xff
 8003c22:	d90e      	bls.n	8003c42 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	22ff      	movs	r2, #255	@ 0xff
 8003c28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	8979      	ldrh	r1, [r7, #10]
 8003c32:	2300      	movs	r3, #0
 8003c34:	9300      	str	r3, [sp, #0]
 8003c36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f000 fbae 	bl	800439c <I2C_TransferConfig>
 8003c40:	e00f      	b.n	8003c62 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c50:	b2da      	uxtb	r2, r3
 8003c52:	8979      	ldrh	r1, [r7, #10]
 8003c54:	2300      	movs	r3, #0
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 fb9d 	bl	800439c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d19e      	bne.n	8003baa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	6a39      	ldr	r1, [r7, #32]
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f000 f9e3 	bl	800403c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e01a      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2220      	movs	r2, #32
 8003c86:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6859      	ldr	r1, [r3, #4]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc4 <HAL_I2C_Master_Transmit+0x22c>)
 8003c94:	400b      	ands	r3, r1
 8003c96:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003cb4:	2302      	movs	r3, #2
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	80002000 	.word	0x80002000
 8003cc4:	fe00e800 	.word	0xfe00e800

08003cc8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	607a      	str	r2, [r7, #4]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	817b      	strh	r3, [r7, #10]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	f040 80db 	bne.w	8003ea0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d101      	bne.n	8003cf8 <HAL_I2C_Master_Receive+0x30>
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	e0d4      	b.n	8003ea2 <HAL_I2C_Master_Receive+0x1da>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d00:	f7fe f934 	bl	8001f6c <HAL_GetTick>
 8003d04:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	2319      	movs	r3, #25
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 f8f2 	bl	8003efc <I2C_WaitOnFlagUntilTimeout>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e0bf      	b.n	8003ea2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2222      	movs	r2, #34	@ 0x22
 8003d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2210      	movs	r2, #16
 8003d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	893a      	ldrh	r2, [r7, #8]
 8003d42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	2bff      	cmp	r3, #255	@ 0xff
 8003d52:	d90e      	bls.n	8003d72 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	8979      	ldrh	r1, [r7, #10]
 8003d62:	4b52      	ldr	r3, [pc, #328]	@ (8003eac <HAL_I2C_Master_Receive+0x1e4>)
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 fb16 	bl	800439c <I2C_TransferConfig>
 8003d70:	e06d      	b.n	8003e4e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d80:	b2da      	uxtb	r2, r3
 8003d82:	8979      	ldrh	r1, [r7, #10]
 8003d84:	4b49      	ldr	r3, [pc, #292]	@ (8003eac <HAL_I2C_Master_Receive+0x1e4>)
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f000 fb05 	bl	800439c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003d92:	e05c      	b.n	8003e4e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	6a39      	ldr	r1, [r7, #32]
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 f993 	bl	80040c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d001      	beq.n	8003da8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e07c      	b.n	8003ea2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dba:	1c5a      	adds	r2, r3, #1
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d034      	beq.n	8003e4e <HAL_I2C_Master_Receive+0x186>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d130      	bne.n	8003e4e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	6a3b      	ldr	r3, [r7, #32]
 8003df2:	2200      	movs	r2, #0
 8003df4:	2180      	movs	r1, #128	@ 0x80
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 f880 	bl	8003efc <I2C_WaitOnFlagUntilTimeout>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e04d      	b.n	8003ea2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	2bff      	cmp	r3, #255	@ 0xff
 8003e0e:	d90e      	bls.n	8003e2e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	22ff      	movs	r2, #255	@ 0xff
 8003e14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	8979      	ldrh	r1, [r7, #10]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 fab8 	bl	800439c <I2C_TransferConfig>
 8003e2c:	e00f      	b.n	8003e4e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	8979      	ldrh	r1, [r7, #10]
 8003e40:	2300      	movs	r3, #0
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 faa7 	bl	800439c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d19d      	bne.n	8003d94 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	6a39      	ldr	r1, [r7, #32]
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f8ed 	bl	800403c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e01a      	b.n	8003ea2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2220      	movs	r2, #32
 8003e72:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6859      	ldr	r1, [r3, #4]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb0 <HAL_I2C_Master_Receive+0x1e8>)
 8003e80:	400b      	ands	r3, r1
 8003e82:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	e000      	b.n	8003ea2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003ea0:	2302      	movs	r3, #2
  }
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	80002400 	.word	0x80002400
 8003eb0:	fe00e800 	.word	0xfe00e800

08003eb4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d103      	bne.n	8003ed2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d007      	beq.n	8003ef0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	699a      	ldr	r2, [r3, #24]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0201 	orr.w	r2, r2, #1
 8003eee:	619a      	str	r2, [r3, #24]
  }
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f0c:	e03b      	b.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	6839      	ldr	r1, [r7, #0]
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 f962 	bl	80041dc <I2C_IsErrorOccurred>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e041      	b.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f28:	d02d      	beq.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f2a:	f7fe f81f 	bl	8001f6c <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d302      	bcc.n	8003f40 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d122      	bne.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	699a      	ldr	r2, [r3, #24]
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	68ba      	ldr	r2, [r7, #8]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	bf0c      	ite	eq
 8003f50:	2301      	moveq	r3, #1
 8003f52:	2300      	movne	r3, #0
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	461a      	mov	r2, r3
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d113      	bne.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f62:	f043 0220 	orr.w	r2, r3, #32
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e00f      	b.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	699a      	ldr	r2, [r3, #24]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	bf0c      	ite	eq
 8003f96:	2301      	moveq	r3, #1
 8003f98:	2300      	movne	r3, #0
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	79fb      	ldrb	r3, [r7, #7]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d0b4      	beq.n	8003f0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fba:	e033      	b.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	68b9      	ldr	r1, [r7, #8]
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 f90b 	bl	80041dc <I2C_IsErrorOccurred>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e031      	b.n	8004034 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd6:	d025      	beq.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fd8:	f7fd ffc8 	bl	8001f6c <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d302      	bcc.n	8003fee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d11a      	bne.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d013      	beq.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004000:	f043 0220 	orr.w	r2, r3, #32
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2220      	movs	r2, #32
 800400c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e007      	b.n	8004034 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b02      	cmp	r3, #2
 8004030:	d1c4      	bne.n	8003fbc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004048:	e02f      	b.n	80040aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 f8c4 	bl	80041dc <I2C_IsErrorOccurred>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d001      	beq.n	800405e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e02d      	b.n	80040ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405e:	f7fd ff85 	bl	8001f6c <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	429a      	cmp	r2, r3
 800406c:	d302      	bcc.n	8004074 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d11a      	bne.n	80040aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b20      	cmp	r3, #32
 8004080:	d013      	beq.n	80040aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004086:	f043 0220 	orr.w	r2, r3, #32
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2220      	movs	r2, #32
 8004092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e007      	b.n	80040ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	f003 0320 	and.w	r3, r3, #32
 80040b4:	2b20      	cmp	r3, #32
 80040b6:	d1c8      	bne.n	800404a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80040d4:	e071      	b.n	80041ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	68b9      	ldr	r1, [r7, #8]
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 f87e 	bl	80041dc <I2C_IsErrorOccurred>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b20      	cmp	r3, #32
 80040f6:	d13b      	bne.n	8004170 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80040f8:	7dfb      	ldrb	r3, [r7, #23]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d138      	bne.n	8004170 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b04      	cmp	r3, #4
 800410a:	d105      	bne.n	8004118 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004114:	2300      	movs	r3, #0
 8004116:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	f003 0310 	and.w	r3, r3, #16
 8004122:	2b10      	cmp	r3, #16
 8004124:	d121      	bne.n	800416a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2210      	movs	r2, #16
 800412c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2204      	movs	r2, #4
 8004132:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2220      	movs	r2, #32
 800413a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6859      	ldr	r1, [r3, #4]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	4b24      	ldr	r3, [pc, #144]	@ (80041d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004148:	400b      	ands	r3, r1
 800414a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2220      	movs	r2, #32
 8004150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	75fb      	strb	r3, [r7, #23]
 8004168:	e002      	b.n	8004170 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004170:	f7fd fefc 	bl	8001f6c <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	429a      	cmp	r2, r3
 800417e:	d302      	bcc.n	8004186 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d119      	bne.n	80041ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004186:	7dfb      	ldrb	r3, [r7, #23]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d116      	bne.n	80041ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	2b04      	cmp	r3, #4
 8004198:	d00f      	beq.n	80041ba <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419e:	f043 0220 	orr.w	r2, r3, #32
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2220      	movs	r2, #32
 80041aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d002      	beq.n	80041ce <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d083      	beq.n	80040d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80041ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3718      	adds	r7, #24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	fe00e800 	.word	0xfe00e800

080041dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b08a      	sub	sp, #40	@ 0x28
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80041f6:	2300      	movs	r3, #0
 80041f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b00      	cmp	r3, #0
 8004206:	d068      	beq.n	80042da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2210      	movs	r2, #16
 800420e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004210:	e049      	b.n	80042a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004218:	d045      	beq.n	80042a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800421a:	f7fd fea7 	bl	8001f6c <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	429a      	cmp	r2, r3
 8004228:	d302      	bcc.n	8004230 <I2C_IsErrorOccurred+0x54>
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d13a      	bne.n	80042a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800423a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004242:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800424e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004252:	d121      	bne.n	8004298 <I2C_IsErrorOccurred+0xbc>
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800425a:	d01d      	beq.n	8004298 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800425c:	7cfb      	ldrb	r3, [r7, #19]
 800425e:	2b20      	cmp	r3, #32
 8004260:	d01a      	beq.n	8004298 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004270:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004272:	f7fd fe7b 	bl	8001f6c <HAL_GetTick>
 8004276:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004278:	e00e      	b.n	8004298 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800427a:	f7fd fe77 	bl	8001f6c <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b19      	cmp	r3, #25
 8004286:	d907      	bls.n	8004298 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	f043 0320 	orr.w	r3, r3, #32
 800428e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004296:	e006      	b.n	80042a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	2b20      	cmp	r3, #32
 80042a4:	d1e9      	bne.n	800427a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	f003 0320 	and.w	r3, r3, #32
 80042b0:	2b20      	cmp	r3, #32
 80042b2:	d003      	beq.n	80042bc <I2C_IsErrorOccurred+0xe0>
 80042b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0aa      	beq.n	8004212 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80042bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d103      	bne.n	80042cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2220      	movs	r2, #32
 80042ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80042cc:	6a3b      	ldr	r3, [r7, #32]
 80042ce:	f043 0304 	orr.w	r3, r3, #4
 80042d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00b      	beq.n	8004304 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	f043 0301 	orr.w	r3, r3, #1
 80042f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00b      	beq.n	8004326 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	f043 0308 	orr.w	r3, r3, #8
 8004314:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800431e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00b      	beq.n	8004348 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	f043 0302 	orr.w	r3, r3, #2
 8004336:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004340:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004348:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800434c:	2b00      	cmp	r3, #0
 800434e:	d01c      	beq.n	800438a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f7ff fdaf 	bl	8003eb4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6859      	ldr	r1, [r3, #4]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	4b0d      	ldr	r3, [pc, #52]	@ (8004398 <I2C_IsErrorOccurred+0x1bc>)
 8004362:	400b      	ands	r3, r1
 8004364:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800436a:	6a3b      	ldr	r3, [r7, #32]
 800436c:	431a      	orrs	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800438a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800438e:	4618      	mov	r0, r3
 8004390:	3728      	adds	r7, #40	@ 0x28
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	fe00e800 	.word	0xfe00e800

0800439c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800439c:	b480      	push	{r7}
 800439e:	b087      	sub	sp, #28
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	607b      	str	r3, [r7, #4]
 80043a6:	460b      	mov	r3, r1
 80043a8:	817b      	strh	r3, [r7, #10]
 80043aa:	4613      	mov	r3, r2
 80043ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043ae:	897b      	ldrh	r3, [r7, #10]
 80043b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043b4:	7a7b      	ldrb	r3, [r7, #9]
 80043b6:	041b      	lsls	r3, r3, #16
 80043b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043bc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043c2:	6a3b      	ldr	r3, [r7, #32]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80043ca:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	0d5b      	lsrs	r3, r3, #21
 80043d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80043da:	4b08      	ldr	r3, [pc, #32]	@ (80043fc <I2C_TransferConfig+0x60>)
 80043dc:	430b      	orrs	r3, r1
 80043de:	43db      	mvns	r3, r3
 80043e0:	ea02 0103 	and.w	r1, r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80043ee:	bf00      	nop
 80043f0:	371c      	adds	r7, #28
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	03ff63ff 	.word	0x03ff63ff

08004400 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b20      	cmp	r3, #32
 8004414:	d138      	bne.n	8004488 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800441c:	2b01      	cmp	r3, #1
 800441e:	d101      	bne.n	8004424 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004420:	2302      	movs	r3, #2
 8004422:	e032      	b.n	800448a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2224      	movs	r2, #36	@ 0x24
 8004430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0201 	bic.w	r2, r2, #1
 8004442:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004452:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6819      	ldr	r1, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	683a      	ldr	r2, [r7, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f042 0201 	orr.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2220      	movs	r2, #32
 8004478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004484:	2300      	movs	r3, #0
 8004486:	e000      	b.n	800448a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004488:	2302      	movs	r3, #2
  }
}
 800448a:	4618      	mov	r0, r3
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004496:	b480      	push	{r7}
 8004498:	b085      	sub	sp, #20
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
 800449e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b20      	cmp	r3, #32
 80044aa:	d139      	bne.n	8004520 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d101      	bne.n	80044ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80044b6:	2302      	movs	r3, #2
 80044b8:	e033      	b.n	8004522 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2224      	movs	r2, #36	@ 0x24
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f022 0201 	bic.w	r2, r2, #1
 80044d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80044e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f042 0201 	orr.w	r2, r2, #1
 800450a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2220      	movs	r2, #32
 8004510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800451c:	2300      	movs	r3, #0
 800451e:	e000      	b.n	8004522 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004520:	2302      	movs	r3, #2
  }
}
 8004522:	4618      	mov	r0, r3
 8004524:	3714      	adds	r7, #20
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
	...

08004530 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004534:	4b04      	ldr	r3, [pc, #16]	@ (8004548 <HAL_PWREx_GetVoltageRange+0x18>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800453c:	4618      	mov	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40007000 	.word	0x40007000

0800454c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800455a:	d130      	bne.n	80045be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800455c:	4b23      	ldr	r3, [pc, #140]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004568:	d038      	beq.n	80045dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800456a:	4b20      	ldr	r3, [pc, #128]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004572:	4a1e      	ldr	r2, [pc, #120]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004574:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004578:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800457a:	4b1d      	ldr	r3, [pc, #116]	@ (80045f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2232      	movs	r2, #50	@ 0x32
 8004580:	fb02 f303 	mul.w	r3, r2, r3
 8004584:	4a1b      	ldr	r2, [pc, #108]	@ (80045f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004586:	fba2 2303 	umull	r2, r3, r2, r3
 800458a:	0c9b      	lsrs	r3, r3, #18
 800458c:	3301      	adds	r3, #1
 800458e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004590:	e002      	b.n	8004598 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	3b01      	subs	r3, #1
 8004596:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004598:	4b14      	ldr	r3, [pc, #80]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045a4:	d102      	bne.n	80045ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1f2      	bne.n	8004592 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045ac:	4b0f      	ldr	r3, [pc, #60]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b8:	d110      	bne.n	80045dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e00f      	b.n	80045de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80045be:	4b0b      	ldr	r3, [pc, #44]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ca:	d007      	beq.n	80045dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80045cc:	4b07      	ldr	r3, [pc, #28]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80045d4:	4a05      	ldr	r2, [pc, #20]	@ (80045ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80045da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3714      	adds	r7, #20
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	40007000 	.word	0x40007000
 80045f0:	20000000 	.word	0x20000000
 80045f4:	431bde83 	.word	0x431bde83

080045f8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b088      	sub	sp, #32
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e3ca      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800460a:	4b97      	ldr	r3, [pc, #604]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
 8004612:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004614:	4b94      	ldr	r3, [pc, #592]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	f003 0303 	and.w	r3, r3, #3
 800461c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0310 	and.w	r3, r3, #16
 8004626:	2b00      	cmp	r3, #0
 8004628:	f000 80e4 	beq.w	80047f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d007      	beq.n	8004642 <HAL_RCC_OscConfig+0x4a>
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	2b0c      	cmp	r3, #12
 8004636:	f040 808b 	bne.w	8004750 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b01      	cmp	r3, #1
 800463e:	f040 8087 	bne.w	8004750 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004642:	4b89      	ldr	r3, [pc, #548]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d005      	beq.n	800465a <HAL_RCC_OscConfig+0x62>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e3a2      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1a      	ldr	r2, [r3, #32]
 800465e:	4b82      	ldr	r3, [pc, #520]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b00      	cmp	r3, #0
 8004668:	d004      	beq.n	8004674 <HAL_RCC_OscConfig+0x7c>
 800466a:	4b7f      	ldr	r3, [pc, #508]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004672:	e005      	b.n	8004680 <HAL_RCC_OscConfig+0x88>
 8004674:	4b7c      	ldr	r3, [pc, #496]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800467a:	091b      	lsrs	r3, r3, #4
 800467c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004680:	4293      	cmp	r3, r2
 8004682:	d223      	bcs.n	80046cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	4618      	mov	r0, r3
 800468a:	f000 fd55 	bl	8005138 <RCC_SetFlashLatencyFromMSIRange>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e383      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004698:	4b73      	ldr	r3, [pc, #460]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a72      	ldr	r2, [pc, #456]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800469e:	f043 0308 	orr.w	r3, r3, #8
 80046a2:	6013      	str	r3, [r2, #0]
 80046a4:	4b70      	ldr	r3, [pc, #448]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	496d      	ldr	r1, [pc, #436]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046b6:	4b6c      	ldr	r3, [pc, #432]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	021b      	lsls	r3, r3, #8
 80046c4:	4968      	ldr	r1, [pc, #416]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	604b      	str	r3, [r1, #4]
 80046ca:	e025      	b.n	8004718 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046cc:	4b66      	ldr	r3, [pc, #408]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a65      	ldr	r2, [pc, #404]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046d2:	f043 0308 	orr.w	r3, r3, #8
 80046d6:	6013      	str	r3, [r2, #0]
 80046d8:	4b63      	ldr	r3, [pc, #396]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	4960      	ldr	r1, [pc, #384]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	69db      	ldr	r3, [r3, #28]
 80046f6:	021b      	lsls	r3, r3, #8
 80046f8:	495b      	ldr	r1, [pc, #364]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046fe:	69bb      	ldr	r3, [r7, #24]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d109      	bne.n	8004718 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a1b      	ldr	r3, [r3, #32]
 8004708:	4618      	mov	r0, r3
 800470a:	f000 fd15 	bl	8005138 <RCC_SetFlashLatencyFromMSIRange>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e343      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004718:	f000 fc4a 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 800471c:	4602      	mov	r2, r0
 800471e:	4b52      	ldr	r3, [pc, #328]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	091b      	lsrs	r3, r3, #4
 8004724:	f003 030f 	and.w	r3, r3, #15
 8004728:	4950      	ldr	r1, [pc, #320]	@ (800486c <HAL_RCC_OscConfig+0x274>)
 800472a:	5ccb      	ldrb	r3, [r1, r3]
 800472c:	f003 031f 	and.w	r3, r3, #31
 8004730:	fa22 f303 	lsr.w	r3, r2, r3
 8004734:	4a4e      	ldr	r2, [pc, #312]	@ (8004870 <HAL_RCC_OscConfig+0x278>)
 8004736:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004738:	4b4e      	ldr	r3, [pc, #312]	@ (8004874 <HAL_RCC_OscConfig+0x27c>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f7fd fbc5 	bl	8001ecc <HAL_InitTick>
 8004742:	4603      	mov	r3, r0
 8004744:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004746:	7bfb      	ldrb	r3, [r7, #15]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d052      	beq.n	80047f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	e327      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d032      	beq.n	80047be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004758:	4b43      	ldr	r3, [pc, #268]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a42      	ldr	r2, [pc, #264]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004764:	f7fd fc02 	bl	8001f6c <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800476c:	f7fd fbfe 	bl	8001f6c <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e310      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800477e:	4b3a      	ldr	r3, [pc, #232]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0f0      	beq.n	800476c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800478a:	4b37      	ldr	r3, [pc, #220]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a36      	ldr	r2, [pc, #216]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004790:	f043 0308 	orr.w	r3, r3, #8
 8004794:	6013      	str	r3, [r2, #0]
 8004796:	4b34      	ldr	r3, [pc, #208]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	4931      	ldr	r1, [pc, #196]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047a8:	4b2f      	ldr	r3, [pc, #188]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	69db      	ldr	r3, [r3, #28]
 80047b4:	021b      	lsls	r3, r3, #8
 80047b6:	492c      	ldr	r1, [pc, #176]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	604b      	str	r3, [r1, #4]
 80047bc:	e01a      	b.n	80047f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80047be:	4b2a      	ldr	r3, [pc, #168]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a29      	ldr	r2, [pc, #164]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80047c4:	f023 0301 	bic.w	r3, r3, #1
 80047c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047ca:	f7fd fbcf 	bl	8001f6c <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80047d0:	e008      	b.n	80047e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047d2:	f7fd fbcb 	bl	8001f6c <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e2dd      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80047e4:	4b20      	ldr	r3, [pc, #128]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1f0      	bne.n	80047d2 <HAL_RCC_OscConfig+0x1da>
 80047f0:	e000      	b.n	80047f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d074      	beq.n	80048ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	2b08      	cmp	r3, #8
 8004804:	d005      	beq.n	8004812 <HAL_RCC_OscConfig+0x21a>
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	2b0c      	cmp	r3, #12
 800480a:	d10e      	bne.n	800482a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	2b03      	cmp	r3, #3
 8004810:	d10b      	bne.n	800482a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004812:	4b15      	ldr	r3, [pc, #84]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d064      	beq.n	80048e8 <HAL_RCC_OscConfig+0x2f0>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d160      	bne.n	80048e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e2ba      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004832:	d106      	bne.n	8004842 <HAL_RCC_OscConfig+0x24a>
 8004834:	4b0c      	ldr	r3, [pc, #48]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a0b      	ldr	r2, [pc, #44]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800483a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800483e:	6013      	str	r3, [r2, #0]
 8004840:	e026      	b.n	8004890 <HAL_RCC_OscConfig+0x298>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800484a:	d115      	bne.n	8004878 <HAL_RCC_OscConfig+0x280>
 800484c:	4b06      	ldr	r3, [pc, #24]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a05      	ldr	r2, [pc, #20]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 8004852:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004856:	6013      	str	r3, [r2, #0]
 8004858:	4b03      	ldr	r3, [pc, #12]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a02      	ldr	r2, [pc, #8]	@ (8004868 <HAL_RCC_OscConfig+0x270>)
 800485e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004862:	6013      	str	r3, [r2, #0]
 8004864:	e014      	b.n	8004890 <HAL_RCC_OscConfig+0x298>
 8004866:	bf00      	nop
 8004868:	40021000 	.word	0x40021000
 800486c:	0800af7c 	.word	0x0800af7c
 8004870:	20000000 	.word	0x20000000
 8004874:	20000004 	.word	0x20000004
 8004878:	4ba0      	ldr	r3, [pc, #640]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a9f      	ldr	r2, [pc, #636]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 800487e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004882:	6013      	str	r3, [r2, #0]
 8004884:	4b9d      	ldr	r3, [pc, #628]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a9c      	ldr	r2, [pc, #624]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 800488a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800488e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d013      	beq.n	80048c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004898:	f7fd fb68 	bl	8001f6c <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048a0:	f7fd fb64 	bl	8001f6c <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b64      	cmp	r3, #100	@ 0x64
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e276      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048b2:	4b92      	ldr	r3, [pc, #584]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d0f0      	beq.n	80048a0 <HAL_RCC_OscConfig+0x2a8>
 80048be:	e014      	b.n	80048ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c0:	f7fd fb54 	bl	8001f6c <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048c8:	f7fd fb50 	bl	8001f6c <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b64      	cmp	r3, #100	@ 0x64
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e262      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80048da:	4b88      	ldr	r3, [pc, #544]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1f0      	bne.n	80048c8 <HAL_RCC_OscConfig+0x2d0>
 80048e6:	e000      	b.n	80048ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d060      	beq.n	80049b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d005      	beq.n	8004908 <HAL_RCC_OscConfig+0x310>
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	2b0c      	cmp	r3, #12
 8004900:	d119      	bne.n	8004936 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2b02      	cmp	r3, #2
 8004906:	d116      	bne.n	8004936 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004908:	4b7c      	ldr	r3, [pc, #496]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <HAL_RCC_OscConfig+0x328>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e23f      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004920:	4b76      	ldr	r3, [pc, #472]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	061b      	lsls	r3, r3, #24
 800492e:	4973      	ldr	r1, [pc, #460]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004930:	4313      	orrs	r3, r2
 8004932:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004934:	e040      	b.n	80049b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d023      	beq.n	8004986 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800493e:	4b6f      	ldr	r3, [pc, #444]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a6e      	ldr	r2, [pc, #440]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004944:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494a:	f7fd fb0f 	bl	8001f6c <HAL_GetTick>
 800494e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004950:	e008      	b.n	8004964 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004952:	f7fd fb0b 	bl	8001f6c <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	2b02      	cmp	r3, #2
 800495e:	d901      	bls.n	8004964 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e21d      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004964:	4b65      	ldr	r3, [pc, #404]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800496c:	2b00      	cmp	r3, #0
 800496e:	d0f0      	beq.n	8004952 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004970:	4b62      	ldr	r3, [pc, #392]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	061b      	lsls	r3, r3, #24
 800497e:	495f      	ldr	r1, [pc, #380]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004980:	4313      	orrs	r3, r2
 8004982:	604b      	str	r3, [r1, #4]
 8004984:	e018      	b.n	80049b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004986:	4b5d      	ldr	r3, [pc, #372]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a5c      	ldr	r2, [pc, #368]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 800498c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004992:	f7fd faeb 	bl	8001f6c <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800499a:	f7fd fae7 	bl	8001f6c <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e1f9      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049ac:	4b53      	ldr	r3, [pc, #332]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1f0      	bne.n	800499a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0308 	and.w	r3, r3, #8
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d03c      	beq.n	8004a3e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d01c      	beq.n	8004a06 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049cc:	4b4b      	ldr	r3, [pc, #300]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 80049ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049d2:	4a4a      	ldr	r2, [pc, #296]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 80049d4:	f043 0301 	orr.w	r3, r3, #1
 80049d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049dc:	f7fd fac6 	bl	8001f6c <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049e4:	f7fd fac2 	bl	8001f6c <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e1d4      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049f6:	4b41      	ldr	r3, [pc, #260]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 80049f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049fc:	f003 0302 	and.w	r3, r3, #2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d0ef      	beq.n	80049e4 <HAL_RCC_OscConfig+0x3ec>
 8004a04:	e01b      	b.n	8004a3e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a06:	4b3d      	ldr	r3, [pc, #244]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a0c:	4a3b      	ldr	r2, [pc, #236]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004a0e:	f023 0301 	bic.w	r3, r3, #1
 8004a12:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a16:	f7fd faa9 	bl	8001f6c <HAL_GetTick>
 8004a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a1c:	e008      	b.n	8004a30 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a1e:	f7fd faa5 	bl	8001f6c <HAL_GetTick>
 8004a22:	4602      	mov	r2, r0
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d901      	bls.n	8004a30 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e1b7      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a30:	4b32      	ldr	r3, [pc, #200]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004a32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1ef      	bne.n	8004a1e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0304 	and.w	r3, r3, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	f000 80a6 	beq.w	8004b98 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004a50:	4b2a      	ldr	r3, [pc, #168]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10d      	bne.n	8004a78 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a5c:	4b27      	ldr	r3, [pc, #156]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a60:	4a26      	ldr	r2, [pc, #152]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004a62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a66:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a68:	4b24      	ldr	r3, [pc, #144]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a70:	60bb      	str	r3, [r7, #8]
 8004a72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a74:	2301      	movs	r3, #1
 8004a76:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a78:	4b21      	ldr	r3, [pc, #132]	@ (8004b00 <HAL_RCC_OscConfig+0x508>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d118      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a84:	4b1e      	ldr	r3, [pc, #120]	@ (8004b00 <HAL_RCC_OscConfig+0x508>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a1d      	ldr	r2, [pc, #116]	@ (8004b00 <HAL_RCC_OscConfig+0x508>)
 8004a8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a90:	f7fd fa6c 	bl	8001f6c <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a98:	f7fd fa68 	bl	8001f6c <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e17a      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004aaa:	4b15      	ldr	r3, [pc, #84]	@ (8004b00 <HAL_RCC_OscConfig+0x508>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0f0      	beq.n	8004a98 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d108      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x4d8>
 8004abe:	4b0f      	ldr	r3, [pc, #60]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004ac6:	f043 0301 	orr.w	r3, r3, #1
 8004aca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ace:	e029      	b.n	8004b24 <HAL_RCC_OscConfig+0x52c>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	2b05      	cmp	r3, #5
 8004ad6:	d115      	bne.n	8004b04 <HAL_RCC_OscConfig+0x50c>
 8004ad8:	4b08      	ldr	r3, [pc, #32]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ade:	4a07      	ldr	r2, [pc, #28]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004ae0:	f043 0304 	orr.w	r3, r3, #4
 8004ae4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ae8:	4b04      	ldr	r3, [pc, #16]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aee:	4a03      	ldr	r2, [pc, #12]	@ (8004afc <HAL_RCC_OscConfig+0x504>)
 8004af0:	f043 0301 	orr.w	r3, r3, #1
 8004af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004af8:	e014      	b.n	8004b24 <HAL_RCC_OscConfig+0x52c>
 8004afa:	bf00      	nop
 8004afc:	40021000 	.word	0x40021000
 8004b00:	40007000 	.word	0x40007000
 8004b04:	4b9c      	ldr	r3, [pc, #624]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b0a:	4a9b      	ldr	r2, [pc, #620]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b0c:	f023 0301 	bic.w	r3, r3, #1
 8004b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b14:	4b98      	ldr	r3, [pc, #608]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b1a:	4a97      	ldr	r2, [pc, #604]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b1c:	f023 0304 	bic.w	r3, r3, #4
 8004b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d016      	beq.n	8004b5a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b2c:	f7fd fa1e 	bl	8001f6c <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b32:	e00a      	b.n	8004b4a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b34:	f7fd fa1a 	bl	8001f6c <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d901      	bls.n	8004b4a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e12a      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b4a:	4b8b      	ldr	r3, [pc, #556]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0ed      	beq.n	8004b34 <HAL_RCC_OscConfig+0x53c>
 8004b58:	e015      	b.n	8004b86 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b5a:	f7fd fa07 	bl	8001f6c <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b60:	e00a      	b.n	8004b78 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b62:	f7fd fa03 	bl	8001f6c <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e113      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b78:	4b7f      	ldr	r3, [pc, #508]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1ed      	bne.n	8004b62 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b86:	7ffb      	ldrb	r3, [r7, #31]
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d105      	bne.n	8004b98 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b8c:	4b7a      	ldr	r3, [pc, #488]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b90:	4a79      	ldr	r2, [pc, #484]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004b92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b96:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 80fe 	beq.w	8004d9e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	f040 80d0 	bne.w	8004d4c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004bac:	4b72      	ldr	r3, [pc, #456]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f003 0203 	and.w	r2, r3, #3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d130      	bne.n	8004c22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d127      	bne.n	8004c22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bdc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d11f      	bne.n	8004c22 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bec:	2a07      	cmp	r2, #7
 8004bee:	bf14      	ite	ne
 8004bf0:	2201      	movne	r2, #1
 8004bf2:	2200      	moveq	r2, #0
 8004bf4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d113      	bne.n	8004c22 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c04:	085b      	lsrs	r3, r3, #1
 8004c06:	3b01      	subs	r3, #1
 8004c08:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d109      	bne.n	8004c22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c18:	085b      	lsrs	r3, r3, #1
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d06e      	beq.n	8004d00 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	2b0c      	cmp	r3, #12
 8004c26:	d069      	beq.n	8004cfc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004c28:	4b53      	ldr	r3, [pc, #332]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d105      	bne.n	8004c40 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004c34:	4b50      	ldr	r3, [pc, #320]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e0ad      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004c44:	4b4c      	ldr	r3, [pc, #304]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a4b      	ldr	r2, [pc, #300]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004c4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c4e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004c50:	f7fd f98c 	bl	8001f6c <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c58:	f7fd f988 	bl	8001f6c <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e09a      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c6a:	4b43      	ldr	r3, [pc, #268]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1f0      	bne.n	8004c58 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c76:	4b40      	ldr	r3, [pc, #256]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	4b40      	ldr	r3, [pc, #256]	@ (8004d7c <HAL_RCC_OscConfig+0x784>)
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c86:	3a01      	subs	r2, #1
 8004c88:	0112      	lsls	r2, r2, #4
 8004c8a:	4311      	orrs	r1, r2
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c90:	0212      	lsls	r2, r2, #8
 8004c92:	4311      	orrs	r1, r2
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c98:	0852      	lsrs	r2, r2, #1
 8004c9a:	3a01      	subs	r2, #1
 8004c9c:	0552      	lsls	r2, r2, #21
 8004c9e:	4311      	orrs	r1, r2
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004ca4:	0852      	lsrs	r2, r2, #1
 8004ca6:	3a01      	subs	r2, #1
 8004ca8:	0652      	lsls	r2, r2, #25
 8004caa:	4311      	orrs	r1, r2
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004cb0:	0912      	lsrs	r2, r2, #4
 8004cb2:	0452      	lsls	r2, r2, #17
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	4930      	ldr	r1, [pc, #192]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004cbc:	4b2e      	ldr	r3, [pc, #184]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a2d      	ldr	r2, [pc, #180]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004cc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cc6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004cc8:	4b2b      	ldr	r3, [pc, #172]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	4a2a      	ldr	r2, [pc, #168]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004cce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cd2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004cd4:	f7fd f94a 	bl	8001f6c <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cdc:	f7fd f946 	bl	8001f6c <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e058      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cee:	4b22      	ldr	r3, [pc, #136]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004cfa:	e050      	b.n	8004d9e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e04f      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d00:	4b1d      	ldr	r3, [pc, #116]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d148      	bne.n	8004d9e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a19      	ldr	r2, [pc, #100]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d16:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d18:	4b17      	ldr	r3, [pc, #92]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	4a16      	ldr	r2, [pc, #88]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d22:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d24:	f7fd f922 	bl	8001f6c <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d2a:	e008      	b.n	8004d3e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d2c:	f7fd f91e 	bl	8001f6c <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e030      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0f0      	beq.n	8004d2c <HAL_RCC_OscConfig+0x734>
 8004d4a:	e028      	b.n	8004d9e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	2b0c      	cmp	r3, #12
 8004d50:	d023      	beq.n	8004d9a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d52:	4b09      	ldr	r3, [pc, #36]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a08      	ldr	r2, [pc, #32]	@ (8004d78 <HAL_RCC_OscConfig+0x780>)
 8004d58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d5e:	f7fd f905 	bl	8001f6c <HAL_GetTick>
 8004d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d64:	e00c      	b.n	8004d80 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d66:	f7fd f901 	bl	8001f6c <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d905      	bls.n	8004d80 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e013      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
 8004d78:	40021000 	.word	0x40021000
 8004d7c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d80:	4b09      	ldr	r3, [pc, #36]	@ (8004da8 <HAL_RCC_OscConfig+0x7b0>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1ec      	bne.n	8004d66 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004d8c:	4b06      	ldr	r3, [pc, #24]	@ (8004da8 <HAL_RCC_OscConfig+0x7b0>)
 8004d8e:	68da      	ldr	r2, [r3, #12]
 8004d90:	4905      	ldr	r1, [pc, #20]	@ (8004da8 <HAL_RCC_OscConfig+0x7b0>)
 8004d92:	4b06      	ldr	r3, [pc, #24]	@ (8004dac <HAL_RCC_OscConfig+0x7b4>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	60cb      	str	r3, [r1, #12]
 8004d98:	e001      	b.n	8004d9e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3720      	adds	r7, #32
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	40021000 	.word	0x40021000
 8004dac:	feeefffc 	.word	0xfeeefffc

08004db0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e0e7      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004dc4:	4b75      	ldr	r3, [pc, #468]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0307 	and.w	r3, r3, #7
 8004dcc:	683a      	ldr	r2, [r7, #0]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d910      	bls.n	8004df4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dd2:	4b72      	ldr	r3, [pc, #456]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f023 0207 	bic.w	r2, r3, #7
 8004dda:	4970      	ldr	r1, [pc, #448]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b6e      	ldr	r3, [pc, #440]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e0cf      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0302 	and.w	r3, r3, #2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d010      	beq.n	8004e22 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	4b66      	ldr	r3, [pc, #408]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d908      	bls.n	8004e22 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e10:	4b63      	ldr	r3, [pc, #396]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	4960      	ldr	r1, [pc, #384]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d04c      	beq.n	8004ec8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2b03      	cmp	r3, #3
 8004e34:	d107      	bne.n	8004e46 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e36:	4b5a      	ldr	r3, [pc, #360]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d121      	bne.n	8004e86 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e0a6      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d107      	bne.n	8004e5e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e4e:	4b54      	ldr	r3, [pc, #336]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d115      	bne.n	8004e86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e09a      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d107      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e66:	4b4e      	ldr	r3, [pc, #312]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d109      	bne.n	8004e86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e08e      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e76:	4b4a      	ldr	r3, [pc, #296]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e086      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e86:	4b46      	ldr	r3, [pc, #280]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f023 0203 	bic.w	r2, r3, #3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	4943      	ldr	r1, [pc, #268]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e98:	f7fd f868 	bl	8001f6c <HAL_GetTick>
 8004e9c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e9e:	e00a      	b.n	8004eb6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ea0:	f7fd f864 	bl	8001f6c <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e06e      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eb6:	4b3a      	ldr	r3, [pc, #232]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	f003 020c 	and.w	r2, r3, #12
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d1eb      	bne.n	8004ea0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d010      	beq.n	8004ef6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689a      	ldr	r2, [r3, #8]
 8004ed8:	4b31      	ldr	r3, [pc, #196]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d208      	bcs.n	8004ef6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ee4:	4b2e      	ldr	r3, [pc, #184]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	492b      	ldr	r1, [pc, #172]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ef6:	4b29      	ldr	r3, [pc, #164]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0307 	and.w	r3, r3, #7
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d210      	bcs.n	8004f26 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f04:	4b25      	ldr	r3, [pc, #148]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f023 0207 	bic.w	r2, r3, #7
 8004f0c:	4923      	ldr	r1, [pc, #140]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f14:	4b21      	ldr	r3, [pc, #132]	@ (8004f9c <HAL_RCC_ClockConfig+0x1ec>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d001      	beq.n	8004f26 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e036      	b.n	8004f94 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0304 	and.w	r3, r3, #4
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d008      	beq.n	8004f44 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f32:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	4918      	ldr	r1, [pc, #96]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f40:	4313      	orrs	r3, r2
 8004f42:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0308 	and.w	r3, r3, #8
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d009      	beq.n	8004f64 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f50:	4b13      	ldr	r3, [pc, #76]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	00db      	lsls	r3, r3, #3
 8004f5e:	4910      	ldr	r1, [pc, #64]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f64:	f000 f824 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	091b      	lsrs	r3, r3, #4
 8004f70:	f003 030f 	and.w	r3, r3, #15
 8004f74:	490b      	ldr	r1, [pc, #44]	@ (8004fa4 <HAL_RCC_ClockConfig+0x1f4>)
 8004f76:	5ccb      	ldrb	r3, [r1, r3]
 8004f78:	f003 031f 	and.w	r3, r3, #31
 8004f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f80:	4a09      	ldr	r2, [pc, #36]	@ (8004fa8 <HAL_RCC_ClockConfig+0x1f8>)
 8004f82:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004f84:	4b09      	ldr	r3, [pc, #36]	@ (8004fac <HAL_RCC_ClockConfig+0x1fc>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f7fc ff9f 	bl	8001ecc <HAL_InitTick>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	72fb      	strb	r3, [r7, #11]

  return status;
 8004f92:	7afb      	ldrb	r3, [r7, #11]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3710      	adds	r7, #16
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40022000 	.word	0x40022000
 8004fa0:	40021000 	.word	0x40021000
 8004fa4:	0800af7c 	.word	0x0800af7c
 8004fa8:	20000000 	.word	0x20000000
 8004fac:	20000004 	.word	0x20000004

08004fb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b089      	sub	sp, #36	@ 0x24
 8004fb4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
 8004fba:	2300      	movs	r3, #0
 8004fbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 030c 	and.w	r3, r3, #12
 8004fc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	f003 0303 	and.w	r3, r3, #3
 8004fd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d005      	beq.n	8004fe4 <HAL_RCC_GetSysClockFreq+0x34>
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	2b0c      	cmp	r3, #12
 8004fdc:	d121      	bne.n	8005022 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d11e      	bne.n	8005022 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004fe4:	4b34      	ldr	r3, [pc, #208]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0308 	and.w	r3, r3, #8
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d107      	bne.n	8005000 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ff0:	4b31      	ldr	r3, [pc, #196]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	f003 030f 	and.w	r3, r3, #15
 8004ffc:	61fb      	str	r3, [r7, #28]
 8004ffe:	e005      	b.n	800500c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005000:	4b2d      	ldr	r3, [pc, #180]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	091b      	lsrs	r3, r3, #4
 8005006:	f003 030f 	and.w	r3, r3, #15
 800500a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800500c:	4a2b      	ldr	r2, [pc, #172]	@ (80050bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005014:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d10d      	bne.n	8005038 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005020:	e00a      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	2b04      	cmp	r3, #4
 8005026:	d102      	bne.n	800502e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005028:	4b25      	ldr	r3, [pc, #148]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800502a:	61bb      	str	r3, [r7, #24]
 800502c:	e004      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	2b08      	cmp	r3, #8
 8005032:	d101      	bne.n	8005038 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005034:	4b23      	ldr	r3, [pc, #140]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005036:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	2b0c      	cmp	r3, #12
 800503c:	d134      	bne.n	80050a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800503e:	4b1e      	ldr	r3, [pc, #120]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	f003 0303 	and.w	r3, r3, #3
 8005046:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	2b02      	cmp	r3, #2
 800504c:	d003      	beq.n	8005056 <HAL_RCC_GetSysClockFreq+0xa6>
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	2b03      	cmp	r3, #3
 8005052:	d003      	beq.n	800505c <HAL_RCC_GetSysClockFreq+0xac>
 8005054:	e005      	b.n	8005062 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005056:	4b1a      	ldr	r3, [pc, #104]	@ (80050c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005058:	617b      	str	r3, [r7, #20]
      break;
 800505a:	e005      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800505c:	4b19      	ldr	r3, [pc, #100]	@ (80050c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800505e:	617b      	str	r3, [r7, #20]
      break;
 8005060:	e002      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	617b      	str	r3, [r7, #20]
      break;
 8005066:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005068:	4b13      	ldr	r3, [pc, #76]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	091b      	lsrs	r3, r3, #4
 800506e:	f003 0307 	and.w	r3, r3, #7
 8005072:	3301      	adds	r3, #1
 8005074:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005076:	4b10      	ldr	r3, [pc, #64]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	0a1b      	lsrs	r3, r3, #8
 800507c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	fb03 f202 	mul.w	r2, r3, r2
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	fbb2 f3f3 	udiv	r3, r2, r3
 800508c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800508e:	4b0a      	ldr	r3, [pc, #40]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	0e5b      	lsrs	r3, r3, #25
 8005094:	f003 0303 	and.w	r3, r3, #3
 8005098:	3301      	adds	r3, #1
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80050a8:	69bb      	ldr	r3, [r7, #24]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3724      	adds	r7, #36	@ 0x24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	40021000 	.word	0x40021000
 80050bc:	0800af94 	.word	0x0800af94
 80050c0:	00f42400 	.word	0x00f42400
 80050c4:	007a1200 	.word	0x007a1200

080050c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050c8:	b480      	push	{r7}
 80050ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050cc:	4b03      	ldr	r3, [pc, #12]	@ (80050dc <HAL_RCC_GetHCLKFreq+0x14>)
 80050ce:	681b      	ldr	r3, [r3, #0]
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	20000000 	.word	0x20000000

080050e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050e4:	f7ff fff0 	bl	80050c8 <HAL_RCC_GetHCLKFreq>
 80050e8:	4602      	mov	r2, r0
 80050ea:	4b06      	ldr	r3, [pc, #24]	@ (8005104 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	0a1b      	lsrs	r3, r3, #8
 80050f0:	f003 0307 	and.w	r3, r3, #7
 80050f4:	4904      	ldr	r1, [pc, #16]	@ (8005108 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050f6:	5ccb      	ldrb	r3, [r1, r3]
 80050f8:	f003 031f 	and.w	r3, r3, #31
 80050fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005100:	4618      	mov	r0, r3
 8005102:	bd80      	pop	{r7, pc}
 8005104:	40021000 	.word	0x40021000
 8005108:	0800af8c 	.word	0x0800af8c

0800510c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005110:	f7ff ffda 	bl	80050c8 <HAL_RCC_GetHCLKFreq>
 8005114:	4602      	mov	r2, r0
 8005116:	4b06      	ldr	r3, [pc, #24]	@ (8005130 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	0adb      	lsrs	r3, r3, #11
 800511c:	f003 0307 	and.w	r3, r3, #7
 8005120:	4904      	ldr	r1, [pc, #16]	@ (8005134 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005122:	5ccb      	ldrb	r3, [r1, r3]
 8005124:	f003 031f 	and.w	r3, r3, #31
 8005128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800512c:	4618      	mov	r0, r3
 800512e:	bd80      	pop	{r7, pc}
 8005130:	40021000 	.word	0x40021000
 8005134:	0800af8c 	.word	0x0800af8c

08005138 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005140:	2300      	movs	r3, #0
 8005142:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005144:	4b2a      	ldr	r3, [pc, #168]	@ (80051f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d003      	beq.n	8005158 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005150:	f7ff f9ee 	bl	8004530 <HAL_PWREx_GetVoltageRange>
 8005154:	6178      	str	r0, [r7, #20]
 8005156:	e014      	b.n	8005182 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005158:	4b25      	ldr	r3, [pc, #148]	@ (80051f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800515a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800515c:	4a24      	ldr	r2, [pc, #144]	@ (80051f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800515e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005162:	6593      	str	r3, [r2, #88]	@ 0x58
 8005164:	4b22      	ldr	r3, [pc, #136]	@ (80051f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005168:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800516c:	60fb      	str	r3, [r7, #12]
 800516e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005170:	f7ff f9de 	bl	8004530 <HAL_PWREx_GetVoltageRange>
 8005174:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005176:	4b1e      	ldr	r3, [pc, #120]	@ (80051f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800517a:	4a1d      	ldr	r2, [pc, #116]	@ (80051f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800517c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005180:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005188:	d10b      	bne.n	80051a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b80      	cmp	r3, #128	@ 0x80
 800518e:	d919      	bls.n	80051c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2ba0      	cmp	r3, #160	@ 0xa0
 8005194:	d902      	bls.n	800519c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005196:	2302      	movs	r3, #2
 8005198:	613b      	str	r3, [r7, #16]
 800519a:	e013      	b.n	80051c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800519c:	2301      	movs	r3, #1
 800519e:	613b      	str	r3, [r7, #16]
 80051a0:	e010      	b.n	80051c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b80      	cmp	r3, #128	@ 0x80
 80051a6:	d902      	bls.n	80051ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80051a8:	2303      	movs	r3, #3
 80051aa:	613b      	str	r3, [r7, #16]
 80051ac:	e00a      	b.n	80051c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b80      	cmp	r3, #128	@ 0x80
 80051b2:	d102      	bne.n	80051ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80051b4:	2302      	movs	r3, #2
 80051b6:	613b      	str	r3, [r7, #16]
 80051b8:	e004      	b.n	80051c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b70      	cmp	r3, #112	@ 0x70
 80051be:	d101      	bne.n	80051c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80051c0:	2301      	movs	r3, #1
 80051c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80051c4:	4b0b      	ldr	r3, [pc, #44]	@ (80051f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f023 0207 	bic.w	r2, r3, #7
 80051cc:	4909      	ldr	r1, [pc, #36]	@ (80051f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80051d4:	4b07      	ldr	r3, [pc, #28]	@ (80051f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0307 	and.w	r3, r3, #7
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d001      	beq.n	80051e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e000      	b.n	80051e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3718      	adds	r7, #24
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	40021000 	.word	0x40021000
 80051f4:	40022000 	.word	0x40022000

080051f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005200:	2300      	movs	r3, #0
 8005202:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005204:	2300      	movs	r3, #0
 8005206:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005210:	2b00      	cmp	r3, #0
 8005212:	d041      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005218:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800521c:	d02a      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800521e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005222:	d824      	bhi.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005224:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005228:	d008      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800522a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800522e:	d81e      	bhi.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00a      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005234:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005238:	d010      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800523a:	e018      	b.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800523c:	4b86      	ldr	r3, [pc, #536]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	4a85      	ldr	r2, [pc, #532]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005242:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005246:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005248:	e015      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	3304      	adds	r3, #4
 800524e:	2100      	movs	r1, #0
 8005250:	4618      	mov	r0, r3
 8005252:	f000 fabb 	bl	80057cc <RCCEx_PLLSAI1_Config>
 8005256:	4603      	mov	r3, r0
 8005258:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800525a:	e00c      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	3320      	adds	r3, #32
 8005260:	2100      	movs	r1, #0
 8005262:	4618      	mov	r0, r3
 8005264:	f000 fba6 	bl	80059b4 <RCCEx_PLLSAI2_Config>
 8005268:	4603      	mov	r3, r0
 800526a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800526c:	e003      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	74fb      	strb	r3, [r7, #19]
      break;
 8005272:	e000      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005274:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005276:	7cfb      	ldrb	r3, [r7, #19]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10b      	bne.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800527c:	4b76      	ldr	r3, [pc, #472]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005282:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800528a:	4973      	ldr	r1, [pc, #460]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800528c:	4313      	orrs	r3, r2
 800528e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005292:	e001      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005294:	7cfb      	ldrb	r3, [r7, #19]
 8005296:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d041      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052ac:	d02a      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80052ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052b2:	d824      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80052b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052b8:	d008      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80052ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052be:	d81e      	bhi.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00a      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80052c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052c8:	d010      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80052ca:	e018      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052cc:	4b62      	ldr	r3, [pc, #392]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	4a61      	ldr	r2, [pc, #388]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052d8:	e015      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	3304      	adds	r3, #4
 80052de:	2100      	movs	r1, #0
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fa73 	bl	80057cc <RCCEx_PLLSAI1_Config>
 80052e6:	4603      	mov	r3, r0
 80052e8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052ea:	e00c      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	3320      	adds	r3, #32
 80052f0:	2100      	movs	r1, #0
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 fb5e 	bl	80059b4 <RCCEx_PLLSAI2_Config>
 80052f8:	4603      	mov	r3, r0
 80052fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052fc:	e003      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	74fb      	strb	r3, [r7, #19]
      break;
 8005302:	e000      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005306:	7cfb      	ldrb	r3, [r7, #19]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10b      	bne.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800530c:	4b52      	ldr	r3, [pc, #328]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005312:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800531a:	494f      	ldr	r1, [pc, #316]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005322:	e001      	b.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005324:	7cfb      	ldrb	r3, [r7, #19]
 8005326:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 80a0 	beq.w	8005476 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005336:	2300      	movs	r3, #0
 8005338:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800533a:	4b47      	ldr	r3, [pc, #284]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800533c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800533e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005346:	2301      	movs	r3, #1
 8005348:	e000      	b.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800534a:	2300      	movs	r3, #0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00d      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005350:	4b41      	ldr	r3, [pc, #260]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005354:	4a40      	ldr	r2, [pc, #256]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005356:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800535a:	6593      	str	r3, [r2, #88]	@ 0x58
 800535c:	4b3e      	ldr	r3, [pc, #248]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800535e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005360:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005364:	60bb      	str	r3, [r7, #8]
 8005366:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005368:	2301      	movs	r3, #1
 800536a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800536c:	4b3b      	ldr	r3, [pc, #236]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a3a      	ldr	r2, [pc, #232]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005372:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005376:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005378:	f7fc fdf8 	bl	8001f6c <HAL_GetTick>
 800537c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800537e:	e009      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005380:	f7fc fdf4 	bl	8001f6c <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	2b02      	cmp	r3, #2
 800538c:	d902      	bls.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	74fb      	strb	r3, [r7, #19]
        break;
 8005392:	e005      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005394:	4b31      	ldr	r3, [pc, #196]	@ (800545c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800539c:	2b00      	cmp	r3, #0
 800539e:	d0ef      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80053a0:	7cfb      	ldrb	r3, [r7, #19]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d15c      	bne.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053a6:	4b2c      	ldr	r3, [pc, #176]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d01f      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d019      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053c4:	4b24      	ldr	r3, [pc, #144]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053d0:	4b21      	ldr	r3, [pc, #132]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053d6:	4a20      	ldr	r2, [pc, #128]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053e0:	4b1d      	ldr	r3, [pc, #116]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053f0:	4a19      	ldr	r2, [pc, #100]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d016      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005402:	f7fc fdb3 	bl	8001f6c <HAL_GetTick>
 8005406:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005408:	e00b      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800540a:	f7fc fdaf 	bl	8001f6c <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005418:	4293      	cmp	r3, r2
 800541a:	d902      	bls.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	74fb      	strb	r3, [r7, #19]
            break;
 8005420:	e006      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005422:	4b0d      	ldr	r3, [pc, #52]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d0ec      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005430:	7cfb      	ldrb	r3, [r7, #19]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10c      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005436:	4b08      	ldr	r3, [pc, #32]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800543c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005446:	4904      	ldr	r1, [pc, #16]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800544e:	e009      	b.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005450:	7cfb      	ldrb	r3, [r7, #19]
 8005452:	74bb      	strb	r3, [r7, #18]
 8005454:	e006      	b.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005456:	bf00      	nop
 8005458:	40021000 	.word	0x40021000
 800545c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005460:	7cfb      	ldrb	r3, [r7, #19]
 8005462:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005464:	7c7b      	ldrb	r3, [r7, #17]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d105      	bne.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800546a:	4b9e      	ldr	r3, [pc, #632]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800546c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546e:	4a9d      	ldr	r2, [pc, #628]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005470:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005474:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00a      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005482:	4b98      	ldr	r3, [pc, #608]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005488:	f023 0203 	bic.w	r2, r3, #3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005490:	4994      	ldr	r1, [pc, #592]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005492:	4313      	orrs	r3, r2
 8005494:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0302 	and.w	r3, r3, #2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d00a      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054a4:	4b8f      	ldr	r3, [pc, #572]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054aa:	f023 020c 	bic.w	r2, r3, #12
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b2:	498c      	ldr	r1, [pc, #560]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0304 	and.w	r3, r3, #4
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00a      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054c6:	4b87      	ldr	r3, [pc, #540]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d4:	4983      	ldr	r1, [pc, #524]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0308 	and.w	r3, r3, #8
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d00a      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054e8:	4b7e      	ldr	r3, [pc, #504]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f6:	497b      	ldr	r1, [pc, #492]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f8:	4313      	orrs	r3, r2
 80054fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0310 	and.w	r3, r3, #16
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00a      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800550a:	4b76      	ldr	r3, [pc, #472]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005510:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005518:	4972      	ldr	r1, [pc, #456]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800551a:	4313      	orrs	r3, r2
 800551c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0320 	and.w	r3, r3, #32
 8005528:	2b00      	cmp	r3, #0
 800552a:	d00a      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800552c:	4b6d      	ldr	r3, [pc, #436]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800552e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005532:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800553a:	496a      	ldr	r1, [pc, #424]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800553c:	4313      	orrs	r3, r2
 800553e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00a      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800554e:	4b65      	ldr	r3, [pc, #404]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005554:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555c:	4961      	ldr	r1, [pc, #388]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800555e:	4313      	orrs	r3, r2
 8005560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00a      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005570:	4b5c      	ldr	r3, [pc, #368]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005576:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800557e:	4959      	ldr	r1, [pc, #356]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005580:	4313      	orrs	r3, r2
 8005582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00a      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005592:	4b54      	ldr	r3, [pc, #336]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005598:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055a0:	4950      	ldr	r1, [pc, #320]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d00a      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055b4:	4b4b      	ldr	r3, [pc, #300]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c2:	4948      	ldr	r1, [pc, #288]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00a      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055d6:	4b43      	ldr	r3, [pc, #268]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e4:	493f      	ldr	r1, [pc, #252]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d028      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055f8:	4b3a      	ldr	r3, [pc, #232]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005606:	4937      	ldr	r1, [pc, #220]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005608:	4313      	orrs	r3, r2
 800560a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005612:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005616:	d106      	bne.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005618:	4b32      	ldr	r3, [pc, #200]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	4a31      	ldr	r2, [pc, #196]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800561e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005622:	60d3      	str	r3, [r2, #12]
 8005624:	e011      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800562a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800562e:	d10c      	bne.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3304      	adds	r3, #4
 8005634:	2101      	movs	r1, #1
 8005636:	4618      	mov	r0, r3
 8005638:	f000 f8c8 	bl	80057cc <RCCEx_PLLSAI1_Config>
 800563c:	4603      	mov	r3, r0
 800563e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005640:	7cfb      	ldrb	r3, [r7, #19]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005646:	7cfb      	ldrb	r3, [r7, #19]
 8005648:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d028      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005656:	4b23      	ldr	r3, [pc, #140]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800565c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005664:	491f      	ldr	r1, [pc, #124]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005666:	4313      	orrs	r3, r2
 8005668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005670:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005674:	d106      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005676:	4b1b      	ldr	r3, [pc, #108]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005678:	68db      	ldr	r3, [r3, #12]
 800567a:	4a1a      	ldr	r2, [pc, #104]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800567c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005680:	60d3      	str	r3, [r2, #12]
 8005682:	e011      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005688:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800568c:	d10c      	bne.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	3304      	adds	r3, #4
 8005692:	2101      	movs	r1, #1
 8005694:	4618      	mov	r0, r3
 8005696:	f000 f899 	bl	80057cc <RCCEx_PLLSAI1_Config>
 800569a:	4603      	mov	r3, r0
 800569c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800569e:	7cfb      	ldrb	r3, [r7, #19]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80056a4:	7cfb      	ldrb	r3, [r7, #19]
 80056a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d02b      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056b4:	4b0b      	ldr	r3, [pc, #44]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056c2:	4908      	ldr	r1, [pc, #32]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056d2:	d109      	bne.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056d4:	4b03      	ldr	r3, [pc, #12]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	4a02      	ldr	r2, [pc, #8]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056de:	60d3      	str	r3, [r2, #12]
 80056e0:	e014      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80056e2:	bf00      	nop
 80056e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056f0:	d10c      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	3304      	adds	r3, #4
 80056f6:	2101      	movs	r1, #1
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 f867 	bl	80057cc <RCCEx_PLLSAI1_Config>
 80056fe:	4603      	mov	r3, r0
 8005700:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005702:	7cfb      	ldrb	r3, [r7, #19]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d001      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005708:	7cfb      	ldrb	r3, [r7, #19]
 800570a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d02f      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005718:	4b2b      	ldr	r3, [pc, #172]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800571a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800571e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005726:	4928      	ldr	r1, [pc, #160]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005728:	4313      	orrs	r3, r2
 800572a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005732:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005736:	d10d      	bne.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	3304      	adds	r3, #4
 800573c:	2102      	movs	r1, #2
 800573e:	4618      	mov	r0, r3
 8005740:	f000 f844 	bl	80057cc <RCCEx_PLLSAI1_Config>
 8005744:	4603      	mov	r3, r0
 8005746:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005748:	7cfb      	ldrb	r3, [r7, #19]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d014      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800574e:	7cfb      	ldrb	r3, [r7, #19]
 8005750:	74bb      	strb	r3, [r7, #18]
 8005752:	e011      	b.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005758:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800575c:	d10c      	bne.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	3320      	adds	r3, #32
 8005762:	2102      	movs	r1, #2
 8005764:	4618      	mov	r0, r3
 8005766:	f000 f925 	bl	80059b4 <RCCEx_PLLSAI2_Config>
 800576a:	4603      	mov	r3, r0
 800576c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800576e:	7cfb      	ldrb	r3, [r7, #19]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005774:	7cfb      	ldrb	r3, [r7, #19]
 8005776:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00a      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005784:	4b10      	ldr	r3, [pc, #64]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800578a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005792:	490d      	ldr	r1, [pc, #52]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005794:	4313      	orrs	r3, r2
 8005796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00b      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057a6:	4b08      	ldr	r3, [pc, #32]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80057a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057b6:	4904      	ldr	r1, [pc, #16]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80057be:	7cbb      	ldrb	r3, [r7, #18]
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3718      	adds	r7, #24
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	40021000 	.word	0x40021000

080057cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80057da:	4b75      	ldr	r3, [pc, #468]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	f003 0303 	and.w	r3, r3, #3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d018      	beq.n	8005818 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80057e6:	4b72      	ldr	r3, [pc, #456]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	f003 0203 	and.w	r2, r3, #3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d10d      	bne.n	8005812 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
       ||
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d009      	beq.n	8005812 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80057fe:	4b6c      	ldr	r3, [pc, #432]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	091b      	lsrs	r3, r3, #4
 8005804:	f003 0307 	and.w	r3, r3, #7
 8005808:	1c5a      	adds	r2, r3, #1
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685b      	ldr	r3, [r3, #4]
       ||
 800580e:	429a      	cmp	r2, r3
 8005810:	d047      	beq.n	80058a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	73fb      	strb	r3, [r7, #15]
 8005816:	e044      	b.n	80058a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b03      	cmp	r3, #3
 800581e:	d018      	beq.n	8005852 <RCCEx_PLLSAI1_Config+0x86>
 8005820:	2b03      	cmp	r3, #3
 8005822:	d825      	bhi.n	8005870 <RCCEx_PLLSAI1_Config+0xa4>
 8005824:	2b01      	cmp	r3, #1
 8005826:	d002      	beq.n	800582e <RCCEx_PLLSAI1_Config+0x62>
 8005828:	2b02      	cmp	r3, #2
 800582a:	d009      	beq.n	8005840 <RCCEx_PLLSAI1_Config+0x74>
 800582c:	e020      	b.n	8005870 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800582e:	4b60      	ldr	r3, [pc, #384]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d11d      	bne.n	8005876 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800583e:	e01a      	b.n	8005876 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005840:	4b5b      	ldr	r3, [pc, #364]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005848:	2b00      	cmp	r3, #0
 800584a:	d116      	bne.n	800587a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005850:	e013      	b.n	800587a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005852:	4b57      	ldr	r3, [pc, #348]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10f      	bne.n	800587e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800585e:	4b54      	ldr	r3, [pc, #336]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d109      	bne.n	800587e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800586e:	e006      	b.n	800587e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	73fb      	strb	r3, [r7, #15]
      break;
 8005874:	e004      	b.n	8005880 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005876:	bf00      	nop
 8005878:	e002      	b.n	8005880 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800587a:	bf00      	nop
 800587c:	e000      	b.n	8005880 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800587e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005880:	7bfb      	ldrb	r3, [r7, #15]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10d      	bne.n	80058a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005886:	4b4a      	ldr	r3, [pc, #296]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6819      	ldr	r1, [r3, #0]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	3b01      	subs	r3, #1
 8005898:	011b      	lsls	r3, r3, #4
 800589a:	430b      	orrs	r3, r1
 800589c:	4944      	ldr	r1, [pc, #272]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d17d      	bne.n	80059a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80058a8:	4b41      	ldr	r3, [pc, #260]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a40      	ldr	r2, [pc, #256]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058b4:	f7fc fb5a 	bl	8001f6c <HAL_GetTick>
 80058b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80058ba:	e009      	b.n	80058d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058bc:	f7fc fb56 	bl	8001f6c <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d902      	bls.n	80058d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	73fb      	strb	r3, [r7, #15]
        break;
 80058ce:	e005      	b.n	80058dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80058d0:	4b37      	ldr	r3, [pc, #220]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1ef      	bne.n	80058bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80058dc:	7bfb      	ldrb	r3, [r7, #15]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d160      	bne.n	80059a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d111      	bne.n	800590c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058e8:	4b31      	ldr	r3, [pc, #196]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80058f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6892      	ldr	r2, [r2, #8]
 80058f8:	0211      	lsls	r1, r2, #8
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	68d2      	ldr	r2, [r2, #12]
 80058fe:	0912      	lsrs	r2, r2, #4
 8005900:	0452      	lsls	r2, r2, #17
 8005902:	430a      	orrs	r2, r1
 8005904:	492a      	ldr	r1, [pc, #168]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005906:	4313      	orrs	r3, r2
 8005908:	610b      	str	r3, [r1, #16]
 800590a:	e027      	b.n	800595c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d112      	bne.n	8005938 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005912:	4b27      	ldr	r3, [pc, #156]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800591a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	6892      	ldr	r2, [r2, #8]
 8005922:	0211      	lsls	r1, r2, #8
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	6912      	ldr	r2, [r2, #16]
 8005928:	0852      	lsrs	r2, r2, #1
 800592a:	3a01      	subs	r2, #1
 800592c:	0552      	lsls	r2, r2, #21
 800592e:	430a      	orrs	r2, r1
 8005930:	491f      	ldr	r1, [pc, #124]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005932:	4313      	orrs	r3, r2
 8005934:	610b      	str	r3, [r1, #16]
 8005936:	e011      	b.n	800595c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005938:	4b1d      	ldr	r3, [pc, #116]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005940:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	6892      	ldr	r2, [r2, #8]
 8005948:	0211      	lsls	r1, r2, #8
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6952      	ldr	r2, [r2, #20]
 800594e:	0852      	lsrs	r2, r2, #1
 8005950:	3a01      	subs	r2, #1
 8005952:	0652      	lsls	r2, r2, #25
 8005954:	430a      	orrs	r2, r1
 8005956:	4916      	ldr	r1, [pc, #88]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005958:	4313      	orrs	r3, r2
 800595a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800595c:	4b14      	ldr	r3, [pc, #80]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a13      	ldr	r2, [pc, #76]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005962:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005966:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005968:	f7fc fb00 	bl	8001f6c <HAL_GetTick>
 800596c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800596e:	e009      	b.n	8005984 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005970:	f7fc fafc 	bl	8001f6c <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d902      	bls.n	8005984 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	73fb      	strb	r3, [r7, #15]
          break;
 8005982:	e005      	b.n	8005990 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005984:	4b0a      	ldr	r3, [pc, #40]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0ef      	beq.n	8005970 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005990:	7bfb      	ldrb	r3, [r7, #15]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d106      	bne.n	80059a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005996:	4b06      	ldr	r3, [pc, #24]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005998:	691a      	ldr	r2, [r3, #16]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	4904      	ldr	r1, [pc, #16]	@ (80059b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	40021000 	.word	0x40021000

080059b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059be:	2300      	movs	r3, #0
 80059c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80059c2:	4b6a      	ldr	r3, [pc, #424]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f003 0303 	and.w	r3, r3, #3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d018      	beq.n	8005a00 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80059ce:	4b67      	ldr	r3, [pc, #412]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f003 0203 	and.w	r2, r3, #3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d10d      	bne.n	80059fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
       ||
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d009      	beq.n	80059fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80059e6:	4b61      	ldr	r3, [pc, #388]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	091b      	lsrs	r3, r3, #4
 80059ec:	f003 0307 	and.w	r3, r3, #7
 80059f0:	1c5a      	adds	r2, r3, #1
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
       ||
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d047      	beq.n	8005a8a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	73fb      	strb	r3, [r7, #15]
 80059fe:	e044      	b.n	8005a8a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2b03      	cmp	r3, #3
 8005a06:	d018      	beq.n	8005a3a <RCCEx_PLLSAI2_Config+0x86>
 8005a08:	2b03      	cmp	r3, #3
 8005a0a:	d825      	bhi.n	8005a58 <RCCEx_PLLSAI2_Config+0xa4>
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d002      	beq.n	8005a16 <RCCEx_PLLSAI2_Config+0x62>
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d009      	beq.n	8005a28 <RCCEx_PLLSAI2_Config+0x74>
 8005a14:	e020      	b.n	8005a58 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a16:	4b55      	ldr	r3, [pc, #340]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 0302 	and.w	r3, r3, #2
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d11d      	bne.n	8005a5e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a26:	e01a      	b.n	8005a5e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a28:	4b50      	ldr	r3, [pc, #320]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d116      	bne.n	8005a62 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a38:	e013      	b.n	8005a62 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a3a:	4b4c      	ldr	r3, [pc, #304]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10f      	bne.n	8005a66 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a46:	4b49      	ldr	r3, [pc, #292]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d109      	bne.n	8005a66 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a56:	e006      	b.n	8005a66 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a5c:	e004      	b.n	8005a68 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a5e:	bf00      	nop
 8005a60:	e002      	b.n	8005a68 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a62:	bf00      	nop
 8005a64:	e000      	b.n	8005a68 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005a66:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a68:	7bfb      	ldrb	r3, [r7, #15]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d10d      	bne.n	8005a8a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6819      	ldr	r1, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	3b01      	subs	r3, #1
 8005a80:	011b      	lsls	r3, r3, #4
 8005a82:	430b      	orrs	r3, r1
 8005a84:	4939      	ldr	r1, [pc, #228]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a8a:	7bfb      	ldrb	r3, [r7, #15]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d167      	bne.n	8005b60 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005a90:	4b36      	ldr	r3, [pc, #216]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a35      	ldr	r2, [pc, #212]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a9c:	f7fc fa66 	bl	8001f6c <HAL_GetTick>
 8005aa0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005aa2:	e009      	b.n	8005ab8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005aa4:	f7fc fa62 	bl	8001f6c <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d902      	bls.n	8005ab8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	73fb      	strb	r3, [r7, #15]
        break;
 8005ab6:	e005      	b.n	8005ac4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1ef      	bne.n	8005aa4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ac4:	7bfb      	ldrb	r3, [r7, #15]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d14a      	bne.n	8005b60 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d111      	bne.n	8005af4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ad0:	4b26      	ldr	r3, [pc, #152]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005ad8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	6892      	ldr	r2, [r2, #8]
 8005ae0:	0211      	lsls	r1, r2, #8
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	68d2      	ldr	r2, [r2, #12]
 8005ae6:	0912      	lsrs	r2, r2, #4
 8005ae8:	0452      	lsls	r2, r2, #17
 8005aea:	430a      	orrs	r2, r1
 8005aec:	491f      	ldr	r1, [pc, #124]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	614b      	str	r3, [r1, #20]
 8005af2:	e011      	b.n	8005b18 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005af4:	4b1d      	ldr	r3, [pc, #116]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005afc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	6892      	ldr	r2, [r2, #8]
 8005b04:	0211      	lsls	r1, r2, #8
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	6912      	ldr	r2, [r2, #16]
 8005b0a:	0852      	lsrs	r2, r2, #1
 8005b0c:	3a01      	subs	r2, #1
 8005b0e:	0652      	lsls	r2, r2, #25
 8005b10:	430a      	orrs	r2, r1
 8005b12:	4916      	ldr	r1, [pc, #88]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005b18:	4b14      	ldr	r3, [pc, #80]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a13      	ldr	r2, [pc, #76]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b22:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b24:	f7fc fa22 	bl	8001f6c <HAL_GetTick>
 8005b28:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b2a:	e009      	b.n	8005b40 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b2c:	f7fc fa1e 	bl	8001f6c <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d902      	bls.n	8005b40 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	73fb      	strb	r3, [r7, #15]
          break;
 8005b3e:	e005      	b.n	8005b4c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b40:	4b0a      	ldr	r3, [pc, #40]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0ef      	beq.n	8005b2c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d106      	bne.n	8005b60 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005b52:	4b06      	ldr	r3, [pc, #24]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b54:	695a      	ldr	r2, [r3, #20]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	4904      	ldr	r1, [pc, #16]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	40021000 	.word	0x40021000

08005b70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e040      	b.n	8005c04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d106      	bne.n	8005b98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7fb ffec 	bl	8001b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2224      	movs	r2, #36	@ 0x24
 8005b9c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f022 0201 	bic.w	r2, r2, #1
 8005bac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 fb6a 	bl	8006290 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 f8af 	bl	8005d20 <UART_SetConfig>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d101      	bne.n	8005bcc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e01b      	b.n	8005c04 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689a      	ldr	r2, [r3, #8]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 0201 	orr.w	r2, r2, #1
 8005bfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f000 fbe9 	bl	80063d4 <UART_CheckIdleState>
 8005c02:	4603      	mov	r3, r0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3708      	adds	r7, #8
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b08a      	sub	sp, #40	@ 0x28
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	603b      	str	r3, [r7, #0]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c20:	2b20      	cmp	r3, #32
 8005c22:	d177      	bne.n	8005d14 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <HAL_UART_Transmit+0x24>
 8005c2a:	88fb      	ldrh	r3, [r7, #6]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e070      	b.n	8005d16 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2221      	movs	r2, #33	@ 0x21
 8005c40:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c42:	f7fc f993 	bl	8001f6c <HAL_GetTick>
 8005c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	88fa      	ldrh	r2, [r7, #6]
 8005c4c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	88fa      	ldrh	r2, [r7, #6]
 8005c54:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c60:	d108      	bne.n	8005c74 <HAL_UART_Transmit+0x68>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d104      	bne.n	8005c74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	61bb      	str	r3, [r7, #24]
 8005c72:	e003      	b.n	8005c7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c7c:	e02f      	b.n	8005cde <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	2200      	movs	r2, #0
 8005c86:	2180      	movs	r1, #128	@ 0x80
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f000 fc4b 	bl	8006524 <UART_WaitOnFlagUntilTimeout>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d004      	beq.n	8005c9e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2220      	movs	r2, #32
 8005c98:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e03b      	b.n	8005d16 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10b      	bne.n	8005cbc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	881a      	ldrh	r2, [r3, #0]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cb0:	b292      	uxth	r2, r2
 8005cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	3302      	adds	r3, #2
 8005cb8:	61bb      	str	r3, [r7, #24]
 8005cba:	e007      	b.n	8005ccc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	781a      	ldrb	r2, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1c9      	bne.n	8005c7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	2140      	movs	r1, #64	@ 0x40
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 fc15 	bl	8006524 <UART_WaitOnFlagUntilTimeout>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d004      	beq.n	8005d0a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2220      	movs	r2, #32
 8005d04:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e005      	b.n	8005d16 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005d10:	2300      	movs	r3, #0
 8005d12:	e000      	b.n	8005d16 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005d14:	2302      	movs	r3, #2
  }
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3720      	adds	r7, #32
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
	...

08005d20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d24:	b08a      	sub	sp, #40	@ 0x28
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	689a      	ldr	r2, [r3, #8]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	69db      	ldr	r3, [r3, #28]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	4ba4      	ldr	r3, [pc, #656]	@ (8005fe0 <UART_SetConfig+0x2c0>)
 8005d50:	4013      	ands	r3, r2
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	6812      	ldr	r2, [r2, #0]
 8005d56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d58:	430b      	orrs	r3, r1
 8005d5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	68da      	ldr	r2, [r3, #12]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a99      	ldr	r2, [pc, #612]	@ (8005fe4 <UART_SetConfig+0x2c4>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d004      	beq.n	8005d8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a90      	ldr	r2, [pc, #576]	@ (8005fe8 <UART_SetConfig+0x2c8>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d126      	bne.n	8005df8 <UART_SetConfig+0xd8>
 8005daa:	4b90      	ldr	r3, [pc, #576]	@ (8005fec <UART_SetConfig+0x2cc>)
 8005dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005db0:	f003 0303 	and.w	r3, r3, #3
 8005db4:	2b03      	cmp	r3, #3
 8005db6:	d81b      	bhi.n	8005df0 <UART_SetConfig+0xd0>
 8005db8:	a201      	add	r2, pc, #4	@ (adr r2, 8005dc0 <UART_SetConfig+0xa0>)
 8005dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dbe:	bf00      	nop
 8005dc0:	08005dd1 	.word	0x08005dd1
 8005dc4:	08005de1 	.word	0x08005de1
 8005dc8:	08005dd9 	.word	0x08005dd9
 8005dcc:	08005de9 	.word	0x08005de9
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dd6:	e116      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005dd8:	2302      	movs	r3, #2
 8005dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dde:	e112      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005de0:	2304      	movs	r3, #4
 8005de2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005de6:	e10e      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005de8:	2308      	movs	r3, #8
 8005dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dee:	e10a      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005df0:	2310      	movs	r3, #16
 8005df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005df6:	e106      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a7c      	ldr	r2, [pc, #496]	@ (8005ff0 <UART_SetConfig+0x2d0>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d138      	bne.n	8005e74 <UART_SetConfig+0x154>
 8005e02:	4b7a      	ldr	r3, [pc, #488]	@ (8005fec <UART_SetConfig+0x2cc>)
 8005e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e08:	f003 030c 	and.w	r3, r3, #12
 8005e0c:	2b0c      	cmp	r3, #12
 8005e0e:	d82d      	bhi.n	8005e6c <UART_SetConfig+0x14c>
 8005e10:	a201      	add	r2, pc, #4	@ (adr r2, 8005e18 <UART_SetConfig+0xf8>)
 8005e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e16:	bf00      	nop
 8005e18:	08005e4d 	.word	0x08005e4d
 8005e1c:	08005e6d 	.word	0x08005e6d
 8005e20:	08005e6d 	.word	0x08005e6d
 8005e24:	08005e6d 	.word	0x08005e6d
 8005e28:	08005e5d 	.word	0x08005e5d
 8005e2c:	08005e6d 	.word	0x08005e6d
 8005e30:	08005e6d 	.word	0x08005e6d
 8005e34:	08005e6d 	.word	0x08005e6d
 8005e38:	08005e55 	.word	0x08005e55
 8005e3c:	08005e6d 	.word	0x08005e6d
 8005e40:	08005e6d 	.word	0x08005e6d
 8005e44:	08005e6d 	.word	0x08005e6d
 8005e48:	08005e65 	.word	0x08005e65
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e52:	e0d8      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005e54:	2302      	movs	r3, #2
 8005e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e5a:	e0d4      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005e5c:	2304      	movs	r3, #4
 8005e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e62:	e0d0      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005e64:	2308      	movs	r3, #8
 8005e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e6a:	e0cc      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005e6c:	2310      	movs	r3, #16
 8005e6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e72:	e0c8      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a5e      	ldr	r2, [pc, #376]	@ (8005ff4 <UART_SetConfig+0x2d4>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d125      	bne.n	8005eca <UART_SetConfig+0x1aa>
 8005e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8005fec <UART_SetConfig+0x2cc>)
 8005e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005e88:	2b30      	cmp	r3, #48	@ 0x30
 8005e8a:	d016      	beq.n	8005eba <UART_SetConfig+0x19a>
 8005e8c:	2b30      	cmp	r3, #48	@ 0x30
 8005e8e:	d818      	bhi.n	8005ec2 <UART_SetConfig+0x1a2>
 8005e90:	2b20      	cmp	r3, #32
 8005e92:	d00a      	beq.n	8005eaa <UART_SetConfig+0x18a>
 8005e94:	2b20      	cmp	r3, #32
 8005e96:	d814      	bhi.n	8005ec2 <UART_SetConfig+0x1a2>
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d002      	beq.n	8005ea2 <UART_SetConfig+0x182>
 8005e9c:	2b10      	cmp	r3, #16
 8005e9e:	d008      	beq.n	8005eb2 <UART_SetConfig+0x192>
 8005ea0:	e00f      	b.n	8005ec2 <UART_SetConfig+0x1a2>
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ea8:	e0ad      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005eaa:	2302      	movs	r3, #2
 8005eac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eb0:	e0a9      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005eb2:	2304      	movs	r3, #4
 8005eb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eb8:	e0a5      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005eba:	2308      	movs	r3, #8
 8005ebc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ec0:	e0a1      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005ec2:	2310      	movs	r3, #16
 8005ec4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ec8:	e09d      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a4a      	ldr	r2, [pc, #296]	@ (8005ff8 <UART_SetConfig+0x2d8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d125      	bne.n	8005f20 <UART_SetConfig+0x200>
 8005ed4:	4b45      	ldr	r3, [pc, #276]	@ (8005fec <UART_SetConfig+0x2cc>)
 8005ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ede:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ee0:	d016      	beq.n	8005f10 <UART_SetConfig+0x1f0>
 8005ee2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ee4:	d818      	bhi.n	8005f18 <UART_SetConfig+0x1f8>
 8005ee6:	2b80      	cmp	r3, #128	@ 0x80
 8005ee8:	d00a      	beq.n	8005f00 <UART_SetConfig+0x1e0>
 8005eea:	2b80      	cmp	r3, #128	@ 0x80
 8005eec:	d814      	bhi.n	8005f18 <UART_SetConfig+0x1f8>
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <UART_SetConfig+0x1d8>
 8005ef2:	2b40      	cmp	r3, #64	@ 0x40
 8005ef4:	d008      	beq.n	8005f08 <UART_SetConfig+0x1e8>
 8005ef6:	e00f      	b.n	8005f18 <UART_SetConfig+0x1f8>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005efe:	e082      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f00:	2302      	movs	r3, #2
 8005f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f06:	e07e      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f08:	2304      	movs	r3, #4
 8005f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f0e:	e07a      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f10:	2308      	movs	r3, #8
 8005f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f16:	e076      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f18:	2310      	movs	r3, #16
 8005f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f1e:	e072      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a35      	ldr	r2, [pc, #212]	@ (8005ffc <UART_SetConfig+0x2dc>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d12a      	bne.n	8005f80 <UART_SetConfig+0x260>
 8005f2a:	4b30      	ldr	r3, [pc, #192]	@ (8005fec <UART_SetConfig+0x2cc>)
 8005f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f38:	d01a      	beq.n	8005f70 <UART_SetConfig+0x250>
 8005f3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f3e:	d81b      	bhi.n	8005f78 <UART_SetConfig+0x258>
 8005f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f44:	d00c      	beq.n	8005f60 <UART_SetConfig+0x240>
 8005f46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f4a:	d815      	bhi.n	8005f78 <UART_SetConfig+0x258>
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d003      	beq.n	8005f58 <UART_SetConfig+0x238>
 8005f50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f54:	d008      	beq.n	8005f68 <UART_SetConfig+0x248>
 8005f56:	e00f      	b.n	8005f78 <UART_SetConfig+0x258>
 8005f58:	2300      	movs	r3, #0
 8005f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f5e:	e052      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f60:	2302      	movs	r3, #2
 8005f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f66:	e04e      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f68:	2304      	movs	r3, #4
 8005f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f6e:	e04a      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f70:	2308      	movs	r3, #8
 8005f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f76:	e046      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f78:	2310      	movs	r3, #16
 8005f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f7e:	e042      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a17      	ldr	r2, [pc, #92]	@ (8005fe4 <UART_SetConfig+0x2c4>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d13a      	bne.n	8006000 <UART_SetConfig+0x2e0>
 8005f8a:	4b18      	ldr	r3, [pc, #96]	@ (8005fec <UART_SetConfig+0x2cc>)
 8005f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f98:	d01a      	beq.n	8005fd0 <UART_SetConfig+0x2b0>
 8005f9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f9e:	d81b      	bhi.n	8005fd8 <UART_SetConfig+0x2b8>
 8005fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fa4:	d00c      	beq.n	8005fc0 <UART_SetConfig+0x2a0>
 8005fa6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005faa:	d815      	bhi.n	8005fd8 <UART_SetConfig+0x2b8>
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d003      	beq.n	8005fb8 <UART_SetConfig+0x298>
 8005fb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fb4:	d008      	beq.n	8005fc8 <UART_SetConfig+0x2a8>
 8005fb6:	e00f      	b.n	8005fd8 <UART_SetConfig+0x2b8>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fbe:	e022      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fc6:	e01e      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005fc8:	2304      	movs	r3, #4
 8005fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fce:	e01a      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005fd0:	2308      	movs	r3, #8
 8005fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fd6:	e016      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005fd8:	2310      	movs	r3, #16
 8005fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fde:	e012      	b.n	8006006 <UART_SetConfig+0x2e6>
 8005fe0:	efff69f3 	.word	0xefff69f3
 8005fe4:	40008000 	.word	0x40008000
 8005fe8:	40013800 	.word	0x40013800
 8005fec:	40021000 	.word	0x40021000
 8005ff0:	40004400 	.word	0x40004400
 8005ff4:	40004800 	.word	0x40004800
 8005ff8:	40004c00 	.word	0x40004c00
 8005ffc:	40005000 	.word	0x40005000
 8006000:	2310      	movs	r3, #16
 8006002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a9f      	ldr	r2, [pc, #636]	@ (8006288 <UART_SetConfig+0x568>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d17a      	bne.n	8006106 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006010:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006014:	2b08      	cmp	r3, #8
 8006016:	d824      	bhi.n	8006062 <UART_SetConfig+0x342>
 8006018:	a201      	add	r2, pc, #4	@ (adr r2, 8006020 <UART_SetConfig+0x300>)
 800601a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601e:	bf00      	nop
 8006020:	08006045 	.word	0x08006045
 8006024:	08006063 	.word	0x08006063
 8006028:	0800604d 	.word	0x0800604d
 800602c:	08006063 	.word	0x08006063
 8006030:	08006053 	.word	0x08006053
 8006034:	08006063 	.word	0x08006063
 8006038:	08006063 	.word	0x08006063
 800603c:	08006063 	.word	0x08006063
 8006040:	0800605b 	.word	0x0800605b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006044:	f7ff f84c 	bl	80050e0 <HAL_RCC_GetPCLK1Freq>
 8006048:	61f8      	str	r0, [r7, #28]
        break;
 800604a:	e010      	b.n	800606e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800604c:	4b8f      	ldr	r3, [pc, #572]	@ (800628c <UART_SetConfig+0x56c>)
 800604e:	61fb      	str	r3, [r7, #28]
        break;
 8006050:	e00d      	b.n	800606e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006052:	f7fe ffad 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 8006056:	61f8      	str	r0, [r7, #28]
        break;
 8006058:	e009      	b.n	800606e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800605a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800605e:	61fb      	str	r3, [r7, #28]
        break;
 8006060:	e005      	b.n	800606e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006062:	2300      	movs	r3, #0
 8006064:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800606c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 80fb 	beq.w	800626c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	685a      	ldr	r2, [r3, #4]
 800607a:	4613      	mov	r3, r2
 800607c:	005b      	lsls	r3, r3, #1
 800607e:	4413      	add	r3, r2
 8006080:	69fa      	ldr	r2, [r7, #28]
 8006082:	429a      	cmp	r2, r3
 8006084:	d305      	bcc.n	8006092 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800608c:	69fa      	ldr	r2, [r7, #28]
 800608e:	429a      	cmp	r2, r3
 8006090:	d903      	bls.n	800609a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006098:	e0e8      	b.n	800626c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	2200      	movs	r2, #0
 800609e:	461c      	mov	r4, r3
 80060a0:	4615      	mov	r5, r2
 80060a2:	f04f 0200 	mov.w	r2, #0
 80060a6:	f04f 0300 	mov.w	r3, #0
 80060aa:	022b      	lsls	r3, r5, #8
 80060ac:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80060b0:	0222      	lsls	r2, r4, #8
 80060b2:	68f9      	ldr	r1, [r7, #12]
 80060b4:	6849      	ldr	r1, [r1, #4]
 80060b6:	0849      	lsrs	r1, r1, #1
 80060b8:	2000      	movs	r0, #0
 80060ba:	4688      	mov	r8, r1
 80060bc:	4681      	mov	r9, r0
 80060be:	eb12 0a08 	adds.w	sl, r2, r8
 80060c2:	eb43 0b09 	adc.w	fp, r3, r9
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	603b      	str	r3, [r7, #0]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060d4:	4650      	mov	r0, sl
 80060d6:	4659      	mov	r1, fp
 80060d8:	f7fa fd66 	bl	8000ba8 <__aeabi_uldivmod>
 80060dc:	4602      	mov	r2, r0
 80060de:	460b      	mov	r3, r1
 80060e0:	4613      	mov	r3, r2
 80060e2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060ea:	d308      	bcc.n	80060fe <UART_SetConfig+0x3de>
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060f2:	d204      	bcs.n	80060fe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	69ba      	ldr	r2, [r7, #24]
 80060fa:	60da      	str	r2, [r3, #12]
 80060fc:	e0b6      	b.n	800626c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006104:	e0b2      	b.n	800626c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800610e:	d15e      	bne.n	80061ce <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006110:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006114:	2b08      	cmp	r3, #8
 8006116:	d828      	bhi.n	800616a <UART_SetConfig+0x44a>
 8006118:	a201      	add	r2, pc, #4	@ (adr r2, 8006120 <UART_SetConfig+0x400>)
 800611a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611e:	bf00      	nop
 8006120:	08006145 	.word	0x08006145
 8006124:	0800614d 	.word	0x0800614d
 8006128:	08006155 	.word	0x08006155
 800612c:	0800616b 	.word	0x0800616b
 8006130:	0800615b 	.word	0x0800615b
 8006134:	0800616b 	.word	0x0800616b
 8006138:	0800616b 	.word	0x0800616b
 800613c:	0800616b 	.word	0x0800616b
 8006140:	08006163 	.word	0x08006163
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006144:	f7fe ffcc 	bl	80050e0 <HAL_RCC_GetPCLK1Freq>
 8006148:	61f8      	str	r0, [r7, #28]
        break;
 800614a:	e014      	b.n	8006176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800614c:	f7fe ffde 	bl	800510c <HAL_RCC_GetPCLK2Freq>
 8006150:	61f8      	str	r0, [r7, #28]
        break;
 8006152:	e010      	b.n	8006176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006154:	4b4d      	ldr	r3, [pc, #308]	@ (800628c <UART_SetConfig+0x56c>)
 8006156:	61fb      	str	r3, [r7, #28]
        break;
 8006158:	e00d      	b.n	8006176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800615a:	f7fe ff29 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 800615e:	61f8      	str	r0, [r7, #28]
        break;
 8006160:	e009      	b.n	8006176 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006162:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006166:	61fb      	str	r3, [r7, #28]
        break;
 8006168:	e005      	b.n	8006176 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800616a:	2300      	movs	r3, #0
 800616c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006174:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d077      	beq.n	800626c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	005a      	lsls	r2, r3, #1
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	085b      	lsrs	r3, r3, #1
 8006186:	441a      	add	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006190:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	2b0f      	cmp	r3, #15
 8006196:	d916      	bls.n	80061c6 <UART_SetConfig+0x4a6>
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800619e:	d212      	bcs.n	80061c6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	f023 030f 	bic.w	r3, r3, #15
 80061a8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	085b      	lsrs	r3, r3, #1
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	f003 0307 	and.w	r3, r3, #7
 80061b4:	b29a      	uxth	r2, r3
 80061b6:	8afb      	ldrh	r3, [r7, #22]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	8afa      	ldrh	r2, [r7, #22]
 80061c2:	60da      	str	r2, [r3, #12]
 80061c4:	e052      	b.n	800626c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80061cc:	e04e      	b.n	800626c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061d2:	2b08      	cmp	r3, #8
 80061d4:	d827      	bhi.n	8006226 <UART_SetConfig+0x506>
 80061d6:	a201      	add	r2, pc, #4	@ (adr r2, 80061dc <UART_SetConfig+0x4bc>)
 80061d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061dc:	08006201 	.word	0x08006201
 80061e0:	08006209 	.word	0x08006209
 80061e4:	08006211 	.word	0x08006211
 80061e8:	08006227 	.word	0x08006227
 80061ec:	08006217 	.word	0x08006217
 80061f0:	08006227 	.word	0x08006227
 80061f4:	08006227 	.word	0x08006227
 80061f8:	08006227 	.word	0x08006227
 80061fc:	0800621f 	.word	0x0800621f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006200:	f7fe ff6e 	bl	80050e0 <HAL_RCC_GetPCLK1Freq>
 8006204:	61f8      	str	r0, [r7, #28]
        break;
 8006206:	e014      	b.n	8006232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006208:	f7fe ff80 	bl	800510c <HAL_RCC_GetPCLK2Freq>
 800620c:	61f8      	str	r0, [r7, #28]
        break;
 800620e:	e010      	b.n	8006232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006210:	4b1e      	ldr	r3, [pc, #120]	@ (800628c <UART_SetConfig+0x56c>)
 8006212:	61fb      	str	r3, [r7, #28]
        break;
 8006214:	e00d      	b.n	8006232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006216:	f7fe fecb 	bl	8004fb0 <HAL_RCC_GetSysClockFreq>
 800621a:	61f8      	str	r0, [r7, #28]
        break;
 800621c:	e009      	b.n	8006232 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800621e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006222:	61fb      	str	r3, [r7, #28]
        break;
 8006224:	e005      	b.n	8006232 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006226:	2300      	movs	r3, #0
 8006228:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006230:	bf00      	nop
    }

    if (pclk != 0U)
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d019      	beq.n	800626c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	085a      	lsrs	r2, r3, #1
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	441a      	add	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	fbb2 f3f3 	udiv	r3, r2, r3
 800624a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	2b0f      	cmp	r3, #15
 8006250:	d909      	bls.n	8006266 <UART_SetConfig+0x546>
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006258:	d205      	bcs.n	8006266 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800625a:	69bb      	ldr	r3, [r7, #24]
 800625c:	b29a      	uxth	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	60da      	str	r2, [r3, #12]
 8006264:	e002      	b.n	800626c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006278:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800627c:	4618      	mov	r0, r3
 800627e:	3728      	adds	r7, #40	@ 0x28
 8006280:	46bd      	mov	sp, r7
 8006282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006286:	bf00      	nop
 8006288:	40008000 	.word	0x40008000
 800628c:	00f42400 	.word	0x00f42400

08006290 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d00a      	beq.n	80062ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00a      	beq.n	80062fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006302:	f003 0304 	and.w	r3, r3, #4
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006324:	f003 0310 	and.w	r3, r3, #16
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00a      	beq.n	8006342 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00a      	beq.n	8006364 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	430a      	orrs	r2, r1
 8006362:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636c:	2b00      	cmp	r3, #0
 800636e:	d01a      	beq.n	80063a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	430a      	orrs	r2, r1
 8006384:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800638e:	d10a      	bne.n	80063a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00a      	beq.n	80063c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	430a      	orrs	r2, r1
 80063c6:	605a      	str	r2, [r3, #4]
  }
}
 80063c8:	bf00      	nop
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b098      	sub	sp, #96	@ 0x60
 80063d8:	af02      	add	r7, sp, #8
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063e4:	f7fb fdc2 	bl	8001f6c <HAL_GetTick>
 80063e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d12e      	bne.n	8006456 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006400:	2200      	movs	r2, #0
 8006402:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f88c 	bl	8006524 <UART_WaitOnFlagUntilTimeout>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d021      	beq.n	8006456 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	e853 3f00 	ldrex	r3, [r3]
 800641e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006422:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006426:	653b      	str	r3, [r7, #80]	@ 0x50
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	461a      	mov	r2, r3
 800642e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006430:	647b      	str	r3, [r7, #68]	@ 0x44
 8006432:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006438:	e841 2300 	strex	r3, r2, [r1]
 800643c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800643e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1e6      	bne.n	8006412 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2220      	movs	r2, #32
 8006448:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e062      	b.n	800651c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f003 0304 	and.w	r3, r3, #4
 8006460:	2b04      	cmp	r3, #4
 8006462:	d149      	bne.n	80064f8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006464:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800646c:	2200      	movs	r2, #0
 800646e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f856 	bl	8006524 <UART_WaitOnFlagUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d03c      	beq.n	80064f8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006486:	e853 3f00 	ldrex	r3, [r3]
 800648a:	623b      	str	r3, [r7, #32]
   return(result);
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006492:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	461a      	mov	r2, r3
 800649a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800649c:	633b      	str	r3, [r7, #48]	@ 0x30
 800649e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064a4:	e841 2300 	strex	r3, r2, [r1]
 80064a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d1e6      	bne.n	800647e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3308      	adds	r3, #8
 80064b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	e853 3f00 	ldrex	r3, [r3]
 80064be:	60fb      	str	r3, [r7, #12]
   return(result);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f023 0301 	bic.w	r3, r3, #1
 80064c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	3308      	adds	r3, #8
 80064ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064d0:	61fa      	str	r2, [r7, #28]
 80064d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	69b9      	ldr	r1, [r7, #24]
 80064d6:	69fa      	ldr	r2, [r7, #28]
 80064d8:	e841 2300 	strex	r3, r2, [r1]
 80064dc:	617b      	str	r3, [r7, #20]
   return(result);
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1e5      	bne.n	80064b0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2220      	movs	r2, #32
 80064e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e011      	b.n	800651c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2220      	movs	r2, #32
 80064fc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2220      	movs	r2, #32
 8006502:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	3758      	adds	r7, #88	@ 0x58
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	603b      	str	r3, [r7, #0]
 8006530:	4613      	mov	r3, r2
 8006532:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006534:	e04f      	b.n	80065d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800653c:	d04b      	beq.n	80065d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800653e:	f7fb fd15 	bl	8001f6c <HAL_GetTick>
 8006542:	4602      	mov	r2, r0
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	1ad3      	subs	r3, r2, r3
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	429a      	cmp	r2, r3
 800654c:	d302      	bcc.n	8006554 <UART_WaitOnFlagUntilTimeout+0x30>
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e04e      	b.n	80065f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0304 	and.w	r3, r3, #4
 8006562:	2b00      	cmp	r3, #0
 8006564:	d037      	beq.n	80065d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2b80      	cmp	r3, #128	@ 0x80
 800656a:	d034      	beq.n	80065d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b40      	cmp	r3, #64	@ 0x40
 8006570:	d031      	beq.n	80065d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69db      	ldr	r3, [r3, #28]
 8006578:	f003 0308 	and.w	r3, r3, #8
 800657c:	2b08      	cmp	r3, #8
 800657e:	d110      	bne.n	80065a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2208      	movs	r2, #8
 8006586:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f000 f838 	bl	80065fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2208      	movs	r2, #8
 8006592:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e029      	b.n	80065f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	69db      	ldr	r3, [r3, #28]
 80065a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065b0:	d111      	bne.n	80065d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80065ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f000 f81e 	bl	80065fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e00f      	b.n	80065f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	69da      	ldr	r2, [r3, #28]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	4013      	ands	r3, r2
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	bf0c      	ite	eq
 80065e6:	2301      	moveq	r3, #1
 80065e8:	2300      	movne	r3, #0
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	461a      	mov	r2, r3
 80065ee:	79fb      	ldrb	r3, [r7, #7]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d0a0      	beq.n	8006536 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065fe:	b480      	push	{r7}
 8006600:	b095      	sub	sp, #84	@ 0x54
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800660e:	e853 3f00 	ldrex	r3, [r3]
 8006612:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006616:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800661a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	461a      	mov	r2, r3
 8006622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006624:	643b      	str	r3, [r7, #64]	@ 0x40
 8006626:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006628:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800662a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800662c:	e841 2300 	strex	r3, r2, [r1]
 8006630:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1e6      	bne.n	8006606 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	3308      	adds	r3, #8
 800663e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	e853 3f00 	ldrex	r3, [r3]
 8006646:	61fb      	str	r3, [r7, #28]
   return(result);
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	f023 0301 	bic.w	r3, r3, #1
 800664e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	3308      	adds	r3, #8
 8006656:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006658:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800665a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800665e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006660:	e841 2300 	strex	r3, r2, [r1]
 8006664:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1e5      	bne.n	8006638 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006670:	2b01      	cmp	r3, #1
 8006672:	d118      	bne.n	80066a6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	e853 3f00 	ldrex	r3, [r3]
 8006680:	60bb      	str	r3, [r7, #8]
   return(result);
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f023 0310 	bic.w	r3, r3, #16
 8006688:	647b      	str	r3, [r7, #68]	@ 0x44
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	461a      	mov	r2, r3
 8006690:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006692:	61bb      	str	r3, [r7, #24]
 8006694:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006696:	6979      	ldr	r1, [r7, #20]
 8006698:	69ba      	ldr	r2, [r7, #24]
 800669a:	e841 2300 	strex	r3, r2, [r1]
 800669e:	613b      	str	r3, [r7, #16]
   return(result);
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d1e6      	bne.n	8006674 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80066ba:	bf00      	nop
 80066bc:	3754      	adds	r7, #84	@ 0x54
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
	...

080066c8 <std>:
 80066c8:	2300      	movs	r3, #0
 80066ca:	b510      	push	{r4, lr}
 80066cc:	4604      	mov	r4, r0
 80066ce:	e9c0 3300 	strd	r3, r3, [r0]
 80066d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066d6:	6083      	str	r3, [r0, #8]
 80066d8:	8181      	strh	r1, [r0, #12]
 80066da:	6643      	str	r3, [r0, #100]	@ 0x64
 80066dc:	81c2      	strh	r2, [r0, #14]
 80066de:	6183      	str	r3, [r0, #24]
 80066e0:	4619      	mov	r1, r3
 80066e2:	2208      	movs	r2, #8
 80066e4:	305c      	adds	r0, #92	@ 0x5c
 80066e6:	f000 f916 	bl	8006916 <memset>
 80066ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006720 <std+0x58>)
 80066ec:	6223      	str	r3, [r4, #32]
 80066ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <std+0x5c>)
 80066f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80066f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006728 <std+0x60>)
 80066f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066f6:	4b0d      	ldr	r3, [pc, #52]	@ (800672c <std+0x64>)
 80066f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006730 <std+0x68>)
 80066fc:	61e4      	str	r4, [r4, #28]
 80066fe:	429c      	cmp	r4, r3
 8006700:	d006      	beq.n	8006710 <std+0x48>
 8006702:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006706:	4294      	cmp	r4, r2
 8006708:	d002      	beq.n	8006710 <std+0x48>
 800670a:	33d0      	adds	r3, #208	@ 0xd0
 800670c:	429c      	cmp	r4, r3
 800670e:	d105      	bne.n	800671c <std+0x54>
 8006710:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006718:	f000 b976 	b.w	8006a08 <__retarget_lock_init_recursive>
 800671c:	bd10      	pop	{r4, pc}
 800671e:	bf00      	nop
 8006720:	08006891 	.word	0x08006891
 8006724:	080068b3 	.word	0x080068b3
 8006728:	080068eb 	.word	0x080068eb
 800672c:	0800690f 	.word	0x0800690f
 8006730:	20000854 	.word	0x20000854

08006734 <stdio_exit_handler>:
 8006734:	4a02      	ldr	r2, [pc, #8]	@ (8006740 <stdio_exit_handler+0xc>)
 8006736:	4903      	ldr	r1, [pc, #12]	@ (8006744 <stdio_exit_handler+0x10>)
 8006738:	4803      	ldr	r0, [pc, #12]	@ (8006748 <stdio_exit_handler+0x14>)
 800673a:	f000 b869 	b.w	8006810 <_fwalk_sglue>
 800673e:	bf00      	nop
 8006740:	2000000c 	.word	0x2000000c
 8006744:	080084e3 	.word	0x080084e3
 8006748:	20000020 	.word	0x20000020

0800674c <cleanup_stdio>:
 800674c:	6841      	ldr	r1, [r0, #4]
 800674e:	4b0c      	ldr	r3, [pc, #48]	@ (8006780 <cleanup_stdio+0x34>)
 8006750:	4299      	cmp	r1, r3
 8006752:	b510      	push	{r4, lr}
 8006754:	4604      	mov	r4, r0
 8006756:	d001      	beq.n	800675c <cleanup_stdio+0x10>
 8006758:	f001 fec3 	bl	80084e2 <_fclose_r>
 800675c:	68a1      	ldr	r1, [r4, #8]
 800675e:	4b09      	ldr	r3, [pc, #36]	@ (8006784 <cleanup_stdio+0x38>)
 8006760:	4299      	cmp	r1, r3
 8006762:	d002      	beq.n	800676a <cleanup_stdio+0x1e>
 8006764:	4620      	mov	r0, r4
 8006766:	f001 febc 	bl	80084e2 <_fclose_r>
 800676a:	68e1      	ldr	r1, [r4, #12]
 800676c:	4b06      	ldr	r3, [pc, #24]	@ (8006788 <cleanup_stdio+0x3c>)
 800676e:	4299      	cmp	r1, r3
 8006770:	d004      	beq.n	800677c <cleanup_stdio+0x30>
 8006772:	4620      	mov	r0, r4
 8006774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006778:	f001 beb3 	b.w	80084e2 <_fclose_r>
 800677c:	bd10      	pop	{r4, pc}
 800677e:	bf00      	nop
 8006780:	20000854 	.word	0x20000854
 8006784:	200008bc 	.word	0x200008bc
 8006788:	20000924 	.word	0x20000924

0800678c <global_stdio_init.part.0>:
 800678c:	b510      	push	{r4, lr}
 800678e:	4b0b      	ldr	r3, [pc, #44]	@ (80067bc <global_stdio_init.part.0+0x30>)
 8006790:	4c0b      	ldr	r4, [pc, #44]	@ (80067c0 <global_stdio_init.part.0+0x34>)
 8006792:	4a0c      	ldr	r2, [pc, #48]	@ (80067c4 <global_stdio_init.part.0+0x38>)
 8006794:	601a      	str	r2, [r3, #0]
 8006796:	4620      	mov	r0, r4
 8006798:	2200      	movs	r2, #0
 800679a:	2104      	movs	r1, #4
 800679c:	f7ff ff94 	bl	80066c8 <std>
 80067a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067a4:	2201      	movs	r2, #1
 80067a6:	2109      	movs	r1, #9
 80067a8:	f7ff ff8e 	bl	80066c8 <std>
 80067ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067b0:	2202      	movs	r2, #2
 80067b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067b6:	2112      	movs	r1, #18
 80067b8:	f7ff bf86 	b.w	80066c8 <std>
 80067bc:	2000098c 	.word	0x2000098c
 80067c0:	20000854 	.word	0x20000854
 80067c4:	08006735 	.word	0x08006735

080067c8 <__sfp_lock_acquire>:
 80067c8:	4801      	ldr	r0, [pc, #4]	@ (80067d0 <__sfp_lock_acquire+0x8>)
 80067ca:	f000 b91f 	b.w	8006a0c <__retarget_lock_acquire_recursive>
 80067ce:	bf00      	nop
 80067d0:	20000996 	.word	0x20000996

080067d4 <__sfp_lock_release>:
 80067d4:	4801      	ldr	r0, [pc, #4]	@ (80067dc <__sfp_lock_release+0x8>)
 80067d6:	f000 b91a 	b.w	8006a0e <__retarget_lock_release_recursive>
 80067da:	bf00      	nop
 80067dc:	20000996 	.word	0x20000996

080067e0 <__sinit>:
 80067e0:	b510      	push	{r4, lr}
 80067e2:	4604      	mov	r4, r0
 80067e4:	f7ff fff0 	bl	80067c8 <__sfp_lock_acquire>
 80067e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80067ea:	b11b      	cbz	r3, 80067f4 <__sinit+0x14>
 80067ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067f0:	f7ff bff0 	b.w	80067d4 <__sfp_lock_release>
 80067f4:	4b04      	ldr	r3, [pc, #16]	@ (8006808 <__sinit+0x28>)
 80067f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80067f8:	4b04      	ldr	r3, [pc, #16]	@ (800680c <__sinit+0x2c>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1f5      	bne.n	80067ec <__sinit+0xc>
 8006800:	f7ff ffc4 	bl	800678c <global_stdio_init.part.0>
 8006804:	e7f2      	b.n	80067ec <__sinit+0xc>
 8006806:	bf00      	nop
 8006808:	0800674d 	.word	0x0800674d
 800680c:	2000098c 	.word	0x2000098c

08006810 <_fwalk_sglue>:
 8006810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006814:	4607      	mov	r7, r0
 8006816:	4688      	mov	r8, r1
 8006818:	4614      	mov	r4, r2
 800681a:	2600      	movs	r6, #0
 800681c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006820:	f1b9 0901 	subs.w	r9, r9, #1
 8006824:	d505      	bpl.n	8006832 <_fwalk_sglue+0x22>
 8006826:	6824      	ldr	r4, [r4, #0]
 8006828:	2c00      	cmp	r4, #0
 800682a:	d1f7      	bne.n	800681c <_fwalk_sglue+0xc>
 800682c:	4630      	mov	r0, r6
 800682e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006832:	89ab      	ldrh	r3, [r5, #12]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d907      	bls.n	8006848 <_fwalk_sglue+0x38>
 8006838:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800683c:	3301      	adds	r3, #1
 800683e:	d003      	beq.n	8006848 <_fwalk_sglue+0x38>
 8006840:	4629      	mov	r1, r5
 8006842:	4638      	mov	r0, r7
 8006844:	47c0      	blx	r8
 8006846:	4306      	orrs	r6, r0
 8006848:	3568      	adds	r5, #104	@ 0x68
 800684a:	e7e9      	b.n	8006820 <_fwalk_sglue+0x10>

0800684c <sprintf>:
 800684c:	b40e      	push	{r1, r2, r3}
 800684e:	b510      	push	{r4, lr}
 8006850:	b09d      	sub	sp, #116	@ 0x74
 8006852:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006854:	9002      	str	r0, [sp, #8]
 8006856:	9006      	str	r0, [sp, #24]
 8006858:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800685c:	480a      	ldr	r0, [pc, #40]	@ (8006888 <sprintf+0x3c>)
 800685e:	9107      	str	r1, [sp, #28]
 8006860:	9104      	str	r1, [sp, #16]
 8006862:	490a      	ldr	r1, [pc, #40]	@ (800688c <sprintf+0x40>)
 8006864:	f853 2b04 	ldr.w	r2, [r3], #4
 8006868:	9105      	str	r1, [sp, #20]
 800686a:	2400      	movs	r4, #0
 800686c:	a902      	add	r1, sp, #8
 800686e:	6800      	ldr	r0, [r0, #0]
 8006870:	9301      	str	r3, [sp, #4]
 8006872:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006874:	f000 fc38 	bl	80070e8 <_svfprintf_r>
 8006878:	9b02      	ldr	r3, [sp, #8]
 800687a:	701c      	strb	r4, [r3, #0]
 800687c:	b01d      	add	sp, #116	@ 0x74
 800687e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006882:	b003      	add	sp, #12
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop
 8006888:	20000018 	.word	0x20000018
 800688c:	ffff0208 	.word	0xffff0208

08006890 <__sread>:
 8006890:	b510      	push	{r4, lr}
 8006892:	460c      	mov	r4, r1
 8006894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006898:	f000 f868 	bl	800696c <_read_r>
 800689c:	2800      	cmp	r0, #0
 800689e:	bfab      	itete	ge
 80068a0:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 80068a2:	89a3      	ldrhlt	r3, [r4, #12]
 80068a4:	181b      	addge	r3, r3, r0
 80068a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80068aa:	bfac      	ite	ge
 80068ac:	6523      	strge	r3, [r4, #80]	@ 0x50
 80068ae:	81a3      	strhlt	r3, [r4, #12]
 80068b0:	bd10      	pop	{r4, pc}

080068b2 <__swrite>:
 80068b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068b6:	461f      	mov	r7, r3
 80068b8:	898b      	ldrh	r3, [r1, #12]
 80068ba:	05db      	lsls	r3, r3, #23
 80068bc:	4605      	mov	r5, r0
 80068be:	460c      	mov	r4, r1
 80068c0:	4616      	mov	r6, r2
 80068c2:	d505      	bpl.n	80068d0 <__swrite+0x1e>
 80068c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068c8:	2302      	movs	r3, #2
 80068ca:	2200      	movs	r2, #0
 80068cc:	f000 f83c 	bl	8006948 <_lseek_r>
 80068d0:	89a3      	ldrh	r3, [r4, #12]
 80068d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068da:	81a3      	strh	r3, [r4, #12]
 80068dc:	4632      	mov	r2, r6
 80068de:	463b      	mov	r3, r7
 80068e0:	4628      	mov	r0, r5
 80068e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068e6:	f000 b853 	b.w	8006990 <_write_r>

080068ea <__sseek>:
 80068ea:	b510      	push	{r4, lr}
 80068ec:	460c      	mov	r4, r1
 80068ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f2:	f000 f829 	bl	8006948 <_lseek_r>
 80068f6:	1c43      	adds	r3, r0, #1
 80068f8:	89a3      	ldrh	r3, [r4, #12]
 80068fa:	bf15      	itete	ne
 80068fc:	6520      	strne	r0, [r4, #80]	@ 0x50
 80068fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006902:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006906:	81a3      	strheq	r3, [r4, #12]
 8006908:	bf18      	it	ne
 800690a:	81a3      	strhne	r3, [r4, #12]
 800690c:	bd10      	pop	{r4, pc}

0800690e <__sclose>:
 800690e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006912:	f000 b809 	b.w	8006928 <_close_r>

08006916 <memset>:
 8006916:	4402      	add	r2, r0
 8006918:	4603      	mov	r3, r0
 800691a:	4293      	cmp	r3, r2
 800691c:	d100      	bne.n	8006920 <memset+0xa>
 800691e:	4770      	bx	lr
 8006920:	f803 1b01 	strb.w	r1, [r3], #1
 8006924:	e7f9      	b.n	800691a <memset+0x4>
	...

08006928 <_close_r>:
 8006928:	b538      	push	{r3, r4, r5, lr}
 800692a:	4d06      	ldr	r5, [pc, #24]	@ (8006944 <_close_r+0x1c>)
 800692c:	2300      	movs	r3, #0
 800692e:	4604      	mov	r4, r0
 8006930:	4608      	mov	r0, r1
 8006932:	602b      	str	r3, [r5, #0]
 8006934:	f7fb fa03 	bl	8001d3e <_close>
 8006938:	1c43      	adds	r3, r0, #1
 800693a:	d102      	bne.n	8006942 <_close_r+0x1a>
 800693c:	682b      	ldr	r3, [r5, #0]
 800693e:	b103      	cbz	r3, 8006942 <_close_r+0x1a>
 8006940:	6023      	str	r3, [r4, #0]
 8006942:	bd38      	pop	{r3, r4, r5, pc}
 8006944:	20000990 	.word	0x20000990

08006948 <_lseek_r>:
 8006948:	b538      	push	{r3, r4, r5, lr}
 800694a:	4d07      	ldr	r5, [pc, #28]	@ (8006968 <_lseek_r+0x20>)
 800694c:	4604      	mov	r4, r0
 800694e:	4608      	mov	r0, r1
 8006950:	4611      	mov	r1, r2
 8006952:	2200      	movs	r2, #0
 8006954:	602a      	str	r2, [r5, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	f7fb fa18 	bl	8001d8c <_lseek>
 800695c:	1c43      	adds	r3, r0, #1
 800695e:	d102      	bne.n	8006966 <_lseek_r+0x1e>
 8006960:	682b      	ldr	r3, [r5, #0]
 8006962:	b103      	cbz	r3, 8006966 <_lseek_r+0x1e>
 8006964:	6023      	str	r3, [r4, #0]
 8006966:	bd38      	pop	{r3, r4, r5, pc}
 8006968:	20000990 	.word	0x20000990

0800696c <_read_r>:
 800696c:	b538      	push	{r3, r4, r5, lr}
 800696e:	4d07      	ldr	r5, [pc, #28]	@ (800698c <_read_r+0x20>)
 8006970:	4604      	mov	r4, r0
 8006972:	4608      	mov	r0, r1
 8006974:	4611      	mov	r1, r2
 8006976:	2200      	movs	r2, #0
 8006978:	602a      	str	r2, [r5, #0]
 800697a:	461a      	mov	r2, r3
 800697c:	f7fb f9a6 	bl	8001ccc <_read>
 8006980:	1c43      	adds	r3, r0, #1
 8006982:	d102      	bne.n	800698a <_read_r+0x1e>
 8006984:	682b      	ldr	r3, [r5, #0]
 8006986:	b103      	cbz	r3, 800698a <_read_r+0x1e>
 8006988:	6023      	str	r3, [r4, #0]
 800698a:	bd38      	pop	{r3, r4, r5, pc}
 800698c:	20000990 	.word	0x20000990

08006990 <_write_r>:
 8006990:	b538      	push	{r3, r4, r5, lr}
 8006992:	4d07      	ldr	r5, [pc, #28]	@ (80069b0 <_write_r+0x20>)
 8006994:	4604      	mov	r4, r0
 8006996:	4608      	mov	r0, r1
 8006998:	4611      	mov	r1, r2
 800699a:	2200      	movs	r2, #0
 800699c:	602a      	str	r2, [r5, #0]
 800699e:	461a      	mov	r2, r3
 80069a0:	f7fb f9b1 	bl	8001d06 <_write>
 80069a4:	1c43      	adds	r3, r0, #1
 80069a6:	d102      	bne.n	80069ae <_write_r+0x1e>
 80069a8:	682b      	ldr	r3, [r5, #0]
 80069aa:	b103      	cbz	r3, 80069ae <_write_r+0x1e>
 80069ac:	6023      	str	r3, [r4, #0]
 80069ae:	bd38      	pop	{r3, r4, r5, pc}
 80069b0:	20000990 	.word	0x20000990

080069b4 <__errno>:
 80069b4:	4b01      	ldr	r3, [pc, #4]	@ (80069bc <__errno+0x8>)
 80069b6:	6818      	ldr	r0, [r3, #0]
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	20000018 	.word	0x20000018

080069c0 <__libc_init_array>:
 80069c0:	b570      	push	{r4, r5, r6, lr}
 80069c2:	4d0d      	ldr	r5, [pc, #52]	@ (80069f8 <__libc_init_array+0x38>)
 80069c4:	4c0d      	ldr	r4, [pc, #52]	@ (80069fc <__libc_init_array+0x3c>)
 80069c6:	1b64      	subs	r4, r4, r5
 80069c8:	10a4      	asrs	r4, r4, #2
 80069ca:	2600      	movs	r6, #0
 80069cc:	42a6      	cmp	r6, r4
 80069ce:	d109      	bne.n	80069e4 <__libc_init_array+0x24>
 80069d0:	4d0b      	ldr	r5, [pc, #44]	@ (8006a00 <__libc_init_array+0x40>)
 80069d2:	4c0c      	ldr	r4, [pc, #48]	@ (8006a04 <__libc_init_array+0x44>)
 80069d4:	f004 faaa 	bl	800af2c <_init>
 80069d8:	1b64      	subs	r4, r4, r5
 80069da:	10a4      	asrs	r4, r4, #2
 80069dc:	2600      	movs	r6, #0
 80069de:	42a6      	cmp	r6, r4
 80069e0:	d105      	bne.n	80069ee <__libc_init_array+0x2e>
 80069e2:	bd70      	pop	{r4, r5, r6, pc}
 80069e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80069e8:	4798      	blx	r3
 80069ea:	3601      	adds	r6, #1
 80069ec:	e7ee      	b.n	80069cc <__libc_init_array+0xc>
 80069ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80069f2:	4798      	blx	r3
 80069f4:	3601      	adds	r6, #1
 80069f6:	e7f2      	b.n	80069de <__libc_init_array+0x1e>
 80069f8:	0800b35c 	.word	0x0800b35c
 80069fc:	0800b35c 	.word	0x0800b35c
 8006a00:	0800b35c 	.word	0x0800b35c
 8006a04:	0800b364 	.word	0x0800b364

08006a08 <__retarget_lock_init_recursive>:
 8006a08:	4770      	bx	lr

08006a0a <__retarget_lock_close_recursive>:
 8006a0a:	4770      	bx	lr

08006a0c <__retarget_lock_acquire_recursive>:
 8006a0c:	4770      	bx	lr

08006a0e <__retarget_lock_release_recursive>:
 8006a0e:	4770      	bx	lr

08006a10 <register_fini>:
 8006a10:	4b02      	ldr	r3, [pc, #8]	@ (8006a1c <register_fini+0xc>)
 8006a12:	b113      	cbz	r3, 8006a1a <register_fini+0xa>
 8006a14:	4802      	ldr	r0, [pc, #8]	@ (8006a20 <register_fini+0x10>)
 8006a16:	f000 b805 	b.w	8006a24 <atexit>
 8006a1a:	4770      	bx	lr
 8006a1c:	00000000 	.word	0x00000000
 8006a20:	08008739 	.word	0x08008739

08006a24 <atexit>:
 8006a24:	2300      	movs	r3, #0
 8006a26:	4601      	mov	r1, r0
 8006a28:	461a      	mov	r2, r3
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f001 bed8 	b.w	80087e0 <__register_exitproc>

08006a30 <_malloc_trim_r>:
 8006a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a34:	4606      	mov	r6, r0
 8006a36:	2008      	movs	r0, #8
 8006a38:	4689      	mov	r9, r1
 8006a3a:	f001 fe91 	bl	8008760 <sysconf>
 8006a3e:	4f24      	ldr	r7, [pc, #144]	@ (8006ad0 <_malloc_trim_r+0xa0>)
 8006a40:	4680      	mov	r8, r0
 8006a42:	4630      	mov	r0, r6
 8006a44:	f000 fb44 	bl	80070d0 <__malloc_lock>
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	685d      	ldr	r5, [r3, #4]
 8006a4c:	f025 0503 	bic.w	r5, r5, #3
 8006a50:	f1a5 0411 	sub.w	r4, r5, #17
 8006a54:	eba4 0409 	sub.w	r4, r4, r9
 8006a58:	4444      	add	r4, r8
 8006a5a:	fbb4 f4f8 	udiv	r4, r4, r8
 8006a5e:	3c01      	subs	r4, #1
 8006a60:	fb08 f404 	mul.w	r4, r8, r4
 8006a64:	45a0      	cmp	r8, r4
 8006a66:	dd05      	ble.n	8006a74 <_malloc_trim_r+0x44>
 8006a68:	4630      	mov	r0, r6
 8006a6a:	f000 fb37 	bl	80070dc <__malloc_unlock>
 8006a6e:	2000      	movs	r0, #0
 8006a70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a74:	2100      	movs	r1, #0
 8006a76:	4630      	mov	r0, r6
 8006a78:	f001 fe4e 	bl	8008718 <_sbrk_r>
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	442b      	add	r3, r5
 8006a80:	4298      	cmp	r0, r3
 8006a82:	d1f1      	bne.n	8006a68 <_malloc_trim_r+0x38>
 8006a84:	4261      	negs	r1, r4
 8006a86:	4630      	mov	r0, r6
 8006a88:	f001 fe46 	bl	8008718 <_sbrk_r>
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d110      	bne.n	8006ab2 <_malloc_trim_r+0x82>
 8006a90:	2100      	movs	r1, #0
 8006a92:	4630      	mov	r0, r6
 8006a94:	f001 fe40 	bl	8008718 <_sbrk_r>
 8006a98:	68ba      	ldr	r2, [r7, #8]
 8006a9a:	1a83      	subs	r3, r0, r2
 8006a9c:	2b0f      	cmp	r3, #15
 8006a9e:	dde3      	ble.n	8006a68 <_malloc_trim_r+0x38>
 8006aa0:	490c      	ldr	r1, [pc, #48]	@ (8006ad4 <_malloc_trim_r+0xa4>)
 8006aa2:	6809      	ldr	r1, [r1, #0]
 8006aa4:	1a40      	subs	r0, r0, r1
 8006aa6:	490c      	ldr	r1, [pc, #48]	@ (8006ad8 <_malloc_trim_r+0xa8>)
 8006aa8:	f043 0301 	orr.w	r3, r3, #1
 8006aac:	6008      	str	r0, [r1, #0]
 8006aae:	6053      	str	r3, [r2, #4]
 8006ab0:	e7da      	b.n	8006a68 <_malloc_trim_r+0x38>
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	4a08      	ldr	r2, [pc, #32]	@ (8006ad8 <_malloc_trim_r+0xa8>)
 8006ab6:	1b2d      	subs	r5, r5, r4
 8006ab8:	f045 0501 	orr.w	r5, r5, #1
 8006abc:	605d      	str	r5, [r3, #4]
 8006abe:	6813      	ldr	r3, [r2, #0]
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	1b1b      	subs	r3, r3, r4
 8006ac4:	6013      	str	r3, [r2, #0]
 8006ac6:	f000 fb09 	bl	80070dc <__malloc_unlock>
 8006aca:	2001      	movs	r0, #1
 8006acc:	e7d0      	b.n	8006a70 <_malloc_trim_r+0x40>
 8006ace:	bf00      	nop
 8006ad0:	2000016c 	.word	0x2000016c
 8006ad4:	20000164 	.word	0x20000164
 8006ad8:	2000099c 	.word	0x2000099c

08006adc <_free_r>:
 8006adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ade:	4604      	mov	r4, r0
 8006ae0:	460f      	mov	r7, r1
 8006ae2:	2900      	cmp	r1, #0
 8006ae4:	f000 80b1 	beq.w	8006c4a <_free_r+0x16e>
 8006ae8:	f000 faf2 	bl	80070d0 <__malloc_lock>
 8006aec:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006af0:	4d56      	ldr	r5, [pc, #344]	@ (8006c4c <_free_r+0x170>)
 8006af2:	f022 0001 	bic.w	r0, r2, #1
 8006af6:	f1a7 0308 	sub.w	r3, r7, #8
 8006afa:	eb03 0c00 	add.w	ip, r3, r0
 8006afe:	68a9      	ldr	r1, [r5, #8]
 8006b00:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8006b04:	4561      	cmp	r1, ip
 8006b06:	f026 0603 	bic.w	r6, r6, #3
 8006b0a:	f002 0201 	and.w	r2, r2, #1
 8006b0e:	d11b      	bne.n	8006b48 <_free_r+0x6c>
 8006b10:	4406      	add	r6, r0
 8006b12:	b93a      	cbnz	r2, 8006b24 <_free_r+0x48>
 8006b14:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8006b18:	1a9b      	subs	r3, r3, r2
 8006b1a:	4416      	add	r6, r2
 8006b1c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8006b20:	60ca      	str	r2, [r1, #12]
 8006b22:	6091      	str	r1, [r2, #8]
 8006b24:	f046 0201 	orr.w	r2, r6, #1
 8006b28:	605a      	str	r2, [r3, #4]
 8006b2a:	60ab      	str	r3, [r5, #8]
 8006b2c:	4b48      	ldr	r3, [pc, #288]	@ (8006c50 <_free_r+0x174>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	42b3      	cmp	r3, r6
 8006b32:	d804      	bhi.n	8006b3e <_free_r+0x62>
 8006b34:	4b47      	ldr	r3, [pc, #284]	@ (8006c54 <_free_r+0x178>)
 8006b36:	4620      	mov	r0, r4
 8006b38:	6819      	ldr	r1, [r3, #0]
 8006b3a:	f7ff ff79 	bl	8006a30 <_malloc_trim_r>
 8006b3e:	4620      	mov	r0, r4
 8006b40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006b44:	f000 baca 	b.w	80070dc <__malloc_unlock>
 8006b48:	f8cc 6004 	str.w	r6, [ip, #4]
 8006b4c:	2a00      	cmp	r2, #0
 8006b4e:	d138      	bne.n	8006bc2 <_free_r+0xe6>
 8006b50:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8006b54:	1a5b      	subs	r3, r3, r1
 8006b56:	4408      	add	r0, r1
 8006b58:	6899      	ldr	r1, [r3, #8]
 8006b5a:	f105 0708 	add.w	r7, r5, #8
 8006b5e:	42b9      	cmp	r1, r7
 8006b60:	d031      	beq.n	8006bc6 <_free_r+0xea>
 8006b62:	68df      	ldr	r7, [r3, #12]
 8006b64:	60cf      	str	r7, [r1, #12]
 8006b66:	60b9      	str	r1, [r7, #8]
 8006b68:	eb0c 0106 	add.w	r1, ip, r6
 8006b6c:	6849      	ldr	r1, [r1, #4]
 8006b6e:	07c9      	lsls	r1, r1, #31
 8006b70:	d40b      	bmi.n	8006b8a <_free_r+0xae>
 8006b72:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8006b76:	4430      	add	r0, r6
 8006b78:	bb3a      	cbnz	r2, 8006bca <_free_r+0xee>
 8006b7a:	4e37      	ldr	r6, [pc, #220]	@ (8006c58 <_free_r+0x17c>)
 8006b7c:	42b1      	cmp	r1, r6
 8006b7e:	d124      	bne.n	8006bca <_free_r+0xee>
 8006b80:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8006b84:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f040 0101 	orr.w	r1, r0, #1
 8006b8e:	6059      	str	r1, [r3, #4]
 8006b90:	5018      	str	r0, [r3, r0]
 8006b92:	2a00      	cmp	r2, #0
 8006b94:	d1d3      	bne.n	8006b3e <_free_r+0x62>
 8006b96:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8006b9a:	d21b      	bcs.n	8006bd4 <_free_r+0xf8>
 8006b9c:	08c2      	lsrs	r2, r0, #3
 8006b9e:	2101      	movs	r1, #1
 8006ba0:	0940      	lsrs	r0, r0, #5
 8006ba2:	4081      	lsls	r1, r0
 8006ba4:	6868      	ldr	r0, [r5, #4]
 8006ba6:	3201      	adds	r2, #1
 8006ba8:	4301      	orrs	r1, r0
 8006baa:	6069      	str	r1, [r5, #4]
 8006bac:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8006bb0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8006bb4:	3908      	subs	r1, #8
 8006bb6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006bba:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8006bbe:	60c3      	str	r3, [r0, #12]
 8006bc0:	e7bd      	b.n	8006b3e <_free_r+0x62>
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	e7d0      	b.n	8006b68 <_free_r+0x8c>
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	e7ce      	b.n	8006b68 <_free_r+0x8c>
 8006bca:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8006bce:	60ce      	str	r6, [r1, #12]
 8006bd0:	60b1      	str	r1, [r6, #8]
 8006bd2:	e7da      	b.n	8006b8a <_free_r+0xae>
 8006bd4:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8006bd8:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8006bdc:	d214      	bcs.n	8006c08 <_free_r+0x12c>
 8006bde:	0982      	lsrs	r2, r0, #6
 8006be0:	3238      	adds	r2, #56	@ 0x38
 8006be2:	1c51      	adds	r1, r2, #1
 8006be4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8006be8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006bec:	428e      	cmp	r6, r1
 8006bee:	d125      	bne.n	8006c3c <_free_r+0x160>
 8006bf0:	2001      	movs	r0, #1
 8006bf2:	1092      	asrs	r2, r2, #2
 8006bf4:	fa00 f202 	lsl.w	r2, r0, r2
 8006bf8:	6868      	ldr	r0, [r5, #4]
 8006bfa:	4302      	orrs	r2, r0
 8006bfc:	606a      	str	r2, [r5, #4]
 8006bfe:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8006c02:	60b3      	str	r3, [r6, #8]
 8006c04:	60cb      	str	r3, [r1, #12]
 8006c06:	e79a      	b.n	8006b3e <_free_r+0x62>
 8006c08:	2a14      	cmp	r2, #20
 8006c0a:	d801      	bhi.n	8006c10 <_free_r+0x134>
 8006c0c:	325b      	adds	r2, #91	@ 0x5b
 8006c0e:	e7e8      	b.n	8006be2 <_free_r+0x106>
 8006c10:	2a54      	cmp	r2, #84	@ 0x54
 8006c12:	d802      	bhi.n	8006c1a <_free_r+0x13e>
 8006c14:	0b02      	lsrs	r2, r0, #12
 8006c16:	326e      	adds	r2, #110	@ 0x6e
 8006c18:	e7e3      	b.n	8006be2 <_free_r+0x106>
 8006c1a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8006c1e:	d802      	bhi.n	8006c26 <_free_r+0x14a>
 8006c20:	0bc2      	lsrs	r2, r0, #15
 8006c22:	3277      	adds	r2, #119	@ 0x77
 8006c24:	e7dd      	b.n	8006be2 <_free_r+0x106>
 8006c26:	f240 5154 	movw	r1, #1364	@ 0x554
 8006c2a:	428a      	cmp	r2, r1
 8006c2c:	bf9a      	itte	ls
 8006c2e:	0c82      	lsrls	r2, r0, #18
 8006c30:	327c      	addls	r2, #124	@ 0x7c
 8006c32:	227e      	movhi	r2, #126	@ 0x7e
 8006c34:	e7d5      	b.n	8006be2 <_free_r+0x106>
 8006c36:	6889      	ldr	r1, [r1, #8]
 8006c38:	428e      	cmp	r6, r1
 8006c3a:	d004      	beq.n	8006c46 <_free_r+0x16a>
 8006c3c:	684a      	ldr	r2, [r1, #4]
 8006c3e:	f022 0203 	bic.w	r2, r2, #3
 8006c42:	4282      	cmp	r2, r0
 8006c44:	d8f7      	bhi.n	8006c36 <_free_r+0x15a>
 8006c46:	68ce      	ldr	r6, [r1, #12]
 8006c48:	e7d9      	b.n	8006bfe <_free_r+0x122>
 8006c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c4c:	2000016c 	.word	0x2000016c
 8006c50:	20000168 	.word	0x20000168
 8006c54:	200009cc 	.word	0x200009cc
 8006c58:	20000174 	.word	0x20000174

08006c5c <_malloc_r>:
 8006c5c:	f101 030b 	add.w	r3, r1, #11
 8006c60:	2b16      	cmp	r3, #22
 8006c62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c66:	4605      	mov	r5, r0
 8006c68:	d906      	bls.n	8006c78 <_malloc_r+0x1c>
 8006c6a:	f033 0707 	bics.w	r7, r3, #7
 8006c6e:	d504      	bpl.n	8006c7a <_malloc_r+0x1e>
 8006c70:	230c      	movs	r3, #12
 8006c72:	602b      	str	r3, [r5, #0]
 8006c74:	2400      	movs	r4, #0
 8006c76:	e1a3      	b.n	8006fc0 <_malloc_r+0x364>
 8006c78:	2710      	movs	r7, #16
 8006c7a:	42b9      	cmp	r1, r7
 8006c7c:	d8f8      	bhi.n	8006c70 <_malloc_r+0x14>
 8006c7e:	4628      	mov	r0, r5
 8006c80:	f000 fa26 	bl	80070d0 <__malloc_lock>
 8006c84:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8006c88:	4eaf      	ldr	r6, [pc, #700]	@ (8006f48 <_malloc_r+0x2ec>)
 8006c8a:	d237      	bcs.n	8006cfc <_malloc_r+0xa0>
 8006c8c:	f107 0208 	add.w	r2, r7, #8
 8006c90:	4432      	add	r2, r6
 8006c92:	f1a2 0108 	sub.w	r1, r2, #8
 8006c96:	6854      	ldr	r4, [r2, #4]
 8006c98:	428c      	cmp	r4, r1
 8006c9a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8006c9e:	d102      	bne.n	8006ca6 <_malloc_r+0x4a>
 8006ca0:	68d4      	ldr	r4, [r2, #12]
 8006ca2:	42a2      	cmp	r2, r4
 8006ca4:	d010      	beq.n	8006cc8 <_malloc_r+0x6c>
 8006ca6:	6863      	ldr	r3, [r4, #4]
 8006ca8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006cac:	f023 0303 	bic.w	r3, r3, #3
 8006cb0:	60ca      	str	r2, [r1, #12]
 8006cb2:	4423      	add	r3, r4
 8006cb4:	6091      	str	r1, [r2, #8]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	f042 0201 	orr.w	r2, r2, #1
 8006cbc:	605a      	str	r2, [r3, #4]
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	f000 fa0c 	bl	80070dc <__malloc_unlock>
 8006cc4:	3408      	adds	r4, #8
 8006cc6:	e17b      	b.n	8006fc0 <_malloc_r+0x364>
 8006cc8:	3302      	adds	r3, #2
 8006cca:	6934      	ldr	r4, [r6, #16]
 8006ccc:	499f      	ldr	r1, [pc, #636]	@ (8006f4c <_malloc_r+0x2f0>)
 8006cce:	428c      	cmp	r4, r1
 8006cd0:	d077      	beq.n	8006dc2 <_malloc_r+0x166>
 8006cd2:	6862      	ldr	r2, [r4, #4]
 8006cd4:	f022 0c03 	bic.w	ip, r2, #3
 8006cd8:	ebac 0007 	sub.w	r0, ip, r7
 8006cdc:	280f      	cmp	r0, #15
 8006cde:	dd48      	ble.n	8006d72 <_malloc_r+0x116>
 8006ce0:	19e2      	adds	r2, r4, r7
 8006ce2:	f040 0301 	orr.w	r3, r0, #1
 8006ce6:	f047 0701 	orr.w	r7, r7, #1
 8006cea:	6067      	str	r7, [r4, #4]
 8006cec:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006cf0:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8006cf4:	6053      	str	r3, [r2, #4]
 8006cf6:	f844 000c 	str.w	r0, [r4, ip]
 8006cfa:	e7e0      	b.n	8006cbe <_malloc_r+0x62>
 8006cfc:	0a7b      	lsrs	r3, r7, #9
 8006cfe:	d02a      	beq.n	8006d56 <_malloc_r+0xfa>
 8006d00:	2b04      	cmp	r3, #4
 8006d02:	d812      	bhi.n	8006d2a <_malloc_r+0xce>
 8006d04:	09bb      	lsrs	r3, r7, #6
 8006d06:	3338      	adds	r3, #56	@ 0x38
 8006d08:	1c5a      	adds	r2, r3, #1
 8006d0a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8006d0e:	f1a2 0c08 	sub.w	ip, r2, #8
 8006d12:	6854      	ldr	r4, [r2, #4]
 8006d14:	4564      	cmp	r4, ip
 8006d16:	d006      	beq.n	8006d26 <_malloc_r+0xca>
 8006d18:	6862      	ldr	r2, [r4, #4]
 8006d1a:	f022 0203 	bic.w	r2, r2, #3
 8006d1e:	1bd0      	subs	r0, r2, r7
 8006d20:	280f      	cmp	r0, #15
 8006d22:	dd1c      	ble.n	8006d5e <_malloc_r+0x102>
 8006d24:	3b01      	subs	r3, #1
 8006d26:	3301      	adds	r3, #1
 8006d28:	e7cf      	b.n	8006cca <_malloc_r+0x6e>
 8006d2a:	2b14      	cmp	r3, #20
 8006d2c:	d801      	bhi.n	8006d32 <_malloc_r+0xd6>
 8006d2e:	335b      	adds	r3, #91	@ 0x5b
 8006d30:	e7ea      	b.n	8006d08 <_malloc_r+0xac>
 8006d32:	2b54      	cmp	r3, #84	@ 0x54
 8006d34:	d802      	bhi.n	8006d3c <_malloc_r+0xe0>
 8006d36:	0b3b      	lsrs	r3, r7, #12
 8006d38:	336e      	adds	r3, #110	@ 0x6e
 8006d3a:	e7e5      	b.n	8006d08 <_malloc_r+0xac>
 8006d3c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 8006d40:	d802      	bhi.n	8006d48 <_malloc_r+0xec>
 8006d42:	0bfb      	lsrs	r3, r7, #15
 8006d44:	3377      	adds	r3, #119	@ 0x77
 8006d46:	e7df      	b.n	8006d08 <_malloc_r+0xac>
 8006d48:	f240 5254 	movw	r2, #1364	@ 0x554
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d804      	bhi.n	8006d5a <_malloc_r+0xfe>
 8006d50:	0cbb      	lsrs	r3, r7, #18
 8006d52:	337c      	adds	r3, #124	@ 0x7c
 8006d54:	e7d8      	b.n	8006d08 <_malloc_r+0xac>
 8006d56:	233f      	movs	r3, #63	@ 0x3f
 8006d58:	e7d6      	b.n	8006d08 <_malloc_r+0xac>
 8006d5a:	237e      	movs	r3, #126	@ 0x7e
 8006d5c:	e7d4      	b.n	8006d08 <_malloc_r+0xac>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	68e1      	ldr	r1, [r4, #12]
 8006d62:	db04      	blt.n	8006d6e <_malloc_r+0x112>
 8006d64:	68a3      	ldr	r3, [r4, #8]
 8006d66:	60d9      	str	r1, [r3, #12]
 8006d68:	608b      	str	r3, [r1, #8]
 8006d6a:	18a3      	adds	r3, r4, r2
 8006d6c:	e7a3      	b.n	8006cb6 <_malloc_r+0x5a>
 8006d6e:	460c      	mov	r4, r1
 8006d70:	e7d0      	b.n	8006d14 <_malloc_r+0xb8>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8006d78:	db07      	blt.n	8006d8a <_malloc_r+0x12e>
 8006d7a:	44a4      	add	ip, r4
 8006d7c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006d80:	f043 0301 	orr.w	r3, r3, #1
 8006d84:	f8cc 3004 	str.w	r3, [ip, #4]
 8006d88:	e799      	b.n	8006cbe <_malloc_r+0x62>
 8006d8a:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8006d8e:	6870      	ldr	r0, [r6, #4]
 8006d90:	f080 8095 	bcs.w	8006ebe <_malloc_r+0x262>
 8006d94:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8006d98:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8006d9c:	f04f 0c01 	mov.w	ip, #1
 8006da0:	3201      	adds	r2, #1
 8006da2:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006da6:	ea4c 0000 	orr.w	r0, ip, r0
 8006daa:	6070      	str	r0, [r6, #4]
 8006dac:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8006db0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8006db4:	3808      	subs	r0, #8
 8006db6:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8006dba:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8006dbe:	f8cc 400c 	str.w	r4, [ip, #12]
 8006dc2:	1098      	asrs	r0, r3, #2
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	4082      	lsls	r2, r0
 8006dc8:	6870      	ldr	r0, [r6, #4]
 8006dca:	4290      	cmp	r0, r2
 8006dcc:	d326      	bcc.n	8006e1c <_malloc_r+0x1c0>
 8006dce:	4210      	tst	r0, r2
 8006dd0:	d106      	bne.n	8006de0 <_malloc_r+0x184>
 8006dd2:	f023 0303 	bic.w	r3, r3, #3
 8006dd6:	0052      	lsls	r2, r2, #1
 8006dd8:	4210      	tst	r0, r2
 8006dda:	f103 0304 	add.w	r3, r3, #4
 8006dde:	d0fa      	beq.n	8006dd6 <_malloc_r+0x17a>
 8006de0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8006de4:	46c1      	mov	r9, r8
 8006de6:	469e      	mov	lr, r3
 8006de8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8006dec:	454c      	cmp	r4, r9
 8006dee:	f040 80b9 	bne.w	8006f64 <_malloc_r+0x308>
 8006df2:	f10e 0e01 	add.w	lr, lr, #1
 8006df6:	f01e 0f03 	tst.w	lr, #3
 8006dfa:	f109 0908 	add.w	r9, r9, #8
 8006dfe:	d1f3      	bne.n	8006de8 <_malloc_r+0x18c>
 8006e00:	0798      	lsls	r0, r3, #30
 8006e02:	f040 80e3 	bne.w	8006fcc <_malloc_r+0x370>
 8006e06:	6873      	ldr	r3, [r6, #4]
 8006e08:	ea23 0302 	bic.w	r3, r3, r2
 8006e0c:	6073      	str	r3, [r6, #4]
 8006e0e:	6870      	ldr	r0, [r6, #4]
 8006e10:	0052      	lsls	r2, r2, #1
 8006e12:	4290      	cmp	r0, r2
 8006e14:	d302      	bcc.n	8006e1c <_malloc_r+0x1c0>
 8006e16:	2a00      	cmp	r2, #0
 8006e18:	f040 80e5 	bne.w	8006fe6 <_malloc_r+0x38a>
 8006e1c:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8006e20:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006e24:	f023 0903 	bic.w	r9, r3, #3
 8006e28:	45b9      	cmp	r9, r7
 8006e2a:	d304      	bcc.n	8006e36 <_malloc_r+0x1da>
 8006e2c:	eba9 0207 	sub.w	r2, r9, r7
 8006e30:	2a0f      	cmp	r2, #15
 8006e32:	f300 8141 	bgt.w	80070b8 <_malloc_r+0x45c>
 8006e36:	4b46      	ldr	r3, [pc, #280]	@ (8006f50 <_malloc_r+0x2f4>)
 8006e38:	6819      	ldr	r1, [r3, #0]
 8006e3a:	3110      	adds	r1, #16
 8006e3c:	4439      	add	r1, r7
 8006e3e:	2008      	movs	r0, #8
 8006e40:	9101      	str	r1, [sp, #4]
 8006e42:	f001 fc8d 	bl	8008760 <sysconf>
 8006e46:	4a43      	ldr	r2, [pc, #268]	@ (8006f54 <_malloc_r+0x2f8>)
 8006e48:	9901      	ldr	r1, [sp, #4]
 8006e4a:	6813      	ldr	r3, [r2, #0]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	bf1f      	itttt	ne
 8006e50:	f101 31ff 	addne.w	r1, r1, #4294967295
 8006e54:	1809      	addne	r1, r1, r0
 8006e56:	4243      	negne	r3, r0
 8006e58:	4019      	andne	r1, r3
 8006e5a:	4680      	mov	r8, r0
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	9101      	str	r1, [sp, #4]
 8006e60:	f001 fc5a 	bl	8008718 <_sbrk_r>
 8006e64:	1c42      	adds	r2, r0, #1
 8006e66:	eb0a 0b09 	add.w	fp, sl, r9
 8006e6a:	4604      	mov	r4, r0
 8006e6c:	f000 80f7 	beq.w	800705e <_malloc_r+0x402>
 8006e70:	4583      	cmp	fp, r0
 8006e72:	9901      	ldr	r1, [sp, #4]
 8006e74:	4a37      	ldr	r2, [pc, #220]	@ (8006f54 <_malloc_r+0x2f8>)
 8006e76:	d902      	bls.n	8006e7e <_malloc_r+0x222>
 8006e78:	45b2      	cmp	sl, r6
 8006e7a:	f040 80f0 	bne.w	800705e <_malloc_r+0x402>
 8006e7e:	4b36      	ldr	r3, [pc, #216]	@ (8006f58 <_malloc_r+0x2fc>)
 8006e80:	6818      	ldr	r0, [r3, #0]
 8006e82:	45a3      	cmp	fp, r4
 8006e84:	eb00 0e01 	add.w	lr, r0, r1
 8006e88:	f8c3 e000 	str.w	lr, [r3]
 8006e8c:	f108 3cff 	add.w	ip, r8, #4294967295
 8006e90:	f040 80ab 	bne.w	8006fea <_malloc_r+0x38e>
 8006e94:	ea1b 0f0c 	tst.w	fp, ip
 8006e98:	f040 80a7 	bne.w	8006fea <_malloc_r+0x38e>
 8006e9c:	68b2      	ldr	r2, [r6, #8]
 8006e9e:	4449      	add	r1, r9
 8006ea0:	f041 0101 	orr.w	r1, r1, #1
 8006ea4:	6051      	str	r1, [r2, #4]
 8006ea6:	4a2d      	ldr	r2, [pc, #180]	@ (8006f5c <_malloc_r+0x300>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	6811      	ldr	r1, [r2, #0]
 8006eac:	428b      	cmp	r3, r1
 8006eae:	bf88      	it	hi
 8006eb0:	6013      	strhi	r3, [r2, #0]
 8006eb2:	4a2b      	ldr	r2, [pc, #172]	@ (8006f60 <_malloc_r+0x304>)
 8006eb4:	6811      	ldr	r1, [r2, #0]
 8006eb6:	428b      	cmp	r3, r1
 8006eb8:	bf88      	it	hi
 8006eba:	6013      	strhi	r3, [r2, #0]
 8006ebc:	e0cf      	b.n	800705e <_malloc_r+0x402>
 8006ebe:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8006ec2:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8006ec6:	d218      	bcs.n	8006efa <_malloc_r+0x29e>
 8006ec8:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006ecc:	3238      	adds	r2, #56	@ 0x38
 8006ece:	f102 0e01 	add.w	lr, r2, #1
 8006ed2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8006ed6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8006eda:	45f0      	cmp	r8, lr
 8006edc:	d12b      	bne.n	8006f36 <_malloc_r+0x2da>
 8006ede:	1092      	asrs	r2, r2, #2
 8006ee0:	f04f 0c01 	mov.w	ip, #1
 8006ee4:	fa0c f202 	lsl.w	r2, ip, r2
 8006ee8:	4302      	orrs	r2, r0
 8006eea:	6072      	str	r2, [r6, #4]
 8006eec:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8006ef0:	f8c8 4008 	str.w	r4, [r8, #8]
 8006ef4:	f8ce 400c 	str.w	r4, [lr, #12]
 8006ef8:	e763      	b.n	8006dc2 <_malloc_r+0x166>
 8006efa:	2a14      	cmp	r2, #20
 8006efc:	d801      	bhi.n	8006f02 <_malloc_r+0x2a6>
 8006efe:	325b      	adds	r2, #91	@ 0x5b
 8006f00:	e7e5      	b.n	8006ece <_malloc_r+0x272>
 8006f02:	2a54      	cmp	r2, #84	@ 0x54
 8006f04:	d803      	bhi.n	8006f0e <_malloc_r+0x2b2>
 8006f06:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8006f0a:	326e      	adds	r2, #110	@ 0x6e
 8006f0c:	e7df      	b.n	8006ece <_malloc_r+0x272>
 8006f0e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8006f12:	d803      	bhi.n	8006f1c <_malloc_r+0x2c0>
 8006f14:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8006f18:	3277      	adds	r2, #119	@ 0x77
 8006f1a:	e7d8      	b.n	8006ece <_malloc_r+0x272>
 8006f1c:	f240 5e54 	movw	lr, #1364	@ 0x554
 8006f20:	4572      	cmp	r2, lr
 8006f22:	bf9a      	itte	ls
 8006f24:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8006f28:	327c      	addls	r2, #124	@ 0x7c
 8006f2a:	227e      	movhi	r2, #126	@ 0x7e
 8006f2c:	e7cf      	b.n	8006ece <_malloc_r+0x272>
 8006f2e:	f8de e008 	ldr.w	lr, [lr, #8]
 8006f32:	45f0      	cmp	r8, lr
 8006f34:	d005      	beq.n	8006f42 <_malloc_r+0x2e6>
 8006f36:	f8de 2004 	ldr.w	r2, [lr, #4]
 8006f3a:	f022 0203 	bic.w	r2, r2, #3
 8006f3e:	4562      	cmp	r2, ip
 8006f40:	d8f5      	bhi.n	8006f2e <_malloc_r+0x2d2>
 8006f42:	f8de 800c 	ldr.w	r8, [lr, #12]
 8006f46:	e7d1      	b.n	8006eec <_malloc_r+0x290>
 8006f48:	2000016c 	.word	0x2000016c
 8006f4c:	20000174 	.word	0x20000174
 8006f50:	200009cc 	.word	0x200009cc
 8006f54:	20000164 	.word	0x20000164
 8006f58:	2000099c 	.word	0x2000099c
 8006f5c:	200009c8 	.word	0x200009c8
 8006f60:	200009c4 	.word	0x200009c4
 8006f64:	6860      	ldr	r0, [r4, #4]
 8006f66:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8006f6a:	f020 0003 	bic.w	r0, r0, #3
 8006f6e:	eba0 0a07 	sub.w	sl, r0, r7
 8006f72:	f1ba 0f0f 	cmp.w	sl, #15
 8006f76:	dd12      	ble.n	8006f9e <_malloc_r+0x342>
 8006f78:	68a3      	ldr	r3, [r4, #8]
 8006f7a:	19e2      	adds	r2, r4, r7
 8006f7c:	f047 0701 	orr.w	r7, r7, #1
 8006f80:	6067      	str	r7, [r4, #4]
 8006f82:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006f86:	f8cc 3008 	str.w	r3, [ip, #8]
 8006f8a:	f04a 0301 	orr.w	r3, sl, #1
 8006f8e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8006f92:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8006f96:	6053      	str	r3, [r2, #4]
 8006f98:	f844 a000 	str.w	sl, [r4, r0]
 8006f9c:	e68f      	b.n	8006cbe <_malloc_r+0x62>
 8006f9e:	f1ba 0f00 	cmp.w	sl, #0
 8006fa2:	db11      	blt.n	8006fc8 <_malloc_r+0x36c>
 8006fa4:	4420      	add	r0, r4
 8006fa6:	6843      	ldr	r3, [r0, #4]
 8006fa8:	f043 0301 	orr.w	r3, r3, #1
 8006fac:	6043      	str	r3, [r0, #4]
 8006fae:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	f8c3 c00c 	str.w	ip, [r3, #12]
 8006fb8:	f8cc 3008 	str.w	r3, [ip, #8]
 8006fbc:	f000 f88e 	bl	80070dc <__malloc_unlock>
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	b003      	add	sp, #12
 8006fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc8:	4664      	mov	r4, ip
 8006fca:	e70f      	b.n	8006dec <_malloc_r+0x190>
 8006fcc:	f858 0908 	ldr.w	r0, [r8], #-8
 8006fd0:	4540      	cmp	r0, r8
 8006fd2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006fd6:	f43f af13 	beq.w	8006e00 <_malloc_r+0x1a4>
 8006fda:	e718      	b.n	8006e0e <_malloc_r+0x1b2>
 8006fdc:	3304      	adds	r3, #4
 8006fde:	0052      	lsls	r2, r2, #1
 8006fe0:	4210      	tst	r0, r2
 8006fe2:	d0fb      	beq.n	8006fdc <_malloc_r+0x380>
 8006fe4:	e6fc      	b.n	8006de0 <_malloc_r+0x184>
 8006fe6:	4673      	mov	r3, lr
 8006fe8:	e7fa      	b.n	8006fe0 <_malloc_r+0x384>
 8006fea:	6810      	ldr	r0, [r2, #0]
 8006fec:	3001      	adds	r0, #1
 8006fee:	bf1b      	ittet	ne
 8006ff0:	eba4 0b0b 	subne.w	fp, r4, fp
 8006ff4:	eb0b 020e 	addne.w	r2, fp, lr
 8006ff8:	6014      	streq	r4, [r2, #0]
 8006ffa:	601a      	strne	r2, [r3, #0]
 8006ffc:	f014 0b07 	ands.w	fp, r4, #7
 8007000:	bf1a      	itte	ne
 8007002:	f1cb 0008 	rsbne	r0, fp, #8
 8007006:	1824      	addne	r4, r4, r0
 8007008:	4658      	moveq	r0, fp
 800700a:	1862      	adds	r2, r4, r1
 800700c:	ea02 010c 	and.w	r1, r2, ip
 8007010:	4480      	add	r8, r0
 8007012:	eba8 0801 	sub.w	r8, r8, r1
 8007016:	ea08 080c 	and.w	r8, r8, ip
 800701a:	4641      	mov	r1, r8
 800701c:	4628      	mov	r0, r5
 800701e:	9201      	str	r2, [sp, #4]
 8007020:	f001 fb7a 	bl	8008718 <_sbrk_r>
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	9a01      	ldr	r2, [sp, #4]
 8007028:	4b28      	ldr	r3, [pc, #160]	@ (80070cc <_malloc_r+0x470>)
 800702a:	d107      	bne.n	800703c <_malloc_r+0x3e0>
 800702c:	f1bb 0f00 	cmp.w	fp, #0
 8007030:	d023      	beq.n	800707a <_malloc_r+0x41e>
 8007032:	f1ab 0008 	sub.w	r0, fp, #8
 8007036:	4410      	add	r0, r2
 8007038:	f04f 0800 	mov.w	r8, #0
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	60b4      	str	r4, [r6, #8]
 8007040:	1b00      	subs	r0, r0, r4
 8007042:	4440      	add	r0, r8
 8007044:	4442      	add	r2, r8
 8007046:	f040 0001 	orr.w	r0, r0, #1
 800704a:	45b2      	cmp	sl, r6
 800704c:	601a      	str	r2, [r3, #0]
 800704e:	6060      	str	r0, [r4, #4]
 8007050:	f43f af29 	beq.w	8006ea6 <_malloc_r+0x24a>
 8007054:	f1b9 0f0f 	cmp.w	r9, #15
 8007058:	d812      	bhi.n	8007080 <_malloc_r+0x424>
 800705a:	2301      	movs	r3, #1
 800705c:	6063      	str	r3, [r4, #4]
 800705e:	68b3      	ldr	r3, [r6, #8]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f023 0303 	bic.w	r3, r3, #3
 8007066:	42bb      	cmp	r3, r7
 8007068:	eba3 0207 	sub.w	r2, r3, r7
 800706c:	d301      	bcc.n	8007072 <_malloc_r+0x416>
 800706e:	2a0f      	cmp	r2, #15
 8007070:	dc22      	bgt.n	80070b8 <_malloc_r+0x45c>
 8007072:	4628      	mov	r0, r5
 8007074:	f000 f832 	bl	80070dc <__malloc_unlock>
 8007078:	e5fc      	b.n	8006c74 <_malloc_r+0x18>
 800707a:	4610      	mov	r0, r2
 800707c:	46d8      	mov	r8, fp
 800707e:	e7dd      	b.n	800703c <_malloc_r+0x3e0>
 8007080:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007084:	f1a9 090c 	sub.w	r9, r9, #12
 8007088:	f029 0907 	bic.w	r9, r9, #7
 800708c:	f002 0201 	and.w	r2, r2, #1
 8007090:	ea42 0209 	orr.w	r2, r2, r9
 8007094:	f8ca 2004 	str.w	r2, [sl, #4]
 8007098:	2105      	movs	r1, #5
 800709a:	eb0a 0209 	add.w	r2, sl, r9
 800709e:	f1b9 0f0f 	cmp.w	r9, #15
 80070a2:	e9c2 1101 	strd	r1, r1, [r2, #4]
 80070a6:	f67f aefe 	bls.w	8006ea6 <_malloc_r+0x24a>
 80070aa:	f10a 0108 	add.w	r1, sl, #8
 80070ae:	4628      	mov	r0, r5
 80070b0:	f7ff fd14 	bl	8006adc <_free_r>
 80070b4:	4b05      	ldr	r3, [pc, #20]	@ (80070cc <_malloc_r+0x470>)
 80070b6:	e6f6      	b.n	8006ea6 <_malloc_r+0x24a>
 80070b8:	68b4      	ldr	r4, [r6, #8]
 80070ba:	f047 0301 	orr.w	r3, r7, #1
 80070be:	4427      	add	r7, r4
 80070c0:	f042 0201 	orr.w	r2, r2, #1
 80070c4:	6063      	str	r3, [r4, #4]
 80070c6:	60b7      	str	r7, [r6, #8]
 80070c8:	607a      	str	r2, [r7, #4]
 80070ca:	e5f8      	b.n	8006cbe <_malloc_r+0x62>
 80070cc:	2000099c 	.word	0x2000099c

080070d0 <__malloc_lock>:
 80070d0:	4801      	ldr	r0, [pc, #4]	@ (80070d8 <__malloc_lock+0x8>)
 80070d2:	f7ff bc9b 	b.w	8006a0c <__retarget_lock_acquire_recursive>
 80070d6:	bf00      	nop
 80070d8:	20000994 	.word	0x20000994

080070dc <__malloc_unlock>:
 80070dc:	4801      	ldr	r0, [pc, #4]	@ (80070e4 <__malloc_unlock+0x8>)
 80070de:	f7ff bc96 	b.w	8006a0e <__retarget_lock_release_recursive>
 80070e2:	bf00      	nop
 80070e4:	20000994 	.word	0x20000994

080070e8 <_svfprintf_r>:
 80070e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ec:	b0d3      	sub	sp, #332	@ 0x14c
 80070ee:	4693      	mov	fp, r2
 80070f0:	9106      	str	r1, [sp, #24]
 80070f2:	461f      	mov	r7, r3
 80070f4:	9003      	str	r0, [sp, #12]
 80070f6:	f001 fb0b 	bl	8008710 <_localeconv_r>
 80070fa:	6803      	ldr	r3, [r0, #0]
 80070fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80070fe:	4618      	mov	r0, r3
 8007100:	f7f9 f866 	bl	80001d0 <strlen>
 8007104:	9b06      	ldr	r3, [sp, #24]
 8007106:	900e      	str	r0, [sp, #56]	@ 0x38
 8007108:	899b      	ldrh	r3, [r3, #12]
 800710a:	061a      	lsls	r2, r3, #24
 800710c:	d514      	bpl.n	8007138 <_svfprintf_r+0x50>
 800710e:	9b06      	ldr	r3, [sp, #24]
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	b98b      	cbnz	r3, 8007138 <_svfprintf_r+0x50>
 8007114:	9803      	ldr	r0, [sp, #12]
 8007116:	2140      	movs	r1, #64	@ 0x40
 8007118:	f7ff fda0 	bl	8006c5c <_malloc_r>
 800711c:	9b06      	ldr	r3, [sp, #24]
 800711e:	6018      	str	r0, [r3, #0]
 8007120:	6118      	str	r0, [r3, #16]
 8007122:	b930      	cbnz	r0, 8007132 <_svfprintf_r+0x4a>
 8007124:	9a03      	ldr	r2, [sp, #12]
 8007126:	230c      	movs	r3, #12
 8007128:	6013      	str	r3, [r2, #0]
 800712a:	f04f 33ff 	mov.w	r3, #4294967295
 800712e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007130:	e1f5      	b.n	800751e <_svfprintf_r+0x436>
 8007132:	9a06      	ldr	r2, [sp, #24]
 8007134:	2340      	movs	r3, #64	@ 0x40
 8007136:	6153      	str	r3, [r2, #20]
 8007138:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8007388 <_svfprintf_r+0x2a0>
 800713c:	2300      	movs	r3, #0
 800713e:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 8007142:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007146:	ac29      	add	r4, sp, #164	@ 0xa4
 8007148:	9426      	str	r4, [sp, #152]	@ 0x98
 800714a:	9304      	str	r3, [sp, #16]
 800714c:	931a      	str	r3, [sp, #104]	@ 0x68
 800714e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007150:	930a      	str	r3, [sp, #40]	@ 0x28
 8007152:	9314      	str	r3, [sp, #80]	@ 0x50
 8007154:	9316      	str	r3, [sp, #88]	@ 0x58
 8007156:	9310      	str	r3, [sp, #64]	@ 0x40
 8007158:	465b      	mov	r3, fp
 800715a:	461d      	mov	r5, r3
 800715c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007160:	b10a      	cbz	r2, 8007166 <_svfprintf_r+0x7e>
 8007162:	2a25      	cmp	r2, #37	@ 0x25
 8007164:	d1f9      	bne.n	800715a <_svfprintf_r+0x72>
 8007166:	ebb5 060b 	subs.w	r6, r5, fp
 800716a:	d00d      	beq.n	8007188 <_svfprintf_r+0xa0>
 800716c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800716e:	4433      	add	r3, r6
 8007170:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007172:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007174:	3301      	adds	r3, #1
 8007176:	2b07      	cmp	r3, #7
 8007178:	e9c4 b600 	strd	fp, r6, [r4]
 800717c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800717e:	dc75      	bgt.n	800726c <_svfprintf_r+0x184>
 8007180:	3408      	adds	r4, #8
 8007182:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007184:	4433      	add	r3, r6
 8007186:	9310      	str	r3, [sp, #64]	@ 0x40
 8007188:	782b      	ldrb	r3, [r5, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	f001 8140 	beq.w	8008410 <_svfprintf_r+0x1328>
 8007190:	2200      	movs	r2, #0
 8007192:	1c6b      	adds	r3, r5, #1
 8007194:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8007198:	f04f 36ff 	mov.w	r6, #4294967295
 800719c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800719e:	4615      	mov	r5, r2
 80071a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071a4:	9207      	str	r2, [sp, #28]
 80071a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071a8:	9b07      	ldr	r3, [sp, #28]
 80071aa:	3b20      	subs	r3, #32
 80071ac:	2b5a      	cmp	r3, #90	@ 0x5a
 80071ae:	f200 859d 	bhi.w	8007cec <_svfprintf_r+0xc04>
 80071b2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80071b6:	009e      	.short	0x009e
 80071b8:	059b059b 	.word	0x059b059b
 80071bc:	059b00a6 	.word	0x059b00a6
 80071c0:	059b059b 	.word	0x059b059b
 80071c4:	059b0086 	.word	0x059b0086
 80071c8:	00a9059b 	.word	0x00a9059b
 80071cc:	059b00b3 	.word	0x059b00b3
 80071d0:	00b500b0 	.word	0x00b500b0
 80071d4:	00d0059b 	.word	0x00d0059b
 80071d8:	00d300d3 	.word	0x00d300d3
 80071dc:	00d300d3 	.word	0x00d300d3
 80071e0:	00d300d3 	.word	0x00d300d3
 80071e4:	00d300d3 	.word	0x00d300d3
 80071e8:	059b00d3 	.word	0x059b00d3
 80071ec:	059b059b 	.word	0x059b059b
 80071f0:	059b059b 	.word	0x059b059b
 80071f4:	059b059b 	.word	0x059b059b
 80071f8:	059b014a 	.word	0x059b014a
 80071fc:	011b0109 	.word	0x011b0109
 8007200:	014a014a 	.word	0x014a014a
 8007204:	059b014a 	.word	0x059b014a
 8007208:	059b059b 	.word	0x059b059b
 800720c:	00e6059b 	.word	0x00e6059b
 8007210:	059b059b 	.word	0x059b059b
 8007214:	059b0494 	.word	0x059b0494
 8007218:	059b059b 	.word	0x059b059b
 800721c:	059b04de 	.word	0x059b04de
 8007220:	059b04fd 	.word	0x059b04fd
 8007224:	0520059b 	.word	0x0520059b
 8007228:	059b059b 	.word	0x059b059b
 800722c:	059b059b 	.word	0x059b059b
 8007230:	059b059b 	.word	0x059b059b
 8007234:	059b059b 	.word	0x059b059b
 8007238:	059b014a 	.word	0x059b014a
 800723c:	011d0109 	.word	0x011d0109
 8007240:	014a014a 	.word	0x014a014a
 8007244:	00ef014a 	.word	0x00ef014a
 8007248:	0103011d 	.word	0x0103011d
 800724c:	00fc059b 	.word	0x00fc059b
 8007250:	0475059b 	.word	0x0475059b
 8007254:	04cc0496 	.word	0x04cc0496
 8007258:	059b0103 	.word	0x059b0103
 800725c:	009c04de 	.word	0x009c04de
 8007260:	059b04ff 	.word	0x059b04ff
 8007264:	0065059b 	.word	0x0065059b
 8007268:	009c059b 	.word	0x009c059b
 800726c:	9906      	ldr	r1, [sp, #24]
 800726e:	9803      	ldr	r0, [sp, #12]
 8007270:	aa26      	add	r2, sp, #152	@ 0x98
 8007272:	f001 f90f 	bl	8008494 <__ssprint_r>
 8007276:	2800      	cmp	r0, #0
 8007278:	f040 814c 	bne.w	8007514 <_svfprintf_r+0x42c>
 800727c:	ac29      	add	r4, sp, #164	@ 0xa4
 800727e:	e780      	b.n	8007182 <_svfprintf_r+0x9a>
 8007280:	4b43      	ldr	r3, [pc, #268]	@ (8007390 <_svfprintf_r+0x2a8>)
 8007282:	931a      	str	r3, [sp, #104]	@ 0x68
 8007284:	f015 0320 	ands.w	r3, r5, #32
 8007288:	f000 84b8 	beq.w	8007bfc <_svfprintf_r+0xb14>
 800728c:	3707      	adds	r7, #7
 800728e:	f027 0307 	bic.w	r3, r7, #7
 8007292:	461a      	mov	r2, r3
 8007294:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8007298:	f852 7b08 	ldr.w	r7, [r2], #8
 800729c:	9208      	str	r2, [sp, #32]
 800729e:	07e8      	lsls	r0, r5, #31
 80072a0:	d50a      	bpl.n	80072b8 <_svfprintf_r+0x1d0>
 80072a2:	ea57 0308 	orrs.w	r3, r7, r8
 80072a6:	d007      	beq.n	80072b8 <_svfprintf_r+0x1d0>
 80072a8:	2330      	movs	r3, #48	@ 0x30
 80072aa:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 80072ae:	9b07      	ldr	r3, [sp, #28]
 80072b0:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 80072b4:	f045 0502 	orr.w	r5, r5, #2
 80072b8:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 80072bc:	2302      	movs	r3, #2
 80072be:	f000 bc1f 	b.w	8007b00 <_svfprintf_r+0xa18>
 80072c2:	9803      	ldr	r0, [sp, #12]
 80072c4:	f001 fa24 	bl	8008710 <_localeconv_r>
 80072c8:	6843      	ldr	r3, [r0, #4]
 80072ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7f8 ff7f 	bl	80001d0 <strlen>
 80072d2:	9014      	str	r0, [sp, #80]	@ 0x50
 80072d4:	9803      	ldr	r0, [sp, #12]
 80072d6:	f001 fa1b 	bl	8008710 <_localeconv_r>
 80072da:	6883      	ldr	r3, [r0, #8]
 80072dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80072de:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80072e0:	b12b      	cbz	r3, 80072ee <_svfprintf_r+0x206>
 80072e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072e4:	b11b      	cbz	r3, 80072ee <_svfprintf_r+0x206>
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	b10b      	cbz	r3, 80072ee <_svfprintf_r+0x206>
 80072ea:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 80072ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072f0:	e756      	b.n	80071a0 <_svfprintf_r+0xb8>
 80072f2:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d1f9      	bne.n	80072ee <_svfprintf_r+0x206>
 80072fa:	2320      	movs	r3, #32
 80072fc:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8007300:	e7f5      	b.n	80072ee <_svfprintf_r+0x206>
 8007302:	f045 0501 	orr.w	r5, r5, #1
 8007306:	e7f2      	b.n	80072ee <_svfprintf_r+0x206>
 8007308:	f857 3b04 	ldr.w	r3, [r7], #4
 800730c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800730e:	2b00      	cmp	r3, #0
 8007310:	daed      	bge.n	80072ee <_svfprintf_r+0x206>
 8007312:	425b      	negs	r3, r3
 8007314:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007316:	f045 0504 	orr.w	r5, r5, #4
 800731a:	e7e8      	b.n	80072ee <_svfprintf_r+0x206>
 800731c:	232b      	movs	r3, #43	@ 0x2b
 800731e:	e7ed      	b.n	80072fc <_svfprintf_r+0x214>
 8007320:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007326:	9207      	str	r2, [sp, #28]
 8007328:	2a2a      	cmp	r2, #42	@ 0x2a
 800732a:	d111      	bne.n	8007350 <_svfprintf_r+0x268>
 800732c:	f857 6b04 	ldr.w	r6, [r7], #4
 8007330:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007332:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 8007336:	e7da      	b.n	80072ee <_svfprintf_r+0x206>
 8007338:	fb01 2606 	mla	r6, r1, r6, r2
 800733c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007340:	9207      	str	r2, [sp, #28]
 8007342:	9a07      	ldr	r2, [sp, #28]
 8007344:	3a30      	subs	r2, #48	@ 0x30
 8007346:	2a09      	cmp	r2, #9
 8007348:	d9f6      	bls.n	8007338 <_svfprintf_r+0x250>
 800734a:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800734e:	e72a      	b.n	80071a6 <_svfprintf_r+0xbe>
 8007350:	2600      	movs	r6, #0
 8007352:	210a      	movs	r1, #10
 8007354:	e7f5      	b.n	8007342 <_svfprintf_r+0x25a>
 8007356:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800735a:	e7c8      	b.n	80072ee <_svfprintf_r+0x206>
 800735c:	2300      	movs	r3, #0
 800735e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007360:	220a      	movs	r2, #10
 8007362:	9b07      	ldr	r3, [sp, #28]
 8007364:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007366:	3b30      	subs	r3, #48	@ 0x30
 8007368:	fb02 3301 	mla	r3, r2, r1, r3
 800736c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800736e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007370:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007374:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007376:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800737a:	2b09      	cmp	r3, #9
 800737c:	9107      	str	r1, [sp, #28]
 800737e:	d9f0      	bls.n	8007362 <_svfprintf_r+0x27a>
 8007380:	e712      	b.n	80071a8 <_svfprintf_r+0xc0>
 8007382:	f045 0508 	orr.w	r5, r5, #8
 8007386:	e7b2      	b.n	80072ee <_svfprintf_r+0x206>
	...
 8007390:	0800afd4 	.word	0x0800afd4
 8007394:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	2b68      	cmp	r3, #104	@ 0x68
 800739a:	bf01      	itttt	eq
 800739c:	9b0b      	ldreq	r3, [sp, #44]	@ 0x2c
 800739e:	3301      	addeq	r3, #1
 80073a0:	930b      	streq	r3, [sp, #44]	@ 0x2c
 80073a2:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 80073a6:	bf18      	it	ne
 80073a8:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 80073ac:	e79f      	b.n	80072ee <_svfprintf_r+0x206>
 80073ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	2b6c      	cmp	r3, #108	@ 0x6c
 80073b4:	d105      	bne.n	80073c2 <_svfprintf_r+0x2da>
 80073b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073b8:	3301      	adds	r3, #1
 80073ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073bc:	f045 0520 	orr.w	r5, r5, #32
 80073c0:	e795      	b.n	80072ee <_svfprintf_r+0x206>
 80073c2:	f045 0510 	orr.w	r5, r5, #16
 80073c6:	e792      	b.n	80072ee <_svfprintf_r+0x206>
 80073c8:	463a      	mov	r2, r7
 80073ca:	f852 3b04 	ldr.w	r3, [r2], #4
 80073ce:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 80073d2:	2300      	movs	r3, #0
 80073d4:	9208      	str	r2, [sp, #32]
 80073d6:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80073da:	469a      	mov	sl, r3
 80073dc:	2601      	movs	r6, #1
 80073de:	4699      	mov	r9, r3
 80073e0:	4698      	mov	r8, r3
 80073e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80073e4:	461f      	mov	r7, r3
 80073e6:	f10d 0be4 	add.w	fp, sp, #228	@ 0xe4
 80073ea:	e1b4      	b.n	8007756 <_svfprintf_r+0x66e>
 80073ec:	f045 0510 	orr.w	r5, r5, #16
 80073f0:	06ab      	lsls	r3, r5, #26
 80073f2:	d514      	bpl.n	800741e <_svfprintf_r+0x336>
 80073f4:	3707      	adds	r7, #7
 80073f6:	f027 0307 	bic.w	r3, r7, #7
 80073fa:	461a      	mov	r2, r3
 80073fc:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8007400:	f852 7b08 	ldr.w	r7, [r2], #8
 8007404:	9208      	str	r2, [sp, #32]
 8007406:	f1b8 0f00 	cmp.w	r8, #0
 800740a:	da06      	bge.n	800741a <_svfprintf_r+0x332>
 800740c:	427f      	negs	r7, r7
 800740e:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8007412:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 8007416:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800741a:	2301      	movs	r3, #1
 800741c:	e373      	b.n	8007b06 <_svfprintf_r+0xa1e>
 800741e:	463a      	mov	r2, r7
 8007420:	06ef      	lsls	r7, r5, #27
 8007422:	f852 3b04 	ldr.w	r3, [r2], #4
 8007426:	9208      	str	r2, [sp, #32]
 8007428:	d503      	bpl.n	8007432 <_svfprintf_r+0x34a>
 800742a:	461f      	mov	r7, r3
 800742c:	ea4f 78e3 	mov.w	r8, r3, asr #31
 8007430:	e7e9      	b.n	8007406 <_svfprintf_r+0x31e>
 8007432:	0668      	lsls	r0, r5, #25
 8007434:	d503      	bpl.n	800743e <_svfprintf_r+0x356>
 8007436:	b21f      	sxth	r7, r3
 8007438:	f343 38c0 	sbfx	r8, r3, #15, #1
 800743c:	e7e3      	b.n	8007406 <_svfprintf_r+0x31e>
 800743e:	05a9      	lsls	r1, r5, #22
 8007440:	d5f3      	bpl.n	800742a <_svfprintf_r+0x342>
 8007442:	b25f      	sxtb	r7, r3
 8007444:	f343 18c0 	sbfx	r8, r3, #7, #1
 8007448:	e7dd      	b.n	8007406 <_svfprintf_r+0x31e>
 800744a:	3707      	adds	r7, #7
 800744c:	f027 0307 	bic.w	r3, r7, #7
 8007450:	ecb3 7b02 	vldmia	r3!, {d7}
 8007454:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007458:	9308      	str	r3, [sp, #32]
 800745a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800745c:	9318      	str	r3, [sp, #96]	@ 0x60
 800745e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007460:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007464:	9319      	str	r3, [sp, #100]	@ 0x64
 8007466:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800746a:	4b6e      	ldr	r3, [pc, #440]	@ (8007624 <_svfprintf_r+0x53c>)
 800746c:	f04f 32ff 	mov.w	r2, #4294967295
 8007470:	f7f9 fb5c 	bl	8000b2c <__aeabi_dcmpun>
 8007474:	bb00      	cbnz	r0, 80074b8 <_svfprintf_r+0x3d0>
 8007476:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 800747a:	4b6a      	ldr	r3, [pc, #424]	@ (8007624 <_svfprintf_r+0x53c>)
 800747c:	f04f 32ff 	mov.w	r2, #4294967295
 8007480:	f7f9 fb36 	bl	8000af0 <__aeabi_dcmple>
 8007484:	b9c0      	cbnz	r0, 80074b8 <_svfprintf_r+0x3d0>
 8007486:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800748a:	2200      	movs	r2, #0
 800748c:	2300      	movs	r3, #0
 800748e:	f7f9 fb25 	bl	8000adc <__aeabi_dcmplt>
 8007492:	b110      	cbz	r0, 800749a <_svfprintf_r+0x3b2>
 8007494:	232d      	movs	r3, #45	@ 0x2d
 8007496:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800749a:	4a63      	ldr	r2, [pc, #396]	@ (8007628 <_svfprintf_r+0x540>)
 800749c:	4b63      	ldr	r3, [pc, #396]	@ (800762c <_svfprintf_r+0x544>)
 800749e:	9907      	ldr	r1, [sp, #28]
 80074a0:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 80074a4:	2947      	cmp	r1, #71	@ 0x47
 80074a6:	bfcc      	ite	gt
 80074a8:	4693      	movgt	fp, r2
 80074aa:	469b      	movle	fp, r3
 80074ac:	f04f 0a00 	mov.w	sl, #0
 80074b0:	2603      	movs	r6, #3
 80074b2:	46d1      	mov	r9, sl
 80074b4:	f000 bfe3 	b.w	800847e <_svfprintf_r+0x1396>
 80074b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80074bc:	4610      	mov	r0, r2
 80074be:	4619      	mov	r1, r3
 80074c0:	f7f9 fb34 	bl	8000b2c <__aeabi_dcmpun>
 80074c4:	4682      	mov	sl, r0
 80074c6:	b140      	cbz	r0, 80074da <_svfprintf_r+0x3f2>
 80074c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074ca:	4a59      	ldr	r2, [pc, #356]	@ (8007630 <_svfprintf_r+0x548>)
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	bfbc      	itt	lt
 80074d0:	232d      	movlt	r3, #45	@ 0x2d
 80074d2:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 80074d6:	4b57      	ldr	r3, [pc, #348]	@ (8007634 <_svfprintf_r+0x54c>)
 80074d8:	e7e1      	b.n	800749e <_svfprintf_r+0x3b6>
 80074da:	9b07      	ldr	r3, [sp, #28]
 80074dc:	2b61      	cmp	r3, #97	@ 0x61
 80074de:	d022      	beq.n	8007526 <_svfprintf_r+0x43e>
 80074e0:	2b41      	cmp	r3, #65	@ 0x41
 80074e2:	d122      	bne.n	800752a <_svfprintf_r+0x442>
 80074e4:	2358      	movs	r3, #88	@ 0x58
 80074e6:	2230      	movs	r2, #48	@ 0x30
 80074e8:	2e63      	cmp	r6, #99	@ 0x63
 80074ea:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 80074ee:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 80074f2:	f045 0502 	orr.w	r5, r5, #2
 80074f6:	f340 8081 	ble.w	80075fc <_svfprintf_r+0x514>
 80074fa:	9803      	ldr	r0, [sp, #12]
 80074fc:	1c71      	adds	r1, r6, #1
 80074fe:	f7ff fbad 	bl	8006c5c <_malloc_r>
 8007502:	4683      	mov	fp, r0
 8007504:	2800      	cmp	r0, #0
 8007506:	d17e      	bne.n	8007606 <_svfprintf_r+0x51e>
 8007508:	9b06      	ldr	r3, [sp, #24]
 800750a:	9a06      	ldr	r2, [sp, #24]
 800750c:	899b      	ldrh	r3, [r3, #12]
 800750e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007512:	8193      	strh	r3, [r2, #12]
 8007514:	9b06      	ldr	r3, [sp, #24]
 8007516:	899b      	ldrh	r3, [r3, #12]
 8007518:	065b      	lsls	r3, r3, #25
 800751a:	f53f ae06 	bmi.w	800712a <_svfprintf_r+0x42>
 800751e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007520:	b053      	add	sp, #332	@ 0x14c
 8007522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007526:	2378      	movs	r3, #120	@ 0x78
 8007528:	e7dd      	b.n	80074e6 <_svfprintf_r+0x3fe>
 800752a:	1c72      	adds	r2, r6, #1
 800752c:	d06d      	beq.n	800760a <_svfprintf_r+0x522>
 800752e:	9b07      	ldr	r3, [sp, #28]
 8007530:	f023 0320 	bic.w	r3, r3, #32
 8007534:	2b47      	cmp	r3, #71	@ 0x47
 8007536:	d101      	bne.n	800753c <_svfprintf_r+0x454>
 8007538:	2e00      	cmp	r6, #0
 800753a:	d068      	beq.n	800760e <_svfprintf_r+0x526>
 800753c:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8007540:	9311      	str	r3, [sp, #68]	@ 0x44
 8007542:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007544:	2b00      	cmp	r3, #0
 8007546:	da65      	bge.n	8007614 <_svfprintf_r+0x52c>
 8007548:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800754a:	9312      	str	r3, [sp, #72]	@ 0x48
 800754c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800754e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007552:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007554:	232d      	movs	r3, #45	@ 0x2d
 8007556:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007558:	9b07      	ldr	r3, [sp, #28]
 800755a:	f023 0820 	bic.w	r8, r3, #32
 800755e:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
 8007562:	f040 81d9 	bne.w	8007918 <_svfprintf_r+0x830>
 8007566:	a820      	add	r0, sp, #128	@ 0x80
 8007568:	ed9d 0b12 	vldr	d0, [sp, #72]	@ 0x48
 800756c:	f001 f904 	bl	8008778 <frexp>
 8007570:	2200      	movs	r2, #0
 8007572:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007576:	ec51 0b10 	vmov	r0, r1, d0
 800757a:	f7f9 f83d 	bl	80005f8 <__aeabi_dmul>
 800757e:	4602      	mov	r2, r0
 8007580:	460b      	mov	r3, r1
 8007582:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007586:	2200      	movs	r2, #0
 8007588:	2300      	movs	r3, #0
 800758a:	f7f9 fa9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800758e:	b108      	cbz	r0, 8007594 <_svfprintf_r+0x4ac>
 8007590:	2301      	movs	r3, #1
 8007592:	9320      	str	r3, [sp, #128]	@ 0x80
 8007594:	4a28      	ldr	r2, [pc, #160]	@ (8007638 <_svfprintf_r+0x550>)
 8007596:	4b29      	ldr	r3, [pc, #164]	@ (800763c <_svfprintf_r+0x554>)
 8007598:	9907      	ldr	r1, [sp, #28]
 800759a:	2961      	cmp	r1, #97	@ 0x61
 800759c:	bf08      	it	eq
 800759e:	461a      	moveq	r2, r3
 80075a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80075a2:	3e01      	subs	r6, #1
 80075a4:	465f      	mov	r7, fp
 80075a6:	4b26      	ldr	r3, [pc, #152]	@ (8007640 <_svfprintf_r+0x558>)
 80075a8:	2200      	movs	r2, #0
 80075aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075ae:	f7f9 f823 	bl	80005f8 <__aeabi_dmul>
 80075b2:	4680      	mov	r8, r0
 80075b4:	4689      	mov	r9, r1
 80075b6:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80075ba:	f7f9 facd 	bl	8000b58 <__aeabi_d2iz>
 80075be:	4680      	mov	r8, r0
 80075c0:	f7f8 ffb0 	bl	8000524 <__aeabi_i2d>
 80075c4:	4602      	mov	r2, r0
 80075c6:	460b      	mov	r3, r1
 80075c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075cc:	f7f8 fe5c 	bl	8000288 <__aeabi_dsub>
 80075d0:	460b      	mov	r3, r1
 80075d2:	4602      	mov	r2, r0
 80075d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075da:	f813 3008 	ldrb.w	r3, [r3, r8]
 80075de:	f807 3b01 	strb.w	r3, [r7], #1
 80075e2:	1c73      	adds	r3, r6, #1
 80075e4:	d02e      	beq.n	8007644 <_svfprintf_r+0x55c>
 80075e6:	2200      	movs	r2, #0
 80075e8:	2300      	movs	r3, #0
 80075ea:	f106 38ff 	add.w	r8, r6, #4294967295
 80075ee:	f7f9 fa6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80075f2:	b1a8      	cbz	r0, 8007620 <_svfprintf_r+0x538>
 80075f4:	463b      	mov	r3, r7
 80075f6:	19b9      	adds	r1, r7, r6
 80075f8:	2030      	movs	r0, #48	@ 0x30
 80075fa:	e184      	b.n	8007906 <_svfprintf_r+0x81e>
 80075fc:	f04f 0a00 	mov.w	sl, #0
 8007600:	f10d 0be4 	add.w	fp, sp, #228	@ 0xe4
 8007604:	e79a      	b.n	800753c <_svfprintf_r+0x454>
 8007606:	4682      	mov	sl, r0
 8007608:	e798      	b.n	800753c <_svfprintf_r+0x454>
 800760a:	2606      	movs	r6, #6
 800760c:	e796      	b.n	800753c <_svfprintf_r+0x454>
 800760e:	46b2      	mov	sl, r6
 8007610:	2601      	movs	r6, #1
 8007612:	e793      	b.n	800753c <_svfprintf_r+0x454>
 8007614:	ed9d 7b0c 	vldr	d7, [sp, #48]	@ 0x30
 8007618:	2300      	movs	r3, #0
 800761a:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 800761e:	e79a      	b.n	8007556 <_svfprintf_r+0x46e>
 8007620:	4646      	mov	r6, r8
 8007622:	e7c0      	b.n	80075a6 <_svfprintf_r+0x4be>
 8007624:	7fefffff 	.word	0x7fefffff
 8007628:	0800afc8 	.word	0x0800afc8
 800762c:	0800afc4 	.word	0x0800afc4
 8007630:	0800afd0 	.word	0x0800afd0
 8007634:	0800afcc 	.word	0x0800afcc
 8007638:	0800afe5 	.word	0x0800afe5
 800763c:	0800afd4 	.word	0x0800afd4
 8007640:	40300000 	.word	0x40300000
 8007644:	4baa      	ldr	r3, [pc, #680]	@ (80078f0 <_svfprintf_r+0x808>)
 8007646:	2200      	movs	r2, #0
 8007648:	f7f9 fa66 	bl	8000b18 <__aeabi_dcmpgt>
 800764c:	b950      	cbnz	r0, 8007664 <_svfprintf_r+0x57c>
 800764e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007652:	4ba7      	ldr	r3, [pc, #668]	@ (80078f0 <_svfprintf_r+0x808>)
 8007654:	2200      	movs	r2, #0
 8007656:	f7f9 fa37 	bl	8000ac8 <__aeabi_dcmpeq>
 800765a:	2800      	cmp	r0, #0
 800765c:	d0ca      	beq.n	80075f4 <_svfprintf_r+0x50c>
 800765e:	f018 0f01 	tst.w	r8, #1
 8007662:	d0c7      	beq.n	80075f4 <_svfprintf_r+0x50c>
 8007664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007666:	9724      	str	r7, [sp, #144]	@ 0x90
 8007668:	7bd9      	ldrb	r1, [r3, #15]
 800766a:	2030      	movs	r0, #48	@ 0x30
 800766c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800766e:	1e53      	subs	r3, r2, #1
 8007670:	9324      	str	r3, [sp, #144]	@ 0x90
 8007672:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007676:	428b      	cmp	r3, r1
 8007678:	f000 8140 	beq.w	80078fc <_svfprintf_r+0x814>
 800767c:	2b39      	cmp	r3, #57	@ 0x39
 800767e:	bf0b      	itete	eq
 8007680:	9b09      	ldreq	r3, [sp, #36]	@ 0x24
 8007682:	3301      	addne	r3, #1
 8007684:	7a9b      	ldrbeq	r3, [r3, #10]
 8007686:	b2db      	uxtbne	r3, r3
 8007688:	f802 3c01 	strb.w	r3, [r2, #-1]
 800768c:	eba7 030b 	sub.w	r3, r7, fp
 8007690:	9304      	str	r3, [sp, #16]
 8007692:	9907      	ldr	r1, [sp, #28]
 8007694:	f89d 201c 	ldrb.w	r2, [sp, #28]
 8007698:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800769a:	f021 0120 	bic.w	r1, r1, #32
 800769e:	2941      	cmp	r1, #65	@ 0x41
 80076a0:	bf08      	it	eq
 80076a2:	320f      	addeq	r2, #15
 80076a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80076a8:	bf06      	itte	eq
 80076aa:	b2d2      	uxtbeq	r2, r2
 80076ac:	2101      	moveq	r1, #1
 80076ae:	2100      	movne	r1, #0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	9320      	str	r3, [sp, #128]	@ 0x80
 80076b4:	bfb8      	it	lt
 80076b6:	f1c0 0301 	rsblt	r3, r0, #1
 80076ba:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 80076be:	bfb4      	ite	lt
 80076c0:	222d      	movlt	r2, #45	@ 0x2d
 80076c2:	222b      	movge	r2, #43	@ 0x2b
 80076c4:	2b09      	cmp	r3, #9
 80076c6:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 80076ca:	f340 8192 	ble.w	80079f2 <_svfprintf_r+0x90a>
 80076ce:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 80076d2:	270a      	movs	r7, #10
 80076d4:	4602      	mov	r2, r0
 80076d6:	fbb3 f6f7 	udiv	r6, r3, r7
 80076da:	fb07 3116 	mls	r1, r7, r6, r3
 80076de:	3130      	adds	r1, #48	@ 0x30
 80076e0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80076e4:	4619      	mov	r1, r3
 80076e6:	2963      	cmp	r1, #99	@ 0x63
 80076e8:	f100 30ff 	add.w	r0, r0, #4294967295
 80076ec:	4633      	mov	r3, r6
 80076ee:	dcf1      	bgt.n	80076d4 <_svfprintf_r+0x5ec>
 80076f0:	3330      	adds	r3, #48	@ 0x30
 80076f2:	1e91      	subs	r1, r2, #2
 80076f4:	f800 3c01 	strb.w	r3, [r0, #-1]
 80076f8:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 80076fc:	460b      	mov	r3, r1
 80076fe:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8007702:	4283      	cmp	r3, r0
 8007704:	f0c0 8170 	bcc.w	80079e8 <_svfprintf_r+0x900>
 8007708:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 800770c:	1a9b      	subs	r3, r3, r2
 800770e:	4281      	cmp	r1, r0
 8007710:	bf88      	it	hi
 8007712:	2300      	movhi	r3, #0
 8007714:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8007718:	441a      	add	r2, r3
 800771a:	ab22      	add	r3, sp, #136	@ 0x88
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007720:	9b04      	ldr	r3, [sp, #16]
 8007722:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007724:	2b01      	cmp	r3, #1
 8007726:	eb03 0602 	add.w	r6, r3, r2
 800772a:	dc01      	bgt.n	8007730 <_svfprintf_r+0x648>
 800772c:	07e8      	lsls	r0, r5, #31
 800772e:	d501      	bpl.n	8007734 <_svfprintf_r+0x64c>
 8007730:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007732:	441e      	add	r6, r3
 8007734:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8007738:	f04f 0800 	mov.w	r8, #0
 800773c:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8007740:	9311      	str	r3, [sp, #68]	@ 0x44
 8007742:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8007746:	4647      	mov	r7, r8
 8007748:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800774a:	2b00      	cmp	r3, #0
 800774c:	f040 81a4 	bne.w	8007a98 <_svfprintf_r+0x9b0>
 8007750:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8007752:	f04f 0900 	mov.w	r9, #0
 8007756:	45b1      	cmp	r9, r6
 8007758:	464b      	mov	r3, r9
 800775a:	bfb8      	it	lt
 800775c:	4633      	movlt	r3, r6
 800775e:	9311      	str	r3, [sp, #68]	@ 0x44
 8007760:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8007764:	b113      	cbz	r3, 800776c <_svfprintf_r+0x684>
 8007766:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007768:	3301      	adds	r3, #1
 800776a:	9311      	str	r3, [sp, #68]	@ 0x44
 800776c:	f015 0302 	ands.w	r3, r5, #2
 8007770:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007772:	bf1e      	ittt	ne
 8007774:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 8007776:	3302      	addne	r3, #2
 8007778:	9311      	strne	r3, [sp, #68]	@ 0x44
 800777a:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800777e:	931c      	str	r3, [sp, #112]	@ 0x70
 8007780:	d120      	bne.n	80077c4 <_svfprintf_r+0x6dc>
 8007782:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007784:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007786:	1a9b      	subs	r3, r3, r2
 8007788:	2b00      	cmp	r3, #0
 800778a:	dd1b      	ble.n	80077c4 <_svfprintf_r+0x6dc>
 800778c:	e9dd 2c27 	ldrd	r2, ip, [sp, #156]	@ 0x9c
 8007790:	4958      	ldr	r1, [pc, #352]	@ (80078f4 <_svfprintf_r+0x80c>)
 8007792:	6021      	str	r1, [r4, #0]
 8007794:	2b10      	cmp	r3, #16
 8007796:	f102 0201 	add.w	r2, r2, #1
 800779a:	f104 0008 	add.w	r0, r4, #8
 800779e:	f300 82b1 	bgt.w	8007d04 <_svfprintf_r+0xc1c>
 80077a2:	eb0c 0103 	add.w	r1, ip, r3
 80077a6:	2a07      	cmp	r2, #7
 80077a8:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 80077ac:	6063      	str	r3, [r4, #4]
 80077ae:	f340 82be 	ble.w	8007d2e <_svfprintf_r+0xc46>
 80077b2:	9906      	ldr	r1, [sp, #24]
 80077b4:	9803      	ldr	r0, [sp, #12]
 80077b6:	aa26      	add	r2, sp, #152	@ 0x98
 80077b8:	f000 fe6c 	bl	8008494 <__ssprint_r>
 80077bc:	2800      	cmp	r0, #0
 80077be:	f040 8605 	bne.w	80083cc <_svfprintf_r+0x12e4>
 80077c2:	ac29      	add	r4, sp, #164	@ 0xa4
 80077c4:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 80077c8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80077ca:	b16a      	cbz	r2, 80077e8 <_svfprintf_r+0x700>
 80077cc:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 80077d0:	6022      	str	r2, [r4, #0]
 80077d2:	2201      	movs	r2, #1
 80077d4:	4413      	add	r3, r2
 80077d6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80077d8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80077da:	6062      	str	r2, [r4, #4]
 80077dc:	4413      	add	r3, r2
 80077de:	2b07      	cmp	r3, #7
 80077e0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80077e2:	f300 82a6 	bgt.w	8007d32 <_svfprintf_r+0xc4a>
 80077e6:	3408      	adds	r4, #8
 80077e8:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80077ea:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80077ec:	b162      	cbz	r2, 8007808 <_svfprintf_r+0x720>
 80077ee:	aa1f      	add	r2, sp, #124	@ 0x7c
 80077f0:	6022      	str	r2, [r4, #0]
 80077f2:	2202      	movs	r2, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80077f8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80077fa:	6062      	str	r2, [r4, #4]
 80077fc:	3301      	adds	r3, #1
 80077fe:	2b07      	cmp	r3, #7
 8007800:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007802:	f300 82a0 	bgt.w	8007d46 <_svfprintf_r+0xc5e>
 8007806:	3408      	adds	r4, #8
 8007808:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800780a:	2b80      	cmp	r3, #128	@ 0x80
 800780c:	d120      	bne.n	8007850 <_svfprintf_r+0x768>
 800780e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007810:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007812:	1a9b      	subs	r3, r3, r2
 8007814:	2b00      	cmp	r3, #0
 8007816:	dd1b      	ble.n	8007850 <_svfprintf_r+0x768>
 8007818:	e9dd 2c27 	ldrd	r2, ip, [sp, #156]	@ 0x9c
 800781c:	4936      	ldr	r1, [pc, #216]	@ (80078f8 <_svfprintf_r+0x810>)
 800781e:	6021      	str	r1, [r4, #0]
 8007820:	2b10      	cmp	r3, #16
 8007822:	f102 0201 	add.w	r2, r2, #1
 8007826:	f104 0008 	add.w	r0, r4, #8
 800782a:	f300 8296 	bgt.w	8007d5a <_svfprintf_r+0xc72>
 800782e:	eb0c 0103 	add.w	r1, ip, r3
 8007832:	2a07      	cmp	r2, #7
 8007834:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 8007838:	6063      	str	r3, [r4, #4]
 800783a:	f340 82a3 	ble.w	8007d84 <_svfprintf_r+0xc9c>
 800783e:	9906      	ldr	r1, [sp, #24]
 8007840:	9803      	ldr	r0, [sp, #12]
 8007842:	aa26      	add	r2, sp, #152	@ 0x98
 8007844:	f000 fe26 	bl	8008494 <__ssprint_r>
 8007848:	2800      	cmp	r0, #0
 800784a:	f040 85bf 	bne.w	80083cc <_svfprintf_r+0x12e4>
 800784e:	ac29      	add	r4, sp, #164	@ 0xa4
 8007850:	eba9 0906 	sub.w	r9, r9, r6
 8007854:	f1b9 0f00 	cmp.w	r9, #0
 8007858:	dd1c      	ble.n	8007894 <_svfprintf_r+0x7ac>
 800785a:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800785e:	4826      	ldr	r0, [pc, #152]	@ (80078f8 <_svfprintf_r+0x810>)
 8007860:	6020      	str	r0, [r4, #0]
 8007862:	f1b9 0f10 	cmp.w	r9, #16
 8007866:	f102 0201 	add.w	r2, r2, #1
 800786a:	f104 0108 	add.w	r1, r4, #8
 800786e:	f300 828b 	bgt.w	8007d88 <_svfprintf_r+0xca0>
 8007872:	444b      	add	r3, r9
 8007874:	2a07      	cmp	r2, #7
 8007876:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800787a:	f8c4 9004 	str.w	r9, [r4, #4]
 800787e:	f340 8297 	ble.w	8007db0 <_svfprintf_r+0xcc8>
 8007882:	9906      	ldr	r1, [sp, #24]
 8007884:	9803      	ldr	r0, [sp, #12]
 8007886:	aa26      	add	r2, sp, #152	@ 0x98
 8007888:	f000 fe04 	bl	8008494 <__ssprint_r>
 800788c:	2800      	cmp	r0, #0
 800788e:	f040 859d 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007892:	ac29      	add	r4, sp, #164	@ 0xa4
 8007894:	05eb      	lsls	r3, r5, #23
 8007896:	f8dd 90a0 	ldr.w	r9, [sp, #160]	@ 0xa0
 800789a:	f100 828f 	bmi.w	8007dbc <_svfprintf_r+0xcd4>
 800789e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80078a0:	3301      	adds	r3, #1
 80078a2:	e9c4 b600 	strd	fp, r6, [r4]
 80078a6:	2b07      	cmp	r3, #7
 80078a8:	444e      	add	r6, r9
 80078aa:	9628      	str	r6, [sp, #160]	@ 0xa0
 80078ac:	9327      	str	r3, [sp, #156]	@ 0x9c
 80078ae:	f300 82ca 	bgt.w	8007e46 <_svfprintf_r+0xd5e>
 80078b2:	3408      	adds	r4, #8
 80078b4:	076a      	lsls	r2, r5, #29
 80078b6:	f100 856b 	bmi.w	8008390 <_svfprintf_r+0x12a8>
 80078ba:	e9dd 230f 	ldrd	r2, r3, [sp, #60]	@ 0x3c
 80078be:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80078c0:	428a      	cmp	r2, r1
 80078c2:	bfac      	ite	ge
 80078c4:	189b      	addge	r3, r3, r2
 80078c6:	185b      	addlt	r3, r3, r1
 80078c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80078ca:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80078cc:	b13b      	cbz	r3, 80078de <_svfprintf_r+0x7f6>
 80078ce:	9906      	ldr	r1, [sp, #24]
 80078d0:	9803      	ldr	r0, [sp, #12]
 80078d2:	aa26      	add	r2, sp, #152	@ 0x98
 80078d4:	f000 fdde 	bl	8008494 <__ssprint_r>
 80078d8:	2800      	cmp	r0, #0
 80078da:	f040 8577 	bne.w	80083cc <_svfprintf_r+0x12e4>
 80078de:	2300      	movs	r3, #0
 80078e0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80078e2:	f1ba 0f00 	cmp.w	sl, #0
 80078e6:	f040 858d 	bne.w	8008404 <_svfprintf_r+0x131c>
 80078ea:	9f08      	ldr	r7, [sp, #32]
 80078ec:	ac29      	add	r4, sp, #164	@ 0xa4
 80078ee:	e0e0      	b.n	8007ab2 <_svfprintf_r+0x9ca>
 80078f0:	3fe00000 	.word	0x3fe00000
 80078f4:	0800b11d 	.word	0x0800b11d
 80078f8:	0800b10d 	.word	0x0800b10d
 80078fc:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007900:	e6b4      	b.n	800766c <_svfprintf_r+0x584>
 8007902:	f803 0b01 	strb.w	r0, [r3], #1
 8007906:	1aca      	subs	r2, r1, r3
 8007908:	2a00      	cmp	r2, #0
 800790a:	dafa      	bge.n	8007902 <_svfprintf_r+0x81a>
 800790c:	1c73      	adds	r3, r6, #1
 800790e:	3601      	adds	r6, #1
 8007910:	bfb8      	it	lt
 8007912:	2300      	movlt	r3, #0
 8007914:	441f      	add	r7, r3
 8007916:	e6b9      	b.n	800768c <_svfprintf_r+0x5a4>
 8007918:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800791c:	d005      	beq.n	800792a <_svfprintf_r+0x842>
 800791e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007922:	d12f      	bne.n	8007984 <_svfprintf_r+0x89c>
 8007924:	1c77      	adds	r7, r6, #1
 8007926:	2102      	movs	r1, #2
 8007928:	e001      	b.n	800792e <_svfprintf_r+0x846>
 800792a:	4637      	mov	r7, r6
 800792c:	2103      	movs	r1, #3
 800792e:	ab24      	add	r3, sp, #144	@ 0x90
 8007930:	9301      	str	r3, [sp, #4]
 8007932:	ab21      	add	r3, sp, #132	@ 0x84
 8007934:	9300      	str	r3, [sp, #0]
 8007936:	ed9d 0b12 	vldr	d0, [sp, #72]	@ 0x48
 800793a:	9803      	ldr	r0, [sp, #12]
 800793c:	ab20      	add	r3, sp, #128	@ 0x80
 800793e:	463a      	mov	r2, r7
 8007940:	f001 f816 	bl	8008970 <_dtoa_r>
 8007944:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007948:	4683      	mov	fp, r0
 800794a:	d130      	bne.n	80079ae <_svfprintf_r+0x8c6>
 800794c:	07ea      	lsls	r2, r5, #31
 800794e:	d41b      	bmi.n	8007988 <_svfprintf_r+0x8a0>
 8007950:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007952:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8007954:	eba3 030b 	sub.w	r3, r3, fp
 8007958:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800795c:	9304      	str	r3, [sp, #16]
 800795e:	d03b      	beq.n	80079d8 <_svfprintf_r+0x8f0>
 8007960:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007964:	f47f ae95 	bne.w	8007692 <_svfprintf_r+0x5aa>
 8007968:	f005 0301 	and.w	r3, r5, #1
 800796c:	2f00      	cmp	r7, #0
 800796e:	ea43 0306 	orr.w	r3, r3, r6
 8007972:	dd58      	ble.n	8007a26 <_svfprintf_r+0x93e>
 8007974:	2b00      	cmp	r3, #0
 8007976:	d060      	beq.n	8007a3a <_svfprintf_r+0x952>
 8007978:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800797a:	18fb      	adds	r3, r7, r3
 800797c:	441e      	add	r6, r3
 800797e:	2366      	movs	r3, #102	@ 0x66
 8007980:	9307      	str	r3, [sp, #28]
 8007982:	e05f      	b.n	8007a44 <_svfprintf_r+0x95c>
 8007984:	4637      	mov	r7, r6
 8007986:	e7ce      	b.n	8007926 <_svfprintf_r+0x83e>
 8007988:	eb00 0907 	add.w	r9, r0, r7
 800798c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
 8007990:	2200      	movs	r2, #0
 8007992:	2300      	movs	r3, #0
 8007994:	f7f9 f898 	bl	8000ac8 <__aeabi_dcmpeq>
 8007998:	b108      	cbz	r0, 800799e <_svfprintf_r+0x8b6>
 800799a:	f8cd 9090 	str.w	r9, [sp, #144]	@ 0x90
 800799e:	2230      	movs	r2, #48	@ 0x30
 80079a0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80079a2:	4599      	cmp	r9, r3
 80079a4:	d9d4      	bls.n	8007950 <_svfprintf_r+0x868>
 80079a6:	1c59      	adds	r1, r3, #1
 80079a8:	9124      	str	r1, [sp, #144]	@ 0x90
 80079aa:	701a      	strb	r2, [r3, #0]
 80079ac:	e7f8      	b.n	80079a0 <_svfprintf_r+0x8b8>
 80079ae:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079b2:	eb00 0907 	add.w	r9, r0, r7
 80079b6:	d1e9      	bne.n	800798c <_svfprintf_r+0x8a4>
 80079b8:	7803      	ldrb	r3, [r0, #0]
 80079ba:	2b30      	cmp	r3, #48	@ 0x30
 80079bc:	d109      	bne.n	80079d2 <_svfprintf_r+0x8ea>
 80079be:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	@ 0x48
 80079c2:	2200      	movs	r2, #0
 80079c4:	2300      	movs	r3, #0
 80079c6:	f7f9 f87f 	bl	8000ac8 <__aeabi_dcmpeq>
 80079ca:	b910      	cbnz	r0, 80079d2 <_svfprintf_r+0x8ea>
 80079cc:	f1c7 0701 	rsb	r7, r7, #1
 80079d0:	9720      	str	r7, [sp, #128]	@ 0x80
 80079d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079d4:	4499      	add	r9, r3
 80079d6:	e7d9      	b.n	800798c <_svfprintf_r+0x8a4>
 80079d8:	1cfb      	adds	r3, r7, #3
 80079da:	db01      	blt.n	80079e0 <_svfprintf_r+0x8f8>
 80079dc:	42be      	cmp	r6, r7
 80079de:	da15      	bge.n	8007a0c <_svfprintf_r+0x924>
 80079e0:	9b07      	ldr	r3, [sp, #28]
 80079e2:	3b02      	subs	r3, #2
 80079e4:	9307      	str	r3, [sp, #28]
 80079e6:	e654      	b.n	8007692 <_svfprintf_r+0x5aa>
 80079e8:	f813 7b01 	ldrb.w	r7, [r3], #1
 80079ec:	f806 7f01 	strb.w	r7, [r6, #1]!
 80079f0:	e687      	b.n	8007702 <_svfprintf_r+0x61a>
 80079f2:	b941      	cbnz	r1, 8007a06 <_svfprintf_r+0x91e>
 80079f4:	2230      	movs	r2, #48	@ 0x30
 80079f6:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 80079fa:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 80079fe:	3330      	adds	r3, #48	@ 0x30
 8007a00:	f802 3b01 	strb.w	r3, [r2], #1
 8007a04:	e689      	b.n	800771a <_svfprintf_r+0x632>
 8007a06:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8007a0a:	e7f8      	b.n	80079fe <_svfprintf_r+0x916>
 8007a0c:	9b04      	ldr	r3, [sp, #16]
 8007a0e:	42bb      	cmp	r3, r7
 8007a10:	dd0d      	ble.n	8007a2e <_svfprintf_r+0x946>
 8007a12:	9b04      	ldr	r3, [sp, #16]
 8007a14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a16:	2f00      	cmp	r7, #0
 8007a18:	eb03 0602 	add.w	r6, r3, r2
 8007a1c:	dc0b      	bgt.n	8007a36 <_svfprintf_r+0x94e>
 8007a1e:	f1c7 0301 	rsb	r3, r7, #1
 8007a22:	441e      	add	r6, r3
 8007a24:	e007      	b.n	8007a36 <_svfprintf_r+0x94e>
 8007a26:	b153      	cbz	r3, 8007a3e <_svfprintf_r+0x956>
 8007a28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	e7a6      	b.n	800797c <_svfprintf_r+0x894>
 8007a2e:	07e9      	lsls	r1, r5, #31
 8007a30:	d51d      	bpl.n	8007a6e <_svfprintf_r+0x986>
 8007a32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a34:	18fe      	adds	r6, r7, r3
 8007a36:	2367      	movs	r3, #103	@ 0x67
 8007a38:	e7a2      	b.n	8007980 <_svfprintf_r+0x898>
 8007a3a:	463e      	mov	r6, r7
 8007a3c:	e79f      	b.n	800797e <_svfprintf_r+0x896>
 8007a3e:	2366      	movs	r3, #102	@ 0x66
 8007a40:	9307      	str	r3, [sp, #28]
 8007a42:	2601      	movs	r6, #1
 8007a44:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 8007a48:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a4a:	d022      	beq.n	8007a92 <_svfprintf_r+0x9aa>
 8007a4c:	f04f 0800 	mov.w	r8, #0
 8007a50:	2f00      	cmp	r7, #0
 8007a52:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 8007a56:	f77f ae77 	ble.w	8007748 <_svfprintf_r+0x660>
 8007a5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	2bff      	cmp	r3, #255	@ 0xff
 8007a60:	d107      	bne.n	8007a72 <_svfprintf_r+0x98a>
 8007a62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a64:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007a66:	4443      	add	r3, r8
 8007a68:	fb02 6603 	mla	r6, r2, r3, r6
 8007a6c:	e66c      	b.n	8007748 <_svfprintf_r+0x660>
 8007a6e:	463e      	mov	r6, r7
 8007a70:	e7e1      	b.n	8007a36 <_svfprintf_r+0x94e>
 8007a72:	42bb      	cmp	r3, r7
 8007a74:	daf5      	bge.n	8007a62 <_svfprintf_r+0x97a>
 8007a76:	1aff      	subs	r7, r7, r3
 8007a78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a7a:	785b      	ldrb	r3, [r3, #1]
 8007a7c:	b133      	cbz	r3, 8007a8c <_svfprintf_r+0x9a4>
 8007a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a80:	3301      	adds	r3, #1
 8007a82:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a86:	3301      	adds	r3, #1
 8007a88:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a8a:	e7e6      	b.n	8007a5a <_svfprintf_r+0x972>
 8007a8c:	f108 0801 	add.w	r8, r8, #1
 8007a90:	e7e3      	b.n	8007a5a <_svfprintf_r+0x972>
 8007a92:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 8007a96:	e657      	b.n	8007748 <_svfprintf_r+0x660>
 8007a98:	232d      	movs	r3, #45	@ 0x2d
 8007a9a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8007a9e:	e657      	b.n	8007750 <_svfprintf_r+0x668>
 8007aa0:	06aa      	lsls	r2, r5, #26
 8007aa2:	d50a      	bpl.n	8007aba <_svfprintf_r+0x9d2>
 8007aa4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007aaa:	17d2      	asrs	r2, r2, #31
 8007aac:	e9c3 1200 	strd	r1, r2, [r3]
 8007ab0:	3704      	adds	r7, #4
 8007ab2:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 8007ab6:	f7ff bb4f 	b.w	8007158 <_svfprintf_r+0x70>
 8007aba:	06eb      	lsls	r3, r5, #27
 8007abc:	d503      	bpl.n	8007ac6 <_svfprintf_r+0x9de>
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007ac2:	601a      	str	r2, [r3, #0]
 8007ac4:	e7f4      	b.n	8007ab0 <_svfprintf_r+0x9c8>
 8007ac6:	066e      	lsls	r6, r5, #25
 8007ac8:	d503      	bpl.n	8007ad2 <_svfprintf_r+0x9ea>
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007ace:	801a      	strh	r2, [r3, #0]
 8007ad0:	e7ee      	b.n	8007ab0 <_svfprintf_r+0x9c8>
 8007ad2:	05ad      	lsls	r5, r5, #22
 8007ad4:	d5f3      	bpl.n	8007abe <_svfprintf_r+0x9d6>
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007ada:	701a      	strb	r2, [r3, #0]
 8007adc:	e7e8      	b.n	8007ab0 <_svfprintf_r+0x9c8>
 8007ade:	f045 0510 	orr.w	r5, r5, #16
 8007ae2:	f015 0320 	ands.w	r3, r5, #32
 8007ae6:	d01f      	beq.n	8007b28 <_svfprintf_r+0xa40>
 8007ae8:	3707      	adds	r7, #7
 8007aea:	f027 0307 	bic.w	r3, r7, #7
 8007aee:	461a      	mov	r2, r3
 8007af0:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8007af4:	f852 7b08 	ldr.w	r7, [r2], #8
 8007af8:	9208      	str	r2, [sp, #32]
 8007afa:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8007afe:	2300      	movs	r3, #0
 8007b00:	2200      	movs	r2, #0
 8007b02:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8007b06:	2e00      	cmp	r6, #0
 8007b08:	f2c0 848d 	blt.w	8008426 <_svfprintf_r+0x133e>
 8007b0c:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8007b10:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b12:	ea57 0208 	orrs.w	r2, r7, r8
 8007b16:	f040 848b 	bne.w	8008430 <_svfprintf_r+0x1348>
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	f000 80de 	beq.w	8007cdc <_svfprintf_r+0xbf4>
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	f040 8488 	bne.w	8008436 <_svfprintf_r+0x134e>
 8007b26:	e083      	b.n	8007c30 <_svfprintf_r+0xb48>
 8007b28:	463a      	mov	r2, r7
 8007b2a:	f015 0810 	ands.w	r8, r5, #16
 8007b2e:	f852 7b04 	ldr.w	r7, [r2], #4
 8007b32:	9208      	str	r2, [sp, #32]
 8007b34:	d001      	beq.n	8007b3a <_svfprintf_r+0xa52>
 8007b36:	4698      	mov	r8, r3
 8007b38:	e7df      	b.n	8007afa <_svfprintf_r+0xa12>
 8007b3a:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8007b3e:	d001      	beq.n	8007b44 <_svfprintf_r+0xa5c>
 8007b40:	b2bf      	uxth	r7, r7
 8007b42:	e7da      	b.n	8007afa <_svfprintf_r+0xa12>
 8007b44:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 8007b48:	d0d7      	beq.n	8007afa <_svfprintf_r+0xa12>
 8007b4a:	b2ff      	uxtb	r7, r7
 8007b4c:	e7f3      	b.n	8007b36 <_svfprintf_r+0xa4e>
 8007b4e:	463b      	mov	r3, r7
 8007b50:	2278      	movs	r2, #120	@ 0x78
 8007b52:	f853 7b04 	ldr.w	r7, [r3], #4
 8007b56:	9308      	str	r3, [sp, #32]
 8007b58:	f647 0330 	movw	r3, #30768	@ 0x7830
 8007b5c:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 8007b60:	4b94      	ldr	r3, [pc, #592]	@ (8007db4 <_svfprintf_r+0xccc>)
 8007b62:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b64:	f04f 0800 	mov.w	r8, #0
 8007b68:	f045 0502 	orr.w	r5, r5, #2
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	9207      	str	r2, [sp, #28]
 8007b70:	e7c6      	b.n	8007b00 <_svfprintf_r+0xa18>
 8007b72:	463b      	mov	r3, r7
 8007b74:	2700      	movs	r7, #0
 8007b76:	f853 bb04 	ldr.w	fp, [r3], #4
 8007b7a:	9308      	str	r3, [sp, #32]
 8007b7c:	42be      	cmp	r6, r7
 8007b7e:	f88d 707b 	strb.w	r7, [sp, #123]	@ 0x7b
 8007b82:	db0f      	blt.n	8007ba4 <_svfprintf_r+0xabc>
 8007b84:	4632      	mov	r2, r6
 8007b86:	4639      	mov	r1, r7
 8007b88:	4658      	mov	r0, fp
 8007b8a:	f7f8 fb29 	bl	80001e0 <memchr>
 8007b8e:	4682      	mov	sl, r0
 8007b90:	2800      	cmp	r0, #0
 8007b92:	f43f ac8e 	beq.w	80074b2 <_svfprintf_r+0x3ca>
 8007b96:	eba0 060b 	sub.w	r6, r0, fp
 8007b9a:	46ba      	mov	sl, r7
 8007b9c:	46b9      	mov	r9, r7
 8007b9e:	46b8      	mov	r8, r7
 8007ba0:	9709      	str	r7, [sp, #36]	@ 0x24
 8007ba2:	e5d8      	b.n	8007756 <_svfprintf_r+0x66e>
 8007ba4:	4658      	mov	r0, fp
 8007ba6:	f7f8 fb13 	bl	80001d0 <strlen>
 8007baa:	46ba      	mov	sl, r7
 8007bac:	4606      	mov	r6, r0
 8007bae:	e480      	b.n	80074b2 <_svfprintf_r+0x3ca>
 8007bb0:	f045 0510 	orr.w	r5, r5, #16
 8007bb4:	f015 0320 	ands.w	r3, r5, #32
 8007bb8:	d00a      	beq.n	8007bd0 <_svfprintf_r+0xae8>
 8007bba:	3707      	adds	r7, #7
 8007bbc:	f027 0307 	bic.w	r3, r7, #7
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8007bc6:	f852 7b08 	ldr.w	r7, [r2], #8
 8007bca:	9208      	str	r2, [sp, #32]
 8007bcc:	2301      	movs	r3, #1
 8007bce:	e797      	b.n	8007b00 <_svfprintf_r+0xa18>
 8007bd0:	463a      	mov	r2, r7
 8007bd2:	f015 0810 	ands.w	r8, r5, #16
 8007bd6:	f852 7b04 	ldr.w	r7, [r2], #4
 8007bda:	9208      	str	r2, [sp, #32]
 8007bdc:	d001      	beq.n	8007be2 <_svfprintf_r+0xafa>
 8007bde:	4698      	mov	r8, r3
 8007be0:	e7f4      	b.n	8007bcc <_svfprintf_r+0xae4>
 8007be2:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8007be6:	d001      	beq.n	8007bec <_svfprintf_r+0xb04>
 8007be8:	b2bf      	uxth	r7, r7
 8007bea:	e7ef      	b.n	8007bcc <_svfprintf_r+0xae4>
 8007bec:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 8007bf0:	d0ec      	beq.n	8007bcc <_svfprintf_r+0xae4>
 8007bf2:	b2ff      	uxtb	r7, r7
 8007bf4:	e7f3      	b.n	8007bde <_svfprintf_r+0xaf6>
 8007bf6:	4b70      	ldr	r3, [pc, #448]	@ (8007db8 <_svfprintf_r+0xcd0>)
 8007bf8:	f7ff bb43 	b.w	8007282 <_svfprintf_r+0x19a>
 8007bfc:	463a      	mov	r2, r7
 8007bfe:	f015 0810 	ands.w	r8, r5, #16
 8007c02:	f852 7b04 	ldr.w	r7, [r2], #4
 8007c06:	9208      	str	r2, [sp, #32]
 8007c08:	d002      	beq.n	8007c10 <_svfprintf_r+0xb28>
 8007c0a:	4698      	mov	r8, r3
 8007c0c:	f7ff bb47 	b.w	800729e <_svfprintf_r+0x1b6>
 8007c10:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8007c14:	d002      	beq.n	8007c1c <_svfprintf_r+0xb34>
 8007c16:	b2bf      	uxth	r7, r7
 8007c18:	f7ff bb41 	b.w	800729e <_svfprintf_r+0x1b6>
 8007c1c:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 8007c20:	f43f ab3d 	beq.w	800729e <_svfprintf_r+0x1b6>
 8007c24:	b2ff      	uxtb	r7, r7
 8007c26:	e7f0      	b.n	8007c0a <_svfprintf_r+0xb22>
 8007c28:	2f0a      	cmp	r7, #10
 8007c2a:	f178 0300 	sbcs.w	r3, r8, #0
 8007c2e:	d207      	bcs.n	8007c40 <_svfprintf_r+0xb58>
 8007c30:	3730      	adds	r7, #48	@ 0x30
 8007c32:	b2ff      	uxtb	r7, r7
 8007c34:	f88d 7147 	strb.w	r7, [sp, #327]	@ 0x147
 8007c38:	f20d 1b47 	addw	fp, sp, #327	@ 0x147
 8007c3c:	f000 bc18 	b.w	8008470 <_svfprintf_r+0x1388>
 8007c40:	2300      	movs	r3, #0
 8007c42:	9304      	str	r3, [sp, #16]
 8007c44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c4a:	ad52      	add	r5, sp, #328	@ 0x148
 8007c4c:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c4e:	220a      	movs	r2, #10
 8007c50:	2300      	movs	r3, #0
 8007c52:	4638      	mov	r0, r7
 8007c54:	4641      	mov	r1, r8
 8007c56:	f7f8 ffa7 	bl	8000ba8 <__aeabi_uldivmod>
 8007c5a:	9b04      	ldr	r3, [sp, #16]
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	9304      	str	r3, [sp, #16]
 8007c60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c62:	3230      	adds	r2, #48	@ 0x30
 8007c64:	4682      	mov	sl, r0
 8007c66:	4689      	mov	r9, r1
 8007c68:	f105 3bff 	add.w	fp, r5, #4294967295
 8007c6c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007c70:	b303      	cbz	r3, 8007cb4 <_svfprintf_r+0xbcc>
 8007c72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c74:	781a      	ldrb	r2, [r3, #0]
 8007c76:	9b04      	ldr	r3, [sp, #16]
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d11b      	bne.n	8007cb4 <_svfprintf_r+0xbcc>
 8007c7c:	2bff      	cmp	r3, #255	@ 0xff
 8007c7e:	d019      	beq.n	8007cb4 <_svfprintf_r+0xbcc>
 8007c80:	2f0a      	cmp	r7, #10
 8007c82:	f178 0800 	sbcs.w	r8, r8, #0
 8007c86:	f0c0 83f3 	bcc.w	8008470 <_svfprintf_r+0x1388>
 8007c8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c8c:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8007c8e:	ebab 0b03 	sub.w	fp, fp, r3
 8007c92:	461a      	mov	r2, r3
 8007c94:	4658      	mov	r0, fp
 8007c96:	f000 fd28 	bl	80086ea <strncpy>
 8007c9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c9c:	785a      	ldrb	r2, [r3, #1]
 8007c9e:	b13a      	cbz	r2, 8007cb0 <_svfprintf_r+0xbc8>
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	9304      	str	r3, [sp, #16]
 8007ca8:	4657      	mov	r7, sl
 8007caa:	46c8      	mov	r8, r9
 8007cac:	465d      	mov	r5, fp
 8007cae:	e7ce      	b.n	8007c4e <_svfprintf_r+0xb66>
 8007cb0:	9204      	str	r2, [sp, #16]
 8007cb2:	e7f9      	b.n	8007ca8 <_svfprintf_r+0xbc0>
 8007cb4:	2f0a      	cmp	r7, #10
 8007cb6:	f178 0800 	sbcs.w	r8, r8, #0
 8007cba:	d2f5      	bcs.n	8007ca8 <_svfprintf_r+0xbc0>
 8007cbc:	e3d8      	b.n	8008470 <_svfprintf_r+0x1388>
 8007cbe:	f007 030f 	and.w	r3, r7, #15
 8007cc2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007cc4:	093f      	lsrs	r7, r7, #4
 8007cc6:	5cd3      	ldrb	r3, [r2, r3]
 8007cc8:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8007ccc:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
 8007cd0:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8007cd4:	ea57 0308 	orrs.w	r3, r7, r8
 8007cd8:	d1f1      	bne.n	8007cbe <_svfprintf_r+0xbd6>
 8007cda:	e3c9      	b.n	8008470 <_svfprintf_r+0x1388>
 8007cdc:	b91b      	cbnz	r3, 8007ce6 <_svfprintf_r+0xbfe>
 8007cde:	07ea      	lsls	r2, r5, #31
 8007ce0:	d501      	bpl.n	8007ce6 <_svfprintf_r+0xbfe>
 8007ce2:	2730      	movs	r7, #48	@ 0x30
 8007ce4:	e7a6      	b.n	8007c34 <_svfprintf_r+0xb4c>
 8007ce6:	f50d 7ba4 	add.w	fp, sp, #328	@ 0x148
 8007cea:	e3c1      	b.n	8008470 <_svfprintf_r+0x1388>
 8007cec:	9b07      	ldr	r3, [sp, #28]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f000 838e 	beq.w	8008410 <_svfprintf_r+0x1328>
 8007cf4:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8007cfe:	9708      	str	r7, [sp, #32]
 8007d00:	f7ff bb6b 	b.w	80073da <_svfprintf_r+0x2f2>
 8007d04:	2110      	movs	r1, #16
 8007d06:	6061      	str	r1, [r4, #4]
 8007d08:	2a07      	cmp	r2, #7
 8007d0a:	4461      	add	r1, ip
 8007d0c:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 8007d10:	dd0a      	ble.n	8007d28 <_svfprintf_r+0xc40>
 8007d12:	9906      	ldr	r1, [sp, #24]
 8007d14:	9803      	ldr	r0, [sp, #12]
 8007d16:	931d      	str	r3, [sp, #116]	@ 0x74
 8007d18:	aa26      	add	r2, sp, #152	@ 0x98
 8007d1a:	f000 fbbb 	bl	8008494 <__ssprint_r>
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	f040 8354 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007d24:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007d26:	a829      	add	r0, sp, #164	@ 0xa4
 8007d28:	3b10      	subs	r3, #16
 8007d2a:	4604      	mov	r4, r0
 8007d2c:	e52e      	b.n	800778c <_svfprintf_r+0x6a4>
 8007d2e:	4604      	mov	r4, r0
 8007d30:	e548      	b.n	80077c4 <_svfprintf_r+0x6dc>
 8007d32:	9906      	ldr	r1, [sp, #24]
 8007d34:	9803      	ldr	r0, [sp, #12]
 8007d36:	aa26      	add	r2, sp, #152	@ 0x98
 8007d38:	f000 fbac 	bl	8008494 <__ssprint_r>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	f040 8345 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007d42:	ac29      	add	r4, sp, #164	@ 0xa4
 8007d44:	e550      	b.n	80077e8 <_svfprintf_r+0x700>
 8007d46:	9906      	ldr	r1, [sp, #24]
 8007d48:	9803      	ldr	r0, [sp, #12]
 8007d4a:	aa26      	add	r2, sp, #152	@ 0x98
 8007d4c:	f000 fba2 	bl	8008494 <__ssprint_r>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	f040 833b 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007d56:	ac29      	add	r4, sp, #164	@ 0xa4
 8007d58:	e556      	b.n	8007808 <_svfprintf_r+0x720>
 8007d5a:	2110      	movs	r1, #16
 8007d5c:	6061      	str	r1, [r4, #4]
 8007d5e:	2a07      	cmp	r2, #7
 8007d60:	4461      	add	r1, ip
 8007d62:	e9cd 2127 	strd	r2, r1, [sp, #156]	@ 0x9c
 8007d66:	dd0a      	ble.n	8007d7e <_svfprintf_r+0xc96>
 8007d68:	9906      	ldr	r1, [sp, #24]
 8007d6a:	9803      	ldr	r0, [sp, #12]
 8007d6c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d6e:	aa26      	add	r2, sp, #152	@ 0x98
 8007d70:	f000 fb90 	bl	8008494 <__ssprint_r>
 8007d74:	2800      	cmp	r0, #0
 8007d76:	f040 8329 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007d7a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007d7c:	a829      	add	r0, sp, #164	@ 0xa4
 8007d7e:	3b10      	subs	r3, #16
 8007d80:	4604      	mov	r4, r0
 8007d82:	e549      	b.n	8007818 <_svfprintf_r+0x730>
 8007d84:	4604      	mov	r4, r0
 8007d86:	e563      	b.n	8007850 <_svfprintf_r+0x768>
 8007d88:	2010      	movs	r0, #16
 8007d8a:	4403      	add	r3, r0
 8007d8c:	2a07      	cmp	r2, #7
 8007d8e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8007d92:	6060      	str	r0, [r4, #4]
 8007d94:	dd08      	ble.n	8007da8 <_svfprintf_r+0xcc0>
 8007d96:	9906      	ldr	r1, [sp, #24]
 8007d98:	9803      	ldr	r0, [sp, #12]
 8007d9a:	aa26      	add	r2, sp, #152	@ 0x98
 8007d9c:	f000 fb7a 	bl	8008494 <__ssprint_r>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	f040 8313 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007da6:	a929      	add	r1, sp, #164	@ 0xa4
 8007da8:	f1a9 0910 	sub.w	r9, r9, #16
 8007dac:	460c      	mov	r4, r1
 8007dae:	e554      	b.n	800785a <_svfprintf_r+0x772>
 8007db0:	460c      	mov	r4, r1
 8007db2:	e56f      	b.n	8007894 <_svfprintf_r+0x7ac>
 8007db4:	0800afd4 	.word	0x0800afd4
 8007db8:	0800afe5 	.word	0x0800afe5
 8007dbc:	9b07      	ldr	r3, [sp, #28]
 8007dbe:	2b65      	cmp	r3, #101	@ 0x65
 8007dc0:	f340 8245 	ble.w	800824e <_svfprintf_r+0x1166>
 8007dc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dc8:	2200      	movs	r2, #0
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f7f8 fe7c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d069      	beq.n	8007ea8 <_svfprintf_r+0xdc0>
 8007dd4:	4b72      	ldr	r3, [pc, #456]	@ (8007fa0 <_svfprintf_r+0xeb8>)
 8007dd6:	6023      	str	r3, [r4, #0]
 8007dd8:	2301      	movs	r3, #1
 8007dda:	6063      	str	r3, [r4, #4]
 8007ddc:	444b      	add	r3, r9
 8007dde:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007de0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007de2:	3301      	adds	r3, #1
 8007de4:	2b07      	cmp	r3, #7
 8007de6:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007de8:	dc37      	bgt.n	8007e5a <_svfprintf_r+0xd72>
 8007dea:	3408      	adds	r4, #8
 8007dec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007dee:	9a04      	ldr	r2, [sp, #16]
 8007df0:	4293      	cmp	r3, r2
 8007df2:	db02      	blt.n	8007dfa <_svfprintf_r+0xd12>
 8007df4:	07ef      	lsls	r7, r5, #31
 8007df6:	f57f ad5d 	bpl.w	80078b4 <_svfprintf_r+0x7cc>
 8007dfa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e02:	6063      	str	r3, [r4, #4]
 8007e04:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007e06:	4413      	add	r3, r2
 8007e08:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007e0a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	2b07      	cmp	r3, #7
 8007e10:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007e12:	dc2c      	bgt.n	8007e6e <_svfprintf_r+0xd86>
 8007e14:	3408      	adds	r4, #8
 8007e16:	9b04      	ldr	r3, [sp, #16]
 8007e18:	1e5e      	subs	r6, r3, #1
 8007e1a:	2e00      	cmp	r6, #0
 8007e1c:	f77f ad4a 	ble.w	80078b4 <_svfprintf_r+0x7cc>
 8007e20:	4f60      	ldr	r7, [pc, #384]	@ (8007fa4 <_svfprintf_r+0xebc>)
 8007e22:	f04f 0810 	mov.w	r8, #16
 8007e26:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8007e2a:	2e10      	cmp	r6, #16
 8007e2c:	f103 0301 	add.w	r3, r3, #1
 8007e30:	f104 0108 	add.w	r1, r4, #8
 8007e34:	6027      	str	r7, [r4, #0]
 8007e36:	dc24      	bgt.n	8007e82 <_svfprintf_r+0xd9a>
 8007e38:	6066      	str	r6, [r4, #4]
 8007e3a:	2b07      	cmp	r3, #7
 8007e3c:	4416      	add	r6, r2
 8007e3e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8007e42:	f340 82a2 	ble.w	800838a <_svfprintf_r+0x12a2>
 8007e46:	9906      	ldr	r1, [sp, #24]
 8007e48:	9803      	ldr	r0, [sp, #12]
 8007e4a:	aa26      	add	r2, sp, #152	@ 0x98
 8007e4c:	f000 fb22 	bl	8008494 <__ssprint_r>
 8007e50:	2800      	cmp	r0, #0
 8007e52:	f040 82bb 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007e56:	ac29      	add	r4, sp, #164	@ 0xa4
 8007e58:	e52c      	b.n	80078b4 <_svfprintf_r+0x7cc>
 8007e5a:	9906      	ldr	r1, [sp, #24]
 8007e5c:	9803      	ldr	r0, [sp, #12]
 8007e5e:	aa26      	add	r2, sp, #152	@ 0x98
 8007e60:	f000 fb18 	bl	8008494 <__ssprint_r>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f040 82b1 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007e6a:	ac29      	add	r4, sp, #164	@ 0xa4
 8007e6c:	e7be      	b.n	8007dec <_svfprintf_r+0xd04>
 8007e6e:	9906      	ldr	r1, [sp, #24]
 8007e70:	9803      	ldr	r0, [sp, #12]
 8007e72:	aa26      	add	r2, sp, #152	@ 0x98
 8007e74:	f000 fb0e 	bl	8008494 <__ssprint_r>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	f040 82a7 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007e7e:	ac29      	add	r4, sp, #164	@ 0xa4
 8007e80:	e7c9      	b.n	8007e16 <_svfprintf_r+0xd2e>
 8007e82:	3210      	adds	r2, #16
 8007e84:	2b07      	cmp	r3, #7
 8007e86:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8007e8a:	f8c4 8004 	str.w	r8, [r4, #4]
 8007e8e:	dd08      	ble.n	8007ea2 <_svfprintf_r+0xdba>
 8007e90:	9906      	ldr	r1, [sp, #24]
 8007e92:	9803      	ldr	r0, [sp, #12]
 8007e94:	aa26      	add	r2, sp, #152	@ 0x98
 8007e96:	f000 fafd 	bl	8008494 <__ssprint_r>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	f040 8296 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007ea0:	a929      	add	r1, sp, #164	@ 0xa4
 8007ea2:	3e10      	subs	r6, #16
 8007ea4:	460c      	mov	r4, r1
 8007ea6:	e7be      	b.n	8007e26 <_svfprintf_r+0xd3e>
 8007ea8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	dc7c      	bgt.n	8007fa8 <_svfprintf_r+0xec0>
 8007eae:	4b3c      	ldr	r3, [pc, #240]	@ (8007fa0 <_svfprintf_r+0xeb8>)
 8007eb0:	6023      	str	r3, [r4, #0]
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	6063      	str	r3, [r4, #4]
 8007eb6:	444b      	add	r3, r9
 8007eb8:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007eba:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	2b07      	cmp	r3, #7
 8007ec0:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007ec2:	dc46      	bgt.n	8007f52 <_svfprintf_r+0xe6a>
 8007ec4:	3408      	adds	r4, #8
 8007ec6:	9904      	ldr	r1, [sp, #16]
 8007ec8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007eca:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007ecc:	430b      	orrs	r3, r1
 8007ece:	f005 0101 	and.w	r1, r5, #1
 8007ed2:	430b      	orrs	r3, r1
 8007ed4:	f43f acee 	beq.w	80078b4 <_svfprintf_r+0x7cc>
 8007ed8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007eda:	6023      	str	r3, [r4, #0]
 8007edc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ede:	6063      	str	r3, [r4, #4]
 8007ee0:	441a      	add	r2, r3
 8007ee2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007ee4:	9228      	str	r2, [sp, #160]	@ 0xa0
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	2b07      	cmp	r3, #7
 8007eea:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007eec:	dc3b      	bgt.n	8007f66 <_svfprintf_r+0xe7e>
 8007eee:	f104 0308 	add.w	r3, r4, #8
 8007ef2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007ef4:	2e00      	cmp	r6, #0
 8007ef6:	da1b      	bge.n	8007f30 <_svfprintf_r+0xe48>
 8007ef8:	4f2a      	ldr	r7, [pc, #168]	@ (8007fa4 <_svfprintf_r+0xebc>)
 8007efa:	4276      	negs	r6, r6
 8007efc:	461a      	mov	r2, r3
 8007efe:	2410      	movs	r4, #16
 8007f00:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 8007f04:	2e10      	cmp	r6, #16
 8007f06:	f101 0101 	add.w	r1, r1, #1
 8007f0a:	f103 0308 	add.w	r3, r3, #8
 8007f0e:	6017      	str	r7, [r2, #0]
 8007f10:	dc33      	bgt.n	8007f7a <_svfprintf_r+0xe92>
 8007f12:	6056      	str	r6, [r2, #4]
 8007f14:	2907      	cmp	r1, #7
 8007f16:	4406      	add	r6, r0
 8007f18:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 8007f1c:	dd08      	ble.n	8007f30 <_svfprintf_r+0xe48>
 8007f1e:	9906      	ldr	r1, [sp, #24]
 8007f20:	9803      	ldr	r0, [sp, #12]
 8007f22:	aa26      	add	r2, sp, #152	@ 0x98
 8007f24:	f000 fab6 	bl	8008494 <__ssprint_r>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	f040 824f 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007f2e:	ab29      	add	r3, sp, #164	@ 0xa4
 8007f30:	9a04      	ldr	r2, [sp, #16]
 8007f32:	9904      	ldr	r1, [sp, #16]
 8007f34:	605a      	str	r2, [r3, #4]
 8007f36:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007f38:	f8c3 b000 	str.w	fp, [r3]
 8007f3c:	440a      	add	r2, r1
 8007f3e:	9228      	str	r2, [sp, #160]	@ 0xa0
 8007f40:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007f42:	3201      	adds	r2, #1
 8007f44:	2a07      	cmp	r2, #7
 8007f46:	9227      	str	r2, [sp, #156]	@ 0x9c
 8007f48:	f73f af7d 	bgt.w	8007e46 <_svfprintf_r+0xd5e>
 8007f4c:	f103 0408 	add.w	r4, r3, #8
 8007f50:	e4b0      	b.n	80078b4 <_svfprintf_r+0x7cc>
 8007f52:	9906      	ldr	r1, [sp, #24]
 8007f54:	9803      	ldr	r0, [sp, #12]
 8007f56:	aa26      	add	r2, sp, #152	@ 0x98
 8007f58:	f000 fa9c 	bl	8008494 <__ssprint_r>
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	f040 8235 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007f62:	ac29      	add	r4, sp, #164	@ 0xa4
 8007f64:	e7af      	b.n	8007ec6 <_svfprintf_r+0xdde>
 8007f66:	9906      	ldr	r1, [sp, #24]
 8007f68:	9803      	ldr	r0, [sp, #12]
 8007f6a:	aa26      	add	r2, sp, #152	@ 0x98
 8007f6c:	f000 fa92 	bl	8008494 <__ssprint_r>
 8007f70:	2800      	cmp	r0, #0
 8007f72:	f040 822b 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007f76:	ab29      	add	r3, sp, #164	@ 0xa4
 8007f78:	e7bb      	b.n	8007ef2 <_svfprintf_r+0xe0a>
 8007f7a:	3010      	adds	r0, #16
 8007f7c:	2907      	cmp	r1, #7
 8007f7e:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8007f82:	6054      	str	r4, [r2, #4]
 8007f84:	dd08      	ble.n	8007f98 <_svfprintf_r+0xeb0>
 8007f86:	9906      	ldr	r1, [sp, #24]
 8007f88:	9803      	ldr	r0, [sp, #12]
 8007f8a:	aa26      	add	r2, sp, #152	@ 0x98
 8007f8c:	f000 fa82 	bl	8008494 <__ssprint_r>
 8007f90:	2800      	cmp	r0, #0
 8007f92:	f040 821b 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8007f96:	ab29      	add	r3, sp, #164	@ 0xa4
 8007f98:	3e10      	subs	r6, #16
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	e7b0      	b.n	8007f00 <_svfprintf_r+0xe18>
 8007f9e:	bf00      	nop
 8007fa0:	0800aff6 	.word	0x0800aff6
 8007fa4:	0800b10d 	.word	0x0800b10d
 8007fa8:	9b04      	ldr	r3, [sp, #16]
 8007faa:	42bb      	cmp	r3, r7
 8007fac:	bfa8      	it	ge
 8007fae:	463b      	movge	r3, r7
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	461e      	mov	r6, r3
 8007fb4:	dd0a      	ble.n	8007fcc <_svfprintf_r+0xee4>
 8007fb6:	e9c4 b300 	strd	fp, r3, [r4]
 8007fba:	444b      	add	r3, r9
 8007fbc:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007fbe:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	2b07      	cmp	r3, #7
 8007fc4:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007fc6:	f300 808e 	bgt.w	80080e6 <_svfprintf_r+0xffe>
 8007fca:	3408      	adds	r4, #8
 8007fcc:	2e00      	cmp	r6, #0
 8007fce:	bfac      	ite	ge
 8007fd0:	1bbe      	subge	r6, r7, r6
 8007fd2:	463e      	movlt	r6, r7
 8007fd4:	2e00      	cmp	r6, #0
 8007fd6:	dd1c      	ble.n	8008012 <_svfprintf_r+0xf2a>
 8007fd8:	f8df 9344 	ldr.w	r9, [pc, #836]	@ 8008320 <_svfprintf_r+0x1238>
 8007fdc:	f8c4 9000 	str.w	r9, [r4]
 8007fe0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8007fe4:	2e10      	cmp	r6, #16
 8007fe6:	f103 0301 	add.w	r3, r3, #1
 8007fea:	f104 0108 	add.w	r1, r4, #8
 8007fee:	f300 8084 	bgt.w	80080fa <_svfprintf_r+0x1012>
 8007ff2:	6066      	str	r6, [r4, #4]
 8007ff4:	2b07      	cmp	r3, #7
 8007ff6:	4416      	add	r6, r2
 8007ff8:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8007ffc:	f340 8090 	ble.w	8008120 <_svfprintf_r+0x1038>
 8008000:	9906      	ldr	r1, [sp, #24]
 8008002:	9803      	ldr	r0, [sp, #12]
 8008004:	aa26      	add	r2, sp, #152	@ 0x98
 8008006:	f000 fa45 	bl	8008494 <__ssprint_r>
 800800a:	2800      	cmp	r0, #0
 800800c:	f040 81de 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8008010:	ac29      	add	r4, sp, #164	@ 0xa4
 8008012:	056e      	lsls	r6, r5, #21
 8008014:	445f      	add	r7, fp
 8008016:	d50c      	bpl.n	8008032 <_svfprintf_r+0xf4a>
 8008018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800801a:	2b00      	cmp	r3, #0
 800801c:	f300 8082 	bgt.w	8008124 <_svfprintf_r+0x103c>
 8008020:	f1b8 0f00 	cmp.w	r8, #0
 8008024:	f300 8081 	bgt.w	800812a <_svfprintf_r+0x1042>
 8008028:	9b04      	ldr	r3, [sp, #16]
 800802a:	445b      	add	r3, fp
 800802c:	429f      	cmp	r7, r3
 800802e:	bf28      	it	cs
 8008030:	461f      	movcs	r7, r3
 8008032:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008034:	9a04      	ldr	r2, [sp, #16]
 8008036:	4293      	cmp	r3, r2
 8008038:	db01      	blt.n	800803e <_svfprintf_r+0xf56>
 800803a:	07e8      	lsls	r0, r5, #31
 800803c:	d50e      	bpl.n	800805c <_svfprintf_r+0xf74>
 800803e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008040:	6023      	str	r3, [r4, #0]
 8008042:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008044:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008046:	6063      	str	r3, [r4, #4]
 8008048:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800804a:	4413      	add	r3, r2
 800804c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800804e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008050:	3301      	adds	r3, #1
 8008052:	2b07      	cmp	r3, #7
 8008054:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008056:	f300 80e6 	bgt.w	8008226 <_svfprintf_r+0x113e>
 800805a:	3408      	adds	r4, #8
 800805c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800805e:	9a04      	ldr	r2, [sp, #16]
 8008060:	eba2 0803 	sub.w	r8, r2, r3
 8008064:	eb0b 0302 	add.w	r3, fp, r2
 8008068:	1bdb      	subs	r3, r3, r7
 800806a:	4598      	cmp	r8, r3
 800806c:	bfa8      	it	ge
 800806e:	4698      	movge	r8, r3
 8008070:	f1b8 0f00 	cmp.w	r8, #0
 8008074:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008076:	dd0a      	ble.n	800808e <_svfprintf_r+0xfa6>
 8008078:	4443      	add	r3, r8
 800807a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800807c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800807e:	3301      	adds	r3, #1
 8008080:	2b07      	cmp	r3, #7
 8008082:	e9c4 7800 	strd	r7, r8, [r4]
 8008086:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008088:	f300 80d7 	bgt.w	800823a <_svfprintf_r+0x1152>
 800808c:	3408      	adds	r4, #8
 800808e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008090:	9b04      	ldr	r3, [sp, #16]
 8008092:	f1b8 0f00 	cmp.w	r8, #0
 8008096:	eba3 0606 	sub.w	r6, r3, r6
 800809a:	bfa8      	it	ge
 800809c:	eba6 0608 	subge.w	r6, r6, r8
 80080a0:	2e00      	cmp	r6, #0
 80080a2:	f77f ac07 	ble.w	80078b4 <_svfprintf_r+0x7cc>
 80080a6:	4f9e      	ldr	r7, [pc, #632]	@ (8008320 <_svfprintf_r+0x1238>)
 80080a8:	f04f 0810 	mov.w	r8, #16
 80080ac:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80080b0:	2e10      	cmp	r6, #16
 80080b2:	f103 0301 	add.w	r3, r3, #1
 80080b6:	f104 0108 	add.w	r1, r4, #8
 80080ba:	6027      	str	r7, [r4, #0]
 80080bc:	f77f aebc 	ble.w	8007e38 <_svfprintf_r+0xd50>
 80080c0:	3210      	adds	r2, #16
 80080c2:	2b07      	cmp	r3, #7
 80080c4:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80080c8:	f8c4 8004 	str.w	r8, [r4, #4]
 80080cc:	dd08      	ble.n	80080e0 <_svfprintf_r+0xff8>
 80080ce:	9906      	ldr	r1, [sp, #24]
 80080d0:	9803      	ldr	r0, [sp, #12]
 80080d2:	aa26      	add	r2, sp, #152	@ 0x98
 80080d4:	f000 f9de 	bl	8008494 <__ssprint_r>
 80080d8:	2800      	cmp	r0, #0
 80080da:	f040 8177 	bne.w	80083cc <_svfprintf_r+0x12e4>
 80080de:	a929      	add	r1, sp, #164	@ 0xa4
 80080e0:	3e10      	subs	r6, #16
 80080e2:	460c      	mov	r4, r1
 80080e4:	e7e2      	b.n	80080ac <_svfprintf_r+0xfc4>
 80080e6:	9906      	ldr	r1, [sp, #24]
 80080e8:	9803      	ldr	r0, [sp, #12]
 80080ea:	aa26      	add	r2, sp, #152	@ 0x98
 80080ec:	f000 f9d2 	bl	8008494 <__ssprint_r>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	f040 816b 	bne.w	80083cc <_svfprintf_r+0x12e4>
 80080f6:	ac29      	add	r4, sp, #164	@ 0xa4
 80080f8:	e768      	b.n	8007fcc <_svfprintf_r+0xee4>
 80080fa:	2010      	movs	r0, #16
 80080fc:	4402      	add	r2, r0
 80080fe:	2b07      	cmp	r3, #7
 8008100:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008104:	6060      	str	r0, [r4, #4]
 8008106:	dd08      	ble.n	800811a <_svfprintf_r+0x1032>
 8008108:	9906      	ldr	r1, [sp, #24]
 800810a:	9803      	ldr	r0, [sp, #12]
 800810c:	aa26      	add	r2, sp, #152	@ 0x98
 800810e:	f000 f9c1 	bl	8008494 <__ssprint_r>
 8008112:	2800      	cmp	r0, #0
 8008114:	f040 815a 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8008118:	a929      	add	r1, sp, #164	@ 0xa4
 800811a:	3e10      	subs	r6, #16
 800811c:	460c      	mov	r4, r1
 800811e:	e75d      	b.n	8007fdc <_svfprintf_r+0xef4>
 8008120:	460c      	mov	r4, r1
 8008122:	e776      	b.n	8008012 <_svfprintf_r+0xf2a>
 8008124:	f1b8 0f00 	cmp.w	r8, #0
 8008128:	dd4d      	ble.n	80081c6 <_svfprintf_r+0x10de>
 800812a:	f108 38ff 	add.w	r8, r8, #4294967295
 800812e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008130:	6023      	str	r3, [r4, #0]
 8008132:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008134:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008136:	6063      	str	r3, [r4, #4]
 8008138:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800813a:	4413      	add	r3, r2
 800813c:	9328      	str	r3, [sp, #160]	@ 0xa0
 800813e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008140:	3301      	adds	r3, #1
 8008142:	2b07      	cmp	r3, #7
 8008144:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008146:	dc45      	bgt.n	80081d4 <_svfprintf_r+0x10ec>
 8008148:	3408      	adds	r4, #8
 800814a:	9b04      	ldr	r3, [sp, #16]
 800814c:	eb0b 0903 	add.w	r9, fp, r3
 8008150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008152:	781b      	ldrb	r3, [r3, #0]
 8008154:	eba9 0907 	sub.w	r9, r9, r7
 8008158:	4599      	cmp	r9, r3
 800815a:	bfa8      	it	ge
 800815c:	4699      	movge	r9, r3
 800815e:	f1b9 0f00 	cmp.w	r9, #0
 8008162:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008164:	dd09      	ble.n	800817a <_svfprintf_r+0x1092>
 8008166:	444b      	add	r3, r9
 8008168:	9328      	str	r3, [sp, #160]	@ 0xa0
 800816a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800816c:	3301      	adds	r3, #1
 800816e:	2b07      	cmp	r3, #7
 8008170:	e9c4 7900 	strd	r7, r9, [r4]
 8008174:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008176:	dc37      	bgt.n	80081e8 <_svfprintf_r+0x1100>
 8008178:	3408      	adds	r4, #8
 800817a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800817c:	781e      	ldrb	r6, [r3, #0]
 800817e:	f1b9 0f00 	cmp.w	r9, #0
 8008182:	bfa8      	it	ge
 8008184:	eba6 0609 	subge.w	r6, r6, r9
 8008188:	2e00      	cmp	r6, #0
 800818a:	dd18      	ble.n	80081be <_svfprintf_r+0x10d6>
 800818c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8008190:	4863      	ldr	r0, [pc, #396]	@ (8008320 <_svfprintf_r+0x1238>)
 8008192:	6020      	str	r0, [r4, #0]
 8008194:	2e10      	cmp	r6, #16
 8008196:	f103 0301 	add.w	r3, r3, #1
 800819a:	f104 0108 	add.w	r1, r4, #8
 800819e:	dc2d      	bgt.n	80081fc <_svfprintf_r+0x1114>
 80081a0:	6066      	str	r6, [r4, #4]
 80081a2:	2b07      	cmp	r3, #7
 80081a4:	4416      	add	r6, r2
 80081a6:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 80081aa:	dd3a      	ble.n	8008222 <_svfprintf_r+0x113a>
 80081ac:	9906      	ldr	r1, [sp, #24]
 80081ae:	9803      	ldr	r0, [sp, #12]
 80081b0:	aa26      	add	r2, sp, #152	@ 0x98
 80081b2:	f000 f96f 	bl	8008494 <__ssprint_r>
 80081b6:	2800      	cmp	r0, #0
 80081b8:	f040 8108 	bne.w	80083cc <_svfprintf_r+0x12e4>
 80081bc:	ac29      	add	r4, sp, #164	@ 0xa4
 80081be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	441f      	add	r7, r3
 80081c4:	e728      	b.n	8008018 <_svfprintf_r+0xf30>
 80081c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081c8:	3b01      	subs	r3, #1
 80081ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80081cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ce:	3b01      	subs	r3, #1
 80081d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80081d2:	e7ac      	b.n	800812e <_svfprintf_r+0x1046>
 80081d4:	9906      	ldr	r1, [sp, #24]
 80081d6:	9803      	ldr	r0, [sp, #12]
 80081d8:	aa26      	add	r2, sp, #152	@ 0x98
 80081da:	f000 f95b 	bl	8008494 <__ssprint_r>
 80081de:	2800      	cmp	r0, #0
 80081e0:	f040 80f4 	bne.w	80083cc <_svfprintf_r+0x12e4>
 80081e4:	ac29      	add	r4, sp, #164	@ 0xa4
 80081e6:	e7b0      	b.n	800814a <_svfprintf_r+0x1062>
 80081e8:	9906      	ldr	r1, [sp, #24]
 80081ea:	9803      	ldr	r0, [sp, #12]
 80081ec:	aa26      	add	r2, sp, #152	@ 0x98
 80081ee:	f000 f951 	bl	8008494 <__ssprint_r>
 80081f2:	2800      	cmp	r0, #0
 80081f4:	f040 80ea 	bne.w	80083cc <_svfprintf_r+0x12e4>
 80081f8:	ac29      	add	r4, sp, #164	@ 0xa4
 80081fa:	e7be      	b.n	800817a <_svfprintf_r+0x1092>
 80081fc:	2010      	movs	r0, #16
 80081fe:	4402      	add	r2, r0
 8008200:	2b07      	cmp	r3, #7
 8008202:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8008206:	6060      	str	r0, [r4, #4]
 8008208:	dd08      	ble.n	800821c <_svfprintf_r+0x1134>
 800820a:	9906      	ldr	r1, [sp, #24]
 800820c:	9803      	ldr	r0, [sp, #12]
 800820e:	aa26      	add	r2, sp, #152	@ 0x98
 8008210:	f000 f940 	bl	8008494 <__ssprint_r>
 8008214:	2800      	cmp	r0, #0
 8008216:	f040 80d9 	bne.w	80083cc <_svfprintf_r+0x12e4>
 800821a:	a929      	add	r1, sp, #164	@ 0xa4
 800821c:	3e10      	subs	r6, #16
 800821e:	460c      	mov	r4, r1
 8008220:	e7b4      	b.n	800818c <_svfprintf_r+0x10a4>
 8008222:	460c      	mov	r4, r1
 8008224:	e7cb      	b.n	80081be <_svfprintf_r+0x10d6>
 8008226:	9906      	ldr	r1, [sp, #24]
 8008228:	9803      	ldr	r0, [sp, #12]
 800822a:	aa26      	add	r2, sp, #152	@ 0x98
 800822c:	f000 f932 	bl	8008494 <__ssprint_r>
 8008230:	2800      	cmp	r0, #0
 8008232:	f040 80cb 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8008236:	ac29      	add	r4, sp, #164	@ 0xa4
 8008238:	e710      	b.n	800805c <_svfprintf_r+0xf74>
 800823a:	9906      	ldr	r1, [sp, #24]
 800823c:	9803      	ldr	r0, [sp, #12]
 800823e:	aa26      	add	r2, sp, #152	@ 0x98
 8008240:	f000 f928 	bl	8008494 <__ssprint_r>
 8008244:	2800      	cmp	r0, #0
 8008246:	f040 80c1 	bne.w	80083cc <_svfprintf_r+0x12e4>
 800824a:	ac29      	add	r4, sp, #164	@ 0xa4
 800824c:	e71f      	b.n	800808e <_svfprintf_r+0xfa6>
 800824e:	9904      	ldr	r1, [sp, #16]
 8008250:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8008252:	2901      	cmp	r1, #1
 8008254:	f109 0301 	add.w	r3, r9, #1
 8008258:	f102 0201 	add.w	r2, r2, #1
 800825c:	f104 0608 	add.w	r6, r4, #8
 8008260:	dc02      	bgt.n	8008268 <_svfprintf_r+0x1180>
 8008262:	07e9      	lsls	r1, r5, #31
 8008264:	f140 8086 	bpl.w	8008374 <_svfprintf_r+0x128c>
 8008268:	2101      	movs	r1, #1
 800826a:	2a07      	cmp	r2, #7
 800826c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8008270:	f8c4 b000 	str.w	fp, [r4]
 8008274:	6061      	str	r1, [r4, #4]
 8008276:	dd08      	ble.n	800828a <_svfprintf_r+0x11a2>
 8008278:	9906      	ldr	r1, [sp, #24]
 800827a:	9803      	ldr	r0, [sp, #12]
 800827c:	aa26      	add	r2, sp, #152	@ 0x98
 800827e:	f000 f909 	bl	8008494 <__ssprint_r>
 8008282:	2800      	cmp	r0, #0
 8008284:	f040 80a2 	bne.w	80083cc <_svfprintf_r+0x12e4>
 8008288:	ae29      	add	r6, sp, #164	@ 0xa4
 800828a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800828c:	6033      	str	r3, [r6, #0]
 800828e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008290:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008292:	6073      	str	r3, [r6, #4]
 8008294:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008296:	4413      	add	r3, r2
 8008298:	9328      	str	r3, [sp, #160]	@ 0xa0
 800829a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800829c:	3301      	adds	r3, #1
 800829e:	2b07      	cmp	r3, #7
 80082a0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80082a2:	dc33      	bgt.n	800830c <_svfprintf_r+0x1224>
 80082a4:	3608      	adds	r6, #8
 80082a6:	9b04      	ldr	r3, [sp, #16]
 80082a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082ac:	1e5c      	subs	r4, r3, #1
 80082ae:	2200      	movs	r2, #0
 80082b0:	2300      	movs	r3, #0
 80082b2:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 80082b6:	f7f8 fc07 	bl	8000ac8 <__aeabi_dcmpeq>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d132      	bne.n	8008324 <_svfprintf_r+0x123c>
 80082be:	f10b 0201 	add.w	r2, fp, #1
 80082c2:	e9c6 2400 	strd	r2, r4, [r6]
 80082c6:	9a04      	ldr	r2, [sp, #16]
 80082c8:	f108 0301 	add.w	r3, r8, #1
 80082cc:	3f01      	subs	r7, #1
 80082ce:	4417      	add	r7, r2
 80082d0:	2b07      	cmp	r3, #7
 80082d2:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 80082d6:	dd56      	ble.n	8008386 <_svfprintf_r+0x129e>
 80082d8:	9906      	ldr	r1, [sp, #24]
 80082da:	9803      	ldr	r0, [sp, #12]
 80082dc:	aa26      	add	r2, sp, #152	@ 0x98
 80082de:	f000 f8d9 	bl	8008494 <__ssprint_r>
 80082e2:	2800      	cmp	r0, #0
 80082e4:	d172      	bne.n	80083cc <_svfprintf_r+0x12e4>
 80082e6:	ae29      	add	r6, sp, #164	@ 0xa4
 80082e8:	ab22      	add	r3, sp, #136	@ 0x88
 80082ea:	6033      	str	r3, [r6, #0]
 80082ec:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80082ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80082f0:	6073      	str	r3, [r6, #4]
 80082f2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80082f4:	4413      	add	r3, r2
 80082f6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80082f8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80082fa:	3301      	adds	r3, #1
 80082fc:	2b07      	cmp	r3, #7
 80082fe:	9327      	str	r3, [sp, #156]	@ 0x9c
 8008300:	f73f ada1 	bgt.w	8007e46 <_svfprintf_r+0xd5e>
 8008304:	f106 0408 	add.w	r4, r6, #8
 8008308:	f7ff bad4 	b.w	80078b4 <_svfprintf_r+0x7cc>
 800830c:	9906      	ldr	r1, [sp, #24]
 800830e:	9803      	ldr	r0, [sp, #12]
 8008310:	aa26      	add	r2, sp, #152	@ 0x98
 8008312:	f000 f8bf 	bl	8008494 <__ssprint_r>
 8008316:	2800      	cmp	r0, #0
 8008318:	d158      	bne.n	80083cc <_svfprintf_r+0x12e4>
 800831a:	ae29      	add	r6, sp, #164	@ 0xa4
 800831c:	e7c3      	b.n	80082a6 <_svfprintf_r+0x11be>
 800831e:	bf00      	nop
 8008320:	0800b10d 	.word	0x0800b10d
 8008324:	9b04      	ldr	r3, [sp, #16]
 8008326:	2b01      	cmp	r3, #1
 8008328:	ddde      	ble.n	80082e8 <_svfprintf_r+0x1200>
 800832a:	4f58      	ldr	r7, [pc, #352]	@ (800848c <_svfprintf_r+0x13a4>)
 800832c:	f04f 0810 	mov.w	r8, #16
 8008330:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8008334:	2c10      	cmp	r4, #16
 8008336:	f103 0301 	add.w	r3, r3, #1
 800833a:	f106 0108 	add.w	r1, r6, #8
 800833e:	6037      	str	r7, [r6, #0]
 8008340:	dc07      	bgt.n	8008352 <_svfprintf_r+0x126a>
 8008342:	6074      	str	r4, [r6, #4]
 8008344:	2b07      	cmp	r3, #7
 8008346:	4414      	add	r4, r2
 8008348:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 800834c:	dcc4      	bgt.n	80082d8 <_svfprintf_r+0x11f0>
 800834e:	460e      	mov	r6, r1
 8008350:	e7ca      	b.n	80082e8 <_svfprintf_r+0x1200>
 8008352:	3210      	adds	r2, #16
 8008354:	2b07      	cmp	r3, #7
 8008356:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800835a:	f8c6 8004 	str.w	r8, [r6, #4]
 800835e:	dd06      	ble.n	800836e <_svfprintf_r+0x1286>
 8008360:	9906      	ldr	r1, [sp, #24]
 8008362:	9803      	ldr	r0, [sp, #12]
 8008364:	aa26      	add	r2, sp, #152	@ 0x98
 8008366:	f000 f895 	bl	8008494 <__ssprint_r>
 800836a:	bb78      	cbnz	r0, 80083cc <_svfprintf_r+0x12e4>
 800836c:	a929      	add	r1, sp, #164	@ 0xa4
 800836e:	3c10      	subs	r4, #16
 8008370:	460e      	mov	r6, r1
 8008372:	e7dd      	b.n	8008330 <_svfprintf_r+0x1248>
 8008374:	2101      	movs	r1, #1
 8008376:	2a07      	cmp	r2, #7
 8008378:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800837c:	f8c4 b000 	str.w	fp, [r4]
 8008380:	6061      	str	r1, [r4, #4]
 8008382:	ddb1      	ble.n	80082e8 <_svfprintf_r+0x1200>
 8008384:	e7a8      	b.n	80082d8 <_svfprintf_r+0x11f0>
 8008386:	3608      	adds	r6, #8
 8008388:	e7ae      	b.n	80082e8 <_svfprintf_r+0x1200>
 800838a:	460c      	mov	r4, r1
 800838c:	f7ff ba92 	b.w	80078b4 <_svfprintf_r+0x7cc>
 8008390:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008392:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008394:	1a9d      	subs	r5, r3, r2
 8008396:	2d00      	cmp	r5, #0
 8008398:	f77f aa8f 	ble.w	80078ba <_svfprintf_r+0x7d2>
 800839c:	4e3c      	ldr	r6, [pc, #240]	@ (8008490 <_svfprintf_r+0x13a8>)
 800839e:	2710      	movs	r7, #16
 80083a0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 80083a4:	2d10      	cmp	r5, #16
 80083a6:	f103 0301 	add.w	r3, r3, #1
 80083aa:	6026      	str	r6, [r4, #0]
 80083ac:	dc18      	bgt.n	80083e0 <_svfprintf_r+0x12f8>
 80083ae:	6065      	str	r5, [r4, #4]
 80083b0:	2b07      	cmp	r3, #7
 80083b2:	4415      	add	r5, r2
 80083b4:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 80083b8:	f77f aa7f 	ble.w	80078ba <_svfprintf_r+0x7d2>
 80083bc:	9906      	ldr	r1, [sp, #24]
 80083be:	9803      	ldr	r0, [sp, #12]
 80083c0:	aa26      	add	r2, sp, #152	@ 0x98
 80083c2:	f000 f867 	bl	8008494 <__ssprint_r>
 80083c6:	2800      	cmp	r0, #0
 80083c8:	f43f aa77 	beq.w	80078ba <_svfprintf_r+0x7d2>
 80083cc:	f1ba 0f00 	cmp.w	sl, #0
 80083d0:	f43f a8a0 	beq.w	8007514 <_svfprintf_r+0x42c>
 80083d4:	9803      	ldr	r0, [sp, #12]
 80083d6:	4651      	mov	r1, sl
 80083d8:	f7fe fb80 	bl	8006adc <_free_r>
 80083dc:	f7ff b89a 	b.w	8007514 <_svfprintf_r+0x42c>
 80083e0:	3210      	adds	r2, #16
 80083e2:	2b07      	cmp	r3, #7
 80083e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80083e8:	6067      	str	r7, [r4, #4]
 80083ea:	dc02      	bgt.n	80083f2 <_svfprintf_r+0x130a>
 80083ec:	3408      	adds	r4, #8
 80083ee:	3d10      	subs	r5, #16
 80083f0:	e7d6      	b.n	80083a0 <_svfprintf_r+0x12b8>
 80083f2:	9906      	ldr	r1, [sp, #24]
 80083f4:	9803      	ldr	r0, [sp, #12]
 80083f6:	aa26      	add	r2, sp, #152	@ 0x98
 80083f8:	f000 f84c 	bl	8008494 <__ssprint_r>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	d1e5      	bne.n	80083cc <_svfprintf_r+0x12e4>
 8008400:	ac29      	add	r4, sp, #164	@ 0xa4
 8008402:	e7f4      	b.n	80083ee <_svfprintf_r+0x1306>
 8008404:	9803      	ldr	r0, [sp, #12]
 8008406:	4651      	mov	r1, sl
 8008408:	f7fe fb68 	bl	8006adc <_free_r>
 800840c:	f7ff ba6d 	b.w	80078ea <_svfprintf_r+0x802>
 8008410:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8008412:	2b00      	cmp	r3, #0
 8008414:	f43f a87e 	beq.w	8007514 <_svfprintf_r+0x42c>
 8008418:	9906      	ldr	r1, [sp, #24]
 800841a:	9803      	ldr	r0, [sp, #12]
 800841c:	aa26      	add	r2, sp, #152	@ 0x98
 800841e:	f000 f839 	bl	8008494 <__ssprint_r>
 8008422:	f7ff b877 	b.w	8007514 <_svfprintf_r+0x42c>
 8008426:	ea57 0208 	orrs.w	r2, r7, r8
 800842a:	9509      	str	r5, [sp, #36]	@ 0x24
 800842c:	f43f ab78 	beq.w	8007b20 <_svfprintf_r+0xa38>
 8008430:	2b01      	cmp	r3, #1
 8008432:	f43f abf9 	beq.w	8007c28 <_svfprintf_r+0xb40>
 8008436:	2b02      	cmp	r3, #2
 8008438:	f50d 7ba4 	add.w	fp, sp, #328	@ 0x148
 800843c:	f43f ac3f 	beq.w	8007cbe <_svfprintf_r+0xbd6>
 8008440:	f007 0307 	and.w	r3, r7, #7
 8008444:	08ff      	lsrs	r7, r7, #3
 8008446:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
 800844a:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 800844e:	3330      	adds	r3, #48	@ 0x30
 8008450:	ea57 0108 	orrs.w	r1, r7, r8
 8008454:	465a      	mov	r2, fp
 8008456:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 800845a:	d1f1      	bne.n	8008440 <_svfprintf_r+0x1358>
 800845c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800845e:	07c9      	lsls	r1, r1, #31
 8008460:	d506      	bpl.n	8008470 <_svfprintf_r+0x1388>
 8008462:	2b30      	cmp	r3, #48	@ 0x30
 8008464:	d004      	beq.n	8008470 <_svfprintf_r+0x1388>
 8008466:	2330      	movs	r3, #48	@ 0x30
 8008468:	f80b 3c01 	strb.w	r3, [fp, #-1]
 800846c:	f1a2 0b02 	sub.w	fp, r2, #2
 8008470:	ab52      	add	r3, sp, #328	@ 0x148
 8008472:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008474:	46b1      	mov	r9, r6
 8008476:	f04f 0a00 	mov.w	sl, #0
 800847a:	eba3 060b 	sub.w	r6, r3, fp
 800847e:	46d0      	mov	r8, sl
 8008480:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 8008484:	4657      	mov	r7, sl
 8008486:	f7ff b966 	b.w	8007756 <_svfprintf_r+0x66e>
 800848a:	bf00      	nop
 800848c:	0800b10d 	.word	0x0800b10d
 8008490:	0800b11d 	.word	0x0800b11d

08008494 <__ssprint_r>:
 8008494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008498:	6815      	ldr	r5, [r2, #0]
 800849a:	4606      	mov	r6, r0
 800849c:	460f      	mov	r7, r1
 800849e:	4614      	mov	r4, r2
 80084a0:	68a3      	ldr	r3, [r4, #8]
 80084a2:	3508      	adds	r5, #8
 80084a4:	b92b      	cbnz	r3, 80084b2 <__ssprint_r+0x1e>
 80084a6:	2000      	movs	r0, #0
 80084a8:	2300      	movs	r3, #0
 80084aa:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80084ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b2:	6863      	ldr	r3, [r4, #4]
 80084b4:	1e5a      	subs	r2, r3, #1
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	6062      	str	r2, [r4, #4]
 80084ba:	ddf4      	ble.n	80084a6 <__ssprint_r+0x12>
 80084bc:	f855 8c04 	ldr.w	r8, [r5, #-4]
 80084c0:	f1b8 0f00 	cmp.w	r8, #0
 80084c4:	d0ec      	beq.n	80084a0 <__ssprint_r+0xc>
 80084c6:	4643      	mov	r3, r8
 80084c8:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80084cc:	4639      	mov	r1, r7
 80084ce:	4630      	mov	r0, r6
 80084d0:	f001 fb30 	bl	8009b34 <__ssputs_r>
 80084d4:	1c43      	adds	r3, r0, #1
 80084d6:	d0e7      	beq.n	80084a8 <__ssprint_r+0x14>
 80084d8:	68a2      	ldr	r2, [r4, #8]
 80084da:	eba2 0208 	sub.w	r2, r2, r8
 80084de:	60a2      	str	r2, [r4, #8]
 80084e0:	e7de      	b.n	80084a0 <__ssprint_r+0xc>

080084e2 <_fclose_r>:
 80084e2:	b570      	push	{r4, r5, r6, lr}
 80084e4:	4605      	mov	r5, r0
 80084e6:	460c      	mov	r4, r1
 80084e8:	b1b9      	cbz	r1, 800851a <_fclose_r+0x38>
 80084ea:	b118      	cbz	r0, 80084f4 <_fclose_r+0x12>
 80084ec:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80084ee:	b90b      	cbnz	r3, 80084f4 <_fclose_r+0x12>
 80084f0:	f7fe f976 	bl	80067e0 <__sinit>
 80084f4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80084f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084fa:	07d6      	lsls	r6, r2, #31
 80084fc:	d404      	bmi.n	8008508 <_fclose_r+0x26>
 80084fe:	0598      	lsls	r0, r3, #22
 8008500:	d40e      	bmi.n	8008520 <_fclose_r+0x3e>
 8008502:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008504:	f7fe fa82 	bl	8006a0c <__retarget_lock_acquire_recursive>
 8008508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800850c:	b943      	cbnz	r3, 8008520 <_fclose_r+0x3e>
 800850e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008510:	07d9      	lsls	r1, r3, #31
 8008512:	d402      	bmi.n	800851a <_fclose_r+0x38>
 8008514:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008516:	f7fe fa7a 	bl	8006a0e <__retarget_lock_release_recursive>
 800851a:	2600      	movs	r6, #0
 800851c:	4630      	mov	r0, r6
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	4621      	mov	r1, r4
 8008522:	4628      	mov	r0, r5
 8008524:	f000 f834 	bl	8008590 <__sflush_r>
 8008528:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800852a:	4606      	mov	r6, r0
 800852c:	b133      	cbz	r3, 800853c <_fclose_r+0x5a>
 800852e:	69e1      	ldr	r1, [r4, #28]
 8008530:	4628      	mov	r0, r5
 8008532:	4798      	blx	r3
 8008534:	2800      	cmp	r0, #0
 8008536:	bfb8      	it	lt
 8008538:	f04f 36ff 	movlt.w	r6, #4294967295
 800853c:	89a3      	ldrh	r3, [r4, #12]
 800853e:	061a      	lsls	r2, r3, #24
 8008540:	d503      	bpl.n	800854a <_fclose_r+0x68>
 8008542:	6921      	ldr	r1, [r4, #16]
 8008544:	4628      	mov	r0, r5
 8008546:	f7fe fac9 	bl	8006adc <_free_r>
 800854a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800854c:	b141      	cbz	r1, 8008560 <_fclose_r+0x7e>
 800854e:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8008552:	4299      	cmp	r1, r3
 8008554:	d002      	beq.n	800855c <_fclose_r+0x7a>
 8008556:	4628      	mov	r0, r5
 8008558:	f7fe fac0 	bl	8006adc <_free_r>
 800855c:	2300      	movs	r3, #0
 800855e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008560:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008562:	b121      	cbz	r1, 800856e <_fclose_r+0x8c>
 8008564:	4628      	mov	r0, r5
 8008566:	f7fe fab9 	bl	8006adc <_free_r>
 800856a:	2300      	movs	r3, #0
 800856c:	6463      	str	r3, [r4, #68]	@ 0x44
 800856e:	f7fe f92b 	bl	80067c8 <__sfp_lock_acquire>
 8008572:	2300      	movs	r3, #0
 8008574:	81a3      	strh	r3, [r4, #12]
 8008576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008578:	07db      	lsls	r3, r3, #31
 800857a:	d402      	bmi.n	8008582 <_fclose_r+0xa0>
 800857c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800857e:	f7fe fa46 	bl	8006a0e <__retarget_lock_release_recursive>
 8008582:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008584:	f7fe fa41 	bl	8006a0a <__retarget_lock_close_recursive>
 8008588:	f7fe f924 	bl	80067d4 <__sfp_lock_release>
 800858c:	e7c6      	b.n	800851c <_fclose_r+0x3a>
	...

08008590 <__sflush_r>:
 8008590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008594:	4605      	mov	r5, r0
 8008596:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800859a:	0706      	lsls	r6, r0, #28
 800859c:	460c      	mov	r4, r1
 800859e:	d457      	bmi.n	8008650 <__sflush_r+0xc0>
 80085a0:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 80085a4:	818b      	strh	r3, [r1, #12]
 80085a6:	684b      	ldr	r3, [r1, #4]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	dc02      	bgt.n	80085b2 <__sflush_r+0x22>
 80085ac:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	dd4c      	ble.n	800864c <__sflush_r+0xbc>
 80085b2:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80085b4:	2e00      	cmp	r6, #0
 80085b6:	d049      	beq.n	800864c <__sflush_r+0xbc>
 80085b8:	2300      	movs	r3, #0
 80085ba:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 80085be:	682f      	ldr	r7, [r5, #0]
 80085c0:	69e1      	ldr	r1, [r4, #28]
 80085c2:	602b      	str	r3, [r5, #0]
 80085c4:	d034      	beq.n	8008630 <__sflush_r+0xa0>
 80085c6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80085c8:	89a3      	ldrh	r3, [r4, #12]
 80085ca:	0759      	lsls	r1, r3, #29
 80085cc:	d505      	bpl.n	80085da <__sflush_r+0x4a>
 80085ce:	6863      	ldr	r3, [r4, #4]
 80085d0:	1ad2      	subs	r2, r2, r3
 80085d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80085d4:	b10b      	cbz	r3, 80085da <__sflush_r+0x4a>
 80085d6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80085d8:	1ad2      	subs	r2, r2, r3
 80085da:	2300      	movs	r3, #0
 80085dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80085de:	69e1      	ldr	r1, [r4, #28]
 80085e0:	4628      	mov	r0, r5
 80085e2:	47b0      	blx	r6
 80085e4:	1c43      	adds	r3, r0, #1
 80085e6:	d106      	bne.n	80085f6 <__sflush_r+0x66>
 80085e8:	682a      	ldr	r2, [r5, #0]
 80085ea:	2a1d      	cmp	r2, #29
 80085ec:	d848      	bhi.n	8008680 <__sflush_r+0xf0>
 80085ee:	4b2b      	ldr	r3, [pc, #172]	@ (800869c <__sflush_r+0x10c>)
 80085f0:	40d3      	lsrs	r3, r2
 80085f2:	07de      	lsls	r6, r3, #31
 80085f4:	d544      	bpl.n	8008680 <__sflush_r+0xf0>
 80085f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085fa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80085fe:	81a2      	strh	r2, [r4, #12]
 8008600:	2200      	movs	r2, #0
 8008602:	6062      	str	r2, [r4, #4]
 8008604:	04d9      	lsls	r1, r3, #19
 8008606:	6922      	ldr	r2, [r4, #16]
 8008608:	6022      	str	r2, [r4, #0]
 800860a:	d504      	bpl.n	8008616 <__sflush_r+0x86>
 800860c:	1c42      	adds	r2, r0, #1
 800860e:	d101      	bne.n	8008614 <__sflush_r+0x84>
 8008610:	682b      	ldr	r3, [r5, #0]
 8008612:	b903      	cbnz	r3, 8008616 <__sflush_r+0x86>
 8008614:	6520      	str	r0, [r4, #80]	@ 0x50
 8008616:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008618:	602f      	str	r7, [r5, #0]
 800861a:	b1b9      	cbz	r1, 800864c <__sflush_r+0xbc>
 800861c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8008620:	4299      	cmp	r1, r3
 8008622:	d002      	beq.n	800862a <__sflush_r+0x9a>
 8008624:	4628      	mov	r0, r5
 8008626:	f7fe fa59 	bl	8006adc <_free_r>
 800862a:	2300      	movs	r3, #0
 800862c:	6323      	str	r3, [r4, #48]	@ 0x30
 800862e:	e00d      	b.n	800864c <__sflush_r+0xbc>
 8008630:	2301      	movs	r3, #1
 8008632:	4628      	mov	r0, r5
 8008634:	47b0      	blx	r6
 8008636:	4602      	mov	r2, r0
 8008638:	1c50      	adds	r0, r2, #1
 800863a:	d1c5      	bne.n	80085c8 <__sflush_r+0x38>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d0c2      	beq.n	80085c8 <__sflush_r+0x38>
 8008642:	2b1d      	cmp	r3, #29
 8008644:	d001      	beq.n	800864a <__sflush_r+0xba>
 8008646:	2b16      	cmp	r3, #22
 8008648:	d11a      	bne.n	8008680 <__sflush_r+0xf0>
 800864a:	602f      	str	r7, [r5, #0]
 800864c:	2000      	movs	r0, #0
 800864e:	e01e      	b.n	800868e <__sflush_r+0xfe>
 8008650:	690f      	ldr	r7, [r1, #16]
 8008652:	2f00      	cmp	r7, #0
 8008654:	d0fa      	beq.n	800864c <__sflush_r+0xbc>
 8008656:	0783      	lsls	r3, r0, #30
 8008658:	680e      	ldr	r6, [r1, #0]
 800865a:	bf08      	it	eq
 800865c:	694b      	ldreq	r3, [r1, #20]
 800865e:	600f      	str	r7, [r1, #0]
 8008660:	bf18      	it	ne
 8008662:	2300      	movne	r3, #0
 8008664:	eba6 0807 	sub.w	r8, r6, r7
 8008668:	608b      	str	r3, [r1, #8]
 800866a:	f1b8 0f00 	cmp.w	r8, #0
 800866e:	dded      	ble.n	800864c <__sflush_r+0xbc>
 8008670:	69e1      	ldr	r1, [r4, #28]
 8008672:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8008674:	4643      	mov	r3, r8
 8008676:	463a      	mov	r2, r7
 8008678:	4628      	mov	r0, r5
 800867a:	47b0      	blx	r6
 800867c:	2800      	cmp	r0, #0
 800867e:	dc08      	bgt.n	8008692 <__sflush_r+0x102>
 8008680:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008684:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008688:	81a3      	strh	r3, [r4, #12]
 800868a:	f04f 30ff 	mov.w	r0, #4294967295
 800868e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008692:	4407      	add	r7, r0
 8008694:	eba8 0800 	sub.w	r8, r8, r0
 8008698:	e7e7      	b.n	800866a <__sflush_r+0xda>
 800869a:	bf00      	nop
 800869c:	20400001 	.word	0x20400001

080086a0 <_fflush_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	460c      	mov	r4, r1
 80086a4:	4605      	mov	r5, r0
 80086a6:	b118      	cbz	r0, 80086b0 <_fflush_r+0x10>
 80086a8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80086aa:	b90b      	cbnz	r3, 80086b0 <_fflush_r+0x10>
 80086ac:	f7fe f898 	bl	80067e0 <__sinit>
 80086b0:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80086b4:	b1b8      	cbz	r0, 80086e6 <_fflush_r+0x46>
 80086b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086b8:	07db      	lsls	r3, r3, #31
 80086ba:	d404      	bmi.n	80086c6 <_fflush_r+0x26>
 80086bc:	0581      	lsls	r1, r0, #22
 80086be:	d402      	bmi.n	80086c6 <_fflush_r+0x26>
 80086c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086c2:	f7fe f9a3 	bl	8006a0c <__retarget_lock_acquire_recursive>
 80086c6:	4628      	mov	r0, r5
 80086c8:	4621      	mov	r1, r4
 80086ca:	f7ff ff61 	bl	8008590 <__sflush_r>
 80086ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086d0:	07da      	lsls	r2, r3, #31
 80086d2:	4605      	mov	r5, r0
 80086d4:	d405      	bmi.n	80086e2 <_fflush_r+0x42>
 80086d6:	89a3      	ldrh	r3, [r4, #12]
 80086d8:	059b      	lsls	r3, r3, #22
 80086da:	d402      	bmi.n	80086e2 <_fflush_r+0x42>
 80086dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086de:	f7fe f996 	bl	8006a0e <__retarget_lock_release_recursive>
 80086e2:	4628      	mov	r0, r5
 80086e4:	bd38      	pop	{r3, r4, r5, pc}
 80086e6:	4605      	mov	r5, r0
 80086e8:	e7fb      	b.n	80086e2 <_fflush_r+0x42>

080086ea <strncpy>:
 80086ea:	b510      	push	{r4, lr}
 80086ec:	3901      	subs	r1, #1
 80086ee:	4603      	mov	r3, r0
 80086f0:	b132      	cbz	r2, 8008700 <strncpy+0x16>
 80086f2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80086f6:	f803 4b01 	strb.w	r4, [r3], #1
 80086fa:	3a01      	subs	r2, #1
 80086fc:	2c00      	cmp	r4, #0
 80086fe:	d1f7      	bne.n	80086f0 <strncpy+0x6>
 8008700:	441a      	add	r2, r3
 8008702:	2100      	movs	r1, #0
 8008704:	4293      	cmp	r3, r2
 8008706:	d100      	bne.n	800870a <strncpy+0x20>
 8008708:	bd10      	pop	{r4, pc}
 800870a:	f803 1b01 	strb.w	r1, [r3], #1
 800870e:	e7f9      	b.n	8008704 <strncpy+0x1a>

08008710 <_localeconv_r>:
 8008710:	4800      	ldr	r0, [pc, #0]	@ (8008714 <_localeconv_r+0x4>)
 8008712:	4770      	bx	lr
 8008714:	20000664 	.word	0x20000664

08008718 <_sbrk_r>:
 8008718:	b538      	push	{r3, r4, r5, lr}
 800871a:	4d06      	ldr	r5, [pc, #24]	@ (8008734 <_sbrk_r+0x1c>)
 800871c:	2300      	movs	r3, #0
 800871e:	4604      	mov	r4, r0
 8008720:	4608      	mov	r0, r1
 8008722:	602b      	str	r3, [r5, #0]
 8008724:	f7f9 fb40 	bl	8001da8 <_sbrk>
 8008728:	1c43      	adds	r3, r0, #1
 800872a:	d102      	bne.n	8008732 <_sbrk_r+0x1a>
 800872c:	682b      	ldr	r3, [r5, #0]
 800872e:	b103      	cbz	r3, 8008732 <_sbrk_r+0x1a>
 8008730:	6023      	str	r3, [r4, #0]
 8008732:	bd38      	pop	{r3, r4, r5, pc}
 8008734:	20000990 	.word	0x20000990

08008738 <__libc_fini_array>:
 8008738:	b538      	push	{r3, r4, r5, lr}
 800873a:	4d07      	ldr	r5, [pc, #28]	@ (8008758 <__libc_fini_array+0x20>)
 800873c:	4c07      	ldr	r4, [pc, #28]	@ (800875c <__libc_fini_array+0x24>)
 800873e:	1b64      	subs	r4, r4, r5
 8008740:	10a4      	asrs	r4, r4, #2
 8008742:	b91c      	cbnz	r4, 800874c <__libc_fini_array+0x14>
 8008744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008748:	f002 bbf6 	b.w	800af38 <_fini>
 800874c:	3c01      	subs	r4, #1
 800874e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008752:	4798      	blx	r3
 8008754:	e7f5      	b.n	8008742 <__libc_fini_array+0xa>
 8008756:	bf00      	nop
 8008758:	0800b364 	.word	0x0800b364
 800875c:	0800b368 	.word	0x0800b368

08008760 <sysconf>:
 8008760:	2808      	cmp	r0, #8
 8008762:	b508      	push	{r3, lr}
 8008764:	d006      	beq.n	8008774 <sysconf+0x14>
 8008766:	f7fe f925 	bl	80069b4 <__errno>
 800876a:	2316      	movs	r3, #22
 800876c:	6003      	str	r3, [r0, #0]
 800876e:	f04f 30ff 	mov.w	r0, #4294967295
 8008772:	bd08      	pop	{r3, pc}
 8008774:	2080      	movs	r0, #128	@ 0x80
 8008776:	e7fc      	b.n	8008772 <sysconf+0x12>

08008778 <frexp>:
 8008778:	b570      	push	{r4, r5, r6, lr}
 800877a:	2100      	movs	r1, #0
 800877c:	ec55 4b10 	vmov	r4, r5, d0
 8008780:	6001      	str	r1, [r0, #0]
 8008782:	4914      	ldr	r1, [pc, #80]	@ (80087d4 <frexp+0x5c>)
 8008784:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008788:	428b      	cmp	r3, r1
 800878a:	4606      	mov	r6, r0
 800878c:	462a      	mov	r2, r5
 800878e:	d81e      	bhi.n	80087ce <frexp+0x56>
 8008790:	4621      	mov	r1, r4
 8008792:	4319      	orrs	r1, r3
 8008794:	d01b      	beq.n	80087ce <frexp+0x56>
 8008796:	4910      	ldr	r1, [pc, #64]	@ (80087d8 <frexp+0x60>)
 8008798:	4029      	ands	r1, r5
 800879a:	b961      	cbnz	r1, 80087b6 <frexp+0x3e>
 800879c:	4b0f      	ldr	r3, [pc, #60]	@ (80087dc <frexp+0x64>)
 800879e:	2200      	movs	r2, #0
 80087a0:	4620      	mov	r0, r4
 80087a2:	4629      	mov	r1, r5
 80087a4:	f7f7 ff28 	bl	80005f8 <__aeabi_dmul>
 80087a8:	460a      	mov	r2, r1
 80087aa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80087ae:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 80087b2:	4604      	mov	r4, r0
 80087b4:	6031      	str	r1, [r6, #0]
 80087b6:	6831      	ldr	r1, [r6, #0]
 80087b8:	151b      	asrs	r3, r3, #20
 80087ba:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80087be:	f36f 521e 	bfc	r2, #20, #11
 80087c2:	4419      	add	r1, r3
 80087c4:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80087c8:	6031      	str	r1, [r6, #0]
 80087ca:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 80087ce:	ec45 4b10 	vmov	d0, r4, r5
 80087d2:	bd70      	pop	{r4, r5, r6, pc}
 80087d4:	7fefffff 	.word	0x7fefffff
 80087d8:	7ff00000 	.word	0x7ff00000
 80087dc:	43500000 	.word	0x43500000

080087e0 <__register_exitproc>:
 80087e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e4:	f8df a074 	ldr.w	sl, [pc, #116]	@ 800885c <__register_exitproc+0x7c>
 80087e8:	4606      	mov	r6, r0
 80087ea:	f8da 0000 	ldr.w	r0, [sl]
 80087ee:	4698      	mov	r8, r3
 80087f0:	460f      	mov	r7, r1
 80087f2:	4691      	mov	r9, r2
 80087f4:	f7fe f90a 	bl	8006a0c <__retarget_lock_acquire_recursive>
 80087f8:	4b16      	ldr	r3, [pc, #88]	@ (8008854 <__register_exitproc+0x74>)
 80087fa:	681c      	ldr	r4, [r3, #0]
 80087fc:	b90c      	cbnz	r4, 8008802 <__register_exitproc+0x22>
 80087fe:	4c16      	ldr	r4, [pc, #88]	@ (8008858 <__register_exitproc+0x78>)
 8008800:	601c      	str	r4, [r3, #0]
 8008802:	6865      	ldr	r5, [r4, #4]
 8008804:	f8da 0000 	ldr.w	r0, [sl]
 8008808:	2d1f      	cmp	r5, #31
 800880a:	dd05      	ble.n	8008818 <__register_exitproc+0x38>
 800880c:	f7fe f8ff 	bl	8006a0e <__retarget_lock_release_recursive>
 8008810:	f04f 30ff 	mov.w	r0, #4294967295
 8008814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008818:	b19e      	cbz	r6, 8008842 <__register_exitproc+0x62>
 800881a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800881e:	2201      	movs	r2, #1
 8008820:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8008824:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8008828:	40aa      	lsls	r2, r5
 800882a:	4313      	orrs	r3, r2
 800882c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8008830:	2e02      	cmp	r6, #2
 8008832:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8008836:	bf02      	ittt	eq
 8008838:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800883c:	4313      	orreq	r3, r2
 800883e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8008842:	1c6b      	adds	r3, r5, #1
 8008844:	3502      	adds	r5, #2
 8008846:	6063      	str	r3, [r4, #4]
 8008848:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800884c:	f7fe f8df 	bl	8006a0e <__retarget_lock_release_recursive>
 8008850:	2000      	movs	r0, #0
 8008852:	e7df      	b.n	8008814 <__register_exitproc+0x34>
 8008854:	20000998 	.word	0x20000998
 8008858:	200009d0 	.word	0x200009d0
 800885c:	20000160 	.word	0x20000160

08008860 <quorem>:
 8008860:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008864:	6903      	ldr	r3, [r0, #16]
 8008866:	690c      	ldr	r4, [r1, #16]
 8008868:	42a3      	cmp	r3, r4
 800886a:	4607      	mov	r7, r0
 800886c:	db7e      	blt.n	800896c <quorem+0x10c>
 800886e:	3c01      	subs	r4, #1
 8008870:	f101 0814 	add.w	r8, r1, #20
 8008874:	00a3      	lsls	r3, r4, #2
 8008876:	f100 0514 	add.w	r5, r0, #20
 800887a:	9300      	str	r3, [sp, #0]
 800887c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008880:	9301      	str	r3, [sp, #4]
 8008882:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008886:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800888a:	3301      	adds	r3, #1
 800888c:	429a      	cmp	r2, r3
 800888e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008892:	fbb2 f6f3 	udiv	r6, r2, r3
 8008896:	d32e      	bcc.n	80088f6 <quorem+0x96>
 8008898:	f04f 0a00 	mov.w	sl, #0
 800889c:	46c4      	mov	ip, r8
 800889e:	46ae      	mov	lr, r5
 80088a0:	46d3      	mov	fp, sl
 80088a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088a6:	b298      	uxth	r0, r3
 80088a8:	fb06 a000 	mla	r0, r6, r0, sl
 80088ac:	0c02      	lsrs	r2, r0, #16
 80088ae:	0c1b      	lsrs	r3, r3, #16
 80088b0:	fb06 2303 	mla	r3, r6, r3, r2
 80088b4:	f8de 2000 	ldr.w	r2, [lr]
 80088b8:	b280      	uxth	r0, r0
 80088ba:	b292      	uxth	r2, r2
 80088bc:	1a12      	subs	r2, r2, r0
 80088be:	445a      	add	r2, fp
 80088c0:	f8de 0000 	ldr.w	r0, [lr]
 80088c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80088ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80088d2:	b292      	uxth	r2, r2
 80088d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80088d8:	45e1      	cmp	r9, ip
 80088da:	f84e 2b04 	str.w	r2, [lr], #4
 80088de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80088e2:	d2de      	bcs.n	80088a2 <quorem+0x42>
 80088e4:	9b00      	ldr	r3, [sp, #0]
 80088e6:	58eb      	ldr	r3, [r5, r3]
 80088e8:	b92b      	cbnz	r3, 80088f6 <quorem+0x96>
 80088ea:	9b01      	ldr	r3, [sp, #4]
 80088ec:	3b04      	subs	r3, #4
 80088ee:	429d      	cmp	r5, r3
 80088f0:	461a      	mov	r2, r3
 80088f2:	d32f      	bcc.n	8008954 <quorem+0xf4>
 80088f4:	613c      	str	r4, [r7, #16]
 80088f6:	4638      	mov	r0, r7
 80088f8:	f001 f814 	bl	8009924 <__mcmp>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	db25      	blt.n	800894c <quorem+0xec>
 8008900:	4629      	mov	r1, r5
 8008902:	2000      	movs	r0, #0
 8008904:	f858 2b04 	ldr.w	r2, [r8], #4
 8008908:	f8d1 c000 	ldr.w	ip, [r1]
 800890c:	fa1f fe82 	uxth.w	lr, r2
 8008910:	fa1f f38c 	uxth.w	r3, ip
 8008914:	eba3 030e 	sub.w	r3, r3, lr
 8008918:	4403      	add	r3, r0
 800891a:	0c12      	lsrs	r2, r2, #16
 800891c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008920:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008924:	b29b      	uxth	r3, r3
 8008926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800892a:	45c1      	cmp	r9, r8
 800892c:	f841 3b04 	str.w	r3, [r1], #4
 8008930:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008934:	d2e6      	bcs.n	8008904 <quorem+0xa4>
 8008936:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800893a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800893e:	b922      	cbnz	r2, 800894a <quorem+0xea>
 8008940:	3b04      	subs	r3, #4
 8008942:	429d      	cmp	r5, r3
 8008944:	461a      	mov	r2, r3
 8008946:	d30b      	bcc.n	8008960 <quorem+0x100>
 8008948:	613c      	str	r4, [r7, #16]
 800894a:	3601      	adds	r6, #1
 800894c:	4630      	mov	r0, r6
 800894e:	b003      	add	sp, #12
 8008950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008954:	6812      	ldr	r2, [r2, #0]
 8008956:	3b04      	subs	r3, #4
 8008958:	2a00      	cmp	r2, #0
 800895a:	d1cb      	bne.n	80088f4 <quorem+0x94>
 800895c:	3c01      	subs	r4, #1
 800895e:	e7c6      	b.n	80088ee <quorem+0x8e>
 8008960:	6812      	ldr	r2, [r2, #0]
 8008962:	3b04      	subs	r3, #4
 8008964:	2a00      	cmp	r2, #0
 8008966:	d1ef      	bne.n	8008948 <quorem+0xe8>
 8008968:	3c01      	subs	r4, #1
 800896a:	e7ea      	b.n	8008942 <quorem+0xe2>
 800896c:	2000      	movs	r0, #0
 800896e:	e7ee      	b.n	800894e <quorem+0xee>

08008970 <_dtoa_r>:
 8008970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008974:	b097      	sub	sp, #92	@ 0x5c
 8008976:	ed8d 0b04 	vstr	d0, [sp, #16]
 800897a:	9107      	str	r1, [sp, #28]
 800897c:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800897e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008980:	920c      	str	r2, [sp, #48]	@ 0x30
 8008982:	ec55 4b10 	vmov	r4, r5, d0
 8008986:	4681      	mov	r9, r0
 8008988:	9311      	str	r3, [sp, #68]	@ 0x44
 800898a:	b149      	cbz	r1, 80089a0 <_dtoa_r+0x30>
 800898c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800898e:	604a      	str	r2, [r1, #4]
 8008990:	2301      	movs	r3, #1
 8008992:	4093      	lsls	r3, r2
 8008994:	608b      	str	r3, [r1, #8]
 8008996:	f000 fdc6 	bl	8009526 <_Bfree>
 800899a:	2300      	movs	r3, #0
 800899c:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 80089a0:	1e2b      	subs	r3, r5, #0
 80089a2:	bfb9      	ittee	lt
 80089a4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80089a8:	9305      	strlt	r3, [sp, #20]
 80089aa:	2300      	movge	r3, #0
 80089ac:	6033      	strge	r3, [r6, #0]
 80089ae:	9f05      	ldr	r7, [sp, #20]
 80089b0:	4b99      	ldr	r3, [pc, #612]	@ (8008c18 <_dtoa_r+0x2a8>)
 80089b2:	bfbc      	itt	lt
 80089b4:	2201      	movlt	r2, #1
 80089b6:	6032      	strlt	r2, [r6, #0]
 80089b8:	43bb      	bics	r3, r7
 80089ba:	d114      	bne.n	80089e6 <_dtoa_r+0x76>
 80089bc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80089be:	f242 730f 	movw	r3, #9999	@ 0x270f
 80089c2:	6013      	str	r3, [r2, #0]
 80089c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80089c8:	4323      	orrs	r3, r4
 80089ca:	f000 8557 	beq.w	800947c <_dtoa_r+0xb0c>
 80089ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80089d0:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008c30 <_dtoa_r+0x2c0>
 80089d4:	b11b      	cbz	r3, 80089de <_dtoa_r+0x6e>
 80089d6:	f10a 0303 	add.w	r3, sl, #3
 80089da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80089dc:	6013      	str	r3, [r2, #0]
 80089de:	4650      	mov	r0, sl
 80089e0:	b017      	add	sp, #92	@ 0x5c
 80089e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80089ea:	2200      	movs	r2, #0
 80089ec:	ec51 0b17 	vmov	r0, r1, d7
 80089f0:	2300      	movs	r3, #0
 80089f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80089f6:	f7f8 f867 	bl	8000ac8 <__aeabi_dcmpeq>
 80089fa:	4680      	mov	r8, r0
 80089fc:	b150      	cbz	r0, 8008a14 <_dtoa_r+0xa4>
 80089fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a00:	2301      	movs	r3, #1
 8008a02:	6013      	str	r3, [r2, #0]
 8008a04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a06:	b113      	cbz	r3, 8008a0e <_dtoa_r+0x9e>
 8008a08:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008a0a:	4b84      	ldr	r3, [pc, #528]	@ (8008c1c <_dtoa_r+0x2ac>)
 8008a0c:	6013      	str	r3, [r2, #0]
 8008a0e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008c34 <_dtoa_r+0x2c4>
 8008a12:	e7e4      	b.n	80089de <_dtoa_r+0x6e>
 8008a14:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008a18:	aa14      	add	r2, sp, #80	@ 0x50
 8008a1a:	a915      	add	r1, sp, #84	@ 0x54
 8008a1c:	4648      	mov	r0, r9
 8008a1e:	f001 f831 	bl	8009a84 <__d2b>
 8008a22:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008a26:	9002      	str	r0, [sp, #8]
 8008a28:	2e00      	cmp	r6, #0
 8008a2a:	d078      	beq.n	8008b1e <_dtoa_r+0x1ae>
 8008a2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a2e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a3a:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008a3e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008a42:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008a46:	4619      	mov	r1, r3
 8008a48:	2200      	movs	r2, #0
 8008a4a:	4b75      	ldr	r3, [pc, #468]	@ (8008c20 <_dtoa_r+0x2b0>)
 8008a4c:	f7f7 fc1c 	bl	8000288 <__aeabi_dsub>
 8008a50:	a36b      	add	r3, pc, #428	@ (adr r3, 8008c00 <_dtoa_r+0x290>)
 8008a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a56:	f7f7 fdcf 	bl	80005f8 <__aeabi_dmul>
 8008a5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008c08 <_dtoa_r+0x298>)
 8008a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a60:	f7f7 fc14 	bl	800028c <__adddf3>
 8008a64:	4604      	mov	r4, r0
 8008a66:	4630      	mov	r0, r6
 8008a68:	460d      	mov	r5, r1
 8008a6a:	f7f7 fd5b 	bl	8000524 <__aeabi_i2d>
 8008a6e:	a368      	add	r3, pc, #416	@ (adr r3, 8008c10 <_dtoa_r+0x2a0>)
 8008a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a74:	f7f7 fdc0 	bl	80005f8 <__aeabi_dmul>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	4629      	mov	r1, r5
 8008a80:	f7f7 fc04 	bl	800028c <__adddf3>
 8008a84:	4604      	mov	r4, r0
 8008a86:	460d      	mov	r5, r1
 8008a88:	f7f8 f866 	bl	8000b58 <__aeabi_d2iz>
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	4607      	mov	r7, r0
 8008a90:	2300      	movs	r3, #0
 8008a92:	4620      	mov	r0, r4
 8008a94:	4629      	mov	r1, r5
 8008a96:	f7f8 f821 	bl	8000adc <__aeabi_dcmplt>
 8008a9a:	b140      	cbz	r0, 8008aae <_dtoa_r+0x13e>
 8008a9c:	4638      	mov	r0, r7
 8008a9e:	f7f7 fd41 	bl	8000524 <__aeabi_i2d>
 8008aa2:	4622      	mov	r2, r4
 8008aa4:	462b      	mov	r3, r5
 8008aa6:	f7f8 f80f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008aaa:	b900      	cbnz	r0, 8008aae <_dtoa_r+0x13e>
 8008aac:	3f01      	subs	r7, #1
 8008aae:	2f16      	cmp	r7, #22
 8008ab0:	d852      	bhi.n	8008b58 <_dtoa_r+0x1e8>
 8008ab2:	4b5c      	ldr	r3, [pc, #368]	@ (8008c24 <_dtoa_r+0x2b4>)
 8008ab4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008ac0:	f7f8 f80c 	bl	8000adc <__aeabi_dcmplt>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d049      	beq.n	8008b5c <_dtoa_r+0x1ec>
 8008ac8:	3f01      	subs	r7, #1
 8008aca:	2300      	movs	r3, #0
 8008acc:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ace:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ad0:	1b9b      	subs	r3, r3, r6
 8008ad2:	1e5a      	subs	r2, r3, #1
 8008ad4:	bf45      	ittet	mi
 8008ad6:	f1c3 0301 	rsbmi	r3, r3, #1
 8008ada:	9300      	strmi	r3, [sp, #0]
 8008adc:	2300      	movpl	r3, #0
 8008ade:	2300      	movmi	r3, #0
 8008ae0:	9206      	str	r2, [sp, #24]
 8008ae2:	bf54      	ite	pl
 8008ae4:	9300      	strpl	r3, [sp, #0]
 8008ae6:	9306      	strmi	r3, [sp, #24]
 8008ae8:	2f00      	cmp	r7, #0
 8008aea:	db39      	blt.n	8008b60 <_dtoa_r+0x1f0>
 8008aec:	9b06      	ldr	r3, [sp, #24]
 8008aee:	970d      	str	r7, [sp, #52]	@ 0x34
 8008af0:	443b      	add	r3, r7
 8008af2:	9306      	str	r3, [sp, #24]
 8008af4:	2300      	movs	r3, #0
 8008af6:	9308      	str	r3, [sp, #32]
 8008af8:	9b07      	ldr	r3, [sp, #28]
 8008afa:	2b09      	cmp	r3, #9
 8008afc:	d864      	bhi.n	8008bc8 <_dtoa_r+0x258>
 8008afe:	2b05      	cmp	r3, #5
 8008b00:	bfc4      	itt	gt
 8008b02:	3b04      	subgt	r3, #4
 8008b04:	9307      	strgt	r3, [sp, #28]
 8008b06:	9b07      	ldr	r3, [sp, #28]
 8008b08:	f1a3 0302 	sub.w	r3, r3, #2
 8008b0c:	bfcc      	ite	gt
 8008b0e:	2400      	movgt	r4, #0
 8008b10:	2401      	movle	r4, #1
 8008b12:	2b03      	cmp	r3, #3
 8008b14:	d864      	bhi.n	8008be0 <_dtoa_r+0x270>
 8008b16:	e8df f003 	tbb	[pc, r3]
 8008b1a:	5553      	.short	0x5553
 8008b1c:	2b37      	.short	0x2b37
 8008b1e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008b22:	441e      	add	r6, r3
 8008b24:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008b28:	2b20      	cmp	r3, #32
 8008b2a:	bfc1      	itttt	gt
 8008b2c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008b30:	409f      	lslgt	r7, r3
 8008b32:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008b36:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008b3a:	bfd6      	itet	le
 8008b3c:	f1c3 0320 	rsble	r3, r3, #32
 8008b40:	ea47 0003 	orrgt.w	r0, r7, r3
 8008b44:	fa04 f003 	lslle.w	r0, r4, r3
 8008b48:	f7f7 fcdc 	bl	8000504 <__aeabi_ui2d>
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008b52:	3e01      	subs	r6, #1
 8008b54:	9212      	str	r2, [sp, #72]	@ 0x48
 8008b56:	e776      	b.n	8008a46 <_dtoa_r+0xd6>
 8008b58:	2301      	movs	r3, #1
 8008b5a:	e7b7      	b.n	8008acc <_dtoa_r+0x15c>
 8008b5c:	9010      	str	r0, [sp, #64]	@ 0x40
 8008b5e:	e7b6      	b.n	8008ace <_dtoa_r+0x15e>
 8008b60:	9b00      	ldr	r3, [sp, #0]
 8008b62:	1bdb      	subs	r3, r3, r7
 8008b64:	9300      	str	r3, [sp, #0]
 8008b66:	427b      	negs	r3, r7
 8008b68:	9308      	str	r3, [sp, #32]
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	930d      	str	r3, [sp, #52]	@ 0x34
 8008b6e:	e7c3      	b.n	8008af8 <_dtoa_r+0x188>
 8008b70:	2301      	movs	r3, #1
 8008b72:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b76:	eb07 0b03 	add.w	fp, r7, r3
 8008b7a:	f10b 0301 	add.w	r3, fp, #1
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	9303      	str	r3, [sp, #12]
 8008b82:	bfb8      	it	lt
 8008b84:	2301      	movlt	r3, #1
 8008b86:	e006      	b.n	8008b96 <_dtoa_r+0x226>
 8008b88:	2301      	movs	r3, #1
 8008b8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	dd29      	ble.n	8008be6 <_dtoa_r+0x276>
 8008b92:	469b      	mov	fp, r3
 8008b94:	9303      	str	r3, [sp, #12]
 8008b96:	2100      	movs	r1, #0
 8008b98:	2204      	movs	r2, #4
 8008b9a:	f102 0014 	add.w	r0, r2, #20
 8008b9e:	4298      	cmp	r0, r3
 8008ba0:	d929      	bls.n	8008bf6 <_dtoa_r+0x286>
 8008ba2:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 8008ba6:	4648      	mov	r0, r9
 8008ba8:	f000 fc98 	bl	80094dc <_Balloc>
 8008bac:	4682      	mov	sl, r0
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	d142      	bne.n	8008c38 <_dtoa_r+0x2c8>
 8008bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8008c28 <_dtoa_r+0x2b8>)
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	f240 11af 	movw	r1, #431	@ 0x1af
 8008bba:	481c      	ldr	r0, [pc, #112]	@ (8008c2c <_dtoa_r+0x2bc>)
 8008bbc:	f001 f83e 	bl	8009c3c <__assert_func>
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	e7e2      	b.n	8008b8a <_dtoa_r+0x21a>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	e7d4      	b.n	8008b72 <_dtoa_r+0x202>
 8008bc8:	2401      	movs	r4, #1
 8008bca:	2300      	movs	r3, #0
 8008bcc:	9307      	str	r3, [sp, #28]
 8008bce:	9409      	str	r4, [sp, #36]	@ 0x24
 8008bd0:	f04f 3bff 	mov.w	fp, #4294967295
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	f8cd b00c 	str.w	fp, [sp, #12]
 8008bda:	2312      	movs	r3, #18
 8008bdc:	920c      	str	r2, [sp, #48]	@ 0x30
 8008bde:	e7da      	b.n	8008b96 <_dtoa_r+0x226>
 8008be0:	2301      	movs	r3, #1
 8008be2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008be4:	e7f4      	b.n	8008bd0 <_dtoa_r+0x260>
 8008be6:	f04f 0b01 	mov.w	fp, #1
 8008bea:	f8cd b00c 	str.w	fp, [sp, #12]
 8008bee:	465b      	mov	r3, fp
 8008bf0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008bf4:	e7cf      	b.n	8008b96 <_dtoa_r+0x226>
 8008bf6:	3101      	adds	r1, #1
 8008bf8:	0052      	lsls	r2, r2, #1
 8008bfa:	e7ce      	b.n	8008b9a <_dtoa_r+0x22a>
 8008bfc:	f3af 8000 	nop.w
 8008c00:	636f4361 	.word	0x636f4361
 8008c04:	3fd287a7 	.word	0x3fd287a7
 8008c08:	8b60c8b3 	.word	0x8b60c8b3
 8008c0c:	3fc68a28 	.word	0x3fc68a28
 8008c10:	509f79fb 	.word	0x509f79fb
 8008c14:	3fd34413 	.word	0x3fd34413
 8008c18:	7ff00000 	.word	0x7ff00000
 8008c1c:	0800aff7 	.word	0x0800aff7
 8008c20:	3ff80000 	.word	0x3ff80000
 8008c24:	0800b168 	.word	0x0800b168
 8008c28:	0800b005 	.word	0x0800b005
 8008c2c:	0800b016 	.word	0x0800b016
 8008c30:	0800b001 	.word	0x0800b001
 8008c34:	0800aff6 	.word	0x0800aff6
 8008c38:	9b03      	ldr	r3, [sp, #12]
 8008c3a:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 8008c3e:	2b0e      	cmp	r3, #14
 8008c40:	f200 80a1 	bhi.w	8008d86 <_dtoa_r+0x416>
 8008c44:	2c00      	cmp	r4, #0
 8008c46:	f000 809e 	beq.w	8008d86 <_dtoa_r+0x416>
 8008c4a:	2f00      	cmp	r7, #0
 8008c4c:	dd33      	ble.n	8008cb6 <_dtoa_r+0x346>
 8008c4e:	4b9c      	ldr	r3, [pc, #624]	@ (8008ec0 <_dtoa_r+0x550>)
 8008c50:	f007 020f 	and.w	r2, r7, #15
 8008c54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c58:	ed93 7b00 	vldr	d7, [r3]
 8008c5c:	05f8      	lsls	r0, r7, #23
 8008c5e:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008c62:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008c66:	d516      	bpl.n	8008c96 <_dtoa_r+0x326>
 8008c68:	4b96      	ldr	r3, [pc, #600]	@ (8008ec4 <_dtoa_r+0x554>)
 8008c6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008c6e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c72:	f7f7 fdeb 	bl	800084c <__aeabi_ddiv>
 8008c76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c7a:	f004 040f 	and.w	r4, r4, #15
 8008c7e:	2603      	movs	r6, #3
 8008c80:	4d90      	ldr	r5, [pc, #576]	@ (8008ec4 <_dtoa_r+0x554>)
 8008c82:	b954      	cbnz	r4, 8008c9a <_dtoa_r+0x32a>
 8008c84:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c8c:	f7f7 fdde 	bl	800084c <__aeabi_ddiv>
 8008c90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c94:	e028      	b.n	8008ce8 <_dtoa_r+0x378>
 8008c96:	2602      	movs	r6, #2
 8008c98:	e7f2      	b.n	8008c80 <_dtoa_r+0x310>
 8008c9a:	07e1      	lsls	r1, r4, #31
 8008c9c:	d508      	bpl.n	8008cb0 <_dtoa_r+0x340>
 8008c9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ca2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008ca6:	f7f7 fca7 	bl	80005f8 <__aeabi_dmul>
 8008caa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008cae:	3601      	adds	r6, #1
 8008cb0:	1064      	asrs	r4, r4, #1
 8008cb2:	3508      	adds	r5, #8
 8008cb4:	e7e5      	b.n	8008c82 <_dtoa_r+0x312>
 8008cb6:	f000 80af 	beq.w	8008e18 <_dtoa_r+0x4a8>
 8008cba:	427c      	negs	r4, r7
 8008cbc:	4b80      	ldr	r3, [pc, #512]	@ (8008ec0 <_dtoa_r+0x550>)
 8008cbe:	4d81      	ldr	r5, [pc, #516]	@ (8008ec4 <_dtoa_r+0x554>)
 8008cc0:	f004 020f 	and.w	r2, r4, #15
 8008cc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ccc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008cd0:	f7f7 fc92 	bl	80005f8 <__aeabi_dmul>
 8008cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cd8:	1124      	asrs	r4, r4, #4
 8008cda:	2300      	movs	r3, #0
 8008cdc:	2602      	movs	r6, #2
 8008cde:	2c00      	cmp	r4, #0
 8008ce0:	f040 808f 	bne.w	8008e02 <_dtoa_r+0x492>
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d1d3      	bne.n	8008c90 <_dtoa_r+0x320>
 8008ce8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008cea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	f000 8094 	beq.w	8008e1c <_dtoa_r+0x4ac>
 8008cf4:	4b74      	ldr	r3, [pc, #464]	@ (8008ec8 <_dtoa_r+0x558>)
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	4629      	mov	r1, r5
 8008cfc:	f7f7 feee 	bl	8000adc <__aeabi_dcmplt>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	f000 808b 	beq.w	8008e1c <_dtoa_r+0x4ac>
 8008d06:	9b03      	ldr	r3, [sp, #12]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 8087 	beq.w	8008e1c <_dtoa_r+0x4ac>
 8008d0e:	f1bb 0f00 	cmp.w	fp, #0
 8008d12:	dd34      	ble.n	8008d7e <_dtoa_r+0x40e>
 8008d14:	4620      	mov	r0, r4
 8008d16:	4b6d      	ldr	r3, [pc, #436]	@ (8008ecc <_dtoa_r+0x55c>)
 8008d18:	2200      	movs	r2, #0
 8008d1a:	4629      	mov	r1, r5
 8008d1c:	f7f7 fc6c 	bl	80005f8 <__aeabi_dmul>
 8008d20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d24:	f107 38ff 	add.w	r8, r7, #4294967295
 8008d28:	3601      	adds	r6, #1
 8008d2a:	465c      	mov	r4, fp
 8008d2c:	4630      	mov	r0, r6
 8008d2e:	f7f7 fbf9 	bl	8000524 <__aeabi_i2d>
 8008d32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d36:	f7f7 fc5f 	bl	80005f8 <__aeabi_dmul>
 8008d3a:	4b65      	ldr	r3, [pc, #404]	@ (8008ed0 <_dtoa_r+0x560>)
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f7f7 faa5 	bl	800028c <__adddf3>
 8008d42:	4605      	mov	r5, r0
 8008d44:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008d48:	2c00      	cmp	r4, #0
 8008d4a:	d16a      	bne.n	8008e22 <_dtoa_r+0x4b2>
 8008d4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d50:	4b60      	ldr	r3, [pc, #384]	@ (8008ed4 <_dtoa_r+0x564>)
 8008d52:	2200      	movs	r2, #0
 8008d54:	f7f7 fa98 	bl	8000288 <__aeabi_dsub>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008d60:	462a      	mov	r2, r5
 8008d62:	4633      	mov	r3, r6
 8008d64:	f7f7 fed8 	bl	8000b18 <__aeabi_dcmpgt>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	f040 8297 	bne.w	800929c <_dtoa_r+0x92c>
 8008d6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d72:	462a      	mov	r2, r5
 8008d74:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008d78:	f7f7 feb0 	bl	8000adc <__aeabi_dcmplt>
 8008d7c:	bb38      	cbnz	r0, 8008dce <_dtoa_r+0x45e>
 8008d7e:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008d82:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008d86:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	f2c0 8156 	blt.w	800903a <_dtoa_r+0x6ca>
 8008d8e:	2f0e      	cmp	r7, #14
 8008d90:	f300 8153 	bgt.w	800903a <_dtoa_r+0x6ca>
 8008d94:	4b4a      	ldr	r3, [pc, #296]	@ (8008ec0 <_dtoa_r+0x550>)
 8008d96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d9a:	ed93 7b00 	vldr	d7, [r3]
 8008d9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	ed8d 7b00 	vstr	d7, [sp]
 8008da6:	f280 80e4 	bge.w	8008f72 <_dtoa_r+0x602>
 8008daa:	9b03      	ldr	r3, [sp, #12]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f300 80e0 	bgt.w	8008f72 <_dtoa_r+0x602>
 8008db2:	d10c      	bne.n	8008dce <_dtoa_r+0x45e>
 8008db4:	4b47      	ldr	r3, [pc, #284]	@ (8008ed4 <_dtoa_r+0x564>)
 8008db6:	2200      	movs	r2, #0
 8008db8:	ec51 0b17 	vmov	r0, r1, d7
 8008dbc:	f7f7 fc1c 	bl	80005f8 <__aeabi_dmul>
 8008dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008dc4:	f7f7 fe9e 	bl	8000b04 <__aeabi_dcmpge>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	f000 8265 	beq.w	8009298 <_dtoa_r+0x928>
 8008dce:	2400      	movs	r4, #0
 8008dd0:	4625      	mov	r5, r4
 8008dd2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008dd4:	4656      	mov	r6, sl
 8008dd6:	ea6f 0803 	mvn.w	r8, r3
 8008dda:	2700      	movs	r7, #0
 8008ddc:	4621      	mov	r1, r4
 8008dde:	4648      	mov	r0, r9
 8008de0:	f000 fba1 	bl	8009526 <_Bfree>
 8008de4:	2d00      	cmp	r5, #0
 8008de6:	f000 80bc 	beq.w	8008f62 <_dtoa_r+0x5f2>
 8008dea:	b12f      	cbz	r7, 8008df8 <_dtoa_r+0x488>
 8008dec:	42af      	cmp	r7, r5
 8008dee:	d003      	beq.n	8008df8 <_dtoa_r+0x488>
 8008df0:	4639      	mov	r1, r7
 8008df2:	4648      	mov	r0, r9
 8008df4:	f000 fb97 	bl	8009526 <_Bfree>
 8008df8:	4629      	mov	r1, r5
 8008dfa:	4648      	mov	r0, r9
 8008dfc:	f000 fb93 	bl	8009526 <_Bfree>
 8008e00:	e0af      	b.n	8008f62 <_dtoa_r+0x5f2>
 8008e02:	07e2      	lsls	r2, r4, #31
 8008e04:	d505      	bpl.n	8008e12 <_dtoa_r+0x4a2>
 8008e06:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e0a:	f7f7 fbf5 	bl	80005f8 <__aeabi_dmul>
 8008e0e:	3601      	adds	r6, #1
 8008e10:	2301      	movs	r3, #1
 8008e12:	1064      	asrs	r4, r4, #1
 8008e14:	3508      	adds	r5, #8
 8008e16:	e762      	b.n	8008cde <_dtoa_r+0x36e>
 8008e18:	2602      	movs	r6, #2
 8008e1a:	e765      	b.n	8008ce8 <_dtoa_r+0x378>
 8008e1c:	9c03      	ldr	r4, [sp, #12]
 8008e1e:	46b8      	mov	r8, r7
 8008e20:	e784      	b.n	8008d2c <_dtoa_r+0x3bc>
 8008e22:	4b27      	ldr	r3, [pc, #156]	@ (8008ec0 <_dtoa_r+0x550>)
 8008e24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e2e:	4454      	add	r4, sl
 8008e30:	2900      	cmp	r1, #0
 8008e32:	d053      	beq.n	8008edc <_dtoa_r+0x56c>
 8008e34:	4928      	ldr	r1, [pc, #160]	@ (8008ed8 <_dtoa_r+0x568>)
 8008e36:	2000      	movs	r0, #0
 8008e38:	f7f7 fd08 	bl	800084c <__aeabi_ddiv>
 8008e3c:	4633      	mov	r3, r6
 8008e3e:	462a      	mov	r2, r5
 8008e40:	f7f7 fa22 	bl	8000288 <__aeabi_dsub>
 8008e44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e48:	4656      	mov	r6, sl
 8008e4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e4e:	f7f7 fe83 	bl	8000b58 <__aeabi_d2iz>
 8008e52:	4605      	mov	r5, r0
 8008e54:	f7f7 fb66 	bl	8000524 <__aeabi_i2d>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e60:	f7f7 fa12 	bl	8000288 <__aeabi_dsub>
 8008e64:	3530      	adds	r5, #48	@ 0x30
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008e6e:	f806 5b01 	strb.w	r5, [r6], #1
 8008e72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e76:	f7f7 fe31 	bl	8000adc <__aeabi_dcmplt>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d171      	bne.n	8008f62 <_dtoa_r+0x5f2>
 8008e7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e82:	4911      	ldr	r1, [pc, #68]	@ (8008ec8 <_dtoa_r+0x558>)
 8008e84:	2000      	movs	r0, #0
 8008e86:	f7f7 f9ff 	bl	8000288 <__aeabi_dsub>
 8008e8a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e8e:	f7f7 fe25 	bl	8000adc <__aeabi_dcmplt>
 8008e92:	2800      	cmp	r0, #0
 8008e94:	f040 80b3 	bne.w	8008ffe <_dtoa_r+0x68e>
 8008e98:	42a6      	cmp	r6, r4
 8008e9a:	f43f af70 	beq.w	8008d7e <_dtoa_r+0x40e>
 8008e9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8008ecc <_dtoa_r+0x55c>)
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f7f7 fba7 	bl	80005f8 <__aeabi_dmul>
 8008eaa:	4b08      	ldr	r3, [pc, #32]	@ (8008ecc <_dtoa_r+0x55c>)
 8008eac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008eb6:	f7f7 fb9f 	bl	80005f8 <__aeabi_dmul>
 8008eba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ebe:	e7c4      	b.n	8008e4a <_dtoa_r+0x4da>
 8008ec0:	0800b168 	.word	0x0800b168
 8008ec4:	0800b140 	.word	0x0800b140
 8008ec8:	3ff00000 	.word	0x3ff00000
 8008ecc:	40240000 	.word	0x40240000
 8008ed0:	401c0000 	.word	0x401c0000
 8008ed4:	40140000 	.word	0x40140000
 8008ed8:	3fe00000 	.word	0x3fe00000
 8008edc:	4631      	mov	r1, r6
 8008ede:	4628      	mov	r0, r5
 8008ee0:	f7f7 fb8a 	bl	80005f8 <__aeabi_dmul>
 8008ee4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008ee8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008eea:	4656      	mov	r6, sl
 8008eec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ef0:	f7f7 fe32 	bl	8000b58 <__aeabi_d2iz>
 8008ef4:	4605      	mov	r5, r0
 8008ef6:	f7f7 fb15 	bl	8000524 <__aeabi_i2d>
 8008efa:	4602      	mov	r2, r0
 8008efc:	460b      	mov	r3, r1
 8008efe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f02:	f7f7 f9c1 	bl	8000288 <__aeabi_dsub>
 8008f06:	3530      	adds	r5, #48	@ 0x30
 8008f08:	f806 5b01 	strb.w	r5, [r6], #1
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	460b      	mov	r3, r1
 8008f10:	42a6      	cmp	r6, r4
 8008f12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f16:	f04f 0200 	mov.w	r2, #0
 8008f1a:	d124      	bne.n	8008f66 <_dtoa_r+0x5f6>
 8008f1c:	4baf      	ldr	r3, [pc, #700]	@ (80091dc <_dtoa_r+0x86c>)
 8008f1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f22:	f7f7 f9b3 	bl	800028c <__adddf3>
 8008f26:	4602      	mov	r2, r0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f2e:	f7f7 fdf3 	bl	8000b18 <__aeabi_dcmpgt>
 8008f32:	2800      	cmp	r0, #0
 8008f34:	d163      	bne.n	8008ffe <_dtoa_r+0x68e>
 8008f36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f3a:	49a8      	ldr	r1, [pc, #672]	@ (80091dc <_dtoa_r+0x86c>)
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	f7f7 f9a3 	bl	8000288 <__aeabi_dsub>
 8008f42:	4602      	mov	r2, r0
 8008f44:	460b      	mov	r3, r1
 8008f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f4a:	f7f7 fdc7 	bl	8000adc <__aeabi_dcmplt>
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	f43f af15 	beq.w	8008d7e <_dtoa_r+0x40e>
 8008f54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008f56:	1e73      	subs	r3, r6, #1
 8008f58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f5e:	2b30      	cmp	r3, #48	@ 0x30
 8008f60:	d0f8      	beq.n	8008f54 <_dtoa_r+0x5e4>
 8008f62:	4647      	mov	r7, r8
 8008f64:	e03b      	b.n	8008fde <_dtoa_r+0x66e>
 8008f66:	4b9e      	ldr	r3, [pc, #632]	@ (80091e0 <_dtoa_r+0x870>)
 8008f68:	f7f7 fb46 	bl	80005f8 <__aeabi_dmul>
 8008f6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f70:	e7bc      	b.n	8008eec <_dtoa_r+0x57c>
 8008f72:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008f76:	4656      	mov	r6, sl
 8008f78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f7c:	4620      	mov	r0, r4
 8008f7e:	4629      	mov	r1, r5
 8008f80:	f7f7 fc64 	bl	800084c <__aeabi_ddiv>
 8008f84:	f7f7 fde8 	bl	8000b58 <__aeabi_d2iz>
 8008f88:	4680      	mov	r8, r0
 8008f8a:	f7f7 facb 	bl	8000524 <__aeabi_i2d>
 8008f8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f92:	f7f7 fb31 	bl	80005f8 <__aeabi_dmul>
 8008f96:	4602      	mov	r2, r0
 8008f98:	460b      	mov	r3, r1
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	4629      	mov	r1, r5
 8008f9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008fa2:	f7f7 f971 	bl	8000288 <__aeabi_dsub>
 8008fa6:	f806 4b01 	strb.w	r4, [r6], #1
 8008faa:	9d03      	ldr	r5, [sp, #12]
 8008fac:	eba6 040a 	sub.w	r4, r6, sl
 8008fb0:	42a5      	cmp	r5, r4
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	d133      	bne.n	8009020 <_dtoa_r+0x6b0>
 8008fb8:	f7f7 f968 	bl	800028c <__adddf3>
 8008fbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	460d      	mov	r5, r1
 8008fc4:	f7f7 fda8 	bl	8000b18 <__aeabi_dcmpgt>
 8008fc8:	b9c0      	cbnz	r0, 8008ffc <_dtoa_r+0x68c>
 8008fca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fce:	4620      	mov	r0, r4
 8008fd0:	4629      	mov	r1, r5
 8008fd2:	f7f7 fd79 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fd6:	b110      	cbz	r0, 8008fde <_dtoa_r+0x66e>
 8008fd8:	f018 0f01 	tst.w	r8, #1
 8008fdc:	d10e      	bne.n	8008ffc <_dtoa_r+0x68c>
 8008fde:	9902      	ldr	r1, [sp, #8]
 8008fe0:	4648      	mov	r0, r9
 8008fe2:	f000 faa0 	bl	8009526 <_Bfree>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	7033      	strb	r3, [r6, #0]
 8008fea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008fec:	3701      	adds	r7, #1
 8008fee:	601f      	str	r7, [r3, #0]
 8008ff0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	f43f acf3 	beq.w	80089de <_dtoa_r+0x6e>
 8008ff8:	601e      	str	r6, [r3, #0]
 8008ffa:	e4f0      	b.n	80089de <_dtoa_r+0x6e>
 8008ffc:	46b8      	mov	r8, r7
 8008ffe:	4633      	mov	r3, r6
 8009000:	461e      	mov	r6, r3
 8009002:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009006:	2a39      	cmp	r2, #57	@ 0x39
 8009008:	d106      	bne.n	8009018 <_dtoa_r+0x6a8>
 800900a:	459a      	cmp	sl, r3
 800900c:	d1f8      	bne.n	8009000 <_dtoa_r+0x690>
 800900e:	2230      	movs	r2, #48	@ 0x30
 8009010:	f108 0801 	add.w	r8, r8, #1
 8009014:	f88a 2000 	strb.w	r2, [sl]
 8009018:	781a      	ldrb	r2, [r3, #0]
 800901a:	3201      	adds	r2, #1
 800901c:	701a      	strb	r2, [r3, #0]
 800901e:	e7a0      	b.n	8008f62 <_dtoa_r+0x5f2>
 8009020:	4b6f      	ldr	r3, [pc, #444]	@ (80091e0 <_dtoa_r+0x870>)
 8009022:	2200      	movs	r2, #0
 8009024:	f7f7 fae8 	bl	80005f8 <__aeabi_dmul>
 8009028:	2200      	movs	r2, #0
 800902a:	2300      	movs	r3, #0
 800902c:	4604      	mov	r4, r0
 800902e:	460d      	mov	r5, r1
 8009030:	f7f7 fd4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009034:	2800      	cmp	r0, #0
 8009036:	d09f      	beq.n	8008f78 <_dtoa_r+0x608>
 8009038:	e7d1      	b.n	8008fde <_dtoa_r+0x66e>
 800903a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800903c:	2a00      	cmp	r2, #0
 800903e:	f000 80ea 	beq.w	8009216 <_dtoa_r+0x8a6>
 8009042:	9a07      	ldr	r2, [sp, #28]
 8009044:	2a01      	cmp	r2, #1
 8009046:	f300 80cd 	bgt.w	80091e4 <_dtoa_r+0x874>
 800904a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800904c:	2a00      	cmp	r2, #0
 800904e:	f000 80c1 	beq.w	80091d4 <_dtoa_r+0x864>
 8009052:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009056:	9c08      	ldr	r4, [sp, #32]
 8009058:	9e00      	ldr	r6, [sp, #0]
 800905a:	9a00      	ldr	r2, [sp, #0]
 800905c:	441a      	add	r2, r3
 800905e:	9200      	str	r2, [sp, #0]
 8009060:	9a06      	ldr	r2, [sp, #24]
 8009062:	2101      	movs	r1, #1
 8009064:	441a      	add	r2, r3
 8009066:	4648      	mov	r0, r9
 8009068:	9206      	str	r2, [sp, #24]
 800906a:	f000 faf7 	bl	800965c <__i2b>
 800906e:	4605      	mov	r5, r0
 8009070:	b166      	cbz	r6, 800908c <_dtoa_r+0x71c>
 8009072:	9b06      	ldr	r3, [sp, #24]
 8009074:	2b00      	cmp	r3, #0
 8009076:	dd09      	ble.n	800908c <_dtoa_r+0x71c>
 8009078:	42b3      	cmp	r3, r6
 800907a:	9a00      	ldr	r2, [sp, #0]
 800907c:	bfa8      	it	ge
 800907e:	4633      	movge	r3, r6
 8009080:	1ad2      	subs	r2, r2, r3
 8009082:	9200      	str	r2, [sp, #0]
 8009084:	9a06      	ldr	r2, [sp, #24]
 8009086:	1af6      	subs	r6, r6, r3
 8009088:	1ad3      	subs	r3, r2, r3
 800908a:	9306      	str	r3, [sp, #24]
 800908c:	9b08      	ldr	r3, [sp, #32]
 800908e:	b30b      	cbz	r3, 80090d4 <_dtoa_r+0x764>
 8009090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009092:	2b00      	cmp	r3, #0
 8009094:	f000 80c6 	beq.w	8009224 <_dtoa_r+0x8b4>
 8009098:	2c00      	cmp	r4, #0
 800909a:	f000 80c0 	beq.w	800921e <_dtoa_r+0x8ae>
 800909e:	4629      	mov	r1, r5
 80090a0:	4622      	mov	r2, r4
 80090a2:	4648      	mov	r0, r9
 80090a4:	f000 fb92 	bl	80097cc <__pow5mult>
 80090a8:	9a02      	ldr	r2, [sp, #8]
 80090aa:	4601      	mov	r1, r0
 80090ac:	4605      	mov	r5, r0
 80090ae:	4648      	mov	r0, r9
 80090b0:	f000 faea 	bl	8009688 <__multiply>
 80090b4:	9902      	ldr	r1, [sp, #8]
 80090b6:	4680      	mov	r8, r0
 80090b8:	4648      	mov	r0, r9
 80090ba:	f000 fa34 	bl	8009526 <_Bfree>
 80090be:	9b08      	ldr	r3, [sp, #32]
 80090c0:	1b1b      	subs	r3, r3, r4
 80090c2:	9308      	str	r3, [sp, #32]
 80090c4:	f000 80b1 	beq.w	800922a <_dtoa_r+0x8ba>
 80090c8:	9a08      	ldr	r2, [sp, #32]
 80090ca:	4641      	mov	r1, r8
 80090cc:	4648      	mov	r0, r9
 80090ce:	f000 fb7d 	bl	80097cc <__pow5mult>
 80090d2:	9002      	str	r0, [sp, #8]
 80090d4:	2101      	movs	r1, #1
 80090d6:	4648      	mov	r0, r9
 80090d8:	f000 fac0 	bl	800965c <__i2b>
 80090dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090de:	4604      	mov	r4, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f000 81d5 	beq.w	8009490 <_dtoa_r+0xb20>
 80090e6:	461a      	mov	r2, r3
 80090e8:	4601      	mov	r1, r0
 80090ea:	4648      	mov	r0, r9
 80090ec:	f000 fb6e 	bl	80097cc <__pow5mult>
 80090f0:	9b07      	ldr	r3, [sp, #28]
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	4604      	mov	r4, r0
 80090f6:	f300 809f 	bgt.w	8009238 <_dtoa_r+0x8c8>
 80090fa:	9b04      	ldr	r3, [sp, #16]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	f040 8097 	bne.w	8009230 <_dtoa_r+0x8c0>
 8009102:	9b05      	ldr	r3, [sp, #20]
 8009104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009108:	2b00      	cmp	r3, #0
 800910a:	f040 8093 	bne.w	8009234 <_dtoa_r+0x8c4>
 800910e:	9b05      	ldr	r3, [sp, #20]
 8009110:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009114:	0d1b      	lsrs	r3, r3, #20
 8009116:	051b      	lsls	r3, r3, #20
 8009118:	b133      	cbz	r3, 8009128 <_dtoa_r+0x7b8>
 800911a:	9b00      	ldr	r3, [sp, #0]
 800911c:	3301      	adds	r3, #1
 800911e:	9300      	str	r3, [sp, #0]
 8009120:	9b06      	ldr	r3, [sp, #24]
 8009122:	3301      	adds	r3, #1
 8009124:	9306      	str	r3, [sp, #24]
 8009126:	2301      	movs	r3, #1
 8009128:	9308      	str	r3, [sp, #32]
 800912a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 81b5 	beq.w	800949c <_dtoa_r+0xb2c>
 8009132:	6923      	ldr	r3, [r4, #16]
 8009134:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009138:	6918      	ldr	r0, [r3, #16]
 800913a:	f000 fa43 	bl	80095c4 <__hi0bits>
 800913e:	f1c0 0020 	rsb	r0, r0, #32
 8009142:	9b06      	ldr	r3, [sp, #24]
 8009144:	4418      	add	r0, r3
 8009146:	f010 001f 	ands.w	r0, r0, #31
 800914a:	f000 8082 	beq.w	8009252 <_dtoa_r+0x8e2>
 800914e:	f1c0 0320 	rsb	r3, r0, #32
 8009152:	2b04      	cmp	r3, #4
 8009154:	dd73      	ble.n	800923e <_dtoa_r+0x8ce>
 8009156:	9b00      	ldr	r3, [sp, #0]
 8009158:	f1c0 001c 	rsb	r0, r0, #28
 800915c:	4403      	add	r3, r0
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	9b06      	ldr	r3, [sp, #24]
 8009162:	4403      	add	r3, r0
 8009164:	4406      	add	r6, r0
 8009166:	9306      	str	r3, [sp, #24]
 8009168:	9b00      	ldr	r3, [sp, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	dd05      	ble.n	800917a <_dtoa_r+0x80a>
 800916e:	9902      	ldr	r1, [sp, #8]
 8009170:	461a      	mov	r2, r3
 8009172:	4648      	mov	r0, r9
 8009174:	f000 fb6a 	bl	800984c <__lshift>
 8009178:	9002      	str	r0, [sp, #8]
 800917a:	9b06      	ldr	r3, [sp, #24]
 800917c:	2b00      	cmp	r3, #0
 800917e:	dd05      	ble.n	800918c <_dtoa_r+0x81c>
 8009180:	4621      	mov	r1, r4
 8009182:	461a      	mov	r2, r3
 8009184:	4648      	mov	r0, r9
 8009186:	f000 fb61 	bl	800984c <__lshift>
 800918a:	4604      	mov	r4, r0
 800918c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800918e:	2b00      	cmp	r3, #0
 8009190:	d061      	beq.n	8009256 <_dtoa_r+0x8e6>
 8009192:	9802      	ldr	r0, [sp, #8]
 8009194:	4621      	mov	r1, r4
 8009196:	f000 fbc5 	bl	8009924 <__mcmp>
 800919a:	2800      	cmp	r0, #0
 800919c:	da5b      	bge.n	8009256 <_dtoa_r+0x8e6>
 800919e:	2300      	movs	r3, #0
 80091a0:	9902      	ldr	r1, [sp, #8]
 80091a2:	220a      	movs	r2, #10
 80091a4:	4648      	mov	r0, r9
 80091a6:	f000 f9c7 	bl	8009538 <__multadd>
 80091aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ac:	9002      	str	r0, [sp, #8]
 80091ae:	f107 38ff 	add.w	r8, r7, #4294967295
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f000 8174 	beq.w	80094a0 <_dtoa_r+0xb30>
 80091b8:	4629      	mov	r1, r5
 80091ba:	2300      	movs	r3, #0
 80091bc:	220a      	movs	r2, #10
 80091be:	4648      	mov	r0, r9
 80091c0:	f000 f9ba 	bl	8009538 <__multadd>
 80091c4:	f1bb 0f00 	cmp.w	fp, #0
 80091c8:	4605      	mov	r5, r0
 80091ca:	dc6f      	bgt.n	80092ac <_dtoa_r+0x93c>
 80091cc:	9b07      	ldr	r3, [sp, #28]
 80091ce:	2b02      	cmp	r3, #2
 80091d0:	dc49      	bgt.n	8009266 <_dtoa_r+0x8f6>
 80091d2:	e06b      	b.n	80092ac <_dtoa_r+0x93c>
 80091d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80091d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80091da:	e73c      	b.n	8009056 <_dtoa_r+0x6e6>
 80091dc:	3fe00000 	.word	0x3fe00000
 80091e0:	40240000 	.word	0x40240000
 80091e4:	9b03      	ldr	r3, [sp, #12]
 80091e6:	1e5c      	subs	r4, r3, #1
 80091e8:	9b08      	ldr	r3, [sp, #32]
 80091ea:	42a3      	cmp	r3, r4
 80091ec:	db09      	blt.n	8009202 <_dtoa_r+0x892>
 80091ee:	1b1c      	subs	r4, r3, r4
 80091f0:	9b03      	ldr	r3, [sp, #12]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f6bf af30 	bge.w	8009058 <_dtoa_r+0x6e8>
 80091f8:	9b00      	ldr	r3, [sp, #0]
 80091fa:	9a03      	ldr	r2, [sp, #12]
 80091fc:	1a9e      	subs	r6, r3, r2
 80091fe:	2300      	movs	r3, #0
 8009200:	e72b      	b.n	800905a <_dtoa_r+0x6ea>
 8009202:	9b08      	ldr	r3, [sp, #32]
 8009204:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009206:	9408      	str	r4, [sp, #32]
 8009208:	1ae3      	subs	r3, r4, r3
 800920a:	441a      	add	r2, r3
 800920c:	9e00      	ldr	r6, [sp, #0]
 800920e:	9b03      	ldr	r3, [sp, #12]
 8009210:	920d      	str	r2, [sp, #52]	@ 0x34
 8009212:	2400      	movs	r4, #0
 8009214:	e721      	b.n	800905a <_dtoa_r+0x6ea>
 8009216:	9c08      	ldr	r4, [sp, #32]
 8009218:	9e00      	ldr	r6, [sp, #0]
 800921a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800921c:	e728      	b.n	8009070 <_dtoa_r+0x700>
 800921e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009222:	e751      	b.n	80090c8 <_dtoa_r+0x758>
 8009224:	9a08      	ldr	r2, [sp, #32]
 8009226:	9902      	ldr	r1, [sp, #8]
 8009228:	e750      	b.n	80090cc <_dtoa_r+0x75c>
 800922a:	f8cd 8008 	str.w	r8, [sp, #8]
 800922e:	e751      	b.n	80090d4 <_dtoa_r+0x764>
 8009230:	2300      	movs	r3, #0
 8009232:	e779      	b.n	8009128 <_dtoa_r+0x7b8>
 8009234:	9b04      	ldr	r3, [sp, #16]
 8009236:	e777      	b.n	8009128 <_dtoa_r+0x7b8>
 8009238:	2300      	movs	r3, #0
 800923a:	9308      	str	r3, [sp, #32]
 800923c:	e779      	b.n	8009132 <_dtoa_r+0x7c2>
 800923e:	d093      	beq.n	8009168 <_dtoa_r+0x7f8>
 8009240:	9a00      	ldr	r2, [sp, #0]
 8009242:	331c      	adds	r3, #28
 8009244:	441a      	add	r2, r3
 8009246:	9200      	str	r2, [sp, #0]
 8009248:	9a06      	ldr	r2, [sp, #24]
 800924a:	441a      	add	r2, r3
 800924c:	441e      	add	r6, r3
 800924e:	9206      	str	r2, [sp, #24]
 8009250:	e78a      	b.n	8009168 <_dtoa_r+0x7f8>
 8009252:	4603      	mov	r3, r0
 8009254:	e7f4      	b.n	8009240 <_dtoa_r+0x8d0>
 8009256:	9b03      	ldr	r3, [sp, #12]
 8009258:	2b00      	cmp	r3, #0
 800925a:	46b8      	mov	r8, r7
 800925c:	dc20      	bgt.n	80092a0 <_dtoa_r+0x930>
 800925e:	469b      	mov	fp, r3
 8009260:	9b07      	ldr	r3, [sp, #28]
 8009262:	2b02      	cmp	r3, #2
 8009264:	dd1e      	ble.n	80092a4 <_dtoa_r+0x934>
 8009266:	f1bb 0f00 	cmp.w	fp, #0
 800926a:	f47f adb2 	bne.w	8008dd2 <_dtoa_r+0x462>
 800926e:	4621      	mov	r1, r4
 8009270:	465b      	mov	r3, fp
 8009272:	2205      	movs	r2, #5
 8009274:	4648      	mov	r0, r9
 8009276:	f000 f95f 	bl	8009538 <__multadd>
 800927a:	4601      	mov	r1, r0
 800927c:	4604      	mov	r4, r0
 800927e:	9802      	ldr	r0, [sp, #8]
 8009280:	f000 fb50 	bl	8009924 <__mcmp>
 8009284:	2800      	cmp	r0, #0
 8009286:	f77f ada4 	ble.w	8008dd2 <_dtoa_r+0x462>
 800928a:	4656      	mov	r6, sl
 800928c:	2331      	movs	r3, #49	@ 0x31
 800928e:	f806 3b01 	strb.w	r3, [r6], #1
 8009292:	f108 0801 	add.w	r8, r8, #1
 8009296:	e5a0      	b.n	8008dda <_dtoa_r+0x46a>
 8009298:	9c03      	ldr	r4, [sp, #12]
 800929a:	46b8      	mov	r8, r7
 800929c:	4625      	mov	r5, r4
 800929e:	e7f4      	b.n	800928a <_dtoa_r+0x91a>
 80092a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80092a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	f000 80fe 	beq.w	80094a8 <_dtoa_r+0xb38>
 80092ac:	2e00      	cmp	r6, #0
 80092ae:	dd05      	ble.n	80092bc <_dtoa_r+0x94c>
 80092b0:	4629      	mov	r1, r5
 80092b2:	4632      	mov	r2, r6
 80092b4:	4648      	mov	r0, r9
 80092b6:	f000 fac9 	bl	800984c <__lshift>
 80092ba:	4605      	mov	r5, r0
 80092bc:	9b08      	ldr	r3, [sp, #32]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d05b      	beq.n	800937a <_dtoa_r+0xa0a>
 80092c2:	6869      	ldr	r1, [r5, #4]
 80092c4:	4648      	mov	r0, r9
 80092c6:	f000 f909 	bl	80094dc <_Balloc>
 80092ca:	4606      	mov	r6, r0
 80092cc:	b920      	cbnz	r0, 80092d8 <_dtoa_r+0x968>
 80092ce:	4b81      	ldr	r3, [pc, #516]	@ (80094d4 <_dtoa_r+0xb64>)
 80092d0:	4602      	mov	r2, r0
 80092d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80092d6:	e470      	b.n	8008bba <_dtoa_r+0x24a>
 80092d8:	692a      	ldr	r2, [r5, #16]
 80092da:	3202      	adds	r2, #2
 80092dc:	0092      	lsls	r2, r2, #2
 80092de:	f105 010c 	add.w	r1, r5, #12
 80092e2:	300c      	adds	r0, #12
 80092e4:	f000 fc9b 	bl	8009c1e <memcpy>
 80092e8:	2201      	movs	r2, #1
 80092ea:	4631      	mov	r1, r6
 80092ec:	4648      	mov	r0, r9
 80092ee:	f000 faad 	bl	800984c <__lshift>
 80092f2:	f10a 0301 	add.w	r3, sl, #1
 80092f6:	9300      	str	r3, [sp, #0]
 80092f8:	eb0a 030b 	add.w	r3, sl, fp
 80092fc:	9308      	str	r3, [sp, #32]
 80092fe:	9b04      	ldr	r3, [sp, #16]
 8009300:	f003 0301 	and.w	r3, r3, #1
 8009304:	462f      	mov	r7, r5
 8009306:	9306      	str	r3, [sp, #24]
 8009308:	4605      	mov	r5, r0
 800930a:	9b00      	ldr	r3, [sp, #0]
 800930c:	9802      	ldr	r0, [sp, #8]
 800930e:	4621      	mov	r1, r4
 8009310:	f103 3bff 	add.w	fp, r3, #4294967295
 8009314:	f7ff faa4 	bl	8008860 <quorem>
 8009318:	4603      	mov	r3, r0
 800931a:	3330      	adds	r3, #48	@ 0x30
 800931c:	9003      	str	r0, [sp, #12]
 800931e:	4639      	mov	r1, r7
 8009320:	9802      	ldr	r0, [sp, #8]
 8009322:	9309      	str	r3, [sp, #36]	@ 0x24
 8009324:	f000 fafe 	bl	8009924 <__mcmp>
 8009328:	462a      	mov	r2, r5
 800932a:	9004      	str	r0, [sp, #16]
 800932c:	4621      	mov	r1, r4
 800932e:	4648      	mov	r0, r9
 8009330:	f000 fb14 	bl	800995c <__mdiff>
 8009334:	68c2      	ldr	r2, [r0, #12]
 8009336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009338:	4606      	mov	r6, r0
 800933a:	bb02      	cbnz	r2, 800937e <_dtoa_r+0xa0e>
 800933c:	4601      	mov	r1, r0
 800933e:	9802      	ldr	r0, [sp, #8]
 8009340:	f000 faf0 	bl	8009924 <__mcmp>
 8009344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009346:	4602      	mov	r2, r0
 8009348:	4631      	mov	r1, r6
 800934a:	4648      	mov	r0, r9
 800934c:	920c      	str	r2, [sp, #48]	@ 0x30
 800934e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009350:	f000 f8e9 	bl	8009526 <_Bfree>
 8009354:	9b07      	ldr	r3, [sp, #28]
 8009356:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009358:	9e00      	ldr	r6, [sp, #0]
 800935a:	ea42 0103 	orr.w	r1, r2, r3
 800935e:	9b06      	ldr	r3, [sp, #24]
 8009360:	4319      	orrs	r1, r3
 8009362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009364:	d10d      	bne.n	8009382 <_dtoa_r+0xa12>
 8009366:	2b39      	cmp	r3, #57	@ 0x39
 8009368:	d027      	beq.n	80093ba <_dtoa_r+0xa4a>
 800936a:	9a04      	ldr	r2, [sp, #16]
 800936c:	2a00      	cmp	r2, #0
 800936e:	dd01      	ble.n	8009374 <_dtoa_r+0xa04>
 8009370:	9b03      	ldr	r3, [sp, #12]
 8009372:	3331      	adds	r3, #49	@ 0x31
 8009374:	f88b 3000 	strb.w	r3, [fp]
 8009378:	e530      	b.n	8008ddc <_dtoa_r+0x46c>
 800937a:	4628      	mov	r0, r5
 800937c:	e7b9      	b.n	80092f2 <_dtoa_r+0x982>
 800937e:	2201      	movs	r2, #1
 8009380:	e7e2      	b.n	8009348 <_dtoa_r+0x9d8>
 8009382:	9904      	ldr	r1, [sp, #16]
 8009384:	2900      	cmp	r1, #0
 8009386:	db04      	blt.n	8009392 <_dtoa_r+0xa22>
 8009388:	9807      	ldr	r0, [sp, #28]
 800938a:	4301      	orrs	r1, r0
 800938c:	9806      	ldr	r0, [sp, #24]
 800938e:	4301      	orrs	r1, r0
 8009390:	d120      	bne.n	80093d4 <_dtoa_r+0xa64>
 8009392:	2a00      	cmp	r2, #0
 8009394:	ddee      	ble.n	8009374 <_dtoa_r+0xa04>
 8009396:	9902      	ldr	r1, [sp, #8]
 8009398:	9300      	str	r3, [sp, #0]
 800939a:	2201      	movs	r2, #1
 800939c:	4648      	mov	r0, r9
 800939e:	f000 fa55 	bl	800984c <__lshift>
 80093a2:	4621      	mov	r1, r4
 80093a4:	9002      	str	r0, [sp, #8]
 80093a6:	f000 fabd 	bl	8009924 <__mcmp>
 80093aa:	2800      	cmp	r0, #0
 80093ac:	9b00      	ldr	r3, [sp, #0]
 80093ae:	dc02      	bgt.n	80093b6 <_dtoa_r+0xa46>
 80093b0:	d1e0      	bne.n	8009374 <_dtoa_r+0xa04>
 80093b2:	07da      	lsls	r2, r3, #31
 80093b4:	d5de      	bpl.n	8009374 <_dtoa_r+0xa04>
 80093b6:	2b39      	cmp	r3, #57	@ 0x39
 80093b8:	d1da      	bne.n	8009370 <_dtoa_r+0xa00>
 80093ba:	2339      	movs	r3, #57	@ 0x39
 80093bc:	f88b 3000 	strb.w	r3, [fp]
 80093c0:	4633      	mov	r3, r6
 80093c2:	461e      	mov	r6, r3
 80093c4:	3b01      	subs	r3, #1
 80093c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80093ca:	2a39      	cmp	r2, #57	@ 0x39
 80093cc:	d04e      	beq.n	800946c <_dtoa_r+0xafc>
 80093ce:	3201      	adds	r2, #1
 80093d0:	701a      	strb	r2, [r3, #0]
 80093d2:	e503      	b.n	8008ddc <_dtoa_r+0x46c>
 80093d4:	2a00      	cmp	r2, #0
 80093d6:	dd03      	ble.n	80093e0 <_dtoa_r+0xa70>
 80093d8:	2b39      	cmp	r3, #57	@ 0x39
 80093da:	d0ee      	beq.n	80093ba <_dtoa_r+0xa4a>
 80093dc:	3301      	adds	r3, #1
 80093de:	e7c9      	b.n	8009374 <_dtoa_r+0xa04>
 80093e0:	9a00      	ldr	r2, [sp, #0]
 80093e2:	9908      	ldr	r1, [sp, #32]
 80093e4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80093e8:	428a      	cmp	r2, r1
 80093ea:	d028      	beq.n	800943e <_dtoa_r+0xace>
 80093ec:	9902      	ldr	r1, [sp, #8]
 80093ee:	2300      	movs	r3, #0
 80093f0:	220a      	movs	r2, #10
 80093f2:	4648      	mov	r0, r9
 80093f4:	f000 f8a0 	bl	8009538 <__multadd>
 80093f8:	42af      	cmp	r7, r5
 80093fa:	9002      	str	r0, [sp, #8]
 80093fc:	f04f 0300 	mov.w	r3, #0
 8009400:	f04f 020a 	mov.w	r2, #10
 8009404:	4639      	mov	r1, r7
 8009406:	4648      	mov	r0, r9
 8009408:	d107      	bne.n	800941a <_dtoa_r+0xaaa>
 800940a:	f000 f895 	bl	8009538 <__multadd>
 800940e:	4607      	mov	r7, r0
 8009410:	4605      	mov	r5, r0
 8009412:	9b00      	ldr	r3, [sp, #0]
 8009414:	3301      	adds	r3, #1
 8009416:	9300      	str	r3, [sp, #0]
 8009418:	e777      	b.n	800930a <_dtoa_r+0x99a>
 800941a:	f000 f88d 	bl	8009538 <__multadd>
 800941e:	4629      	mov	r1, r5
 8009420:	4607      	mov	r7, r0
 8009422:	2300      	movs	r3, #0
 8009424:	220a      	movs	r2, #10
 8009426:	4648      	mov	r0, r9
 8009428:	f000 f886 	bl	8009538 <__multadd>
 800942c:	4605      	mov	r5, r0
 800942e:	e7f0      	b.n	8009412 <_dtoa_r+0xaa2>
 8009430:	f1bb 0f00 	cmp.w	fp, #0
 8009434:	bfcc      	ite	gt
 8009436:	465e      	movgt	r6, fp
 8009438:	2601      	movle	r6, #1
 800943a:	4456      	add	r6, sl
 800943c:	2700      	movs	r7, #0
 800943e:	9902      	ldr	r1, [sp, #8]
 8009440:	9300      	str	r3, [sp, #0]
 8009442:	2201      	movs	r2, #1
 8009444:	4648      	mov	r0, r9
 8009446:	f000 fa01 	bl	800984c <__lshift>
 800944a:	4621      	mov	r1, r4
 800944c:	9002      	str	r0, [sp, #8]
 800944e:	f000 fa69 	bl	8009924 <__mcmp>
 8009452:	2800      	cmp	r0, #0
 8009454:	dcb4      	bgt.n	80093c0 <_dtoa_r+0xa50>
 8009456:	d102      	bne.n	800945e <_dtoa_r+0xaee>
 8009458:	9b00      	ldr	r3, [sp, #0]
 800945a:	07db      	lsls	r3, r3, #31
 800945c:	d4b0      	bmi.n	80093c0 <_dtoa_r+0xa50>
 800945e:	4633      	mov	r3, r6
 8009460:	461e      	mov	r6, r3
 8009462:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009466:	2a30      	cmp	r2, #48	@ 0x30
 8009468:	d0fa      	beq.n	8009460 <_dtoa_r+0xaf0>
 800946a:	e4b7      	b.n	8008ddc <_dtoa_r+0x46c>
 800946c:	459a      	cmp	sl, r3
 800946e:	d1a8      	bne.n	80093c2 <_dtoa_r+0xa52>
 8009470:	2331      	movs	r3, #49	@ 0x31
 8009472:	f108 0801 	add.w	r8, r8, #1
 8009476:	f88a 3000 	strb.w	r3, [sl]
 800947a:	e4af      	b.n	8008ddc <_dtoa_r+0x46c>
 800947c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800947e:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80094d8 <_dtoa_r+0xb68>
 8009482:	2b00      	cmp	r3, #0
 8009484:	f43f aaab 	beq.w	80089de <_dtoa_r+0x6e>
 8009488:	f10a 0308 	add.w	r3, sl, #8
 800948c:	f7ff baa5 	b.w	80089da <_dtoa_r+0x6a>
 8009490:	9b07      	ldr	r3, [sp, #28]
 8009492:	2b01      	cmp	r3, #1
 8009494:	f77f ae31 	ble.w	80090fa <_dtoa_r+0x78a>
 8009498:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800949a:	9308      	str	r3, [sp, #32]
 800949c:	2001      	movs	r0, #1
 800949e:	e650      	b.n	8009142 <_dtoa_r+0x7d2>
 80094a0:	f1bb 0f00 	cmp.w	fp, #0
 80094a4:	f77f aedc 	ble.w	8009260 <_dtoa_r+0x8f0>
 80094a8:	4656      	mov	r6, sl
 80094aa:	9802      	ldr	r0, [sp, #8]
 80094ac:	4621      	mov	r1, r4
 80094ae:	f7ff f9d7 	bl	8008860 <quorem>
 80094b2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80094b6:	f806 3b01 	strb.w	r3, [r6], #1
 80094ba:	eba6 020a 	sub.w	r2, r6, sl
 80094be:	4593      	cmp	fp, r2
 80094c0:	ddb6      	ble.n	8009430 <_dtoa_r+0xac0>
 80094c2:	9902      	ldr	r1, [sp, #8]
 80094c4:	2300      	movs	r3, #0
 80094c6:	220a      	movs	r2, #10
 80094c8:	4648      	mov	r0, r9
 80094ca:	f000 f835 	bl	8009538 <__multadd>
 80094ce:	9002      	str	r0, [sp, #8]
 80094d0:	e7eb      	b.n	80094aa <_dtoa_r+0xb3a>
 80094d2:	bf00      	nop
 80094d4:	0800b005 	.word	0x0800b005
 80094d8:	0800aff8 	.word	0x0800aff8

080094dc <_Balloc>:
 80094dc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80094de:	b570      	push	{r4, r5, r6, lr}
 80094e0:	4605      	mov	r5, r0
 80094e2:	460c      	mov	r4, r1
 80094e4:	b17b      	cbz	r3, 8009506 <_Balloc+0x2a>
 80094e6:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80094e8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80094ec:	b9a0      	cbnz	r0, 8009518 <_Balloc+0x3c>
 80094ee:	2101      	movs	r1, #1
 80094f0:	fa01 f604 	lsl.w	r6, r1, r4
 80094f4:	1d72      	adds	r2, r6, #5
 80094f6:	0092      	lsls	r2, r2, #2
 80094f8:	4628      	mov	r0, r5
 80094fa:	f000 fbbd 	bl	8009c78 <_calloc_r>
 80094fe:	b148      	cbz	r0, 8009514 <_Balloc+0x38>
 8009500:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009504:	e00b      	b.n	800951e <_Balloc+0x42>
 8009506:	2221      	movs	r2, #33	@ 0x21
 8009508:	2104      	movs	r1, #4
 800950a:	f000 fbb5 	bl	8009c78 <_calloc_r>
 800950e:	6468      	str	r0, [r5, #68]	@ 0x44
 8009510:	2800      	cmp	r0, #0
 8009512:	d1e8      	bne.n	80094e6 <_Balloc+0xa>
 8009514:	2000      	movs	r0, #0
 8009516:	bd70      	pop	{r4, r5, r6, pc}
 8009518:	6802      	ldr	r2, [r0, #0]
 800951a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800951e:	2300      	movs	r3, #0
 8009520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009524:	e7f7      	b.n	8009516 <_Balloc+0x3a>

08009526 <_Bfree>:
 8009526:	b131      	cbz	r1, 8009536 <_Bfree+0x10>
 8009528:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800952a:	684a      	ldr	r2, [r1, #4]
 800952c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009530:	6008      	str	r0, [r1, #0]
 8009532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009536:	4770      	bx	lr

08009538 <__multadd>:
 8009538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800953c:	690d      	ldr	r5, [r1, #16]
 800953e:	4607      	mov	r7, r0
 8009540:	460c      	mov	r4, r1
 8009542:	461e      	mov	r6, r3
 8009544:	f101 0c14 	add.w	ip, r1, #20
 8009548:	2000      	movs	r0, #0
 800954a:	f8dc 3000 	ldr.w	r3, [ip]
 800954e:	b299      	uxth	r1, r3
 8009550:	fb02 6101 	mla	r1, r2, r1, r6
 8009554:	0c1e      	lsrs	r6, r3, #16
 8009556:	0c0b      	lsrs	r3, r1, #16
 8009558:	fb02 3306 	mla	r3, r2, r6, r3
 800955c:	b289      	uxth	r1, r1
 800955e:	3001      	adds	r0, #1
 8009560:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009564:	4285      	cmp	r5, r0
 8009566:	f84c 1b04 	str.w	r1, [ip], #4
 800956a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800956e:	dcec      	bgt.n	800954a <__multadd+0x12>
 8009570:	b30e      	cbz	r6, 80095b6 <__multadd+0x7e>
 8009572:	68a3      	ldr	r3, [r4, #8]
 8009574:	42ab      	cmp	r3, r5
 8009576:	dc19      	bgt.n	80095ac <__multadd+0x74>
 8009578:	6861      	ldr	r1, [r4, #4]
 800957a:	4638      	mov	r0, r7
 800957c:	3101      	adds	r1, #1
 800957e:	f7ff ffad 	bl	80094dc <_Balloc>
 8009582:	4680      	mov	r8, r0
 8009584:	b928      	cbnz	r0, 8009592 <__multadd+0x5a>
 8009586:	4602      	mov	r2, r0
 8009588:	4b0c      	ldr	r3, [pc, #48]	@ (80095bc <__multadd+0x84>)
 800958a:	480d      	ldr	r0, [pc, #52]	@ (80095c0 <__multadd+0x88>)
 800958c:	21ba      	movs	r1, #186	@ 0xba
 800958e:	f000 fb55 	bl	8009c3c <__assert_func>
 8009592:	6922      	ldr	r2, [r4, #16]
 8009594:	3202      	adds	r2, #2
 8009596:	f104 010c 	add.w	r1, r4, #12
 800959a:	0092      	lsls	r2, r2, #2
 800959c:	300c      	adds	r0, #12
 800959e:	f000 fb3e 	bl	8009c1e <memcpy>
 80095a2:	4621      	mov	r1, r4
 80095a4:	4638      	mov	r0, r7
 80095a6:	f7ff ffbe 	bl	8009526 <_Bfree>
 80095aa:	4644      	mov	r4, r8
 80095ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095b0:	3501      	adds	r5, #1
 80095b2:	615e      	str	r6, [r3, #20]
 80095b4:	6125      	str	r5, [r4, #16]
 80095b6:	4620      	mov	r0, r4
 80095b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095bc:	0800b005 	.word	0x0800b005
 80095c0:	0800b06e 	.word	0x0800b06e

080095c4 <__hi0bits>:
 80095c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80095c8:	4603      	mov	r3, r0
 80095ca:	bf36      	itet	cc
 80095cc:	0403      	lslcc	r3, r0, #16
 80095ce:	2000      	movcs	r0, #0
 80095d0:	2010      	movcc	r0, #16
 80095d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095d6:	bf3c      	itt	cc
 80095d8:	021b      	lslcc	r3, r3, #8
 80095da:	3008      	addcc	r0, #8
 80095dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095e0:	bf3c      	itt	cc
 80095e2:	011b      	lslcc	r3, r3, #4
 80095e4:	3004      	addcc	r0, #4
 80095e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ea:	bf3c      	itt	cc
 80095ec:	009b      	lslcc	r3, r3, #2
 80095ee:	3002      	addcc	r0, #2
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	db05      	blt.n	8009600 <__hi0bits+0x3c>
 80095f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80095f8:	f100 0001 	add.w	r0, r0, #1
 80095fc:	bf08      	it	eq
 80095fe:	2020      	moveq	r0, #32
 8009600:	4770      	bx	lr

08009602 <__lo0bits>:
 8009602:	6803      	ldr	r3, [r0, #0]
 8009604:	4602      	mov	r2, r0
 8009606:	f013 0007 	ands.w	r0, r3, #7
 800960a:	d00b      	beq.n	8009624 <__lo0bits+0x22>
 800960c:	07d9      	lsls	r1, r3, #31
 800960e:	d421      	bmi.n	8009654 <__lo0bits+0x52>
 8009610:	0798      	lsls	r0, r3, #30
 8009612:	bf49      	itett	mi
 8009614:	085b      	lsrmi	r3, r3, #1
 8009616:	089b      	lsrpl	r3, r3, #2
 8009618:	2001      	movmi	r0, #1
 800961a:	6013      	strmi	r3, [r2, #0]
 800961c:	bf5c      	itt	pl
 800961e:	6013      	strpl	r3, [r2, #0]
 8009620:	2002      	movpl	r0, #2
 8009622:	4770      	bx	lr
 8009624:	b299      	uxth	r1, r3
 8009626:	b909      	cbnz	r1, 800962c <__lo0bits+0x2a>
 8009628:	0c1b      	lsrs	r3, r3, #16
 800962a:	2010      	movs	r0, #16
 800962c:	b2d9      	uxtb	r1, r3
 800962e:	b909      	cbnz	r1, 8009634 <__lo0bits+0x32>
 8009630:	3008      	adds	r0, #8
 8009632:	0a1b      	lsrs	r3, r3, #8
 8009634:	0719      	lsls	r1, r3, #28
 8009636:	bf04      	itt	eq
 8009638:	091b      	lsreq	r3, r3, #4
 800963a:	3004      	addeq	r0, #4
 800963c:	0799      	lsls	r1, r3, #30
 800963e:	bf04      	itt	eq
 8009640:	089b      	lsreq	r3, r3, #2
 8009642:	3002      	addeq	r0, #2
 8009644:	07d9      	lsls	r1, r3, #31
 8009646:	d403      	bmi.n	8009650 <__lo0bits+0x4e>
 8009648:	085b      	lsrs	r3, r3, #1
 800964a:	f100 0001 	add.w	r0, r0, #1
 800964e:	d003      	beq.n	8009658 <__lo0bits+0x56>
 8009650:	6013      	str	r3, [r2, #0]
 8009652:	4770      	bx	lr
 8009654:	2000      	movs	r0, #0
 8009656:	4770      	bx	lr
 8009658:	2020      	movs	r0, #32
 800965a:	4770      	bx	lr

0800965c <__i2b>:
 800965c:	b510      	push	{r4, lr}
 800965e:	460c      	mov	r4, r1
 8009660:	2101      	movs	r1, #1
 8009662:	f7ff ff3b 	bl	80094dc <_Balloc>
 8009666:	4602      	mov	r2, r0
 8009668:	b928      	cbnz	r0, 8009676 <__i2b+0x1a>
 800966a:	4b05      	ldr	r3, [pc, #20]	@ (8009680 <__i2b+0x24>)
 800966c:	4805      	ldr	r0, [pc, #20]	@ (8009684 <__i2b+0x28>)
 800966e:	f240 1145 	movw	r1, #325	@ 0x145
 8009672:	f000 fae3 	bl	8009c3c <__assert_func>
 8009676:	2301      	movs	r3, #1
 8009678:	6144      	str	r4, [r0, #20]
 800967a:	6103      	str	r3, [r0, #16]
 800967c:	bd10      	pop	{r4, pc}
 800967e:	bf00      	nop
 8009680:	0800b005 	.word	0x0800b005
 8009684:	0800b06e 	.word	0x0800b06e

08009688 <__multiply>:
 8009688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800968c:	4617      	mov	r7, r2
 800968e:	690a      	ldr	r2, [r1, #16]
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	429a      	cmp	r2, r3
 8009694:	bfa8      	it	ge
 8009696:	463b      	movge	r3, r7
 8009698:	4689      	mov	r9, r1
 800969a:	bfa4      	itt	ge
 800969c:	460f      	movge	r7, r1
 800969e:	4699      	movge	r9, r3
 80096a0:	693d      	ldr	r5, [r7, #16]
 80096a2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	6879      	ldr	r1, [r7, #4]
 80096aa:	eb05 060a 	add.w	r6, r5, sl
 80096ae:	42b3      	cmp	r3, r6
 80096b0:	b085      	sub	sp, #20
 80096b2:	bfb8      	it	lt
 80096b4:	3101      	addlt	r1, #1
 80096b6:	f7ff ff11 	bl	80094dc <_Balloc>
 80096ba:	b930      	cbnz	r0, 80096ca <__multiply+0x42>
 80096bc:	4602      	mov	r2, r0
 80096be:	4b41      	ldr	r3, [pc, #260]	@ (80097c4 <__multiply+0x13c>)
 80096c0:	4841      	ldr	r0, [pc, #260]	@ (80097c8 <__multiply+0x140>)
 80096c2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80096c6:	f000 fab9 	bl	8009c3c <__assert_func>
 80096ca:	f100 0414 	add.w	r4, r0, #20
 80096ce:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80096d2:	4623      	mov	r3, r4
 80096d4:	2200      	movs	r2, #0
 80096d6:	4573      	cmp	r3, lr
 80096d8:	d320      	bcc.n	800971c <__multiply+0x94>
 80096da:	f107 0814 	add.w	r8, r7, #20
 80096de:	f109 0114 	add.w	r1, r9, #20
 80096e2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80096e6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80096ea:	9302      	str	r3, [sp, #8]
 80096ec:	1beb      	subs	r3, r5, r7
 80096ee:	3b15      	subs	r3, #21
 80096f0:	f023 0303 	bic.w	r3, r3, #3
 80096f4:	3304      	adds	r3, #4
 80096f6:	3715      	adds	r7, #21
 80096f8:	42bd      	cmp	r5, r7
 80096fa:	bf38      	it	cc
 80096fc:	2304      	movcc	r3, #4
 80096fe:	9301      	str	r3, [sp, #4]
 8009700:	9b02      	ldr	r3, [sp, #8]
 8009702:	9103      	str	r1, [sp, #12]
 8009704:	428b      	cmp	r3, r1
 8009706:	d80c      	bhi.n	8009722 <__multiply+0x9a>
 8009708:	2e00      	cmp	r6, #0
 800970a:	dd03      	ble.n	8009714 <__multiply+0x8c>
 800970c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009710:	2b00      	cmp	r3, #0
 8009712:	d055      	beq.n	80097c0 <__multiply+0x138>
 8009714:	6106      	str	r6, [r0, #16]
 8009716:	b005      	add	sp, #20
 8009718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800971c:	f843 2b04 	str.w	r2, [r3], #4
 8009720:	e7d9      	b.n	80096d6 <__multiply+0x4e>
 8009722:	f8b1 a000 	ldrh.w	sl, [r1]
 8009726:	f1ba 0f00 	cmp.w	sl, #0
 800972a:	d01f      	beq.n	800976c <__multiply+0xe4>
 800972c:	46c4      	mov	ip, r8
 800972e:	46a1      	mov	r9, r4
 8009730:	2700      	movs	r7, #0
 8009732:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009736:	f8d9 3000 	ldr.w	r3, [r9]
 800973a:	fa1f fb82 	uxth.w	fp, r2
 800973e:	b29b      	uxth	r3, r3
 8009740:	fb0a 330b 	mla	r3, sl, fp, r3
 8009744:	443b      	add	r3, r7
 8009746:	f8d9 7000 	ldr.w	r7, [r9]
 800974a:	0c12      	lsrs	r2, r2, #16
 800974c:	0c3f      	lsrs	r7, r7, #16
 800974e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009752:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009756:	b29b      	uxth	r3, r3
 8009758:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800975c:	4565      	cmp	r5, ip
 800975e:	f849 3b04 	str.w	r3, [r9], #4
 8009762:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009766:	d8e4      	bhi.n	8009732 <__multiply+0xaa>
 8009768:	9b01      	ldr	r3, [sp, #4]
 800976a:	50e7      	str	r7, [r4, r3]
 800976c:	9b03      	ldr	r3, [sp, #12]
 800976e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009772:	3104      	adds	r1, #4
 8009774:	f1b9 0f00 	cmp.w	r9, #0
 8009778:	d020      	beq.n	80097bc <__multiply+0x134>
 800977a:	6823      	ldr	r3, [r4, #0]
 800977c:	4647      	mov	r7, r8
 800977e:	46a4      	mov	ip, r4
 8009780:	f04f 0a00 	mov.w	sl, #0
 8009784:	f8b7 b000 	ldrh.w	fp, [r7]
 8009788:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800978c:	fb09 220b 	mla	r2, r9, fp, r2
 8009790:	4452      	add	r2, sl
 8009792:	b29b      	uxth	r3, r3
 8009794:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009798:	f84c 3b04 	str.w	r3, [ip], #4
 800979c:	f857 3b04 	ldr.w	r3, [r7], #4
 80097a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097a4:	f8bc 3000 	ldrh.w	r3, [ip]
 80097a8:	fb09 330a 	mla	r3, r9, sl, r3
 80097ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80097b0:	42bd      	cmp	r5, r7
 80097b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097b6:	d8e5      	bhi.n	8009784 <__multiply+0xfc>
 80097b8:	9a01      	ldr	r2, [sp, #4]
 80097ba:	50a3      	str	r3, [r4, r2]
 80097bc:	3404      	adds	r4, #4
 80097be:	e79f      	b.n	8009700 <__multiply+0x78>
 80097c0:	3e01      	subs	r6, #1
 80097c2:	e7a1      	b.n	8009708 <__multiply+0x80>
 80097c4:	0800b005 	.word	0x0800b005
 80097c8:	0800b06e 	.word	0x0800b06e

080097cc <__pow5mult>:
 80097cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097d0:	4615      	mov	r5, r2
 80097d2:	f012 0203 	ands.w	r2, r2, #3
 80097d6:	4607      	mov	r7, r0
 80097d8:	460e      	mov	r6, r1
 80097da:	d007      	beq.n	80097ec <__pow5mult+0x20>
 80097dc:	4c1a      	ldr	r4, [pc, #104]	@ (8009848 <__pow5mult+0x7c>)
 80097de:	3a01      	subs	r2, #1
 80097e0:	2300      	movs	r3, #0
 80097e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097e6:	f7ff fea7 	bl	8009538 <__multadd>
 80097ea:	4606      	mov	r6, r0
 80097ec:	10ad      	asrs	r5, r5, #2
 80097ee:	d027      	beq.n	8009840 <__pow5mult+0x74>
 80097f0:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 80097f2:	b944      	cbnz	r4, 8009806 <__pow5mult+0x3a>
 80097f4:	f240 2171 	movw	r1, #625	@ 0x271
 80097f8:	4638      	mov	r0, r7
 80097fa:	f7ff ff2f 	bl	800965c <__i2b>
 80097fe:	2300      	movs	r3, #0
 8009800:	6438      	str	r0, [r7, #64]	@ 0x40
 8009802:	4604      	mov	r4, r0
 8009804:	6003      	str	r3, [r0, #0]
 8009806:	f04f 0900 	mov.w	r9, #0
 800980a:	07eb      	lsls	r3, r5, #31
 800980c:	d50a      	bpl.n	8009824 <__pow5mult+0x58>
 800980e:	4631      	mov	r1, r6
 8009810:	4622      	mov	r2, r4
 8009812:	4638      	mov	r0, r7
 8009814:	f7ff ff38 	bl	8009688 <__multiply>
 8009818:	4631      	mov	r1, r6
 800981a:	4680      	mov	r8, r0
 800981c:	4638      	mov	r0, r7
 800981e:	f7ff fe82 	bl	8009526 <_Bfree>
 8009822:	4646      	mov	r6, r8
 8009824:	106d      	asrs	r5, r5, #1
 8009826:	d00b      	beq.n	8009840 <__pow5mult+0x74>
 8009828:	6820      	ldr	r0, [r4, #0]
 800982a:	b938      	cbnz	r0, 800983c <__pow5mult+0x70>
 800982c:	4622      	mov	r2, r4
 800982e:	4621      	mov	r1, r4
 8009830:	4638      	mov	r0, r7
 8009832:	f7ff ff29 	bl	8009688 <__multiply>
 8009836:	6020      	str	r0, [r4, #0]
 8009838:	f8c0 9000 	str.w	r9, [r0]
 800983c:	4604      	mov	r4, r0
 800983e:	e7e4      	b.n	800980a <__pow5mult+0x3e>
 8009840:	4630      	mov	r0, r6
 8009842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009846:	bf00      	nop
 8009848:	0800b130 	.word	0x0800b130

0800984c <__lshift>:
 800984c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009850:	460c      	mov	r4, r1
 8009852:	6849      	ldr	r1, [r1, #4]
 8009854:	6923      	ldr	r3, [r4, #16]
 8009856:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800985a:	68a3      	ldr	r3, [r4, #8]
 800985c:	4607      	mov	r7, r0
 800985e:	4691      	mov	r9, r2
 8009860:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009864:	f108 0601 	add.w	r6, r8, #1
 8009868:	42b3      	cmp	r3, r6
 800986a:	db0b      	blt.n	8009884 <__lshift+0x38>
 800986c:	4638      	mov	r0, r7
 800986e:	f7ff fe35 	bl	80094dc <_Balloc>
 8009872:	4605      	mov	r5, r0
 8009874:	b948      	cbnz	r0, 800988a <__lshift+0x3e>
 8009876:	4602      	mov	r2, r0
 8009878:	4b28      	ldr	r3, [pc, #160]	@ (800991c <__lshift+0xd0>)
 800987a:	4829      	ldr	r0, [pc, #164]	@ (8009920 <__lshift+0xd4>)
 800987c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009880:	f000 f9dc 	bl	8009c3c <__assert_func>
 8009884:	3101      	adds	r1, #1
 8009886:	005b      	lsls	r3, r3, #1
 8009888:	e7ee      	b.n	8009868 <__lshift+0x1c>
 800988a:	2300      	movs	r3, #0
 800988c:	f100 0114 	add.w	r1, r0, #20
 8009890:	f100 0210 	add.w	r2, r0, #16
 8009894:	4618      	mov	r0, r3
 8009896:	4553      	cmp	r3, sl
 8009898:	db33      	blt.n	8009902 <__lshift+0xb6>
 800989a:	6920      	ldr	r0, [r4, #16]
 800989c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098a0:	f104 0314 	add.w	r3, r4, #20
 80098a4:	f019 091f 	ands.w	r9, r9, #31
 80098a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098b0:	d02b      	beq.n	800990a <__lshift+0xbe>
 80098b2:	f1c9 0e20 	rsb	lr, r9, #32
 80098b6:	468a      	mov	sl, r1
 80098b8:	2200      	movs	r2, #0
 80098ba:	6818      	ldr	r0, [r3, #0]
 80098bc:	fa00 f009 	lsl.w	r0, r0, r9
 80098c0:	4310      	orrs	r0, r2
 80098c2:	f84a 0b04 	str.w	r0, [sl], #4
 80098c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ca:	459c      	cmp	ip, r3
 80098cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80098d0:	d8f3      	bhi.n	80098ba <__lshift+0x6e>
 80098d2:	ebac 0304 	sub.w	r3, ip, r4
 80098d6:	3b15      	subs	r3, #21
 80098d8:	f023 0303 	bic.w	r3, r3, #3
 80098dc:	3304      	adds	r3, #4
 80098de:	f104 0015 	add.w	r0, r4, #21
 80098e2:	4560      	cmp	r0, ip
 80098e4:	bf88      	it	hi
 80098e6:	2304      	movhi	r3, #4
 80098e8:	50ca      	str	r2, [r1, r3]
 80098ea:	b10a      	cbz	r2, 80098f0 <__lshift+0xa4>
 80098ec:	f108 0602 	add.w	r6, r8, #2
 80098f0:	3e01      	subs	r6, #1
 80098f2:	4638      	mov	r0, r7
 80098f4:	612e      	str	r6, [r5, #16]
 80098f6:	4621      	mov	r1, r4
 80098f8:	f7ff fe15 	bl	8009526 <_Bfree>
 80098fc:	4628      	mov	r0, r5
 80098fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009902:	f842 0f04 	str.w	r0, [r2, #4]!
 8009906:	3301      	adds	r3, #1
 8009908:	e7c5      	b.n	8009896 <__lshift+0x4a>
 800990a:	3904      	subs	r1, #4
 800990c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009910:	f841 2f04 	str.w	r2, [r1, #4]!
 8009914:	459c      	cmp	ip, r3
 8009916:	d8f9      	bhi.n	800990c <__lshift+0xc0>
 8009918:	e7ea      	b.n	80098f0 <__lshift+0xa4>
 800991a:	bf00      	nop
 800991c:	0800b005 	.word	0x0800b005
 8009920:	0800b06e 	.word	0x0800b06e

08009924 <__mcmp>:
 8009924:	690a      	ldr	r2, [r1, #16]
 8009926:	4603      	mov	r3, r0
 8009928:	6900      	ldr	r0, [r0, #16]
 800992a:	1a80      	subs	r0, r0, r2
 800992c:	b530      	push	{r4, r5, lr}
 800992e:	d10e      	bne.n	800994e <__mcmp+0x2a>
 8009930:	3314      	adds	r3, #20
 8009932:	3114      	adds	r1, #20
 8009934:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009938:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800993c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009940:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009944:	4295      	cmp	r5, r2
 8009946:	d003      	beq.n	8009950 <__mcmp+0x2c>
 8009948:	d205      	bcs.n	8009956 <__mcmp+0x32>
 800994a:	f04f 30ff 	mov.w	r0, #4294967295
 800994e:	bd30      	pop	{r4, r5, pc}
 8009950:	42a3      	cmp	r3, r4
 8009952:	d3f3      	bcc.n	800993c <__mcmp+0x18>
 8009954:	e7fb      	b.n	800994e <__mcmp+0x2a>
 8009956:	2001      	movs	r0, #1
 8009958:	e7f9      	b.n	800994e <__mcmp+0x2a>
	...

0800995c <__mdiff>:
 800995c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009960:	4689      	mov	r9, r1
 8009962:	4606      	mov	r6, r0
 8009964:	4611      	mov	r1, r2
 8009966:	4648      	mov	r0, r9
 8009968:	4614      	mov	r4, r2
 800996a:	f7ff ffdb 	bl	8009924 <__mcmp>
 800996e:	1e05      	subs	r5, r0, #0
 8009970:	d112      	bne.n	8009998 <__mdiff+0x3c>
 8009972:	4629      	mov	r1, r5
 8009974:	4630      	mov	r0, r6
 8009976:	f7ff fdb1 	bl	80094dc <_Balloc>
 800997a:	4602      	mov	r2, r0
 800997c:	b928      	cbnz	r0, 800998a <__mdiff+0x2e>
 800997e:	4b3f      	ldr	r3, [pc, #252]	@ (8009a7c <__mdiff+0x120>)
 8009980:	f240 2137 	movw	r1, #567	@ 0x237
 8009984:	483e      	ldr	r0, [pc, #248]	@ (8009a80 <__mdiff+0x124>)
 8009986:	f000 f959 	bl	8009c3c <__assert_func>
 800998a:	2301      	movs	r3, #1
 800998c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009990:	4610      	mov	r0, r2
 8009992:	b003      	add	sp, #12
 8009994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009998:	bfbc      	itt	lt
 800999a:	464b      	movlt	r3, r9
 800999c:	46a1      	movlt	r9, r4
 800999e:	4630      	mov	r0, r6
 80099a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80099a4:	bfba      	itte	lt
 80099a6:	461c      	movlt	r4, r3
 80099a8:	2501      	movlt	r5, #1
 80099aa:	2500      	movge	r5, #0
 80099ac:	f7ff fd96 	bl	80094dc <_Balloc>
 80099b0:	4602      	mov	r2, r0
 80099b2:	b918      	cbnz	r0, 80099bc <__mdiff+0x60>
 80099b4:	4b31      	ldr	r3, [pc, #196]	@ (8009a7c <__mdiff+0x120>)
 80099b6:	f240 2145 	movw	r1, #581	@ 0x245
 80099ba:	e7e3      	b.n	8009984 <__mdiff+0x28>
 80099bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80099c0:	6926      	ldr	r6, [r4, #16]
 80099c2:	60c5      	str	r5, [r0, #12]
 80099c4:	f109 0310 	add.w	r3, r9, #16
 80099c8:	f109 0514 	add.w	r5, r9, #20
 80099cc:	f104 0e14 	add.w	lr, r4, #20
 80099d0:	f100 0b14 	add.w	fp, r0, #20
 80099d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80099d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80099dc:	9301      	str	r3, [sp, #4]
 80099de:	46d9      	mov	r9, fp
 80099e0:	f04f 0c00 	mov.w	ip, #0
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80099ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80099ee:	9301      	str	r3, [sp, #4]
 80099f0:	fa1f f38a 	uxth.w	r3, sl
 80099f4:	4619      	mov	r1, r3
 80099f6:	b283      	uxth	r3, r0
 80099f8:	1acb      	subs	r3, r1, r3
 80099fa:	0c00      	lsrs	r0, r0, #16
 80099fc:	4463      	add	r3, ip
 80099fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a0c:	4576      	cmp	r6, lr
 8009a0e:	f849 3b04 	str.w	r3, [r9], #4
 8009a12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a16:	d8e5      	bhi.n	80099e4 <__mdiff+0x88>
 8009a18:	1b33      	subs	r3, r6, r4
 8009a1a:	3b15      	subs	r3, #21
 8009a1c:	f023 0303 	bic.w	r3, r3, #3
 8009a20:	3415      	adds	r4, #21
 8009a22:	3304      	adds	r3, #4
 8009a24:	42a6      	cmp	r6, r4
 8009a26:	bf38      	it	cc
 8009a28:	2304      	movcc	r3, #4
 8009a2a:	441d      	add	r5, r3
 8009a2c:	445b      	add	r3, fp
 8009a2e:	461e      	mov	r6, r3
 8009a30:	462c      	mov	r4, r5
 8009a32:	4544      	cmp	r4, r8
 8009a34:	d30e      	bcc.n	8009a54 <__mdiff+0xf8>
 8009a36:	f108 0103 	add.w	r1, r8, #3
 8009a3a:	1b49      	subs	r1, r1, r5
 8009a3c:	f021 0103 	bic.w	r1, r1, #3
 8009a40:	3d03      	subs	r5, #3
 8009a42:	45a8      	cmp	r8, r5
 8009a44:	bf38      	it	cc
 8009a46:	2100      	movcc	r1, #0
 8009a48:	440b      	add	r3, r1
 8009a4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a4e:	b191      	cbz	r1, 8009a76 <__mdiff+0x11a>
 8009a50:	6117      	str	r7, [r2, #16]
 8009a52:	e79d      	b.n	8009990 <__mdiff+0x34>
 8009a54:	f854 1b04 	ldr.w	r1, [r4], #4
 8009a58:	46e6      	mov	lr, ip
 8009a5a:	0c08      	lsrs	r0, r1, #16
 8009a5c:	fa1c fc81 	uxtah	ip, ip, r1
 8009a60:	4471      	add	r1, lr
 8009a62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009a66:	b289      	uxth	r1, r1
 8009a68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a6c:	f846 1b04 	str.w	r1, [r6], #4
 8009a70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a74:	e7dd      	b.n	8009a32 <__mdiff+0xd6>
 8009a76:	3f01      	subs	r7, #1
 8009a78:	e7e7      	b.n	8009a4a <__mdiff+0xee>
 8009a7a:	bf00      	nop
 8009a7c:	0800b005 	.word	0x0800b005
 8009a80:	0800b06e 	.word	0x0800b06e

08009a84 <__d2b>:
 8009a84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a88:	460f      	mov	r7, r1
 8009a8a:	2101      	movs	r1, #1
 8009a8c:	ec59 8b10 	vmov	r8, r9, d0
 8009a90:	4616      	mov	r6, r2
 8009a92:	f7ff fd23 	bl	80094dc <_Balloc>
 8009a96:	4604      	mov	r4, r0
 8009a98:	b930      	cbnz	r0, 8009aa8 <__d2b+0x24>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	4b23      	ldr	r3, [pc, #140]	@ (8009b2c <__d2b+0xa8>)
 8009a9e:	4824      	ldr	r0, [pc, #144]	@ (8009b30 <__d2b+0xac>)
 8009aa0:	f240 310f 	movw	r1, #783	@ 0x30f
 8009aa4:	f000 f8ca 	bl	8009c3c <__assert_func>
 8009aa8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009aac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ab0:	b10d      	cbz	r5, 8009ab6 <__d2b+0x32>
 8009ab2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ab6:	9301      	str	r3, [sp, #4]
 8009ab8:	f1b8 0300 	subs.w	r3, r8, #0
 8009abc:	d023      	beq.n	8009b06 <__d2b+0x82>
 8009abe:	4668      	mov	r0, sp
 8009ac0:	9300      	str	r3, [sp, #0]
 8009ac2:	f7ff fd9e 	bl	8009602 <__lo0bits>
 8009ac6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009aca:	b1d0      	cbz	r0, 8009b02 <__d2b+0x7e>
 8009acc:	f1c0 0320 	rsb	r3, r0, #32
 8009ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ad4:	430b      	orrs	r3, r1
 8009ad6:	40c2      	lsrs	r2, r0
 8009ad8:	6163      	str	r3, [r4, #20]
 8009ada:	9201      	str	r2, [sp, #4]
 8009adc:	9b01      	ldr	r3, [sp, #4]
 8009ade:	61a3      	str	r3, [r4, #24]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	bf0c      	ite	eq
 8009ae4:	2201      	moveq	r2, #1
 8009ae6:	2202      	movne	r2, #2
 8009ae8:	6122      	str	r2, [r4, #16]
 8009aea:	b1a5      	cbz	r5, 8009b16 <__d2b+0x92>
 8009aec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009af0:	4405      	add	r5, r0
 8009af2:	603d      	str	r5, [r7, #0]
 8009af4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009af8:	6030      	str	r0, [r6, #0]
 8009afa:	4620      	mov	r0, r4
 8009afc:	b003      	add	sp, #12
 8009afe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b02:	6161      	str	r1, [r4, #20]
 8009b04:	e7ea      	b.n	8009adc <__d2b+0x58>
 8009b06:	a801      	add	r0, sp, #4
 8009b08:	f7ff fd7b 	bl	8009602 <__lo0bits>
 8009b0c:	9b01      	ldr	r3, [sp, #4]
 8009b0e:	6163      	str	r3, [r4, #20]
 8009b10:	3020      	adds	r0, #32
 8009b12:	2201      	movs	r2, #1
 8009b14:	e7e8      	b.n	8009ae8 <__d2b+0x64>
 8009b16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009b1e:	6038      	str	r0, [r7, #0]
 8009b20:	6918      	ldr	r0, [r3, #16]
 8009b22:	f7ff fd4f 	bl	80095c4 <__hi0bits>
 8009b26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b2a:	e7e5      	b.n	8009af8 <__d2b+0x74>
 8009b2c:	0800b005 	.word	0x0800b005
 8009b30:	0800b06e 	.word	0x0800b06e

08009b34 <__ssputs_r>:
 8009b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b38:	688e      	ldr	r6, [r1, #8]
 8009b3a:	461f      	mov	r7, r3
 8009b3c:	42be      	cmp	r6, r7
 8009b3e:	680b      	ldr	r3, [r1, #0]
 8009b40:	4682      	mov	sl, r0
 8009b42:	460c      	mov	r4, r1
 8009b44:	4690      	mov	r8, r2
 8009b46:	d82d      	bhi.n	8009ba4 <__ssputs_r+0x70>
 8009b48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b50:	d026      	beq.n	8009ba0 <__ssputs_r+0x6c>
 8009b52:	6965      	ldr	r5, [r4, #20]
 8009b54:	6909      	ldr	r1, [r1, #16]
 8009b56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b5a:	eba3 0901 	sub.w	r9, r3, r1
 8009b5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b62:	1c7b      	adds	r3, r7, #1
 8009b64:	444b      	add	r3, r9
 8009b66:	106d      	asrs	r5, r5, #1
 8009b68:	429d      	cmp	r5, r3
 8009b6a:	bf38      	it	cc
 8009b6c:	461d      	movcc	r5, r3
 8009b6e:	0553      	lsls	r3, r2, #21
 8009b70:	d527      	bpl.n	8009bc2 <__ssputs_r+0x8e>
 8009b72:	4629      	mov	r1, r5
 8009b74:	f7fd f872 	bl	8006c5c <_malloc_r>
 8009b78:	4606      	mov	r6, r0
 8009b7a:	b360      	cbz	r0, 8009bd6 <__ssputs_r+0xa2>
 8009b7c:	6921      	ldr	r1, [r4, #16]
 8009b7e:	464a      	mov	r2, r9
 8009b80:	f000 f84d 	bl	8009c1e <memcpy>
 8009b84:	89a3      	ldrh	r3, [r4, #12]
 8009b86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009b8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b8e:	81a3      	strh	r3, [r4, #12]
 8009b90:	6126      	str	r6, [r4, #16]
 8009b92:	6165      	str	r5, [r4, #20]
 8009b94:	444e      	add	r6, r9
 8009b96:	eba5 0509 	sub.w	r5, r5, r9
 8009b9a:	6026      	str	r6, [r4, #0]
 8009b9c:	60a5      	str	r5, [r4, #8]
 8009b9e:	463e      	mov	r6, r7
 8009ba0:	42be      	cmp	r6, r7
 8009ba2:	d900      	bls.n	8009ba6 <__ssputs_r+0x72>
 8009ba4:	463e      	mov	r6, r7
 8009ba6:	6820      	ldr	r0, [r4, #0]
 8009ba8:	4632      	mov	r2, r6
 8009baa:	4641      	mov	r1, r8
 8009bac:	f000 f81d 	bl	8009bea <memmove>
 8009bb0:	68a3      	ldr	r3, [r4, #8]
 8009bb2:	1b9b      	subs	r3, r3, r6
 8009bb4:	60a3      	str	r3, [r4, #8]
 8009bb6:	6823      	ldr	r3, [r4, #0]
 8009bb8:	4433      	add	r3, r6
 8009bba:	6023      	str	r3, [r4, #0]
 8009bbc:	2000      	movs	r0, #0
 8009bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bc2:	462a      	mov	r2, r5
 8009bc4:	f000 f8a0 	bl	8009d08 <_realloc_r>
 8009bc8:	4606      	mov	r6, r0
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	d1e0      	bne.n	8009b90 <__ssputs_r+0x5c>
 8009bce:	6921      	ldr	r1, [r4, #16]
 8009bd0:	4650      	mov	r0, sl
 8009bd2:	f7fc ff83 	bl	8006adc <_free_r>
 8009bd6:	230c      	movs	r3, #12
 8009bd8:	f8ca 3000 	str.w	r3, [sl]
 8009bdc:	89a3      	ldrh	r3, [r4, #12]
 8009bde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009be2:	81a3      	strh	r3, [r4, #12]
 8009be4:	f04f 30ff 	mov.w	r0, #4294967295
 8009be8:	e7e9      	b.n	8009bbe <__ssputs_r+0x8a>

08009bea <memmove>:
 8009bea:	4288      	cmp	r0, r1
 8009bec:	b510      	push	{r4, lr}
 8009bee:	eb01 0402 	add.w	r4, r1, r2
 8009bf2:	d902      	bls.n	8009bfa <memmove+0x10>
 8009bf4:	4284      	cmp	r4, r0
 8009bf6:	4623      	mov	r3, r4
 8009bf8:	d807      	bhi.n	8009c0a <memmove+0x20>
 8009bfa:	1e43      	subs	r3, r0, #1
 8009bfc:	42a1      	cmp	r1, r4
 8009bfe:	d008      	beq.n	8009c12 <memmove+0x28>
 8009c00:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c04:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c08:	e7f8      	b.n	8009bfc <memmove+0x12>
 8009c0a:	4402      	add	r2, r0
 8009c0c:	4601      	mov	r1, r0
 8009c0e:	428a      	cmp	r2, r1
 8009c10:	d100      	bne.n	8009c14 <memmove+0x2a>
 8009c12:	bd10      	pop	{r4, pc}
 8009c14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c18:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c1c:	e7f7      	b.n	8009c0e <memmove+0x24>

08009c1e <memcpy>:
 8009c1e:	440a      	add	r2, r1
 8009c20:	4291      	cmp	r1, r2
 8009c22:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c26:	d100      	bne.n	8009c2a <memcpy+0xc>
 8009c28:	4770      	bx	lr
 8009c2a:	b510      	push	{r4, lr}
 8009c2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c34:	4291      	cmp	r1, r2
 8009c36:	d1f9      	bne.n	8009c2c <memcpy+0xe>
 8009c38:	bd10      	pop	{r4, pc}
	...

08009c3c <__assert_func>:
 8009c3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c3e:	4614      	mov	r4, r2
 8009c40:	461a      	mov	r2, r3
 8009c42:	4b09      	ldr	r3, [pc, #36]	@ (8009c68 <__assert_func+0x2c>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4605      	mov	r5, r0
 8009c48:	68d8      	ldr	r0, [r3, #12]
 8009c4a:	b14c      	cbz	r4, 8009c60 <__assert_func+0x24>
 8009c4c:	4b07      	ldr	r3, [pc, #28]	@ (8009c6c <__assert_func+0x30>)
 8009c4e:	9100      	str	r1, [sp, #0]
 8009c50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c54:	4906      	ldr	r1, [pc, #24]	@ (8009c70 <__assert_func+0x34>)
 8009c56:	462b      	mov	r3, r5
 8009c58:	f000 fa0c 	bl	800a074 <fiprintf>
 8009c5c:	f001 f894 	bl	800ad88 <abort>
 8009c60:	4b04      	ldr	r3, [pc, #16]	@ (8009c74 <__assert_func+0x38>)
 8009c62:	461c      	mov	r4, r3
 8009c64:	e7f3      	b.n	8009c4e <__assert_func+0x12>
 8009c66:	bf00      	nop
 8009c68:	20000018 	.word	0x20000018
 8009c6c:	0800b0d1 	.word	0x0800b0d1
 8009c70:	0800b0de 	.word	0x0800b0de
 8009c74:	0800b10c 	.word	0x0800b10c

08009c78 <_calloc_r>:
 8009c78:	b538      	push	{r3, r4, r5, lr}
 8009c7a:	fba1 1502 	umull	r1, r5, r1, r2
 8009c7e:	b935      	cbnz	r5, 8009c8e <_calloc_r+0x16>
 8009c80:	f7fc ffec 	bl	8006c5c <_malloc_r>
 8009c84:	4604      	mov	r4, r0
 8009c86:	b938      	cbnz	r0, 8009c98 <_calloc_r+0x20>
 8009c88:	2400      	movs	r4, #0
 8009c8a:	4620      	mov	r0, r4
 8009c8c:	bd38      	pop	{r3, r4, r5, pc}
 8009c8e:	f7fc fe91 	bl	80069b4 <__errno>
 8009c92:	230c      	movs	r3, #12
 8009c94:	6003      	str	r3, [r0, #0]
 8009c96:	e7f7      	b.n	8009c88 <_calloc_r+0x10>
 8009c98:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009c9c:	f022 0203 	bic.w	r2, r2, #3
 8009ca0:	3a04      	subs	r2, #4
 8009ca2:	2a24      	cmp	r2, #36	@ 0x24
 8009ca4:	d819      	bhi.n	8009cda <_calloc_r+0x62>
 8009ca6:	2a13      	cmp	r2, #19
 8009ca8:	d915      	bls.n	8009cd6 <_calloc_r+0x5e>
 8009caa:	2a1b      	cmp	r2, #27
 8009cac:	e9c0 5500 	strd	r5, r5, [r0]
 8009cb0:	d806      	bhi.n	8009cc0 <_calloc_r+0x48>
 8009cb2:	f100 0308 	add.w	r3, r0, #8
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	e9c3 2200 	strd	r2, r2, [r3]
 8009cbc:	609a      	str	r2, [r3, #8]
 8009cbe:	e7e4      	b.n	8009c8a <_calloc_r+0x12>
 8009cc0:	2a24      	cmp	r2, #36	@ 0x24
 8009cc2:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8009cc6:	bf11      	iteee	ne
 8009cc8:	f100 0310 	addne.w	r3, r0, #16
 8009ccc:	6105      	streq	r5, [r0, #16]
 8009cce:	f100 0318 	addeq.w	r3, r0, #24
 8009cd2:	6145      	streq	r5, [r0, #20]
 8009cd4:	e7ef      	b.n	8009cb6 <_calloc_r+0x3e>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	e7ed      	b.n	8009cb6 <_calloc_r+0x3e>
 8009cda:	4629      	mov	r1, r5
 8009cdc:	f7fc fe1b 	bl	8006916 <memset>
 8009ce0:	e7d3      	b.n	8009c8a <_calloc_r+0x12>

08009ce2 <__ascii_mbtowc>:
 8009ce2:	b082      	sub	sp, #8
 8009ce4:	b901      	cbnz	r1, 8009ce8 <__ascii_mbtowc+0x6>
 8009ce6:	a901      	add	r1, sp, #4
 8009ce8:	b142      	cbz	r2, 8009cfc <__ascii_mbtowc+0x1a>
 8009cea:	b14b      	cbz	r3, 8009d00 <__ascii_mbtowc+0x1e>
 8009cec:	7813      	ldrb	r3, [r2, #0]
 8009cee:	600b      	str	r3, [r1, #0]
 8009cf0:	7812      	ldrb	r2, [r2, #0]
 8009cf2:	1e10      	subs	r0, r2, #0
 8009cf4:	bf18      	it	ne
 8009cf6:	2001      	movne	r0, #1
 8009cf8:	b002      	add	sp, #8
 8009cfa:	4770      	bx	lr
 8009cfc:	4610      	mov	r0, r2
 8009cfe:	e7fb      	b.n	8009cf8 <__ascii_mbtowc+0x16>
 8009d00:	f06f 0001 	mvn.w	r0, #1
 8009d04:	e7f8      	b.n	8009cf8 <__ascii_mbtowc+0x16>
	...

08009d08 <_realloc_r>:
 8009d08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d0c:	4682      	mov	sl, r0
 8009d0e:	4693      	mov	fp, r2
 8009d10:	460c      	mov	r4, r1
 8009d12:	b929      	cbnz	r1, 8009d20 <_realloc_r+0x18>
 8009d14:	4611      	mov	r1, r2
 8009d16:	b003      	add	sp, #12
 8009d18:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d1c:	f7fc bf9e 	b.w	8006c5c <_malloc_r>
 8009d20:	f7fd f9d6 	bl	80070d0 <__malloc_lock>
 8009d24:	f10b 080b 	add.w	r8, fp, #11
 8009d28:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009d2c:	f1b8 0f16 	cmp.w	r8, #22
 8009d30:	f1a4 0908 	sub.w	r9, r4, #8
 8009d34:	f025 0603 	bic.w	r6, r5, #3
 8009d38:	d908      	bls.n	8009d4c <_realloc_r+0x44>
 8009d3a:	f038 0807 	bics.w	r8, r8, #7
 8009d3e:	d507      	bpl.n	8009d50 <_realloc_r+0x48>
 8009d40:	230c      	movs	r3, #12
 8009d42:	f8ca 3000 	str.w	r3, [sl]
 8009d46:	f04f 0b00 	mov.w	fp, #0
 8009d4a:	e032      	b.n	8009db2 <_realloc_r+0xaa>
 8009d4c:	f04f 0810 	mov.w	r8, #16
 8009d50:	45c3      	cmp	fp, r8
 8009d52:	d8f5      	bhi.n	8009d40 <_realloc_r+0x38>
 8009d54:	4546      	cmp	r6, r8
 8009d56:	f280 8174 	bge.w	800a042 <_realloc_r+0x33a>
 8009d5a:	4b9e      	ldr	r3, [pc, #632]	@ (8009fd4 <_realloc_r+0x2cc>)
 8009d5c:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8009d60:	eb09 0106 	add.w	r1, r9, r6
 8009d64:	458c      	cmp	ip, r1
 8009d66:	6848      	ldr	r0, [r1, #4]
 8009d68:	d005      	beq.n	8009d76 <_realloc_r+0x6e>
 8009d6a:	f020 0201 	bic.w	r2, r0, #1
 8009d6e:	440a      	add	r2, r1
 8009d70:	6852      	ldr	r2, [r2, #4]
 8009d72:	07d7      	lsls	r7, r2, #31
 8009d74:	d449      	bmi.n	8009e0a <_realloc_r+0x102>
 8009d76:	f020 0003 	bic.w	r0, r0, #3
 8009d7a:	458c      	cmp	ip, r1
 8009d7c:	eb06 0700 	add.w	r7, r6, r0
 8009d80:	d11b      	bne.n	8009dba <_realloc_r+0xb2>
 8009d82:	f108 0210 	add.w	r2, r8, #16
 8009d86:	42ba      	cmp	r2, r7
 8009d88:	dc41      	bgt.n	8009e0e <_realloc_r+0x106>
 8009d8a:	eb09 0208 	add.w	r2, r9, r8
 8009d8e:	eba7 0708 	sub.w	r7, r7, r8
 8009d92:	f047 0701 	orr.w	r7, r7, #1
 8009d96:	609a      	str	r2, [r3, #8]
 8009d98:	6057      	str	r7, [r2, #4]
 8009d9a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009d9e:	f003 0301 	and.w	r3, r3, #1
 8009da2:	ea43 0308 	orr.w	r3, r3, r8
 8009da6:	f844 3c04 	str.w	r3, [r4, #-4]
 8009daa:	4650      	mov	r0, sl
 8009dac:	f7fd f996 	bl	80070dc <__malloc_unlock>
 8009db0:	46a3      	mov	fp, r4
 8009db2:	4658      	mov	r0, fp
 8009db4:	b003      	add	sp, #12
 8009db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dba:	45b8      	cmp	r8, r7
 8009dbc:	dc27      	bgt.n	8009e0e <_realloc_r+0x106>
 8009dbe:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8009dc2:	60d3      	str	r3, [r2, #12]
 8009dc4:	609a      	str	r2, [r3, #8]
 8009dc6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009dca:	eba7 0008 	sub.w	r0, r7, r8
 8009dce:	280f      	cmp	r0, #15
 8009dd0:	f003 0301 	and.w	r3, r3, #1
 8009dd4:	eb09 0207 	add.w	r2, r9, r7
 8009dd8:	f240 8135 	bls.w	800a046 <_realloc_r+0x33e>
 8009ddc:	eb09 0108 	add.w	r1, r9, r8
 8009de0:	ea48 0303 	orr.w	r3, r8, r3
 8009de4:	f040 0001 	orr.w	r0, r0, #1
 8009de8:	f8c9 3004 	str.w	r3, [r9, #4]
 8009dec:	6048      	str	r0, [r1, #4]
 8009dee:	6853      	ldr	r3, [r2, #4]
 8009df0:	f043 0301 	orr.w	r3, r3, #1
 8009df4:	6053      	str	r3, [r2, #4]
 8009df6:	3108      	adds	r1, #8
 8009df8:	4650      	mov	r0, sl
 8009dfa:	f7fc fe6f 	bl	8006adc <_free_r>
 8009dfe:	4650      	mov	r0, sl
 8009e00:	f7fd f96c 	bl	80070dc <__malloc_unlock>
 8009e04:	f109 0b08 	add.w	fp, r9, #8
 8009e08:	e7d3      	b.n	8009db2 <_realloc_r+0xaa>
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	4601      	mov	r1, r0
 8009e0e:	07ea      	lsls	r2, r5, #31
 8009e10:	f100 80c7 	bmi.w	8009fa2 <_realloc_r+0x29a>
 8009e14:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009e18:	eba9 0505 	sub.w	r5, r9, r5
 8009e1c:	686a      	ldr	r2, [r5, #4]
 8009e1e:	f022 0203 	bic.w	r2, r2, #3
 8009e22:	4432      	add	r2, r6
 8009e24:	9201      	str	r2, [sp, #4]
 8009e26:	2900      	cmp	r1, #0
 8009e28:	f000 8086 	beq.w	8009f38 <_realloc_r+0x230>
 8009e2c:	458c      	cmp	ip, r1
 8009e2e:	eb00 0702 	add.w	r7, r0, r2
 8009e32:	d149      	bne.n	8009ec8 <_realloc_r+0x1c0>
 8009e34:	f108 0210 	add.w	r2, r8, #16
 8009e38:	42ba      	cmp	r2, r7
 8009e3a:	dc7d      	bgt.n	8009f38 <_realloc_r+0x230>
 8009e3c:	46ab      	mov	fp, r5
 8009e3e:	68ea      	ldr	r2, [r5, #12]
 8009e40:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 8009e44:	60ca      	str	r2, [r1, #12]
 8009e46:	6091      	str	r1, [r2, #8]
 8009e48:	1f32      	subs	r2, r6, #4
 8009e4a:	2a24      	cmp	r2, #36	@ 0x24
 8009e4c:	d836      	bhi.n	8009ebc <_realloc_r+0x1b4>
 8009e4e:	2a13      	cmp	r2, #19
 8009e50:	d932      	bls.n	8009eb8 <_realloc_r+0x1b0>
 8009e52:	6821      	ldr	r1, [r4, #0]
 8009e54:	60a9      	str	r1, [r5, #8]
 8009e56:	6861      	ldr	r1, [r4, #4]
 8009e58:	60e9      	str	r1, [r5, #12]
 8009e5a:	2a1b      	cmp	r2, #27
 8009e5c:	d81a      	bhi.n	8009e94 <_realloc_r+0x18c>
 8009e5e:	3408      	adds	r4, #8
 8009e60:	f105 0210 	add.w	r2, r5, #16
 8009e64:	6821      	ldr	r1, [r4, #0]
 8009e66:	6011      	str	r1, [r2, #0]
 8009e68:	6861      	ldr	r1, [r4, #4]
 8009e6a:	6051      	str	r1, [r2, #4]
 8009e6c:	68a1      	ldr	r1, [r4, #8]
 8009e6e:	6091      	str	r1, [r2, #8]
 8009e70:	eb05 0208 	add.w	r2, r5, r8
 8009e74:	eba7 0708 	sub.w	r7, r7, r8
 8009e78:	f047 0701 	orr.w	r7, r7, #1
 8009e7c:	609a      	str	r2, [r3, #8]
 8009e7e:	6057      	str	r7, [r2, #4]
 8009e80:	686b      	ldr	r3, [r5, #4]
 8009e82:	f003 0301 	and.w	r3, r3, #1
 8009e86:	ea43 0308 	orr.w	r3, r3, r8
 8009e8a:	606b      	str	r3, [r5, #4]
 8009e8c:	4650      	mov	r0, sl
 8009e8e:	f7fd f925 	bl	80070dc <__malloc_unlock>
 8009e92:	e78e      	b.n	8009db2 <_realloc_r+0xaa>
 8009e94:	68a1      	ldr	r1, [r4, #8]
 8009e96:	6129      	str	r1, [r5, #16]
 8009e98:	68e1      	ldr	r1, [r4, #12]
 8009e9a:	6169      	str	r1, [r5, #20]
 8009e9c:	2a24      	cmp	r2, #36	@ 0x24
 8009e9e:	bf01      	itttt	eq
 8009ea0:	6922      	ldreq	r2, [r4, #16]
 8009ea2:	61aa      	streq	r2, [r5, #24]
 8009ea4:	6961      	ldreq	r1, [r4, #20]
 8009ea6:	61e9      	streq	r1, [r5, #28]
 8009ea8:	bf19      	ittee	ne
 8009eaa:	3410      	addne	r4, #16
 8009eac:	f105 0218 	addne.w	r2, r5, #24
 8009eb0:	f105 0220 	addeq.w	r2, r5, #32
 8009eb4:	3418      	addeq	r4, #24
 8009eb6:	e7d5      	b.n	8009e64 <_realloc_r+0x15c>
 8009eb8:	465a      	mov	r2, fp
 8009eba:	e7d3      	b.n	8009e64 <_realloc_r+0x15c>
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	4658      	mov	r0, fp
 8009ec0:	f7ff fe93 	bl	8009bea <memmove>
 8009ec4:	4b43      	ldr	r3, [pc, #268]	@ (8009fd4 <_realloc_r+0x2cc>)
 8009ec6:	e7d3      	b.n	8009e70 <_realloc_r+0x168>
 8009ec8:	45b8      	cmp	r8, r7
 8009eca:	dc35      	bgt.n	8009f38 <_realloc_r+0x230>
 8009ecc:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	60d3      	str	r3, [r2, #12]
 8009ed4:	609a      	str	r2, [r3, #8]
 8009ed6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009eda:	68eb      	ldr	r3, [r5, #12]
 8009edc:	60d3      	str	r3, [r2, #12]
 8009ede:	609a      	str	r2, [r3, #8]
 8009ee0:	1f32      	subs	r2, r6, #4
 8009ee2:	2a24      	cmp	r2, #36	@ 0x24
 8009ee4:	d824      	bhi.n	8009f30 <_realloc_r+0x228>
 8009ee6:	2a13      	cmp	r2, #19
 8009ee8:	d908      	bls.n	8009efc <_realloc_r+0x1f4>
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	60ab      	str	r3, [r5, #8]
 8009eee:	6863      	ldr	r3, [r4, #4]
 8009ef0:	60eb      	str	r3, [r5, #12]
 8009ef2:	2a1b      	cmp	r2, #27
 8009ef4:	d80a      	bhi.n	8009f0c <_realloc_r+0x204>
 8009ef6:	3408      	adds	r4, #8
 8009ef8:	f105 0010 	add.w	r0, r5, #16
 8009efc:	6823      	ldr	r3, [r4, #0]
 8009efe:	6003      	str	r3, [r0, #0]
 8009f00:	6863      	ldr	r3, [r4, #4]
 8009f02:	6043      	str	r3, [r0, #4]
 8009f04:	68a3      	ldr	r3, [r4, #8]
 8009f06:	6083      	str	r3, [r0, #8]
 8009f08:	46a9      	mov	r9, r5
 8009f0a:	e75c      	b.n	8009dc6 <_realloc_r+0xbe>
 8009f0c:	68a3      	ldr	r3, [r4, #8]
 8009f0e:	612b      	str	r3, [r5, #16]
 8009f10:	68e3      	ldr	r3, [r4, #12]
 8009f12:	616b      	str	r3, [r5, #20]
 8009f14:	2a24      	cmp	r2, #36	@ 0x24
 8009f16:	bf01      	itttt	eq
 8009f18:	6923      	ldreq	r3, [r4, #16]
 8009f1a:	61ab      	streq	r3, [r5, #24]
 8009f1c:	6963      	ldreq	r3, [r4, #20]
 8009f1e:	61eb      	streq	r3, [r5, #28]
 8009f20:	bf19      	ittee	ne
 8009f22:	3410      	addne	r4, #16
 8009f24:	f105 0018 	addne.w	r0, r5, #24
 8009f28:	f105 0020 	addeq.w	r0, r5, #32
 8009f2c:	3418      	addeq	r4, #24
 8009f2e:	e7e5      	b.n	8009efc <_realloc_r+0x1f4>
 8009f30:	4621      	mov	r1, r4
 8009f32:	f7ff fe5a 	bl	8009bea <memmove>
 8009f36:	e7e7      	b.n	8009f08 <_realloc_r+0x200>
 8009f38:	9b01      	ldr	r3, [sp, #4]
 8009f3a:	4598      	cmp	r8, r3
 8009f3c:	dc31      	bgt.n	8009fa2 <_realloc_r+0x29a>
 8009f3e:	4628      	mov	r0, r5
 8009f40:	68eb      	ldr	r3, [r5, #12]
 8009f42:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009f46:	60d3      	str	r3, [r2, #12]
 8009f48:	609a      	str	r2, [r3, #8]
 8009f4a:	1f32      	subs	r2, r6, #4
 8009f4c:	2a24      	cmp	r2, #36	@ 0x24
 8009f4e:	d824      	bhi.n	8009f9a <_realloc_r+0x292>
 8009f50:	2a13      	cmp	r2, #19
 8009f52:	d908      	bls.n	8009f66 <_realloc_r+0x25e>
 8009f54:	6823      	ldr	r3, [r4, #0]
 8009f56:	60ab      	str	r3, [r5, #8]
 8009f58:	6863      	ldr	r3, [r4, #4]
 8009f5a:	60eb      	str	r3, [r5, #12]
 8009f5c:	2a1b      	cmp	r2, #27
 8009f5e:	d80a      	bhi.n	8009f76 <_realloc_r+0x26e>
 8009f60:	3408      	adds	r4, #8
 8009f62:	f105 0010 	add.w	r0, r5, #16
 8009f66:	6823      	ldr	r3, [r4, #0]
 8009f68:	6003      	str	r3, [r0, #0]
 8009f6a:	6863      	ldr	r3, [r4, #4]
 8009f6c:	6043      	str	r3, [r0, #4]
 8009f6e:	68a3      	ldr	r3, [r4, #8]
 8009f70:	6083      	str	r3, [r0, #8]
 8009f72:	9f01      	ldr	r7, [sp, #4]
 8009f74:	e7c8      	b.n	8009f08 <_realloc_r+0x200>
 8009f76:	68a3      	ldr	r3, [r4, #8]
 8009f78:	612b      	str	r3, [r5, #16]
 8009f7a:	68e3      	ldr	r3, [r4, #12]
 8009f7c:	616b      	str	r3, [r5, #20]
 8009f7e:	2a24      	cmp	r2, #36	@ 0x24
 8009f80:	bf01      	itttt	eq
 8009f82:	6923      	ldreq	r3, [r4, #16]
 8009f84:	61ab      	streq	r3, [r5, #24]
 8009f86:	6963      	ldreq	r3, [r4, #20]
 8009f88:	61eb      	streq	r3, [r5, #28]
 8009f8a:	bf19      	ittee	ne
 8009f8c:	3410      	addne	r4, #16
 8009f8e:	f105 0018 	addne.w	r0, r5, #24
 8009f92:	f105 0020 	addeq.w	r0, r5, #32
 8009f96:	3418      	addeq	r4, #24
 8009f98:	e7e5      	b.n	8009f66 <_realloc_r+0x25e>
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	f7ff fe25 	bl	8009bea <memmove>
 8009fa0:	e7e7      	b.n	8009f72 <_realloc_r+0x26a>
 8009fa2:	4659      	mov	r1, fp
 8009fa4:	4650      	mov	r0, sl
 8009fa6:	f7fc fe59 	bl	8006c5c <_malloc_r>
 8009faa:	4683      	mov	fp, r0
 8009fac:	b918      	cbnz	r0, 8009fb6 <_realloc_r+0x2ae>
 8009fae:	4650      	mov	r0, sl
 8009fb0:	f7fd f894 	bl	80070dc <__malloc_unlock>
 8009fb4:	e6c7      	b.n	8009d46 <_realloc_r+0x3e>
 8009fb6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009fba:	f023 0301 	bic.w	r3, r3, #1
 8009fbe:	444b      	add	r3, r9
 8009fc0:	f1a0 0208 	sub.w	r2, r0, #8
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d107      	bne.n	8009fd8 <_realloc_r+0x2d0>
 8009fc8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8009fcc:	f027 0703 	bic.w	r7, r7, #3
 8009fd0:	4437      	add	r7, r6
 8009fd2:	e6f8      	b.n	8009dc6 <_realloc_r+0xbe>
 8009fd4:	2000016c 	.word	0x2000016c
 8009fd8:	1f32      	subs	r2, r6, #4
 8009fda:	2a24      	cmp	r2, #36	@ 0x24
 8009fdc:	d82d      	bhi.n	800a03a <_realloc_r+0x332>
 8009fde:	2a13      	cmp	r2, #19
 8009fe0:	d928      	bls.n	800a034 <_realloc_r+0x32c>
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	6003      	str	r3, [r0, #0]
 8009fe6:	6863      	ldr	r3, [r4, #4]
 8009fe8:	6043      	str	r3, [r0, #4]
 8009fea:	2a1b      	cmp	r2, #27
 8009fec:	d80e      	bhi.n	800a00c <_realloc_r+0x304>
 8009fee:	f104 0208 	add.w	r2, r4, #8
 8009ff2:	f100 0308 	add.w	r3, r0, #8
 8009ff6:	6811      	ldr	r1, [r2, #0]
 8009ff8:	6019      	str	r1, [r3, #0]
 8009ffa:	6851      	ldr	r1, [r2, #4]
 8009ffc:	6059      	str	r1, [r3, #4]
 8009ffe:	6892      	ldr	r2, [r2, #8]
 800a000:	609a      	str	r2, [r3, #8]
 800a002:	4621      	mov	r1, r4
 800a004:	4650      	mov	r0, sl
 800a006:	f7fc fd69 	bl	8006adc <_free_r>
 800a00a:	e73f      	b.n	8009e8c <_realloc_r+0x184>
 800a00c:	68a3      	ldr	r3, [r4, #8]
 800a00e:	6083      	str	r3, [r0, #8]
 800a010:	68e3      	ldr	r3, [r4, #12]
 800a012:	60c3      	str	r3, [r0, #12]
 800a014:	2a24      	cmp	r2, #36	@ 0x24
 800a016:	bf01      	itttt	eq
 800a018:	6923      	ldreq	r3, [r4, #16]
 800a01a:	6103      	streq	r3, [r0, #16]
 800a01c:	6961      	ldreq	r1, [r4, #20]
 800a01e:	6141      	streq	r1, [r0, #20]
 800a020:	bf19      	ittee	ne
 800a022:	f104 0210 	addne.w	r2, r4, #16
 800a026:	f100 0310 	addne.w	r3, r0, #16
 800a02a:	f104 0218 	addeq.w	r2, r4, #24
 800a02e:	f100 0318 	addeq.w	r3, r0, #24
 800a032:	e7e0      	b.n	8009ff6 <_realloc_r+0x2ee>
 800a034:	4603      	mov	r3, r0
 800a036:	4622      	mov	r2, r4
 800a038:	e7dd      	b.n	8009ff6 <_realloc_r+0x2ee>
 800a03a:	4621      	mov	r1, r4
 800a03c:	f7ff fdd5 	bl	8009bea <memmove>
 800a040:	e7df      	b.n	800a002 <_realloc_r+0x2fa>
 800a042:	4637      	mov	r7, r6
 800a044:	e6bf      	b.n	8009dc6 <_realloc_r+0xbe>
 800a046:	431f      	orrs	r7, r3
 800a048:	f8c9 7004 	str.w	r7, [r9, #4]
 800a04c:	6853      	ldr	r3, [r2, #4]
 800a04e:	f043 0301 	orr.w	r3, r3, #1
 800a052:	6053      	str	r3, [r2, #4]
 800a054:	e6d3      	b.n	8009dfe <_realloc_r+0xf6>
 800a056:	bf00      	nop

0800a058 <__ascii_wctomb>:
 800a058:	4603      	mov	r3, r0
 800a05a:	4608      	mov	r0, r1
 800a05c:	b141      	cbz	r1, 800a070 <__ascii_wctomb+0x18>
 800a05e:	2aff      	cmp	r2, #255	@ 0xff
 800a060:	d904      	bls.n	800a06c <__ascii_wctomb+0x14>
 800a062:	228a      	movs	r2, #138	@ 0x8a
 800a064:	601a      	str	r2, [r3, #0]
 800a066:	f04f 30ff 	mov.w	r0, #4294967295
 800a06a:	4770      	bx	lr
 800a06c:	700a      	strb	r2, [r1, #0]
 800a06e:	2001      	movs	r0, #1
 800a070:	4770      	bx	lr
	...

0800a074 <fiprintf>:
 800a074:	b40e      	push	{r1, r2, r3}
 800a076:	b503      	push	{r0, r1, lr}
 800a078:	4601      	mov	r1, r0
 800a07a:	ab03      	add	r3, sp, #12
 800a07c:	4805      	ldr	r0, [pc, #20]	@ (800a094 <fiprintf+0x20>)
 800a07e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a082:	6800      	ldr	r0, [r0, #0]
 800a084:	9301      	str	r3, [sp, #4]
 800a086:	f000 f807 	bl	800a098 <_vfiprintf_r>
 800a08a:	b002      	add	sp, #8
 800a08c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a090:	b003      	add	sp, #12
 800a092:	4770      	bx	lr
 800a094:	20000018 	.word	0x20000018

0800a098 <_vfiprintf_r>:
 800a098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a09c:	b0bb      	sub	sp, #236	@ 0xec
 800a09e:	460f      	mov	r7, r1
 800a0a0:	4693      	mov	fp, r2
 800a0a2:	461c      	mov	r4, r3
 800a0a4:	461d      	mov	r5, r3
 800a0a6:	9000      	str	r0, [sp, #0]
 800a0a8:	b118      	cbz	r0, 800a0b2 <_vfiprintf_r+0x1a>
 800a0aa:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a0ac:	b90b      	cbnz	r3, 800a0b2 <_vfiprintf_r+0x1a>
 800a0ae:	f7fc fb97 	bl	80067e0 <__sinit>
 800a0b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0b4:	07da      	lsls	r2, r3, #31
 800a0b6:	d405      	bmi.n	800a0c4 <_vfiprintf_r+0x2c>
 800a0b8:	89bb      	ldrh	r3, [r7, #12]
 800a0ba:	059b      	lsls	r3, r3, #22
 800a0bc:	d402      	bmi.n	800a0c4 <_vfiprintf_r+0x2c>
 800a0be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a0c0:	f7fc fca4 	bl	8006a0c <__retarget_lock_acquire_recursive>
 800a0c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a0c8:	049e      	lsls	r6, r3, #18
 800a0ca:	d406      	bmi.n	800a0da <_vfiprintf_r+0x42>
 800a0cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a0ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a0d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a0d6:	81bb      	strh	r3, [r7, #12]
 800a0d8:	667a      	str	r2, [r7, #100]	@ 0x64
 800a0da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0dc:	0498      	lsls	r0, r3, #18
 800a0de:	d508      	bpl.n	800a0f2 <_vfiprintf_r+0x5a>
 800a0e0:	07d9      	lsls	r1, r3, #31
 800a0e2:	d512      	bpl.n	800a10a <_vfiprintf_r+0x72>
 800a0e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e8:	9303      	str	r3, [sp, #12]
 800a0ea:	9803      	ldr	r0, [sp, #12]
 800a0ec:	b03b      	add	sp, #236	@ 0xec
 800a0ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0f2:	89bb      	ldrh	r3, [r7, #12]
 800a0f4:	071a      	lsls	r2, r3, #28
 800a0f6:	d501      	bpl.n	800a0fc <_vfiprintf_r+0x64>
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	b96b      	cbnz	r3, 800a118 <_vfiprintf_r+0x80>
 800a0fc:	9800      	ldr	r0, [sp, #0]
 800a0fe:	4639      	mov	r1, r7
 800a100:	f000 fdec 	bl	800acdc <__swsetup_r>
 800a104:	b140      	cbz	r0, 800a118 <_vfiprintf_r+0x80>
 800a106:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a108:	e7ea      	b.n	800a0e0 <_vfiprintf_r+0x48>
 800a10a:	89bb      	ldrh	r3, [r7, #12]
 800a10c:	059b      	lsls	r3, r3, #22
 800a10e:	d4e9      	bmi.n	800a0e4 <_vfiprintf_r+0x4c>
 800a110:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a112:	f7fc fc7c 	bl	8006a0e <__retarget_lock_release_recursive>
 800a116:	e7e5      	b.n	800a0e4 <_vfiprintf_r+0x4c>
 800a118:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a11c:	f003 021a 	and.w	r2, r3, #26
 800a120:	2a0a      	cmp	r2, #10
 800a122:	d114      	bne.n	800a14e <_vfiprintf_r+0xb6>
 800a124:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800a128:	2a00      	cmp	r2, #0
 800a12a:	db10      	blt.n	800a14e <_vfiprintf_r+0xb6>
 800a12c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a12e:	07d6      	lsls	r6, r2, #31
 800a130:	d404      	bmi.n	800a13c <_vfiprintf_r+0xa4>
 800a132:	059d      	lsls	r5, r3, #22
 800a134:	d402      	bmi.n	800a13c <_vfiprintf_r+0xa4>
 800a136:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a138:	f7fc fc69 	bl	8006a0e <__retarget_lock_release_recursive>
 800a13c:	9800      	ldr	r0, [sp, #0]
 800a13e:	4623      	mov	r3, r4
 800a140:	465a      	mov	r2, fp
 800a142:	4639      	mov	r1, r7
 800a144:	b03b      	add	sp, #236	@ 0xec
 800a146:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a14a:	f000 bc2d 	b.w	800a9a8 <__sbprintf>
 800a14e:	2300      	movs	r3, #0
 800a150:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800a154:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800a158:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a15c:	ae11      	add	r6, sp, #68	@ 0x44
 800a15e:	960e      	str	r6, [sp, #56]	@ 0x38
 800a160:	9303      	str	r3, [sp, #12]
 800a162:	465b      	mov	r3, fp
 800a164:	461c      	mov	r4, r3
 800a166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a16a:	b10a      	cbz	r2, 800a170 <_vfiprintf_r+0xd8>
 800a16c:	2a25      	cmp	r2, #37	@ 0x25
 800a16e:	d1f9      	bne.n	800a164 <_vfiprintf_r+0xcc>
 800a170:	ebb4 080b 	subs.w	r8, r4, fp
 800a174:	d00d      	beq.n	800a192 <_vfiprintf_r+0xfa>
 800a176:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a178:	4443      	add	r3, r8
 800a17a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a17c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a17e:	3301      	adds	r3, #1
 800a180:	2b07      	cmp	r3, #7
 800a182:	e9c6 b800 	strd	fp, r8, [r6]
 800a186:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a188:	dc75      	bgt.n	800a276 <_vfiprintf_r+0x1de>
 800a18a:	3608      	adds	r6, #8
 800a18c:	9b03      	ldr	r3, [sp, #12]
 800a18e:	4443      	add	r3, r8
 800a190:	9303      	str	r3, [sp, #12]
 800a192:	7823      	ldrb	r3, [r4, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	f000 83c9 	beq.w	800a92c <_vfiprintf_r+0x894>
 800a19a:	2300      	movs	r3, #0
 800a19c:	f04f 32ff 	mov.w	r2, #4294967295
 800a1a0:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800a1a4:	3401      	adds	r4, #1
 800a1a6:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800a1aa:	469a      	mov	sl, r3
 800a1ac:	46a3      	mov	fp, r4
 800a1ae:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800a1b2:	f1a3 0220 	sub.w	r2, r3, #32
 800a1b6:	2a5a      	cmp	r2, #90	@ 0x5a
 800a1b8:	f200 8312 	bhi.w	800a7e0 <_vfiprintf_r+0x748>
 800a1bc:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a1c0:	0310009a 	.word	0x0310009a
 800a1c4:	00a20310 	.word	0x00a20310
 800a1c8:	03100310 	.word	0x03100310
 800a1cc:	00820310 	.word	0x00820310
 800a1d0:	03100310 	.word	0x03100310
 800a1d4:	00af00a5 	.word	0x00af00a5
 800a1d8:	00ac0310 	.word	0x00ac0310
 800a1dc:	031000b1 	.word	0x031000b1
 800a1e0:	00d000cd 	.word	0x00d000cd
 800a1e4:	00d000d0 	.word	0x00d000d0
 800a1e8:	00d000d0 	.word	0x00d000d0
 800a1ec:	00d000d0 	.word	0x00d000d0
 800a1f0:	00d000d0 	.word	0x00d000d0
 800a1f4:	03100310 	.word	0x03100310
 800a1f8:	03100310 	.word	0x03100310
 800a1fc:	03100310 	.word	0x03100310
 800a200:	03100310 	.word	0x03100310
 800a204:	00f60310 	.word	0x00f60310
 800a208:	03100103 	.word	0x03100103
 800a20c:	03100310 	.word	0x03100310
 800a210:	03100310 	.word	0x03100310
 800a214:	03100310 	.word	0x03100310
 800a218:	03100310 	.word	0x03100310
 800a21c:	01510310 	.word	0x01510310
 800a220:	03100310 	.word	0x03100310
 800a224:	01980310 	.word	0x01980310
 800a228:	02770310 	.word	0x02770310
 800a22c:	03100310 	.word	0x03100310
 800a230:	03100297 	.word	0x03100297
 800a234:	03100310 	.word	0x03100310
 800a238:	03100310 	.word	0x03100310
 800a23c:	03100310 	.word	0x03100310
 800a240:	03100310 	.word	0x03100310
 800a244:	00f60310 	.word	0x00f60310
 800a248:	03100105 	.word	0x03100105
 800a24c:	03100310 	.word	0x03100310
 800a250:	010500df 	.word	0x010500df
 800a254:	031000f0 	.word	0x031000f0
 800a258:	031000ea 	.word	0x031000ea
 800a25c:	01530131 	.word	0x01530131
 800a260:	00f00188 	.word	0x00f00188
 800a264:	01980310 	.word	0x01980310
 800a268:	02790098 	.word	0x02790098
 800a26c:	03100310 	.word	0x03100310
 800a270:	03100065 	.word	0x03100065
 800a274:	0098      	.short	0x0098
 800a276:	9800      	ldr	r0, [sp, #0]
 800a278:	aa0e      	add	r2, sp, #56	@ 0x38
 800a27a:	4639      	mov	r1, r7
 800a27c:	f000 fbd4 	bl	800aa28 <__sprint_r>
 800a280:	2800      	cmp	r0, #0
 800a282:	f040 8332 	bne.w	800a8ea <_vfiprintf_r+0x852>
 800a286:	ae11      	add	r6, sp, #68	@ 0x44
 800a288:	e780      	b.n	800a18c <_vfiprintf_r+0xf4>
 800a28a:	4a98      	ldr	r2, [pc, #608]	@ (800a4ec <_vfiprintf_r+0x454>)
 800a28c:	9205      	str	r2, [sp, #20]
 800a28e:	f01a 0220 	ands.w	r2, sl, #32
 800a292:	f000 822e 	beq.w	800a6f2 <_vfiprintf_r+0x65a>
 800a296:	3507      	adds	r5, #7
 800a298:	f025 0507 	bic.w	r5, r5, #7
 800a29c:	46a8      	mov	r8, r5
 800a29e:	686d      	ldr	r5, [r5, #4]
 800a2a0:	f858 4b08 	ldr.w	r4, [r8], #8
 800a2a4:	f01a 0f01 	tst.w	sl, #1
 800a2a8:	d009      	beq.n	800a2be <_vfiprintf_r+0x226>
 800a2aa:	ea54 0205 	orrs.w	r2, r4, r5
 800a2ae:	bf1f      	itttt	ne
 800a2b0:	2230      	movne	r2, #48	@ 0x30
 800a2b2:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800a2b6:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800a2ba:	f04a 0a02 	orrne.w	sl, sl, #2
 800a2be:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800a2c2:	e111      	b.n	800a4e8 <_vfiprintf_r+0x450>
 800a2c4:	9800      	ldr	r0, [sp, #0]
 800a2c6:	f7fe fa23 	bl	8008710 <_localeconv_r>
 800a2ca:	6843      	ldr	r3, [r0, #4]
 800a2cc:	9308      	str	r3, [sp, #32]
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7f5 ff7e 	bl	80001d0 <strlen>
 800a2d4:	9007      	str	r0, [sp, #28]
 800a2d6:	9800      	ldr	r0, [sp, #0]
 800a2d8:	f7fe fa1a 	bl	8008710 <_localeconv_r>
 800a2dc:	6883      	ldr	r3, [r0, #8]
 800a2de:	9306      	str	r3, [sp, #24]
 800a2e0:	9b07      	ldr	r3, [sp, #28]
 800a2e2:	b12b      	cbz	r3, 800a2f0 <_vfiprintf_r+0x258>
 800a2e4:	9b06      	ldr	r3, [sp, #24]
 800a2e6:	b11b      	cbz	r3, 800a2f0 <_vfiprintf_r+0x258>
 800a2e8:	781b      	ldrb	r3, [r3, #0]
 800a2ea:	b10b      	cbz	r3, 800a2f0 <_vfiprintf_r+0x258>
 800a2ec:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800a2f0:	465c      	mov	r4, fp
 800a2f2:	e75b      	b.n	800a1ac <_vfiprintf_r+0x114>
 800a2f4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d1f9      	bne.n	800a2f0 <_vfiprintf_r+0x258>
 800a2fc:	2320      	movs	r3, #32
 800a2fe:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800a302:	e7f5      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a304:	f04a 0a01 	orr.w	sl, sl, #1
 800a308:	e7f2      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a30a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a30e:	9302      	str	r3, [sp, #8]
 800a310:	2b00      	cmp	r3, #0
 800a312:	daed      	bge.n	800a2f0 <_vfiprintf_r+0x258>
 800a314:	425b      	negs	r3, r3
 800a316:	9302      	str	r3, [sp, #8]
 800a318:	f04a 0a04 	orr.w	sl, sl, #4
 800a31c:	e7e8      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a31e:	232b      	movs	r3, #43	@ 0x2b
 800a320:	e7ed      	b.n	800a2fe <_vfiprintf_r+0x266>
 800a322:	465a      	mov	r2, fp
 800a324:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a328:	2b2a      	cmp	r3, #42	@ 0x2a
 800a32a:	d113      	bne.n	800a354 <_vfiprintf_r+0x2bc>
 800a32c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a330:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a334:	9301      	str	r3, [sp, #4]
 800a336:	4693      	mov	fp, r2
 800a338:	e7da      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a33a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a33e:	fb04 0101 	mla	r1, r4, r1, r0
 800a342:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800a346:	2809      	cmp	r0, #9
 800a348:	d9f7      	bls.n	800a33a <_vfiprintf_r+0x2a2>
 800a34a:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800a34e:	9101      	str	r1, [sp, #4]
 800a350:	4693      	mov	fp, r2
 800a352:	e72e      	b.n	800a1b2 <_vfiprintf_r+0x11a>
 800a354:	2100      	movs	r1, #0
 800a356:	240a      	movs	r4, #10
 800a358:	e7f3      	b.n	800a342 <_vfiprintf_r+0x2aa>
 800a35a:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800a35e:	e7c7      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a360:	2200      	movs	r2, #0
 800a362:	9202      	str	r2, [sp, #8]
 800a364:	210a      	movs	r1, #10
 800a366:	9a02      	ldr	r2, [sp, #8]
 800a368:	3b30      	subs	r3, #48	@ 0x30
 800a36a:	fb01 3302 	mla	r3, r1, r2, r3
 800a36e:	9302      	str	r3, [sp, #8]
 800a370:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800a374:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800a378:	2a09      	cmp	r2, #9
 800a37a:	d9f4      	bls.n	800a366 <_vfiprintf_r+0x2ce>
 800a37c:	e719      	b.n	800a1b2 <_vfiprintf_r+0x11a>
 800a37e:	f89b 3000 	ldrb.w	r3, [fp]
 800a382:	2b68      	cmp	r3, #104	@ 0x68
 800a384:	bf06      	itte	eq
 800a386:	f10b 0b01 	addeq.w	fp, fp, #1
 800a38a:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800a38e:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800a392:	e7ad      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a394:	f89b 3000 	ldrb.w	r3, [fp]
 800a398:	2b6c      	cmp	r3, #108	@ 0x6c
 800a39a:	d104      	bne.n	800a3a6 <_vfiprintf_r+0x30e>
 800a39c:	f10b 0b01 	add.w	fp, fp, #1
 800a3a0:	f04a 0a20 	orr.w	sl, sl, #32
 800a3a4:	e7a4      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a3a6:	f04a 0a10 	orr.w	sl, sl, #16
 800a3aa:	e7a1      	b.n	800a2f0 <_vfiprintf_r+0x258>
 800a3ac:	46a8      	mov	r8, r5
 800a3ae:	2400      	movs	r4, #0
 800a3b0:	f858 3b04 	ldr.w	r3, [r8], #4
 800a3b4:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800a3b8:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800a3bc:	2301      	movs	r3, #1
 800a3be:	9301      	str	r3, [sp, #4]
 800a3c0:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800a3c4:	e0a9      	b.n	800a51a <_vfiprintf_r+0x482>
 800a3c6:	f04a 0a10 	orr.w	sl, sl, #16
 800a3ca:	f01a 0f20 	tst.w	sl, #32
 800a3ce:	d011      	beq.n	800a3f4 <_vfiprintf_r+0x35c>
 800a3d0:	3507      	adds	r5, #7
 800a3d2:	f025 0507 	bic.w	r5, r5, #7
 800a3d6:	46a8      	mov	r8, r5
 800a3d8:	686d      	ldr	r5, [r5, #4]
 800a3da:	f858 4b08 	ldr.w	r4, [r8], #8
 800a3de:	2d00      	cmp	r5, #0
 800a3e0:	da06      	bge.n	800a3f0 <_vfiprintf_r+0x358>
 800a3e2:	4264      	negs	r4, r4
 800a3e4:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800a3e8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a3ec:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e048      	b.n	800a486 <_vfiprintf_r+0x3ee>
 800a3f4:	46a8      	mov	r8, r5
 800a3f6:	f01a 0f10 	tst.w	sl, #16
 800a3fa:	f858 5b04 	ldr.w	r5, [r8], #4
 800a3fe:	d002      	beq.n	800a406 <_vfiprintf_r+0x36e>
 800a400:	462c      	mov	r4, r5
 800a402:	17ed      	asrs	r5, r5, #31
 800a404:	e7eb      	b.n	800a3de <_vfiprintf_r+0x346>
 800a406:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800a40a:	d003      	beq.n	800a414 <_vfiprintf_r+0x37c>
 800a40c:	b22c      	sxth	r4, r5
 800a40e:	f345 35c0 	sbfx	r5, r5, #15, #1
 800a412:	e7e4      	b.n	800a3de <_vfiprintf_r+0x346>
 800a414:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800a418:	d0f2      	beq.n	800a400 <_vfiprintf_r+0x368>
 800a41a:	b26c      	sxtb	r4, r5
 800a41c:	f345 15c0 	sbfx	r5, r5, #7, #1
 800a420:	e7dd      	b.n	800a3de <_vfiprintf_r+0x346>
 800a422:	f01a 0f20 	tst.w	sl, #32
 800a426:	d007      	beq.n	800a438 <_vfiprintf_r+0x3a0>
 800a428:	9a03      	ldr	r2, [sp, #12]
 800a42a:	682b      	ldr	r3, [r5, #0]
 800a42c:	9903      	ldr	r1, [sp, #12]
 800a42e:	17d2      	asrs	r2, r2, #31
 800a430:	e9c3 1200 	strd	r1, r2, [r3]
 800a434:	3504      	adds	r5, #4
 800a436:	e694      	b.n	800a162 <_vfiprintf_r+0xca>
 800a438:	f01a 0f10 	tst.w	sl, #16
 800a43c:	d003      	beq.n	800a446 <_vfiprintf_r+0x3ae>
 800a43e:	682b      	ldr	r3, [r5, #0]
 800a440:	9a03      	ldr	r2, [sp, #12]
 800a442:	601a      	str	r2, [r3, #0]
 800a444:	e7f6      	b.n	800a434 <_vfiprintf_r+0x39c>
 800a446:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800a44a:	d003      	beq.n	800a454 <_vfiprintf_r+0x3bc>
 800a44c:	682b      	ldr	r3, [r5, #0]
 800a44e:	9a03      	ldr	r2, [sp, #12]
 800a450:	801a      	strh	r2, [r3, #0]
 800a452:	e7ef      	b.n	800a434 <_vfiprintf_r+0x39c>
 800a454:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800a458:	d0f1      	beq.n	800a43e <_vfiprintf_r+0x3a6>
 800a45a:	682b      	ldr	r3, [r5, #0]
 800a45c:	9a03      	ldr	r2, [sp, #12]
 800a45e:	701a      	strb	r2, [r3, #0]
 800a460:	e7e8      	b.n	800a434 <_vfiprintf_r+0x39c>
 800a462:	f04a 0a10 	orr.w	sl, sl, #16
 800a466:	f01a 0320 	ands.w	r3, sl, #32
 800a46a:	d01f      	beq.n	800a4ac <_vfiprintf_r+0x414>
 800a46c:	3507      	adds	r5, #7
 800a46e:	f025 0507 	bic.w	r5, r5, #7
 800a472:	46a8      	mov	r8, r5
 800a474:	686d      	ldr	r5, [r5, #4]
 800a476:	f858 4b08 	ldr.w	r4, [r8], #8
 800a47a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800a47e:	2300      	movs	r3, #0
 800a480:	2200      	movs	r2, #0
 800a482:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800a486:	9a01      	ldr	r2, [sp, #4]
 800a488:	2a00      	cmp	r2, #0
 800a48a:	f2c0 825c 	blt.w	800a946 <_vfiprintf_r+0x8ae>
 800a48e:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800a492:	9204      	str	r2, [sp, #16]
 800a494:	ea54 0205 	orrs.w	r2, r4, r5
 800a498:	f040 825b 	bne.w	800a952 <_vfiprintf_r+0x8ba>
 800a49c:	9a01      	ldr	r2, [sp, #4]
 800a49e:	2a00      	cmp	r2, #0
 800a4a0:	f000 8195 	beq.w	800a7ce <_vfiprintf_r+0x736>
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	f040 8257 	bne.w	800a958 <_vfiprintf_r+0x8c0>
 800a4aa:	e139      	b.n	800a720 <_vfiprintf_r+0x688>
 800a4ac:	46a8      	mov	r8, r5
 800a4ae:	f01a 0510 	ands.w	r5, sl, #16
 800a4b2:	f858 4b04 	ldr.w	r4, [r8], #4
 800a4b6:	d001      	beq.n	800a4bc <_vfiprintf_r+0x424>
 800a4b8:	461d      	mov	r5, r3
 800a4ba:	e7de      	b.n	800a47a <_vfiprintf_r+0x3e2>
 800a4bc:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800a4c0:	d001      	beq.n	800a4c6 <_vfiprintf_r+0x42e>
 800a4c2:	b2a4      	uxth	r4, r4
 800a4c4:	e7d9      	b.n	800a47a <_vfiprintf_r+0x3e2>
 800a4c6:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800a4ca:	d0d6      	beq.n	800a47a <_vfiprintf_r+0x3e2>
 800a4cc:	b2e4      	uxtb	r4, r4
 800a4ce:	e7f3      	b.n	800a4b8 <_vfiprintf_r+0x420>
 800a4d0:	46a8      	mov	r8, r5
 800a4d2:	f647 0330 	movw	r3, #30768	@ 0x7830
 800a4d6:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800a4da:	f858 4b04 	ldr.w	r4, [r8], #4
 800a4de:	4b03      	ldr	r3, [pc, #12]	@ (800a4ec <_vfiprintf_r+0x454>)
 800a4e0:	9305      	str	r3, [sp, #20]
 800a4e2:	2500      	movs	r5, #0
 800a4e4:	f04a 0a02 	orr.w	sl, sl, #2
 800a4e8:	2302      	movs	r3, #2
 800a4ea:	e7c9      	b.n	800a480 <_vfiprintf_r+0x3e8>
 800a4ec:	0800afd4 	.word	0x0800afd4
 800a4f0:	9b01      	ldr	r3, [sp, #4]
 800a4f2:	46a8      	mov	r8, r5
 800a4f4:	2500      	movs	r5, #0
 800a4f6:	42ab      	cmp	r3, r5
 800a4f8:	f858 9b04 	ldr.w	r9, [r8], #4
 800a4fc:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800a500:	f2c0 80d0 	blt.w	800a6a4 <_vfiprintf_r+0x60c>
 800a504:	461a      	mov	r2, r3
 800a506:	4629      	mov	r1, r5
 800a508:	4648      	mov	r0, r9
 800a50a:	f7f5 fe69 	bl	80001e0 <memchr>
 800a50e:	4604      	mov	r4, r0
 800a510:	b118      	cbz	r0, 800a51a <_vfiprintf_r+0x482>
 800a512:	eba0 0309 	sub.w	r3, r0, r9
 800a516:	9301      	str	r3, [sp, #4]
 800a518:	462c      	mov	r4, r5
 800a51a:	9b01      	ldr	r3, [sp, #4]
 800a51c:	42a3      	cmp	r3, r4
 800a51e:	bfb8      	it	lt
 800a520:	4623      	movlt	r3, r4
 800a522:	9304      	str	r3, [sp, #16]
 800a524:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800a528:	b113      	cbz	r3, 800a530 <_vfiprintf_r+0x498>
 800a52a:	9b04      	ldr	r3, [sp, #16]
 800a52c:	3301      	adds	r3, #1
 800a52e:	9304      	str	r3, [sp, #16]
 800a530:	f01a 0302 	ands.w	r3, sl, #2
 800a534:	9309      	str	r3, [sp, #36]	@ 0x24
 800a536:	bf1e      	ittt	ne
 800a538:	9b04      	ldrne	r3, [sp, #16]
 800a53a:	3302      	addne	r3, #2
 800a53c:	9304      	strne	r3, [sp, #16]
 800a53e:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800a542:	930a      	str	r3, [sp, #40]	@ 0x28
 800a544:	d11f      	bne.n	800a586 <_vfiprintf_r+0x4ee>
 800a546:	9b02      	ldr	r3, [sp, #8]
 800a548:	9a04      	ldr	r2, [sp, #16]
 800a54a:	1a9d      	subs	r5, r3, r2
 800a54c:	2d00      	cmp	r5, #0
 800a54e:	dd1a      	ble.n	800a586 <_vfiprintf_r+0x4ee>
 800a550:	4ba8      	ldr	r3, [pc, #672]	@ (800a7f4 <_vfiprintf_r+0x75c>)
 800a552:	6033      	str	r3, [r6, #0]
 800a554:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800a558:	2d10      	cmp	r5, #16
 800a55a:	f102 0201 	add.w	r2, r2, #1
 800a55e:	f106 0008 	add.w	r0, r6, #8
 800a562:	f300 814d 	bgt.w	800a800 <_vfiprintf_r+0x768>
 800a566:	6075      	str	r5, [r6, #4]
 800a568:	2a07      	cmp	r2, #7
 800a56a:	4465      	add	r5, ip
 800a56c:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800a570:	f340 8159 	ble.w	800a826 <_vfiprintf_r+0x78e>
 800a574:	9800      	ldr	r0, [sp, #0]
 800a576:	aa0e      	add	r2, sp, #56	@ 0x38
 800a578:	4639      	mov	r1, r7
 800a57a:	f000 fa55 	bl	800aa28 <__sprint_r>
 800a57e:	2800      	cmp	r0, #0
 800a580:	f040 81b3 	bne.w	800a8ea <_vfiprintf_r+0x852>
 800a584:	ae11      	add	r6, sp, #68	@ 0x44
 800a586:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800a58a:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800a58e:	b161      	cbz	r1, 800a5aa <_vfiprintf_r+0x512>
 800a590:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800a594:	3301      	adds	r3, #1
 800a596:	6031      	str	r1, [r6, #0]
 800a598:	2101      	movs	r1, #1
 800a59a:	440a      	add	r2, r1
 800a59c:	2b07      	cmp	r3, #7
 800a59e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800a5a2:	6071      	str	r1, [r6, #4]
 800a5a4:	f300 8141 	bgt.w	800a82a <_vfiprintf_r+0x792>
 800a5a8:	3608      	adds	r6, #8
 800a5aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5ac:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800a5b0:	b159      	cbz	r1, 800a5ca <_vfiprintf_r+0x532>
 800a5b2:	a90d      	add	r1, sp, #52	@ 0x34
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	6031      	str	r1, [r6, #0]
 800a5b8:	2102      	movs	r1, #2
 800a5ba:	440a      	add	r2, r1
 800a5bc:	2b07      	cmp	r3, #7
 800a5be:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800a5c2:	6071      	str	r1, [r6, #4]
 800a5c4:	f300 813a 	bgt.w	800a83c <_vfiprintf_r+0x7a4>
 800a5c8:	3608      	adds	r6, #8
 800a5ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5cc:	2b80      	cmp	r3, #128	@ 0x80
 800a5ce:	d11f      	bne.n	800a610 <_vfiprintf_r+0x578>
 800a5d0:	9b02      	ldr	r3, [sp, #8]
 800a5d2:	9a04      	ldr	r2, [sp, #16]
 800a5d4:	1a9d      	subs	r5, r3, r2
 800a5d6:	2d00      	cmp	r5, #0
 800a5d8:	dd1a      	ble.n	800a610 <_vfiprintf_r+0x578>
 800a5da:	4b87      	ldr	r3, [pc, #540]	@ (800a7f8 <_vfiprintf_r+0x760>)
 800a5dc:	6033      	str	r3, [r6, #0]
 800a5de:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800a5e2:	2d10      	cmp	r5, #16
 800a5e4:	f102 0201 	add.w	r2, r2, #1
 800a5e8:	f106 0008 	add.w	r0, r6, #8
 800a5ec:	f300 812f 	bgt.w	800a84e <_vfiprintf_r+0x7b6>
 800a5f0:	6075      	str	r5, [r6, #4]
 800a5f2:	2a07      	cmp	r2, #7
 800a5f4:	4465      	add	r5, ip
 800a5f6:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800a5fa:	f340 813b 	ble.w	800a874 <_vfiprintf_r+0x7dc>
 800a5fe:	9800      	ldr	r0, [sp, #0]
 800a600:	aa0e      	add	r2, sp, #56	@ 0x38
 800a602:	4639      	mov	r1, r7
 800a604:	f000 fa10 	bl	800aa28 <__sprint_r>
 800a608:	2800      	cmp	r0, #0
 800a60a:	f040 816e 	bne.w	800a8ea <_vfiprintf_r+0x852>
 800a60e:	ae11      	add	r6, sp, #68	@ 0x44
 800a610:	9b01      	ldr	r3, [sp, #4]
 800a612:	1ae4      	subs	r4, r4, r3
 800a614:	2c00      	cmp	r4, #0
 800a616:	dd1a      	ble.n	800a64e <_vfiprintf_r+0x5b6>
 800a618:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800a61c:	4876      	ldr	r0, [pc, #472]	@ (800a7f8 <_vfiprintf_r+0x760>)
 800a61e:	6030      	str	r0, [r6, #0]
 800a620:	2c10      	cmp	r4, #16
 800a622:	f103 0301 	add.w	r3, r3, #1
 800a626:	f106 0108 	add.w	r1, r6, #8
 800a62a:	f300 8125 	bgt.w	800a878 <_vfiprintf_r+0x7e0>
 800a62e:	6074      	str	r4, [r6, #4]
 800a630:	2b07      	cmp	r3, #7
 800a632:	4414      	add	r4, r2
 800a634:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800a638:	f340 812f 	ble.w	800a89a <_vfiprintf_r+0x802>
 800a63c:	9800      	ldr	r0, [sp, #0]
 800a63e:	aa0e      	add	r2, sp, #56	@ 0x38
 800a640:	4639      	mov	r1, r7
 800a642:	f000 f9f1 	bl	800aa28 <__sprint_r>
 800a646:	2800      	cmp	r0, #0
 800a648:	f040 814f 	bne.w	800a8ea <_vfiprintf_r+0x852>
 800a64c:	ae11      	add	r6, sp, #68	@ 0x44
 800a64e:	9b01      	ldr	r3, [sp, #4]
 800a650:	9a01      	ldr	r2, [sp, #4]
 800a652:	6073      	str	r3, [r6, #4]
 800a654:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a656:	f8c6 9000 	str.w	r9, [r6]
 800a65a:	4413      	add	r3, r2
 800a65c:	9310      	str	r3, [sp, #64]	@ 0x40
 800a65e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a660:	3301      	adds	r3, #1
 800a662:	2b07      	cmp	r3, #7
 800a664:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a666:	f300 811a 	bgt.w	800a89e <_vfiprintf_r+0x806>
 800a66a:	f106 0308 	add.w	r3, r6, #8
 800a66e:	f01a 0f04 	tst.w	sl, #4
 800a672:	f040 811c 	bne.w	800a8ae <_vfiprintf_r+0x816>
 800a676:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a67a:	9904      	ldr	r1, [sp, #16]
 800a67c:	428a      	cmp	r2, r1
 800a67e:	bfac      	ite	ge
 800a680:	189b      	addge	r3, r3, r2
 800a682:	185b      	addlt	r3, r3, r1
 800a684:	9303      	str	r3, [sp, #12]
 800a686:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a688:	b13b      	cbz	r3, 800a69a <_vfiprintf_r+0x602>
 800a68a:	9800      	ldr	r0, [sp, #0]
 800a68c:	aa0e      	add	r2, sp, #56	@ 0x38
 800a68e:	4639      	mov	r1, r7
 800a690:	f000 f9ca 	bl	800aa28 <__sprint_r>
 800a694:	2800      	cmp	r0, #0
 800a696:	f040 8128 	bne.w	800a8ea <_vfiprintf_r+0x852>
 800a69a:	2300      	movs	r3, #0
 800a69c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a69e:	4645      	mov	r5, r8
 800a6a0:	ae11      	add	r6, sp, #68	@ 0x44
 800a6a2:	e55e      	b.n	800a162 <_vfiprintf_r+0xca>
 800a6a4:	4648      	mov	r0, r9
 800a6a6:	f7f5 fd93 	bl	80001d0 <strlen>
 800a6aa:	9001      	str	r0, [sp, #4]
 800a6ac:	e734      	b.n	800a518 <_vfiprintf_r+0x480>
 800a6ae:	f04a 0a10 	orr.w	sl, sl, #16
 800a6b2:	f01a 0320 	ands.w	r3, sl, #32
 800a6b6:	d008      	beq.n	800a6ca <_vfiprintf_r+0x632>
 800a6b8:	3507      	adds	r5, #7
 800a6ba:	f025 0507 	bic.w	r5, r5, #7
 800a6be:	46a8      	mov	r8, r5
 800a6c0:	686d      	ldr	r5, [r5, #4]
 800a6c2:	f858 4b08 	ldr.w	r4, [r8], #8
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e6da      	b.n	800a480 <_vfiprintf_r+0x3e8>
 800a6ca:	46a8      	mov	r8, r5
 800a6cc:	f01a 0510 	ands.w	r5, sl, #16
 800a6d0:	f858 4b04 	ldr.w	r4, [r8], #4
 800a6d4:	d001      	beq.n	800a6da <_vfiprintf_r+0x642>
 800a6d6:	461d      	mov	r5, r3
 800a6d8:	e7f5      	b.n	800a6c6 <_vfiprintf_r+0x62e>
 800a6da:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800a6de:	d001      	beq.n	800a6e4 <_vfiprintf_r+0x64c>
 800a6e0:	b2a4      	uxth	r4, r4
 800a6e2:	e7f0      	b.n	800a6c6 <_vfiprintf_r+0x62e>
 800a6e4:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800a6e8:	d0ed      	beq.n	800a6c6 <_vfiprintf_r+0x62e>
 800a6ea:	b2e4      	uxtb	r4, r4
 800a6ec:	e7f3      	b.n	800a6d6 <_vfiprintf_r+0x63e>
 800a6ee:	4a43      	ldr	r2, [pc, #268]	@ (800a7fc <_vfiprintf_r+0x764>)
 800a6f0:	e5cc      	b.n	800a28c <_vfiprintf_r+0x1f4>
 800a6f2:	46a8      	mov	r8, r5
 800a6f4:	f01a 0510 	ands.w	r5, sl, #16
 800a6f8:	f858 4b04 	ldr.w	r4, [r8], #4
 800a6fc:	d001      	beq.n	800a702 <_vfiprintf_r+0x66a>
 800a6fe:	4615      	mov	r5, r2
 800a700:	e5d0      	b.n	800a2a4 <_vfiprintf_r+0x20c>
 800a702:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800a706:	d001      	beq.n	800a70c <_vfiprintf_r+0x674>
 800a708:	b2a4      	uxth	r4, r4
 800a70a:	e5cb      	b.n	800a2a4 <_vfiprintf_r+0x20c>
 800a70c:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800a710:	f43f adc8 	beq.w	800a2a4 <_vfiprintf_r+0x20c>
 800a714:	b2e4      	uxtb	r4, r4
 800a716:	e7f2      	b.n	800a6fe <_vfiprintf_r+0x666>
 800a718:	2c0a      	cmp	r4, #10
 800a71a:	f175 0300 	sbcs.w	r3, r5, #0
 800a71e:	d206      	bcs.n	800a72e <_vfiprintf_r+0x696>
 800a720:	3430      	adds	r4, #48	@ 0x30
 800a722:	b2e4      	uxtb	r4, r4
 800a724:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800a728:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800a72c:	e130      	b.n	800a990 <_vfiprintf_r+0x8f8>
 800a72e:	ab3a      	add	r3, sp, #232	@ 0xe8
 800a730:	9309      	str	r3, [sp, #36]	@ 0x24
 800a732:	9b04      	ldr	r3, [sp, #16]
 800a734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a738:	f04f 0a00 	mov.w	sl, #0
 800a73c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a73e:	220a      	movs	r2, #10
 800a740:	2300      	movs	r3, #0
 800a742:	4620      	mov	r0, r4
 800a744:	4629      	mov	r1, r5
 800a746:	f7f6 fa2f 	bl	8000ba8 <__aeabi_uldivmod>
 800a74a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a74c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a74e:	3230      	adds	r2, #48	@ 0x30
 800a750:	f801 2c01 	strb.w	r2, [r1, #-1]
 800a754:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a756:	4603      	mov	r3, r0
 800a758:	f101 39ff 	add.w	r9, r1, #4294967295
 800a75c:	f10a 0a01 	add.w	sl, sl, #1
 800a760:	b312      	cbz	r2, 800a7a8 <_vfiprintf_r+0x710>
 800a762:	9a06      	ldr	r2, [sp, #24]
 800a764:	7812      	ldrb	r2, [r2, #0]
 800a766:	4552      	cmp	r2, sl
 800a768:	d11e      	bne.n	800a7a8 <_vfiprintf_r+0x710>
 800a76a:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800a76e:	d01b      	beq.n	800a7a8 <_vfiprintf_r+0x710>
 800a770:	2c0a      	cmp	r4, #10
 800a772:	f175 0500 	sbcs.w	r5, r5, #0
 800a776:	f0c0 810b 	bcc.w	800a990 <_vfiprintf_r+0x8f8>
 800a77a:	9b07      	ldr	r3, [sp, #28]
 800a77c:	9009      	str	r0, [sp, #36]	@ 0x24
 800a77e:	eba9 0903 	sub.w	r9, r9, r3
 800a782:	461a      	mov	r2, r3
 800a784:	9908      	ldr	r1, [sp, #32]
 800a786:	4648      	mov	r0, r9
 800a788:	f7fd ffaf 	bl	80086ea <strncpy>
 800a78c:	9b06      	ldr	r3, [sp, #24]
 800a78e:	785a      	ldrb	r2, [r3, #1]
 800a790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a792:	b112      	cbz	r2, 800a79a <_vfiprintf_r+0x702>
 800a794:	9a06      	ldr	r2, [sp, #24]
 800a796:	3201      	adds	r2, #1
 800a798:	9206      	str	r2, [sp, #24]
 800a79a:	f04f 0a00 	mov.w	sl, #0
 800a79e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a7a0:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 800a7a4:	461c      	mov	r4, r3
 800a7a6:	e7ca      	b.n	800a73e <_vfiprintf_r+0x6a6>
 800a7a8:	2c0a      	cmp	r4, #10
 800a7aa:	f175 0500 	sbcs.w	r5, r5, #0
 800a7ae:	d2f6      	bcs.n	800a79e <_vfiprintf_r+0x706>
 800a7b0:	e0ee      	b.n	800a990 <_vfiprintf_r+0x8f8>
 800a7b2:	f004 030f 	and.w	r3, r4, #15
 800a7b6:	9a05      	ldr	r2, [sp, #20]
 800a7b8:	0924      	lsrs	r4, r4, #4
 800a7ba:	5cd3      	ldrb	r3, [r2, r3]
 800a7bc:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a7c0:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800a7c4:	092d      	lsrs	r5, r5, #4
 800a7c6:	ea54 0305 	orrs.w	r3, r4, r5
 800a7ca:	d1f2      	bne.n	800a7b2 <_vfiprintf_r+0x71a>
 800a7cc:	e0e0      	b.n	800a990 <_vfiprintf_r+0x8f8>
 800a7ce:	b923      	cbnz	r3, 800a7da <_vfiprintf_r+0x742>
 800a7d0:	f01a 0f01 	tst.w	sl, #1
 800a7d4:	d001      	beq.n	800a7da <_vfiprintf_r+0x742>
 800a7d6:	2430      	movs	r4, #48	@ 0x30
 800a7d8:	e7a4      	b.n	800a724 <_vfiprintf_r+0x68c>
 800a7da:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800a7de:	e0d7      	b.n	800a990 <_vfiprintf_r+0x8f8>
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	f000 80a3 	beq.w	800a92c <_vfiprintf_r+0x894>
 800a7e6:	2400      	movs	r4, #0
 800a7e8:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800a7ec:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800a7f0:	46a8      	mov	r8, r5
 800a7f2:	e5e3      	b.n	800a3bc <_vfiprintf_r+0x324>
 800a7f4:	0800b341 	.word	0x0800b341
 800a7f8:	0800b331 	.word	0x0800b331
 800a7fc:	0800afe5 	.word	0x0800afe5
 800a800:	2110      	movs	r1, #16
 800a802:	6071      	str	r1, [r6, #4]
 800a804:	2a07      	cmp	r2, #7
 800a806:	4461      	add	r1, ip
 800a808:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800a80c:	dd08      	ble.n	800a820 <_vfiprintf_r+0x788>
 800a80e:	9800      	ldr	r0, [sp, #0]
 800a810:	aa0e      	add	r2, sp, #56	@ 0x38
 800a812:	4639      	mov	r1, r7
 800a814:	f000 f908 	bl	800aa28 <__sprint_r>
 800a818:	2800      	cmp	r0, #0
 800a81a:	d166      	bne.n	800a8ea <_vfiprintf_r+0x852>
 800a81c:	4b60      	ldr	r3, [pc, #384]	@ (800a9a0 <_vfiprintf_r+0x908>)
 800a81e:	a811      	add	r0, sp, #68	@ 0x44
 800a820:	3d10      	subs	r5, #16
 800a822:	4606      	mov	r6, r0
 800a824:	e695      	b.n	800a552 <_vfiprintf_r+0x4ba>
 800a826:	4606      	mov	r6, r0
 800a828:	e6ad      	b.n	800a586 <_vfiprintf_r+0x4ee>
 800a82a:	9800      	ldr	r0, [sp, #0]
 800a82c:	aa0e      	add	r2, sp, #56	@ 0x38
 800a82e:	4639      	mov	r1, r7
 800a830:	f000 f8fa 	bl	800aa28 <__sprint_r>
 800a834:	2800      	cmp	r0, #0
 800a836:	d158      	bne.n	800a8ea <_vfiprintf_r+0x852>
 800a838:	ae11      	add	r6, sp, #68	@ 0x44
 800a83a:	e6b6      	b.n	800a5aa <_vfiprintf_r+0x512>
 800a83c:	9800      	ldr	r0, [sp, #0]
 800a83e:	aa0e      	add	r2, sp, #56	@ 0x38
 800a840:	4639      	mov	r1, r7
 800a842:	f000 f8f1 	bl	800aa28 <__sprint_r>
 800a846:	2800      	cmp	r0, #0
 800a848:	d14f      	bne.n	800a8ea <_vfiprintf_r+0x852>
 800a84a:	ae11      	add	r6, sp, #68	@ 0x44
 800a84c:	e6bd      	b.n	800a5ca <_vfiprintf_r+0x532>
 800a84e:	2110      	movs	r1, #16
 800a850:	6071      	str	r1, [r6, #4]
 800a852:	2a07      	cmp	r2, #7
 800a854:	4461      	add	r1, ip
 800a856:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800a85a:	dd08      	ble.n	800a86e <_vfiprintf_r+0x7d6>
 800a85c:	9800      	ldr	r0, [sp, #0]
 800a85e:	aa0e      	add	r2, sp, #56	@ 0x38
 800a860:	4639      	mov	r1, r7
 800a862:	f000 f8e1 	bl	800aa28 <__sprint_r>
 800a866:	2800      	cmp	r0, #0
 800a868:	d13f      	bne.n	800a8ea <_vfiprintf_r+0x852>
 800a86a:	4b4e      	ldr	r3, [pc, #312]	@ (800a9a4 <_vfiprintf_r+0x90c>)
 800a86c:	a811      	add	r0, sp, #68	@ 0x44
 800a86e:	3d10      	subs	r5, #16
 800a870:	4606      	mov	r6, r0
 800a872:	e6b3      	b.n	800a5dc <_vfiprintf_r+0x544>
 800a874:	4606      	mov	r6, r0
 800a876:	e6cb      	b.n	800a610 <_vfiprintf_r+0x578>
 800a878:	2010      	movs	r0, #16
 800a87a:	4402      	add	r2, r0
 800a87c:	2b07      	cmp	r3, #7
 800a87e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800a882:	6070      	str	r0, [r6, #4]
 800a884:	dd06      	ble.n	800a894 <_vfiprintf_r+0x7fc>
 800a886:	9800      	ldr	r0, [sp, #0]
 800a888:	aa0e      	add	r2, sp, #56	@ 0x38
 800a88a:	4639      	mov	r1, r7
 800a88c:	f000 f8cc 	bl	800aa28 <__sprint_r>
 800a890:	bb58      	cbnz	r0, 800a8ea <_vfiprintf_r+0x852>
 800a892:	a911      	add	r1, sp, #68	@ 0x44
 800a894:	3c10      	subs	r4, #16
 800a896:	460e      	mov	r6, r1
 800a898:	e6be      	b.n	800a618 <_vfiprintf_r+0x580>
 800a89a:	460e      	mov	r6, r1
 800a89c:	e6d7      	b.n	800a64e <_vfiprintf_r+0x5b6>
 800a89e:	9800      	ldr	r0, [sp, #0]
 800a8a0:	aa0e      	add	r2, sp, #56	@ 0x38
 800a8a2:	4639      	mov	r1, r7
 800a8a4:	f000 f8c0 	bl	800aa28 <__sprint_r>
 800a8a8:	b9f8      	cbnz	r0, 800a8ea <_vfiprintf_r+0x852>
 800a8aa:	ab11      	add	r3, sp, #68	@ 0x44
 800a8ac:	e6df      	b.n	800a66e <_vfiprintf_r+0x5d6>
 800a8ae:	9a02      	ldr	r2, [sp, #8]
 800a8b0:	9904      	ldr	r1, [sp, #16]
 800a8b2:	1a54      	subs	r4, r2, r1
 800a8b4:	2c00      	cmp	r4, #0
 800a8b6:	f77f aede 	ble.w	800a676 <_vfiprintf_r+0x5de>
 800a8ba:	4d39      	ldr	r5, [pc, #228]	@ (800a9a0 <_vfiprintf_r+0x908>)
 800a8bc:	2610      	movs	r6, #16
 800a8be:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800a8c2:	2c10      	cmp	r4, #16
 800a8c4:	f102 0201 	add.w	r2, r2, #1
 800a8c8:	601d      	str	r5, [r3, #0]
 800a8ca:	dc1d      	bgt.n	800a908 <_vfiprintf_r+0x870>
 800a8cc:	605c      	str	r4, [r3, #4]
 800a8ce:	2a07      	cmp	r2, #7
 800a8d0:	440c      	add	r4, r1
 800a8d2:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800a8d6:	f77f aece 	ble.w	800a676 <_vfiprintf_r+0x5de>
 800a8da:	9800      	ldr	r0, [sp, #0]
 800a8dc:	aa0e      	add	r2, sp, #56	@ 0x38
 800a8de:	4639      	mov	r1, r7
 800a8e0:	f000 f8a2 	bl	800aa28 <__sprint_r>
 800a8e4:	2800      	cmp	r0, #0
 800a8e6:	f43f aec6 	beq.w	800a676 <_vfiprintf_r+0x5de>
 800a8ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a8ec:	07d9      	lsls	r1, r3, #31
 800a8ee:	d405      	bmi.n	800a8fc <_vfiprintf_r+0x864>
 800a8f0:	89bb      	ldrh	r3, [r7, #12]
 800a8f2:	059a      	lsls	r2, r3, #22
 800a8f4:	d402      	bmi.n	800a8fc <_vfiprintf_r+0x864>
 800a8f6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a8f8:	f7fc f889 	bl	8006a0e <__retarget_lock_release_recursive>
 800a8fc:	89bb      	ldrh	r3, [r7, #12]
 800a8fe:	065b      	lsls	r3, r3, #25
 800a900:	f57f abf3 	bpl.w	800a0ea <_vfiprintf_r+0x52>
 800a904:	f7ff bbee 	b.w	800a0e4 <_vfiprintf_r+0x4c>
 800a908:	3110      	adds	r1, #16
 800a90a:	2a07      	cmp	r2, #7
 800a90c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800a910:	605e      	str	r6, [r3, #4]
 800a912:	dc02      	bgt.n	800a91a <_vfiprintf_r+0x882>
 800a914:	3308      	adds	r3, #8
 800a916:	3c10      	subs	r4, #16
 800a918:	e7d1      	b.n	800a8be <_vfiprintf_r+0x826>
 800a91a:	9800      	ldr	r0, [sp, #0]
 800a91c:	aa0e      	add	r2, sp, #56	@ 0x38
 800a91e:	4639      	mov	r1, r7
 800a920:	f000 f882 	bl	800aa28 <__sprint_r>
 800a924:	2800      	cmp	r0, #0
 800a926:	d1e0      	bne.n	800a8ea <_vfiprintf_r+0x852>
 800a928:	ab11      	add	r3, sp, #68	@ 0x44
 800a92a:	e7f4      	b.n	800a916 <_vfiprintf_r+0x87e>
 800a92c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a92e:	b913      	cbnz	r3, 800a936 <_vfiprintf_r+0x89e>
 800a930:	2300      	movs	r3, #0
 800a932:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a934:	e7d9      	b.n	800a8ea <_vfiprintf_r+0x852>
 800a936:	9800      	ldr	r0, [sp, #0]
 800a938:	aa0e      	add	r2, sp, #56	@ 0x38
 800a93a:	4639      	mov	r1, r7
 800a93c:	f000 f874 	bl	800aa28 <__sprint_r>
 800a940:	2800      	cmp	r0, #0
 800a942:	d0f5      	beq.n	800a930 <_vfiprintf_r+0x898>
 800a944:	e7d1      	b.n	800a8ea <_vfiprintf_r+0x852>
 800a946:	ea54 0205 	orrs.w	r2, r4, r5
 800a94a:	f8cd a010 	str.w	sl, [sp, #16]
 800a94e:	f43f ada9 	beq.w	800a4a4 <_vfiprintf_r+0x40c>
 800a952:	2b01      	cmp	r3, #1
 800a954:	f43f aee0 	beq.w	800a718 <_vfiprintf_r+0x680>
 800a958:	2b02      	cmp	r3, #2
 800a95a:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800a95e:	f43f af28 	beq.w	800a7b2 <_vfiprintf_r+0x71a>
 800a962:	f004 0307 	and.w	r3, r4, #7
 800a966:	08e4      	lsrs	r4, r4, #3
 800a968:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800a96c:	08ed      	lsrs	r5, r5, #3
 800a96e:	3330      	adds	r3, #48	@ 0x30
 800a970:	ea54 0105 	orrs.w	r1, r4, r5
 800a974:	464a      	mov	r2, r9
 800a976:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a97a:	d1f2      	bne.n	800a962 <_vfiprintf_r+0x8ca>
 800a97c:	9904      	ldr	r1, [sp, #16]
 800a97e:	07c8      	lsls	r0, r1, #31
 800a980:	d506      	bpl.n	800a990 <_vfiprintf_r+0x8f8>
 800a982:	2b30      	cmp	r3, #48	@ 0x30
 800a984:	d004      	beq.n	800a990 <_vfiprintf_r+0x8f8>
 800a986:	2330      	movs	r3, #48	@ 0x30
 800a988:	f809 3c01 	strb.w	r3, [r9, #-1]
 800a98c:	f1a2 0902 	sub.w	r9, r2, #2
 800a990:	ab3a      	add	r3, sp, #232	@ 0xe8
 800a992:	eba3 0309 	sub.w	r3, r3, r9
 800a996:	9c01      	ldr	r4, [sp, #4]
 800a998:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a99c:	9301      	str	r3, [sp, #4]
 800a99e:	e5bc      	b.n	800a51a <_vfiprintf_r+0x482>
 800a9a0:	0800b341 	.word	0x0800b341
 800a9a4:	0800b331 	.word	0x0800b331

0800a9a8 <__sbprintf>:
 800a9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9aa:	461f      	mov	r7, r3
 800a9ac:	898b      	ldrh	r3, [r1, #12]
 800a9ae:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800a9b2:	f023 0302 	bic.w	r3, r3, #2
 800a9b6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a9ba:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800a9bc:	9319      	str	r3, [sp, #100]	@ 0x64
 800a9be:	89cb      	ldrh	r3, [r1, #14]
 800a9c0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a9c4:	69cb      	ldr	r3, [r1, #28]
 800a9c6:	9307      	str	r3, [sp, #28]
 800a9c8:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800a9ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9cc:	ab1a      	add	r3, sp, #104	@ 0x68
 800a9ce:	9300      	str	r3, [sp, #0]
 800a9d0:	9304      	str	r3, [sp, #16]
 800a9d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9d6:	4615      	mov	r5, r2
 800a9d8:	4606      	mov	r6, r0
 800a9da:	9302      	str	r3, [sp, #8]
 800a9dc:	9305      	str	r3, [sp, #20]
 800a9de:	a816      	add	r0, sp, #88	@ 0x58
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	460c      	mov	r4, r1
 800a9e4:	9306      	str	r3, [sp, #24]
 800a9e6:	f7fc f80f 	bl	8006a08 <__retarget_lock_init_recursive>
 800a9ea:	462a      	mov	r2, r5
 800a9ec:	463b      	mov	r3, r7
 800a9ee:	4669      	mov	r1, sp
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f7ff fb51 	bl	800a098 <_vfiprintf_r>
 800a9f6:	1e05      	subs	r5, r0, #0
 800a9f8:	db07      	blt.n	800aa0a <__sbprintf+0x62>
 800a9fa:	4669      	mov	r1, sp
 800a9fc:	4630      	mov	r0, r6
 800a9fe:	f7fd fe4f 	bl	80086a0 <_fflush_r>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	bf18      	it	ne
 800aa06:	f04f 35ff 	movne.w	r5, #4294967295
 800aa0a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800aa0e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800aa10:	065b      	lsls	r3, r3, #25
 800aa12:	bf42      	ittt	mi
 800aa14:	89a3      	ldrhmi	r3, [r4, #12]
 800aa16:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800aa1a:	81a3      	strhmi	r3, [r4, #12]
 800aa1c:	f7fb fff5 	bl	8006a0a <__retarget_lock_close_recursive>
 800aa20:	4628      	mov	r0, r5
 800aa22:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800aa26:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aa28 <__sprint_r>:
 800aa28:	6893      	ldr	r3, [r2, #8]
 800aa2a:	b510      	push	{r4, lr}
 800aa2c:	4614      	mov	r4, r2
 800aa2e:	b133      	cbz	r3, 800aa3e <__sprint_r+0x16>
 800aa30:	f000 f808 	bl	800aa44 <__sfvwrite_r>
 800aa34:	2300      	movs	r3, #0
 800aa36:	60a3      	str	r3, [r4, #8]
 800aa38:	2300      	movs	r3, #0
 800aa3a:	6063      	str	r3, [r4, #4]
 800aa3c:	bd10      	pop	{r4, pc}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	e7fa      	b.n	800aa38 <__sprint_r+0x10>
	...

0800aa44 <__sfvwrite_r>:
 800aa44:	6893      	ldr	r3, [r2, #8]
 800aa46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa4a:	4606      	mov	r6, r0
 800aa4c:	460c      	mov	r4, r1
 800aa4e:	4691      	mov	r9, r2
 800aa50:	b91b      	cbnz	r3, 800aa5a <__sfvwrite_r+0x16>
 800aa52:	2000      	movs	r0, #0
 800aa54:	b003      	add	sp, #12
 800aa56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa5a:	898b      	ldrh	r3, [r1, #12]
 800aa5c:	0718      	lsls	r0, r3, #28
 800aa5e:	d550      	bpl.n	800ab02 <__sfvwrite_r+0xbe>
 800aa60:	690b      	ldr	r3, [r1, #16]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d04d      	beq.n	800ab02 <__sfvwrite_r+0xbe>
 800aa66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa6a:	f8d9 8000 	ldr.w	r8, [r9]
 800aa6e:	f013 0702 	ands.w	r7, r3, #2
 800aa72:	d16b      	bne.n	800ab4c <__sfvwrite_r+0x108>
 800aa74:	f013 0301 	ands.w	r3, r3, #1
 800aa78:	f000 809c 	beq.w	800abb4 <__sfvwrite_r+0x170>
 800aa7c:	4638      	mov	r0, r7
 800aa7e:	46ba      	mov	sl, r7
 800aa80:	46bb      	mov	fp, r7
 800aa82:	f1bb 0f00 	cmp.w	fp, #0
 800aa86:	f000 8103 	beq.w	800ac90 <__sfvwrite_r+0x24c>
 800aa8a:	b950      	cbnz	r0, 800aaa2 <__sfvwrite_r+0x5e>
 800aa8c:	465a      	mov	r2, fp
 800aa8e:	210a      	movs	r1, #10
 800aa90:	4650      	mov	r0, sl
 800aa92:	f7f5 fba5 	bl	80001e0 <memchr>
 800aa96:	2800      	cmp	r0, #0
 800aa98:	f000 8100 	beq.w	800ac9c <__sfvwrite_r+0x258>
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	eba0 070a 	sub.w	r7, r0, sl
 800aaa2:	6820      	ldr	r0, [r4, #0]
 800aaa4:	6921      	ldr	r1, [r4, #16]
 800aaa6:	68a5      	ldr	r5, [r4, #8]
 800aaa8:	6963      	ldr	r3, [r4, #20]
 800aaaa:	455f      	cmp	r7, fp
 800aaac:	463a      	mov	r2, r7
 800aaae:	bf28      	it	cs
 800aab0:	465a      	movcs	r2, fp
 800aab2:	4288      	cmp	r0, r1
 800aab4:	f240 80f5 	bls.w	800aca2 <__sfvwrite_r+0x25e>
 800aab8:	441d      	add	r5, r3
 800aaba:	42aa      	cmp	r2, r5
 800aabc:	f340 80f1 	ble.w	800aca2 <__sfvwrite_r+0x25e>
 800aac0:	4651      	mov	r1, sl
 800aac2:	462a      	mov	r2, r5
 800aac4:	f7ff f891 	bl	8009bea <memmove>
 800aac8:	6823      	ldr	r3, [r4, #0]
 800aaca:	442b      	add	r3, r5
 800aacc:	6023      	str	r3, [r4, #0]
 800aace:	4621      	mov	r1, r4
 800aad0:	4630      	mov	r0, r6
 800aad2:	f7fd fde5 	bl	80086a0 <_fflush_r>
 800aad6:	2800      	cmp	r0, #0
 800aad8:	d167      	bne.n	800abaa <__sfvwrite_r+0x166>
 800aada:	1b7f      	subs	r7, r7, r5
 800aadc:	f040 80f9 	bne.w	800acd2 <__sfvwrite_r+0x28e>
 800aae0:	4621      	mov	r1, r4
 800aae2:	4630      	mov	r0, r6
 800aae4:	f7fd fddc 	bl	80086a0 <_fflush_r>
 800aae8:	2800      	cmp	r0, #0
 800aaea:	d15e      	bne.n	800abaa <__sfvwrite_r+0x166>
 800aaec:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800aaf0:	1b5b      	subs	r3, r3, r5
 800aaf2:	44aa      	add	sl, r5
 800aaf4:	ebab 0b05 	sub.w	fp, fp, r5
 800aaf8:	f8c9 3008 	str.w	r3, [r9, #8]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d1c0      	bne.n	800aa82 <__sfvwrite_r+0x3e>
 800ab00:	e7a7      	b.n	800aa52 <__sfvwrite_r+0xe>
 800ab02:	4621      	mov	r1, r4
 800ab04:	4630      	mov	r0, r6
 800ab06:	f000 f8e9 	bl	800acdc <__swsetup_r>
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	d0ab      	beq.n	800aa66 <__sfvwrite_r+0x22>
 800ab0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab12:	e79f      	b.n	800aa54 <__sfvwrite_r+0x10>
 800ab14:	e9d8 a500 	ldrd	sl, r5, [r8]
 800ab18:	f108 0808 	add.w	r8, r8, #8
 800ab1c:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800ab20:	69e1      	ldr	r1, [r4, #28]
 800ab22:	2d00      	cmp	r5, #0
 800ab24:	d0f6      	beq.n	800ab14 <__sfvwrite_r+0xd0>
 800ab26:	42bd      	cmp	r5, r7
 800ab28:	462b      	mov	r3, r5
 800ab2a:	4652      	mov	r2, sl
 800ab2c:	bf28      	it	cs
 800ab2e:	463b      	movcs	r3, r7
 800ab30:	4630      	mov	r0, r6
 800ab32:	47d8      	blx	fp
 800ab34:	2800      	cmp	r0, #0
 800ab36:	dd38      	ble.n	800abaa <__sfvwrite_r+0x166>
 800ab38:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ab3c:	1a1b      	subs	r3, r3, r0
 800ab3e:	4482      	add	sl, r0
 800ab40:	1a2d      	subs	r5, r5, r0
 800ab42:	f8c9 3008 	str.w	r3, [r9, #8]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1e8      	bne.n	800ab1c <__sfvwrite_r+0xd8>
 800ab4a:	e782      	b.n	800aa52 <__sfvwrite_r+0xe>
 800ab4c:	f04f 0a00 	mov.w	sl, #0
 800ab50:	4f61      	ldr	r7, [pc, #388]	@ (800acd8 <__sfvwrite_r+0x294>)
 800ab52:	4655      	mov	r5, sl
 800ab54:	e7e2      	b.n	800ab1c <__sfvwrite_r+0xd8>
 800ab56:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800ab5a:	f108 0808 	add.w	r8, r8, #8
 800ab5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab62:	6820      	ldr	r0, [r4, #0]
 800ab64:	68a2      	ldr	r2, [r4, #8]
 800ab66:	f1ba 0f00 	cmp.w	sl, #0
 800ab6a:	d0f4      	beq.n	800ab56 <__sfvwrite_r+0x112>
 800ab6c:	0599      	lsls	r1, r3, #22
 800ab6e:	d563      	bpl.n	800ac38 <__sfvwrite_r+0x1f4>
 800ab70:	4552      	cmp	r2, sl
 800ab72:	d836      	bhi.n	800abe2 <__sfvwrite_r+0x19e>
 800ab74:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800ab78:	d033      	beq.n	800abe2 <__sfvwrite_r+0x19e>
 800ab7a:	6921      	ldr	r1, [r4, #16]
 800ab7c:	6965      	ldr	r5, [r4, #20]
 800ab7e:	eba0 0b01 	sub.w	fp, r0, r1
 800ab82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab8a:	f10b 0201 	add.w	r2, fp, #1
 800ab8e:	106d      	asrs	r5, r5, #1
 800ab90:	4452      	add	r2, sl
 800ab92:	4295      	cmp	r5, r2
 800ab94:	bf38      	it	cc
 800ab96:	4615      	movcc	r5, r2
 800ab98:	055b      	lsls	r3, r3, #21
 800ab9a:	d53d      	bpl.n	800ac18 <__sfvwrite_r+0x1d4>
 800ab9c:	4629      	mov	r1, r5
 800ab9e:	4630      	mov	r0, r6
 800aba0:	f7fc f85c 	bl	8006c5c <_malloc_r>
 800aba4:	b948      	cbnz	r0, 800abba <__sfvwrite_r+0x176>
 800aba6:	230c      	movs	r3, #12
 800aba8:	6033      	str	r3, [r6, #0]
 800abaa:	89a3      	ldrh	r3, [r4, #12]
 800abac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abb0:	81a3      	strh	r3, [r4, #12]
 800abb2:	e7ac      	b.n	800ab0e <__sfvwrite_r+0xca>
 800abb4:	461f      	mov	r7, r3
 800abb6:	469a      	mov	sl, r3
 800abb8:	e7d1      	b.n	800ab5e <__sfvwrite_r+0x11a>
 800abba:	465a      	mov	r2, fp
 800abbc:	6921      	ldr	r1, [r4, #16]
 800abbe:	9001      	str	r0, [sp, #4]
 800abc0:	f7ff f82d 	bl	8009c1e <memcpy>
 800abc4:	89a2      	ldrh	r2, [r4, #12]
 800abc6:	9b01      	ldr	r3, [sp, #4]
 800abc8:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800abcc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800abd0:	81a2      	strh	r2, [r4, #12]
 800abd2:	6123      	str	r3, [r4, #16]
 800abd4:	6165      	str	r5, [r4, #20]
 800abd6:	445b      	add	r3, fp
 800abd8:	eba5 050b 	sub.w	r5, r5, fp
 800abdc:	6023      	str	r3, [r4, #0]
 800abde:	4652      	mov	r2, sl
 800abe0:	60a5      	str	r5, [r4, #8]
 800abe2:	4552      	cmp	r2, sl
 800abe4:	bf28      	it	cs
 800abe6:	4652      	movcs	r2, sl
 800abe8:	6820      	ldr	r0, [r4, #0]
 800abea:	9201      	str	r2, [sp, #4]
 800abec:	4639      	mov	r1, r7
 800abee:	f7fe fffc 	bl	8009bea <memmove>
 800abf2:	68a3      	ldr	r3, [r4, #8]
 800abf4:	9a01      	ldr	r2, [sp, #4]
 800abf6:	1a9b      	subs	r3, r3, r2
 800abf8:	60a3      	str	r3, [r4, #8]
 800abfa:	6823      	ldr	r3, [r4, #0]
 800abfc:	4413      	add	r3, r2
 800abfe:	4655      	mov	r5, sl
 800ac00:	6023      	str	r3, [r4, #0]
 800ac02:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ac06:	1b5b      	subs	r3, r3, r5
 800ac08:	442f      	add	r7, r5
 800ac0a:	ebaa 0a05 	sub.w	sl, sl, r5
 800ac0e:	f8c9 3008 	str.w	r3, [r9, #8]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d1a3      	bne.n	800ab5e <__sfvwrite_r+0x11a>
 800ac16:	e71c      	b.n	800aa52 <__sfvwrite_r+0xe>
 800ac18:	462a      	mov	r2, r5
 800ac1a:	4630      	mov	r0, r6
 800ac1c:	f7ff f874 	bl	8009d08 <_realloc_r>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2800      	cmp	r0, #0
 800ac24:	d1d5      	bne.n	800abd2 <__sfvwrite_r+0x18e>
 800ac26:	6921      	ldr	r1, [r4, #16]
 800ac28:	4630      	mov	r0, r6
 800ac2a:	f7fb ff57 	bl	8006adc <_free_r>
 800ac2e:	89a3      	ldrh	r3, [r4, #12]
 800ac30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac34:	81a3      	strh	r3, [r4, #12]
 800ac36:	e7b6      	b.n	800aba6 <__sfvwrite_r+0x162>
 800ac38:	6923      	ldr	r3, [r4, #16]
 800ac3a:	4283      	cmp	r3, r0
 800ac3c:	d302      	bcc.n	800ac44 <__sfvwrite_r+0x200>
 800ac3e:	6961      	ldr	r1, [r4, #20]
 800ac40:	4551      	cmp	r1, sl
 800ac42:	d915      	bls.n	800ac70 <__sfvwrite_r+0x22c>
 800ac44:	4552      	cmp	r2, sl
 800ac46:	bf28      	it	cs
 800ac48:	4652      	movcs	r2, sl
 800ac4a:	4639      	mov	r1, r7
 800ac4c:	4615      	mov	r5, r2
 800ac4e:	f7fe ffcc 	bl	8009bea <memmove>
 800ac52:	68a3      	ldr	r3, [r4, #8]
 800ac54:	6822      	ldr	r2, [r4, #0]
 800ac56:	1b5b      	subs	r3, r3, r5
 800ac58:	442a      	add	r2, r5
 800ac5a:	60a3      	str	r3, [r4, #8]
 800ac5c:	6022      	str	r2, [r4, #0]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d1cf      	bne.n	800ac02 <__sfvwrite_r+0x1be>
 800ac62:	4621      	mov	r1, r4
 800ac64:	4630      	mov	r0, r6
 800ac66:	f7fd fd1b 	bl	80086a0 <_fflush_r>
 800ac6a:	2800      	cmp	r0, #0
 800ac6c:	d0c9      	beq.n	800ac02 <__sfvwrite_r+0x1be>
 800ac6e:	e79c      	b.n	800abaa <__sfvwrite_r+0x166>
 800ac70:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ac74:	4553      	cmp	r3, sl
 800ac76:	bf28      	it	cs
 800ac78:	4653      	movcs	r3, sl
 800ac7a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800ac7c:	fb93 f3f1 	sdiv	r3, r3, r1
 800ac80:	463a      	mov	r2, r7
 800ac82:	434b      	muls	r3, r1
 800ac84:	4630      	mov	r0, r6
 800ac86:	69e1      	ldr	r1, [r4, #28]
 800ac88:	47a8      	blx	r5
 800ac8a:	1e05      	subs	r5, r0, #0
 800ac8c:	dcb9      	bgt.n	800ac02 <__sfvwrite_r+0x1be>
 800ac8e:	e78c      	b.n	800abaa <__sfvwrite_r+0x166>
 800ac90:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800ac94:	2000      	movs	r0, #0
 800ac96:	f108 0808 	add.w	r8, r8, #8
 800ac9a:	e6f2      	b.n	800aa82 <__sfvwrite_r+0x3e>
 800ac9c:	f10b 0701 	add.w	r7, fp, #1
 800aca0:	e6ff      	b.n	800aaa2 <__sfvwrite_r+0x5e>
 800aca2:	4293      	cmp	r3, r2
 800aca4:	dc08      	bgt.n	800acb8 <__sfvwrite_r+0x274>
 800aca6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800aca8:	69e1      	ldr	r1, [r4, #28]
 800acaa:	4652      	mov	r2, sl
 800acac:	4630      	mov	r0, r6
 800acae:	47a8      	blx	r5
 800acb0:	1e05      	subs	r5, r0, #0
 800acb2:	f73f af12 	bgt.w	800aada <__sfvwrite_r+0x96>
 800acb6:	e778      	b.n	800abaa <__sfvwrite_r+0x166>
 800acb8:	4651      	mov	r1, sl
 800acba:	9201      	str	r2, [sp, #4]
 800acbc:	f7fe ff95 	bl	8009bea <memmove>
 800acc0:	9a01      	ldr	r2, [sp, #4]
 800acc2:	68a3      	ldr	r3, [r4, #8]
 800acc4:	1a9b      	subs	r3, r3, r2
 800acc6:	60a3      	str	r3, [r4, #8]
 800acc8:	6823      	ldr	r3, [r4, #0]
 800acca:	4413      	add	r3, r2
 800accc:	6023      	str	r3, [r4, #0]
 800acce:	4615      	mov	r5, r2
 800acd0:	e703      	b.n	800aada <__sfvwrite_r+0x96>
 800acd2:	2001      	movs	r0, #1
 800acd4:	e70a      	b.n	800aaec <__sfvwrite_r+0xa8>
 800acd6:	bf00      	nop
 800acd8:	7ffffc00 	.word	0x7ffffc00

0800acdc <__swsetup_r>:
 800acdc:	b538      	push	{r3, r4, r5, lr}
 800acde:	4b29      	ldr	r3, [pc, #164]	@ (800ad84 <__swsetup_r+0xa8>)
 800ace0:	4605      	mov	r5, r0
 800ace2:	6818      	ldr	r0, [r3, #0]
 800ace4:	460c      	mov	r4, r1
 800ace6:	b118      	cbz	r0, 800acf0 <__swsetup_r+0x14>
 800ace8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800acea:	b90b      	cbnz	r3, 800acf0 <__swsetup_r+0x14>
 800acec:	f7fb fd78 	bl	80067e0 <__sinit>
 800acf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acf4:	0719      	lsls	r1, r3, #28
 800acf6:	d422      	bmi.n	800ad3e <__swsetup_r+0x62>
 800acf8:	06da      	lsls	r2, r3, #27
 800acfa:	d407      	bmi.n	800ad0c <__swsetup_r+0x30>
 800acfc:	2209      	movs	r2, #9
 800acfe:	602a      	str	r2, [r5, #0]
 800ad00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad04:	81a3      	strh	r3, [r4, #12]
 800ad06:	f04f 30ff 	mov.w	r0, #4294967295
 800ad0a:	e033      	b.n	800ad74 <__swsetup_r+0x98>
 800ad0c:	0758      	lsls	r0, r3, #29
 800ad0e:	d512      	bpl.n	800ad36 <__swsetup_r+0x5a>
 800ad10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ad12:	b141      	cbz	r1, 800ad26 <__swsetup_r+0x4a>
 800ad14:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800ad18:	4299      	cmp	r1, r3
 800ad1a:	d002      	beq.n	800ad22 <__swsetup_r+0x46>
 800ad1c:	4628      	mov	r0, r5
 800ad1e:	f7fb fedd 	bl	8006adc <_free_r>
 800ad22:	2300      	movs	r3, #0
 800ad24:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad26:	89a3      	ldrh	r3, [r4, #12]
 800ad28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ad2c:	81a3      	strh	r3, [r4, #12]
 800ad2e:	2300      	movs	r3, #0
 800ad30:	6063      	str	r3, [r4, #4]
 800ad32:	6923      	ldr	r3, [r4, #16]
 800ad34:	6023      	str	r3, [r4, #0]
 800ad36:	89a3      	ldrh	r3, [r4, #12]
 800ad38:	f043 0308 	orr.w	r3, r3, #8
 800ad3c:	81a3      	strh	r3, [r4, #12]
 800ad3e:	6923      	ldr	r3, [r4, #16]
 800ad40:	b94b      	cbnz	r3, 800ad56 <__swsetup_r+0x7a>
 800ad42:	89a3      	ldrh	r3, [r4, #12]
 800ad44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ad48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad4c:	d003      	beq.n	800ad56 <__swsetup_r+0x7a>
 800ad4e:	4621      	mov	r1, r4
 800ad50:	4628      	mov	r0, r5
 800ad52:	f000 f848 	bl	800ade6 <__smakebuf_r>
 800ad56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad5a:	f013 0201 	ands.w	r2, r3, #1
 800ad5e:	d00a      	beq.n	800ad76 <__swsetup_r+0x9a>
 800ad60:	2200      	movs	r2, #0
 800ad62:	60a2      	str	r2, [r4, #8]
 800ad64:	6962      	ldr	r2, [r4, #20]
 800ad66:	4252      	negs	r2, r2
 800ad68:	61a2      	str	r2, [r4, #24]
 800ad6a:	6922      	ldr	r2, [r4, #16]
 800ad6c:	b942      	cbnz	r2, 800ad80 <__swsetup_r+0xa4>
 800ad6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ad72:	d1c5      	bne.n	800ad00 <__swsetup_r+0x24>
 800ad74:	bd38      	pop	{r3, r4, r5, pc}
 800ad76:	0799      	lsls	r1, r3, #30
 800ad78:	bf58      	it	pl
 800ad7a:	6962      	ldrpl	r2, [r4, #20]
 800ad7c:	60a2      	str	r2, [r4, #8]
 800ad7e:	e7f4      	b.n	800ad6a <__swsetup_r+0x8e>
 800ad80:	2000      	movs	r0, #0
 800ad82:	e7f7      	b.n	800ad74 <__swsetup_r+0x98>
 800ad84:	20000018 	.word	0x20000018

0800ad88 <abort>:
 800ad88:	b508      	push	{r3, lr}
 800ad8a:	2006      	movs	r0, #6
 800ad8c:	f000 f890 	bl	800aeb0 <raise>
 800ad90:	2001      	movs	r0, #1
 800ad92:	f7f6 ff90 	bl	8001cb6 <_exit>

0800ad96 <__swhatbuf_r>:
 800ad96:	b570      	push	{r4, r5, r6, lr}
 800ad98:	460c      	mov	r4, r1
 800ad9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad9e:	2900      	cmp	r1, #0
 800ada0:	b096      	sub	sp, #88	@ 0x58
 800ada2:	4615      	mov	r5, r2
 800ada4:	461e      	mov	r6, r3
 800ada6:	da07      	bge.n	800adb8 <__swhatbuf_r+0x22>
 800ada8:	89a1      	ldrh	r1, [r4, #12]
 800adaa:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800adae:	d117      	bne.n	800ade0 <__swhatbuf_r+0x4a>
 800adb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800adb4:	4608      	mov	r0, r1
 800adb6:	e00f      	b.n	800add8 <__swhatbuf_r+0x42>
 800adb8:	466a      	mov	r2, sp
 800adba:	f000 f881 	bl	800aec0 <_fstat_r>
 800adbe:	2800      	cmp	r0, #0
 800adc0:	dbf2      	blt.n	800ada8 <__swhatbuf_r+0x12>
 800adc2:	9901      	ldr	r1, [sp, #4]
 800adc4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800adc8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800adcc:	4259      	negs	r1, r3
 800adce:	4159      	adcs	r1, r3
 800add0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800add4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800add8:	6031      	str	r1, [r6, #0]
 800adda:	602b      	str	r3, [r5, #0]
 800addc:	b016      	add	sp, #88	@ 0x58
 800adde:	bd70      	pop	{r4, r5, r6, pc}
 800ade0:	2100      	movs	r1, #0
 800ade2:	2340      	movs	r3, #64	@ 0x40
 800ade4:	e7e6      	b.n	800adb4 <__swhatbuf_r+0x1e>

0800ade6 <__smakebuf_r>:
 800ade6:	898b      	ldrh	r3, [r1, #12]
 800ade8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adea:	079d      	lsls	r5, r3, #30
 800adec:	4606      	mov	r6, r0
 800adee:	460c      	mov	r4, r1
 800adf0:	d507      	bpl.n	800ae02 <__smakebuf_r+0x1c>
 800adf2:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800adf6:	6023      	str	r3, [r4, #0]
 800adf8:	6123      	str	r3, [r4, #16]
 800adfa:	2301      	movs	r3, #1
 800adfc:	6163      	str	r3, [r4, #20]
 800adfe:	b003      	add	sp, #12
 800ae00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae02:	ab01      	add	r3, sp, #4
 800ae04:	466a      	mov	r2, sp
 800ae06:	f7ff ffc6 	bl	800ad96 <__swhatbuf_r>
 800ae0a:	9f00      	ldr	r7, [sp, #0]
 800ae0c:	4605      	mov	r5, r0
 800ae0e:	4639      	mov	r1, r7
 800ae10:	4630      	mov	r0, r6
 800ae12:	f7fb ff23 	bl	8006c5c <_malloc_r>
 800ae16:	b948      	cbnz	r0, 800ae2c <__smakebuf_r+0x46>
 800ae18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae1c:	059a      	lsls	r2, r3, #22
 800ae1e:	d4ee      	bmi.n	800adfe <__smakebuf_r+0x18>
 800ae20:	f023 0303 	bic.w	r3, r3, #3
 800ae24:	f043 0302 	orr.w	r3, r3, #2
 800ae28:	81a3      	strh	r3, [r4, #12]
 800ae2a:	e7e2      	b.n	800adf2 <__smakebuf_r+0xc>
 800ae2c:	89a3      	ldrh	r3, [r4, #12]
 800ae2e:	6020      	str	r0, [r4, #0]
 800ae30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae34:	81a3      	strh	r3, [r4, #12]
 800ae36:	9b01      	ldr	r3, [sp, #4]
 800ae38:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ae3c:	b15b      	cbz	r3, 800ae56 <__smakebuf_r+0x70>
 800ae3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae42:	4630      	mov	r0, r6
 800ae44:	f000 f84e 	bl	800aee4 <_isatty_r>
 800ae48:	b128      	cbz	r0, 800ae56 <__smakebuf_r+0x70>
 800ae4a:	89a3      	ldrh	r3, [r4, #12]
 800ae4c:	f023 0303 	bic.w	r3, r3, #3
 800ae50:	f043 0301 	orr.w	r3, r3, #1
 800ae54:	81a3      	strh	r3, [r4, #12]
 800ae56:	89a3      	ldrh	r3, [r4, #12]
 800ae58:	431d      	orrs	r5, r3
 800ae5a:	81a5      	strh	r5, [r4, #12]
 800ae5c:	e7cf      	b.n	800adfe <__smakebuf_r+0x18>

0800ae5e <_raise_r>:
 800ae5e:	291f      	cmp	r1, #31
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4605      	mov	r5, r0
 800ae64:	460c      	mov	r4, r1
 800ae66:	d904      	bls.n	800ae72 <_raise_r+0x14>
 800ae68:	2316      	movs	r3, #22
 800ae6a:	6003      	str	r3, [r0, #0]
 800ae6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae70:	bd38      	pop	{r3, r4, r5, pc}
 800ae72:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
 800ae76:	b112      	cbz	r2, 800ae7e <_raise_r+0x20>
 800ae78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae7c:	b94b      	cbnz	r3, 800ae92 <_raise_r+0x34>
 800ae7e:	4628      	mov	r0, r5
 800ae80:	f000 f852 	bl	800af28 <_getpid_r>
 800ae84:	4622      	mov	r2, r4
 800ae86:	4601      	mov	r1, r0
 800ae88:	4628      	mov	r0, r5
 800ae8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae8e:	f000 b839 	b.w	800af04 <_kill_r>
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d00a      	beq.n	800aeac <_raise_r+0x4e>
 800ae96:	1c59      	adds	r1, r3, #1
 800ae98:	d103      	bne.n	800aea2 <_raise_r+0x44>
 800ae9a:	2316      	movs	r3, #22
 800ae9c:	6003      	str	r3, [r0, #0]
 800ae9e:	2001      	movs	r0, #1
 800aea0:	e7e6      	b.n	800ae70 <_raise_r+0x12>
 800aea2:	2100      	movs	r1, #0
 800aea4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aea8:	4620      	mov	r0, r4
 800aeaa:	4798      	blx	r3
 800aeac:	2000      	movs	r0, #0
 800aeae:	e7df      	b.n	800ae70 <_raise_r+0x12>

0800aeb0 <raise>:
 800aeb0:	4b02      	ldr	r3, [pc, #8]	@ (800aebc <raise+0xc>)
 800aeb2:	4601      	mov	r1, r0
 800aeb4:	6818      	ldr	r0, [r3, #0]
 800aeb6:	f7ff bfd2 	b.w	800ae5e <_raise_r>
 800aeba:	bf00      	nop
 800aebc:	20000018 	.word	0x20000018

0800aec0 <_fstat_r>:
 800aec0:	b538      	push	{r3, r4, r5, lr}
 800aec2:	4d07      	ldr	r5, [pc, #28]	@ (800aee0 <_fstat_r+0x20>)
 800aec4:	2300      	movs	r3, #0
 800aec6:	4604      	mov	r4, r0
 800aec8:	4608      	mov	r0, r1
 800aeca:	4611      	mov	r1, r2
 800aecc:	602b      	str	r3, [r5, #0]
 800aece:	f7f6 ff42 	bl	8001d56 <_fstat>
 800aed2:	1c43      	adds	r3, r0, #1
 800aed4:	d102      	bne.n	800aedc <_fstat_r+0x1c>
 800aed6:	682b      	ldr	r3, [r5, #0]
 800aed8:	b103      	cbz	r3, 800aedc <_fstat_r+0x1c>
 800aeda:	6023      	str	r3, [r4, #0]
 800aedc:	bd38      	pop	{r3, r4, r5, pc}
 800aede:	bf00      	nop
 800aee0:	20000990 	.word	0x20000990

0800aee4 <_isatty_r>:
 800aee4:	b538      	push	{r3, r4, r5, lr}
 800aee6:	4d06      	ldr	r5, [pc, #24]	@ (800af00 <_isatty_r+0x1c>)
 800aee8:	2300      	movs	r3, #0
 800aeea:	4604      	mov	r4, r0
 800aeec:	4608      	mov	r0, r1
 800aeee:	602b      	str	r3, [r5, #0]
 800aef0:	f7f6 ff41 	bl	8001d76 <_isatty>
 800aef4:	1c43      	adds	r3, r0, #1
 800aef6:	d102      	bne.n	800aefe <_isatty_r+0x1a>
 800aef8:	682b      	ldr	r3, [r5, #0]
 800aefa:	b103      	cbz	r3, 800aefe <_isatty_r+0x1a>
 800aefc:	6023      	str	r3, [r4, #0]
 800aefe:	bd38      	pop	{r3, r4, r5, pc}
 800af00:	20000990 	.word	0x20000990

0800af04 <_kill_r>:
 800af04:	b538      	push	{r3, r4, r5, lr}
 800af06:	4d07      	ldr	r5, [pc, #28]	@ (800af24 <_kill_r+0x20>)
 800af08:	2300      	movs	r3, #0
 800af0a:	4604      	mov	r4, r0
 800af0c:	4608      	mov	r0, r1
 800af0e:	4611      	mov	r1, r2
 800af10:	602b      	str	r3, [r5, #0]
 800af12:	f7f6 fec0 	bl	8001c96 <_kill>
 800af16:	1c43      	adds	r3, r0, #1
 800af18:	d102      	bne.n	800af20 <_kill_r+0x1c>
 800af1a:	682b      	ldr	r3, [r5, #0]
 800af1c:	b103      	cbz	r3, 800af20 <_kill_r+0x1c>
 800af1e:	6023      	str	r3, [r4, #0]
 800af20:	bd38      	pop	{r3, r4, r5, pc}
 800af22:	bf00      	nop
 800af24:	20000990 	.word	0x20000990

0800af28 <_getpid_r>:
 800af28:	f7f6 bead 	b.w	8001c86 <_getpid>

0800af2c <_init>:
 800af2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af2e:	bf00      	nop
 800af30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af32:	bc08      	pop	{r3}
 800af34:	469e      	mov	lr, r3
 800af36:	4770      	bx	lr

0800af38 <_fini>:
 800af38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af3a:	bf00      	nop
 800af3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af3e:	bc08      	pop	{r3}
 800af40:	469e      	mov	lr, r3
 800af42:	4770      	bx	lr
