<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file buttoninput_impl1_map.ncd.
Design name: Key_Input
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 04 15:20:00 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o buttonInput_impl1.tw1 -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1_map.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1_map.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "detector/apa" 148.082000 MHz (964 errors)</FONT></A></LI>
</FONT>            1413 items scored, 964 timing errors detected.
Warning:   1.938MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#map_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 198.138000 MHz (88 errors)</FONT></A></LI>
</FONT>            267 items scored, 88 timing errors detected.
Warning: 109.926MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#map_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz (1739 errors)</FONT></A></LI>
</FONT>            1739 items scored, 1739 timing errors detected.
Warning:   0.575MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "detector/apa" 148.082000 MHz ;
            1413 items scored, 964 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.355ns (weighted slack = -509.328ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        detector/key_id_i2  (to detector/apa +)

   Delay:               5.144ns  (28.0% logic, 72.0% route), 3 logic levels.

 Constraint Details:

      5.144ns physical path delay detector/SLICE_24 to detector/SLICE_27 exceeds
      (delay constraint based on source clock period of 5.047ns and destination clock period of 6.753ns)
      0.071ns delay constraint less
      0.282ns CE_SET requirement (totaling -0.211ns) by 5.355ns

 Physical Path Details:

      Data path detector/SLICE_24 to detector/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_24.CLK to *r/SLICE_24.Q0 detector/SLICE_24 (from clk_c)
ROUTE        13   e 1.234 *r/SLICE_24.Q0 to *r/SLICE_71.B1 detector/num_cnt_1
CTOF_DEL    ---     0.495 *r/SLICE_71.B1 to *r/SLICE_71.F1 detector/SLICE_71
ROUTE         4   e 1.234 *r/SLICE_71.F1 to *r/SLICE_72.C0 detector/n3978
CTOF_DEL    ---     0.495 *r/SLICE_72.C0 to *r/SLICE_72.F0 detector/SLICE_72
ROUTE         1   e 1.234 *r/SLICE_72.F0 to *r/SLICE_27.CE detector/apa_enable_20 (to detector/apa)
                  --------
                    5.144   (28.0% logic, 72.0% route), 3 logic levels.

Warning:   1.938MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            267 items scored, 88 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.050ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i1  (from clk_c +)
   Destination:    FF         Data in        detector/num_cnt__i0  (to clk_c +)

   Delay:               8.823ns  (33.2% logic, 66.8% route), 6 logic levels.

 Constraint Details:

      8.823ns physical path delay detector/SLICE_2 to detector/SLICE_23 exceeds
      5.047ns delay constraint less
      0.274ns LSR_SET requirement (totaling 4.773ns) by 4.050ns

 Physical Path Details:

      Data path detector/SLICE_2 to detector/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *r/SLICE_2.CLK to *or/SLICE_2.Q0 detector/SLICE_2 (from clk_c)
ROUTE         2   e 1.234 *or/SLICE_2.Q0 to *r/SLICE_22.B1 detector/clk_cnt_1
CTOF_DEL    ---     0.495 *r/SLICE_22.B1 to *r/SLICE_22.F1 detector/SLICE_22
ROUTE         1   e 1.234 *r/SLICE_22.F1 to *r/SLICE_55.B1 detector/n10
CTOF_DEL    ---     0.495 *r/SLICE_55.B1 to *r/SLICE_55.F1 detector/SLICE_55
ROUTE         2   e 0.480 *r/SLICE_55.F1 to *r/SLICE_55.A0 detector/n3946
CTOF_DEL    ---     0.495 *r/SLICE_55.A0 to *r/SLICE_55.F0 detector/SLICE_55
ROUTE         1   e 1.234 *r/SLICE_55.F0 to *r/SLICE_81.C1 detector/n8
CTOF_DEL    ---     0.495 *r/SLICE_81.C1 to *r/SLICE_81.F1 detector/SLICE_81
ROUTE         4   e 0.480 *r/SLICE_81.F1 to *r/SLICE_81.C0 detector/apa_N_10
CTOF_DEL    ---     0.495 *r/SLICE_81.C0 to *r/SLICE_81.F0 detector/SLICE_81
ROUTE         2   e 1.234 *r/SLICE_81.F0 to */SLICE_23.LSR detector/n567 (to clk_c)
                  --------
                    8.823   (33.2% logic, 66.8% route), 6 logic levels.

Warning: 109.926MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;
            1739 items scored, 1739 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 15.351ns (weighted slack = -1731.593ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i0  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i2  (to decoder/seg1_6__N_154 +)

   Delay:              15.260ns  (32.2% logic, 67.8% route), 10 logic levels.

 Constraint Details:

     15.260ns physical path delay detector/SLICE_25 to SLICE_41 exceeds
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
      0.075ns delay constraint less
      0.166ns DIN_SET requirement (totaling -0.091ns) by 15.351ns

 Physical Path Details:

      Data path detector/SLICE_25 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_25.CLK to *r/SLICE_25.Q0 detector/SLICE_25 (from detector/apa)
ROUTE         6   e 1.234 *r/SLICE_25.Q0 to */SLICE_105.A1 key_id_0
CTOF_DEL    ---     0.495 */SLICE_105.A1 to */SLICE_105.F1 decoder/SLICE_105
ROUTE         6   e 1.234 */SLICE_105.F1 to *r/SLICE_96.D0 decoder/n1423
CTOF_DEL    ---     0.495 *r/SLICE_96.D0 to *r/SLICE_96.F0 decoder/SLICE_96
ROUTE         2   e 1.234 *r/SLICE_96.F0 to *r/SLICE_82.B0 n4338
CTOF_DEL    ---     0.495 *r/SLICE_82.B0 to *r/SLICE_82.F0 decoder/SLICE_82
ROUTE         2   e 1.234 *r/SLICE_82.F0 to *r/SLICE_91.B1 decoder/n4330
CTOF_DEL    ---     0.495 *r/SLICE_91.B1 to *r/SLICE_91.F1 decoder/SLICE_91
ROUTE         3   e 1.234 *r/SLICE_91.F1 to    SLICE_88.B0 decoder/n4325
CTOF_DEL    ---     0.495    SLICE_88.B0 to    SLICE_88.F0 SLICE_88
ROUTE         2   e 0.480    SLICE_88.F0 to    SLICE_88.B1 decoder/n4317
CTOF_DEL    ---     0.495    SLICE_88.B1 to    SLICE_88.F1 SLICE_88
ROUTE         2   e 1.234    SLICE_88.F1 to    SLICE_60.C0 n1348
CTOF_DEL    ---     0.495    SLICE_60.C0 to    SLICE_60.F0 SLICE_60
ROUTE         2   e 1.234    SLICE_60.F0 to    SLICE_64.B0 detector/n2381
CTOF_DEL    ---     0.495    SLICE_64.B0 to    SLICE_64.F0 SLICE_64
ROUTE         1   e 1.234    SLICE_64.F0 to    SLICE_41.A1 detector/n4113
CTOF_DEL    ---     0.495    SLICE_41.A1 to    SLICE_41.F1 SLICE_41
ROUTE         1   e 0.001    SLICE_41.F1 to   SLICE_41.DI1 seg1_6__N_152 (to decoder/seg1_6__N_154)
                  --------
                   15.260   (32.2% logic, 67.8% route), 10 logic levels.

Warning:   0.575MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "detector/apa" 148.082000 |             |             |
MHz ;                                   |  148.082 MHz|    1.938 MHz|   3 *
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |  198.138 MHz|  109.926 MHz|   6 *
                                        |             |             |
FREQUENCY NET "decoder/seg1_6__N_154"   |             |             |
118.203000 MHz ;                        |  118.203 MHz|    0.575 MHz|  10 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
detector/n33                            |       2|     699|     25.04%
                                        |        |        |
decoder/seg1_6__N_154                   |      12|     553|     19.81%
                                        |        |        |
detector/apa_enable_19                  |       8|     512|     18.34%
                                        |        |        |
detector/n2476                          |       3|     417|     14.94%
                                        |        |        |
decoder/n3652                           |       1|     357|     12.79%
                                        |        |        |
detector/n4_adj_169                     |       1|     351|     12.58%
                                        |        |        |
detector/n3758                          |       1|     312|     11.18%
                                        |        |        |
decoder/n454                            |       1|     301|     10.78%
                                        |        |        |
detector/n3978                          |       4|     290|     10.39%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: detector/apa   Source: SLICE_14.Q0   Loads: 27
   Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;   Transfers: 6

Clock Domain: decoder/seg1_6__N_154   Source: SLICE_40.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: detector/apa   Source: SLICE_14.Q0
      Covered under: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;   Transfers: 20

Clock Domain: clk_c   Source: clk.PAD   Loads: 12
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 2791  Score: 1765308198
Cumulative negative slack: 1765308198

Constraints cover 3419 paths, 11 nets, and 879 connections (95.44% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 04 15:20:00 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o buttonInput_impl1.tw1 -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1_map.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1_map.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "detector/apa" 148.082000 MHz (0 errors)</A></LI>            1413 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_c" 198.138000 MHz (0 errors)</A></LI>            267 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz (0 errors)</A></LI>            1739 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "detector/apa" 148.082000 MHz ;
            1413 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/LED_get_155__i2  (from detector/apa +)
   Destination:    FF         Data in        detector/LED_get_155__i3  (to detector/apa +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay detector/SLICE_12 to detector/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path detector/SLICE_12 to detector/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 */SLICE_12.CLK to *r/SLICE_12.Q0 detector/SLICE_12 (from detector/apa)
ROUTE         4   e 0.199 *r/SLICE_12.Q0 to *r/SLICE_12.D1 detector/LED_get_2
CTOF_DEL    ---     0.101 *r/SLICE_12.D1 to *r/SLICE_12.F1 detector/SLICE_12
ROUTE         1   e 0.001 *r/SLICE_12.F1 to */SLICE_12.DI1 detector/n27 (to detector/apa)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            267 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/clk_cnt_154__i8  (from clk_c +)
   Destination:    FF         Data in        detector/clk_cnt_154__i8  (to clk_c +)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay detector/SLICE_0 to detector/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path detector/SLICE_0 to detector/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *r/SLICE_0.CLK to *or/SLICE_0.Q1 detector/SLICE_0 (from clk_c)
ROUTE         2   e 0.199 *or/SLICE_0.Q1 to *or/SLICE_0.A1 detector/clk_cnt_8
CTOF_DEL    ---     0.101 *or/SLICE_0.A1 to *or/SLICE_0.F1 detector/SLICE_0
ROUTE         1   e 0.001 *or/SLICE_0.F1 to *r/SLICE_0.DI1 detector/n82 (to clk_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;
            1739 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.763ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              detector/key_id_i4  (from detector/apa +)
   Destination:    FF         Data in        decoder/seg1_6__I_0_i1  (to decoder/seg1_6__N_154 +)

   Delay:               0.750ns  (31.2% logic, 68.8% route), 2 logic levels.

 Constraint Details:

      0.750ns physical path delay detector/SLICE_29 to SLICE_41 meets
      (delay constraint based on source clock period of 6.753ns and destination clock period of 8.460ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.763ns

 Physical Path Details:

      Data path detector/SLICE_29 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 */SLICE_29.CLK to *r/SLICE_29.Q0 detector/SLICE_29 (from detector/apa)
ROUTE        11   e 0.515 *r/SLICE_29.Q0 to    SLICE_41.B0 key_id_4
CTOF_DEL    ---     0.101    SLICE_41.B0 to    SLICE_41.F0 SLICE_41
ROUTE         1   e 0.001    SLICE_41.F0 to   SLICE_41.DI0 seg1_6__N_153 (to decoder/seg1_6__N_154)
                  --------
                    0.750   (31.2% logic, 68.8% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "detector/apa" 148.082000 |             |             |
MHz ;                                   |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |     0.000 ns|     0.447 ns|   2  
                                        |             |             |
FREQUENCY NET "decoder/seg1_6__N_154"   |             |             |
118.203000 MHz ;                        |     0.000 ns|     0.763 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: detector/apa   Source: SLICE_14.Q0   Loads: 27
   Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "detector/apa" 148.082000 MHz ;   Transfers: 6

Clock Domain: decoder/seg1_6__N_154   Source: SLICE_40.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: detector/apa   Source: SLICE_14.Q0
      Covered under: FREQUENCY NET "decoder/seg1_6__N_154" 118.203000 MHz ;   Transfers: 20

Clock Domain: clk_c   Source: clk.PAD   Loads: 12
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3419 paths, 11 nets, and 879 connections (95.44% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 2791 (setup), 0 (hold)
Score: 1765308198 (setup), 0 (hold)
Cumulative negative slack: 1765308198 (1765308198+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
