{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450899157493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450899157494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 11:32:37 2015 " "Processing started: Wed Dec 23 11:32:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450899157494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450899157494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450899157494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450899158239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_To_1 " "Found entity 1: MUX_4_To_1" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/MUX_4_To_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_To_1 " "Found entity 1: MUX_2_To_1" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/MUX_2_To_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "Increment.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(5) " "Verilog HDL Declaration information at CU.v(5): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/CU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450899158337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(5) " "Verilog HDL Declaration information at CU.v(5): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/CU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450899158337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubtract.v 1 1 " "Found 1 design units, including 1 entities, in source file addsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/AddSubtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158347 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROM.v(13) " "Verilog HDL information at ROM.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ROM.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/ROM.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1450899158352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_tb " "Found entity 1: Processor_tb" {  } { { "Processor_tb.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsecclock.v 1 1 " "Found 1 design units, including 1 entities, in source file halfsecclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfSecClock " "Found entity 1: halfSecClock" {  } { { "halfSecClock.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/halfSecClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450899158363 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Processor.v(57) " "Verilog HDL Instantiation warning at Processor.v(57): instance has no name" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1450899158368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450899158494 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Processor.v(7) " "Output port \"LEDR\[9..8\]\" at Processor.v(7) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450899158497 "|Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..4\] Processor.v(8) " "Output port \"LEDG\[5..4\]\" at Processor.v(8) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1450899158497 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSecClock halfSecClock:comb_27 " "Elaborating entity \"halfSecClock\" for hierarchy \"halfSecClock:comb_27\"" {  } { { "Processor.v" "comb_27" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 halfSecClock.v(28) " "Verilog HDL assignment warning at halfSecClock.v(28): truncated value with size 32 to match size of target (25)" {  } { { "halfSecClock.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/halfSecClock.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450899158582 "|Processor|halfSecClock:comb_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:DP1 " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:DP1\"" {  } { { "Processor.v" "DP1" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructioncycleoperations.v 1 1 " "Using design file instructioncycleoperations.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionCycleOperations " "Found entity 1: InstructionCycleOperations" {  } { { "instructioncycleoperations.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructioncycleoperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1450899158604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCycleOperations DataPath:DP1\|InstructionCycleOperations:ICO " "Elaborating entity \"InstructionCycleOperations\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\"" {  } { { "DataPath.v" "ICO" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/DataPath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR " "Elaborating entity \"Register\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:IR\"" {  } { { "instructioncycleoperations.v" "IR" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructioncycleoperations.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_To_1 DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:IMP " "Elaborating entity \"MUX_2_To_1\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|MUX_2_To_1:IMP\"" {  } { { "instructioncycleoperations.v" "IMP" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructioncycleoperations.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DataPath:DP1\|InstructionCycleOperations:ICO\|Register:PC " "Elaborating entity \"Register\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|Register:PC\"" {  } { { "instructioncycleoperations.v" "PC" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructioncycleoperations.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment DataPath:DP1\|InstructionCycleOperations:ICO\|Increment:Inc1 " "Elaborating entity \"Increment\" for hierarchy \"DataPath:DP1\|InstructionCycleOperations:ICO\|Increment:Inc1\"" {  } { { "instructioncycleoperations.v" "Inc1" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructioncycleoperations.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Increment.v(8) " "Verilog HDL assignment warning at Increment.v(8): truncated value with size 32 to match size of target (5)" {  } { { "Increment.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Increment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450899158706 "|Processor|DataPath:DP1|InstructionCycleOperations:ICO|Increment:Inc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DataPath:DP1\|ROM:romA " "Elaborating entity \"ROM\" for hierarchy \"DataPath:DP1\|ROM:romA\"" {  } { { "DataPath.v" "romA" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/DataPath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionsetoperations.v 1 1 " "Using design file instructionsetoperations.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionSetOperations " "Found entity 1: InstructionSetOperations" {  } { { "instructionsetoperations.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructionsetoperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450899158762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1450899158762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionSetOperations DataPath:DP1\|InstructionSetOperations:ISO " "Elaborating entity \"InstructionSetOperations\" for hierarchy \"DataPath:DP1\|InstructionSetOperations:ISO\"" {  } { { "DataPath.v" "ISO" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/DataPath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instructionsetoperations.v(24) " "Verilog HDL assignment warning at instructionsetoperations.v(24): truncated value with size 32 to match size of target (1)" {  } { { "instructionsetoperations.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructionsetoperations.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450899158805 "|Processor|DataPath:DP1|InstructionSetOperations:ISO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instructionsetoperations.v(25) " "Verilog HDL assignment warning at instructionsetoperations.v(25): truncated value with size 32 to match size of target (1)" {  } { { "instructionsetoperations.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructionsetoperations.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1450899158805 "|Processor|DataPath:DP1|InstructionSetOperations:ISO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_To_1 DataPath:DP1\|InstructionSetOperations:ISO\|MUX_4_To_1:Mux1 " "Elaborating entity \"MUX_4_To_1\" for hierarchy \"DataPath:DP1\|InstructionSetOperations:ISO\|MUX_4_To_1:Mux1\"" {  } { { "instructionsetoperations.v" "Mux1" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructionsetoperations.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract DataPath:DP1\|InstructionSetOperations:ISO\|AddSubtract:AddSub " "Elaborating entity \"AddSubtract\" for hierarchy \"DataPath:DP1\|InstructionSetOperations:ISO\|AddSubtract:AddSub\"" {  } { { "instructionsetoperations.v" "AddSub" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/instructionsetoperations.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:CU1 " "Elaborating entity \"CU\" for hierarchy \"CU:CU1\"" {  } { { "Processor.v" "CU1" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450899158820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450899160160 "|Processor|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450899160160 "|Processor|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450899160160 "|Processor|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450899160160 "|Processor|LEDG[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450899160160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450899163184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450899163454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450899163843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450899163843 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450899163997 "|Processor|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450899163997 "|Processor|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Processor.v" "" { Text "C:/Users/twinkle/Desktop/test/Enhanced-Processor/Processor/Processor.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450899163997 "|Processor|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1450899163997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "709 " "Implemented 709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450899163998 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450899163998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "676 " "Implemented 676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450899163998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450899163998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450899164052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 11:32:44 2015 " "Processing ended: Wed Dec 23 11:32:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450899164052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450899164052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450899164052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450899164052 ""}
