digraph "CFG for '_Z18matrixMulOptimizedPiS_S_' function" {
	label="CFG for '_Z18matrixMulOptimizedPiS_S_' function";

	Node0x573cf80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%3:\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = getelementptr i8, i8 addrspace(4)* %4, i64 6\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 2, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %5, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %20 = add i32 %18, %19\l  %21 = shl nsw i32 %12, 10\l  %22 = or i32 %21, %19\l  %23 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 %19\l  %24 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 %11, i32 %19\l  %25 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 0\l  %26 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 0, i32 %19\l  %27 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 1\l  %28 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 1, i32 %19\l  %29 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 2\l  %30 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 2, i32 %19\l  %31 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 3\l  %32 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 3, i32 %19\l  %33 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 4\l  %34 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 4, i32 %19\l  %35 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 5\l  %36 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 5, i32 %19\l  %37 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 6\l  %38 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 6, i32 %19\l  %39 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 7\l  %40 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 7, i32 %19\l  %41 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 8\l  %42 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 8, i32 %19\l  %43 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 9\l  %44 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 9, i32 %19\l  %45 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 10\l  %46 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 10, i32 %19\l  %47 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 11\l  %48 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 11, i32 %19\l  %49 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 12\l  %50 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 12, i32 %19\l  %51 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 13\l  %52 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 13, i32 %19\l  %53 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 14\l  %54 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 14, i32 %19\l  %55 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 15\l  %56 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 15, i32 %19\l  %57 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 16\l  %58 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 16, i32 %19\l  %59 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 17\l  %60 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 17, i32 %19\l  %61 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 18\l  %62 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 18, i32 %19\l  %63 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 19\l  %64 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 19, i32 %19\l  %65 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 20\l  %66 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 20, i32 %19\l  %67 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 21\l  %68 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 21, i32 %19\l  %69 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 22\l  %70 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 22, i32 %19\l  %71 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 23\l  %72 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 23, i32 %19\l  %73 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 24\l  %74 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 24, i32 %19\l  %75 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 25\l  %76 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 25, i32 %19\l  %77 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 26\l  %78 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 26, i32 %19\l  %79 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 27\l  %80 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 27, i32 %19\l  %81 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 28\l  %82 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 28, i32 %19\l  %83 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 29\l  %84 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 29, i32 %19\l  %85 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 30\l  %86 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 30, i32 %19\l  %87 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7a_share, i32 0, i32 %11, i32 31\l  %88 = getelementptr inbounds [32 x [32 x float]], [32 x [32 x float]]\l... addrspace(3)* @_ZZ18matrixMulOptimizedPiS_S_E7b_share, i32 0, i32 31, i32 %19\l  br label %93\l}"];
	Node0x573cf80 -> Node0x57409d0;
	Node0x5744d50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%89:\l89:                                               \l  %90 = add nsw i32 %21, %20\l  %91 = sext i32 %90 to i64\l  %92 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %91\l  store i32 %301, i32 addrspace(1)* %92, align 4, !tbaa !7\l  ret void\l}"];
	Node0x57409d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%93:\l93:                                               \l  %94 = phi i32 [ 0, %3 ], [ %302, %93 ]\l  %95 = phi i32 [ 0, %3 ], [ %301, %93 ]\l  %96 = mul nuw nsw i32 %94, %9\l  %97 = add i32 %22, %96\l  %98 = zext i32 %97 to i64\l  %99 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %98\l  %100 = load i32, i32 addrspace(1)* %99, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %101 = sitofp i32 %100 to float\l  store float %101, float addrspace(3)* %23, align 4, !tbaa !11\l  %102 = mul nuw nsw i32 %94, %17\l  %103 = add i32 %102, %5\l  %104 = shl i32 %103, 10\l  %105 = add i32 %104, %20\l  %106 = zext i32 %105 to i64\l  %107 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %106\l  %108 = load i32, i32 addrspace(1)* %107, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %109 = sitofp i32 %108 to float\l  store float %109, float addrspace(3)* %24, align 4, !tbaa !11\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %110 = load float, float addrspace(3)* %25, align 16, !tbaa !11\l  %111 = load float, float addrspace(3)* %26, align 4, !tbaa !11\l  %112 = fmul contract float %110, %111\l  %113 = sitofp i32 %95 to float\l  %114 = fadd contract float %112, %113\l  %115 = fptosi float %114 to i32\l  %116 = load float, float addrspace(3)* %27, align 4, !tbaa !11\l  %117 = load float, float addrspace(3)* %28, align 4, !tbaa !11\l  %118 = fmul contract float %116, %117\l  %119 = sitofp i32 %115 to float\l  %120 = fadd contract float %118, %119\l  %121 = fptosi float %120 to i32\l  %122 = load float, float addrspace(3)* %29, align 8, !tbaa !11\l  %123 = load float, float addrspace(3)* %30, align 4, !tbaa !11\l  %124 = fmul contract float %122, %123\l  %125 = sitofp i32 %121 to float\l  %126 = fadd contract float %124, %125\l  %127 = fptosi float %126 to i32\l  %128 = load float, float addrspace(3)* %31, align 4, !tbaa !11\l  %129 = load float, float addrspace(3)* %32, align 4, !tbaa !11\l  %130 = fmul contract float %128, %129\l  %131 = sitofp i32 %127 to float\l  %132 = fadd contract float %130, %131\l  %133 = fptosi float %132 to i32\l  %134 = load float, float addrspace(3)* %33, align 16, !tbaa !11\l  %135 = load float, float addrspace(3)* %34, align 4, !tbaa !11\l  %136 = fmul contract float %134, %135\l  %137 = sitofp i32 %133 to float\l  %138 = fadd contract float %136, %137\l  %139 = fptosi float %138 to i32\l  %140 = load float, float addrspace(3)* %35, align 4, !tbaa !11\l  %141 = load float, float addrspace(3)* %36, align 4, !tbaa !11\l  %142 = fmul contract float %140, %141\l  %143 = sitofp i32 %139 to float\l  %144 = fadd contract float %142, %143\l  %145 = fptosi float %144 to i32\l  %146 = load float, float addrspace(3)* %37, align 8, !tbaa !11\l  %147 = load float, float addrspace(3)* %38, align 4, !tbaa !11\l  %148 = fmul contract float %146, %147\l  %149 = sitofp i32 %145 to float\l  %150 = fadd contract float %148, %149\l  %151 = fptosi float %150 to i32\l  %152 = load float, float addrspace(3)* %39, align 4, !tbaa !11\l  %153 = load float, float addrspace(3)* %40, align 4, !tbaa !11\l  %154 = fmul contract float %152, %153\l  %155 = sitofp i32 %151 to float\l  %156 = fadd contract float %154, %155\l  %157 = fptosi float %156 to i32\l  %158 = load float, float addrspace(3)* %41, align 16, !tbaa !11\l  %159 = load float, float addrspace(3)* %42, align 4, !tbaa !11\l  %160 = fmul contract float %158, %159\l  %161 = sitofp i32 %157 to float\l  %162 = fadd contract float %160, %161\l  %163 = fptosi float %162 to i32\l  %164 = load float, float addrspace(3)* %43, align 4, !tbaa !11\l  %165 = load float, float addrspace(3)* %44, align 4, !tbaa !11\l  %166 = fmul contract float %164, %165\l  %167 = sitofp i32 %163 to float\l  %168 = fadd contract float %166, %167\l  %169 = fptosi float %168 to i32\l  %170 = load float, float addrspace(3)* %45, align 8, !tbaa !11\l  %171 = load float, float addrspace(3)* %46, align 4, !tbaa !11\l  %172 = fmul contract float %170, %171\l  %173 = sitofp i32 %169 to float\l  %174 = fadd contract float %172, %173\l  %175 = fptosi float %174 to i32\l  %176 = load float, float addrspace(3)* %47, align 4, !tbaa !11\l  %177 = load float, float addrspace(3)* %48, align 4, !tbaa !11\l  %178 = fmul contract float %176, %177\l  %179 = sitofp i32 %175 to float\l  %180 = fadd contract float %178, %179\l  %181 = fptosi float %180 to i32\l  %182 = load float, float addrspace(3)* %49, align 16, !tbaa !11\l  %183 = load float, float addrspace(3)* %50, align 4, !tbaa !11\l  %184 = fmul contract float %182, %183\l  %185 = sitofp i32 %181 to float\l  %186 = fadd contract float %184, %185\l  %187 = fptosi float %186 to i32\l  %188 = load float, float addrspace(3)* %51, align 4, !tbaa !11\l  %189 = load float, float addrspace(3)* %52, align 4, !tbaa !11\l  %190 = fmul contract float %188, %189\l  %191 = sitofp i32 %187 to float\l  %192 = fadd contract float %190, %191\l  %193 = fptosi float %192 to i32\l  %194 = load float, float addrspace(3)* %53, align 8, !tbaa !11\l  %195 = load float, float addrspace(3)* %54, align 4, !tbaa !11\l  %196 = fmul contract float %194, %195\l  %197 = sitofp i32 %193 to float\l  %198 = fadd contract float %196, %197\l  %199 = fptosi float %198 to i32\l  %200 = load float, float addrspace(3)* %55, align 4, !tbaa !11\l  %201 = load float, float addrspace(3)* %56, align 4, !tbaa !11\l  %202 = fmul contract float %200, %201\l  %203 = sitofp i32 %199 to float\l  %204 = fadd contract float %202, %203\l  %205 = fptosi float %204 to i32\l  %206 = load float, float addrspace(3)* %57, align 16, !tbaa !11\l  %207 = load float, float addrspace(3)* %58, align 4, !tbaa !11\l  %208 = fmul contract float %206, %207\l  %209 = sitofp i32 %205 to float\l  %210 = fadd contract float %208, %209\l  %211 = fptosi float %210 to i32\l  %212 = load float, float addrspace(3)* %59, align 4, !tbaa !11\l  %213 = load float, float addrspace(3)* %60, align 4, !tbaa !11\l  %214 = fmul contract float %212, %213\l  %215 = sitofp i32 %211 to float\l  %216 = fadd contract float %214, %215\l  %217 = fptosi float %216 to i32\l  %218 = load float, float addrspace(3)* %61, align 8, !tbaa !11\l  %219 = load float, float addrspace(3)* %62, align 4, !tbaa !11\l  %220 = fmul contract float %218, %219\l  %221 = sitofp i32 %217 to float\l  %222 = fadd contract float %220, %221\l  %223 = fptosi float %222 to i32\l  %224 = load float, float addrspace(3)* %63, align 4, !tbaa !11\l  %225 = load float, float addrspace(3)* %64, align 4, !tbaa !11\l  %226 = fmul contract float %224, %225\l  %227 = sitofp i32 %223 to float\l  %228 = fadd contract float %226, %227\l  %229 = fptosi float %228 to i32\l  %230 = load float, float addrspace(3)* %65, align 16, !tbaa !11\l  %231 = load float, float addrspace(3)* %66, align 4, !tbaa !11\l  %232 = fmul contract float %230, %231\l  %233 = sitofp i32 %229 to float\l  %234 = fadd contract float %232, %233\l  %235 = fptosi float %234 to i32\l  %236 = load float, float addrspace(3)* %67, align 4, !tbaa !11\l  %237 = load float, float addrspace(3)* %68, align 4, !tbaa !11\l  %238 = fmul contract float %236, %237\l  %239 = sitofp i32 %235 to float\l  %240 = fadd contract float %238, %239\l  %241 = fptosi float %240 to i32\l  %242 = load float, float addrspace(3)* %69, align 8, !tbaa !11\l  %243 = load float, float addrspace(3)* %70, align 4, !tbaa !11\l  %244 = fmul contract float %242, %243\l  %245 = sitofp i32 %241 to float\l  %246 = fadd contract float %244, %245\l  %247 = fptosi float %246 to i32\l  %248 = load float, float addrspace(3)* %71, align 4, !tbaa !11\l  %249 = load float, float addrspace(3)* %72, align 4, !tbaa !11\l  %250 = fmul contract float %248, %249\l  %251 = sitofp i32 %247 to float\l  %252 = fadd contract float %250, %251\l  %253 = fptosi float %252 to i32\l  %254 = load float, float addrspace(3)* %73, align 16, !tbaa !11\l  %255 = load float, float addrspace(3)* %74, align 4, !tbaa !11\l  %256 = fmul contract float %254, %255\l  %257 = sitofp i32 %253 to float\l  %258 = fadd contract float %256, %257\l  %259 = fptosi float %258 to i32\l  %260 = load float, float addrspace(3)* %75, align 4, !tbaa !11\l  %261 = load float, float addrspace(3)* %76, align 4, !tbaa !11\l  %262 = fmul contract float %260, %261\l  %263 = sitofp i32 %259 to float\l  %264 = fadd contract float %262, %263\l  %265 = fptosi float %264 to i32\l  %266 = load float, float addrspace(3)* %77, align 8, !tbaa !11\l  %267 = load float, float addrspace(3)* %78, align 4, !tbaa !11\l  %268 = fmul contract float %266, %267\l  %269 = sitofp i32 %265 to float\l  %270 = fadd contract float %268, %269\l  %271 = fptosi float %270 to i32\l  %272 = load float, float addrspace(3)* %79, align 4, !tbaa !11\l  %273 = load float, float addrspace(3)* %80, align 4, !tbaa !11\l  %274 = fmul contract float %272, %273\l  %275 = sitofp i32 %271 to float\l  %276 = fadd contract float %274, %275\l  %277 = fptosi float %276 to i32\l  %278 = load float, float addrspace(3)* %81, align 16, !tbaa !11\l  %279 = load float, float addrspace(3)* %82, align 4, !tbaa !11\l  %280 = fmul contract float %278, %279\l  %281 = sitofp i32 %277 to float\l  %282 = fadd contract float %280, %281\l  %283 = fptosi float %282 to i32\l  %284 = load float, float addrspace(3)* %83, align 4, !tbaa !11\l  %285 = load float, float addrspace(3)* %84, align 4, !tbaa !11\l  %286 = fmul contract float %284, %285\l  %287 = sitofp i32 %283 to float\l  %288 = fadd contract float %286, %287\l  %289 = fptosi float %288 to i32\l  %290 = load float, float addrspace(3)* %85, align 8, !tbaa !11\l  %291 = load float, float addrspace(3)* %86, align 4, !tbaa !11\l  %292 = fmul contract float %290, %291\l  %293 = sitofp i32 %289 to float\l  %294 = fadd contract float %292, %293\l  %295 = fptosi float %294 to i32\l  %296 = load float, float addrspace(3)* %87, align 4, !tbaa !11\l  %297 = load float, float addrspace(3)* %88, align 4, !tbaa !11\l  %298 = fmul contract float %296, %297\l  %299 = sitofp i32 %295 to float\l  %300 = fadd contract float %298, %299\l  %301 = fptosi float %300 to i32\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %302 = add nuw nsw i32 %94, 1\l  %303 = icmp eq i32 %302, 32\l  br i1 %303, label %89, label %93, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x57409d0:s0 -> Node0x5744d50;
	Node0x57409d0:s1 -> Node0x57409d0;
}
