# ISOCC_23-SCC

# Author

**Yujin Lim**
- Email: dbwls1229@kakao.com

**Dongwhee Kim**
- Email: xyz12347976@gmail.com
- Google Scholar: https://scholar.google.com/citations?user=8xzqA8YAAAAJ&hl=ko&oi=ao

Paper title: [ISOCC'23] SCC: An efficient code for MLC PCM

Paper URL: **(to be updated later)**

# Overview (Prior ECC schemes vs SCC)
![A comparison of the four ECC schemes](https://github.com/xyz123479/ISOCC_23-SCC/blob/main/SCC.png)

# References
- **[1]** S. Cha and H. Yoon, "High speed, minimal area, and low power sec code for drams with large I/O data widths," in ISCAS, 2007.
- **[2]** S. S. Liu, P. Reviriego, A. S. Macian, and et al., “Odd-weight-column sec-ded-taed codes,” Elec. Lett., vol. 52, no. 2, pp. 119-120, Jan. 2016.
- **[3]**	S. Tripathi, J. Jana, J. Samanta, and et al., “FPGA and ASIC implementation of sec-ded-daec codes for sram applications,” in ICCDC, 2019.
