<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSEISelDAGToDAG.cpp source code [llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSEISelDAGToDAG.cpp.html'>MipsSEISelDAGToDAG.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsSEISelDAGToDAG.cpp - A Dag to Dag Inst Selector for MipsSE ----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Subclass of MipsDAGToDAGISel specialized for mips32/64.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsSEISelDAGToDAG.h.html">"MipsSEISelDAGToDAG.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/MipsBaseInfo.h.html">"MCTargetDesc/MipsBaseInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsAnalyzeImmediate.h.html">"MipsAnalyzeImmediate.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsMachineFunction.h.html">"MipsMachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MipsRegisterInfo.h.html">"MipsRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/CFG.h.html">"llvm/IR/CFG.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Dominators.h.html">"llvm/IR/Dominators.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="35">35</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips-isel"</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZN4llvm18MipsSEDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::MipsSEDAGToDAGISel::runOnMachineFunction' data-ref="_ZN4llvm18MipsSEDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) {</td></tr>
<tr><th id="40">40</th><td>  <a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a> = &amp;<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::MipsSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;&gt;(<a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="41">41</th><td>  <b>if</b> (<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12inMips16ModeEv" title='llvm::MipsSubtarget::inMips16Mode' data-ref="_ZNK4llvm13MipsSubtarget12inMips16ModeEv">inMips16Mode</a>())</td></tr>
<tr><th id="42">42</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="43">43</th><td>  <b>return</b> <a class="type" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel" title='llvm::MipsDAGToDAGISel' data-ref="llvm::MipsDAGToDAGISel">MipsDAGToDAGISel</a>::<a class="virtual member" href="MipsISelDAGToDAG.h.html#_ZN4llvm16MipsDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::MipsDAGToDAGISel::runOnMachineFunction' data-ref="_ZN4llvm16MipsDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</a>(<span class='refarg'><a class="local col1 ref" href="#1MF" title='MF' data-ref="1MF">MF</a></span>);</td></tr>
<tr><th id="44">44</th><td>}</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><em>void</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MipsSEDAGToDAGISel::getAnalysisUsage' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="47">47</th><td>  <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/IR/Dominators.h.html#llvm::DominatorTreeWrapperPass" title='llvm::DominatorTreeWrapperPass' data-ref="llvm::DominatorTreeWrapperPass">DominatorTreeWrapperPass</a>&gt;();</td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::SelectionDAGISel::getAnalysisUsage' data-ref="_ZNK4llvm16SelectionDAGISel16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="49">49</th><td>}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>void</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZN4llvm18MipsSEDAGToDAGISel21addDSPCtrlRegOperandsEbRNS_12MachineInstrERNS_15MachineFunctionE" title='llvm::MipsSEDAGToDAGISel::addDSPCtrlRegOperands' data-ref="_ZN4llvm18MipsSEDAGToDAGISel21addDSPCtrlRegOperandsEbRNS_12MachineInstrERNS_15MachineFunctionE">addDSPCtrlRegOperands</dfn>(<em>bool</em> <dfn class="local col3 decl" id="3IsDef" title='IsDef' data-type='bool' data-ref="3IsDef">IsDef</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>,</td></tr>
<tr><th id="52">52</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="6MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="6MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>, &amp;<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>);</td></tr>
<tr><th id="54">54</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="7Mask" title='Mask' data-type='unsigned int' data-ref="7Mask">Mask</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="55">55</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8Flag" title='Flag' data-type='unsigned int' data-ref="8Flag">Flag</dfn> =</td></tr>
<tr><th id="56">56</th><td>      <a class="local col3 ref" href="#3IsDef" title='IsDef' data-ref="3IsDef">IsDef</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef">Undef</a>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <b>if</b> (Mask &amp; <var>1</var>)</td></tr>
<tr><th id="59">59</th><td>    MIB.addReg(Mips::<span class='error' title="no member named &apos;DSPPos&apos; in namespace &apos;llvm::Mips&apos;">DSPPos</span>, Flag);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <b>if</b> (Mask &amp; <var>2</var>)</td></tr>
<tr><th id="62">62</th><td>    MIB.addReg(Mips::<span class='error' title="no member named &apos;DSPSCount&apos; in namespace &apos;llvm::Mips&apos;">DSPSCount</span>, Flag);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <b>if</b> (Mask &amp; <var>4</var>)</td></tr>
<tr><th id="65">65</th><td>    MIB.addReg(Mips::<span class='error' title="no member named &apos;DSPCarry&apos; in namespace &apos;llvm::Mips&apos;">DSPCarry</span>, Flag);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="local col7 ref" href="#7Mask" title='Mask' data-ref="7Mask">Mask</a> &amp; <var>8</var>)</td></tr>
<tr><th id="68">68</th><td>    <a class="local col6 ref" href="#6MIB" title='MIB' data-ref="6MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<span class='error' title="no member named &apos;DSPOutFlag&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;DebugFlag&apos;?">Mips</span>::<a class="ref" href="../../../include/llvm/Support/Debug.h.html#llvm::DebugFlag" title='llvm::DebugFlag' data-ref="llvm::DebugFlag">DSPOutFlag</a>, <a class="local col8 ref" href="#8Flag" title='Flag' data-ref="8Flag">Flag</a>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>if</b> (Mask &amp; <var>16</var>)</td></tr>
<tr><th id="71">71</th><td>    MIB.addReg(Mips::<span class='error' title="no member named &apos;DSPCCond&apos; in namespace &apos;llvm::Mips&apos;">DSPCCond</span>, Flag);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (Mask &amp; <var>32</var>)</td></tr>
<tr><th id="74">74</th><td>    MIB.addReg(Mips::<span class='error' title="no member named &apos;DSPEFI&apos; in namespace &apos;llvm::Mips&apos;">DSPEFI</span>, Flag);</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>unsigned</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel13getMSACtrlRegENS_7SDValueE" title='llvm::MipsSEDAGToDAGISel::getMSACtrlReg' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel13getMSACtrlRegENS_7SDValueE">getMSACtrlReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="9RegIdx" title='RegIdx' data-type='const llvm::SDValue' data-ref="9RegIdx">RegIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="78">78</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="10RegNum" title='RegNum' data-type='uint64_t' data-ref="10RegNum">RegNum</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#9RegIdx" title='RegIdx' data-ref="9RegIdx">RegIdx</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="79">79</th><td>  <b>return</b> Mips::<span class='error' title="no member named &apos;MSACtrlRegClass&apos; in namespace &apos;llvm::Mips&apos;">MSACtrlRegClass</span>.getRegister(RegNum);</td></tr>
<tr><th id="80">80</th><td>}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::MipsSEDAGToDAGISel::replaceUsesWithCheriNullReg' data-ref="_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE">replaceUsesWithCheriNullReg</dfn>(</td></tr>
<tr><th id="83">83</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="11MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="11MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12GetNullMI" title='GetNullMI' data-type='const llvm::MachineInstr &amp;' data-ref="12GetNullMI">GetNullMI</dfn>) {</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13SrcReg" title='SrcReg' data-type='unsigned int' data-ref="13SrcReg">SrcReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="86">86</th><td>  <b>if</b> ((GetNullMI.getOpcode() == Mips::<span class='error' title="no member named &apos;CFromPtr&apos; in namespace &apos;llvm::Mips&apos;">CFromPtr</span> &amp;&amp;</td></tr>
<tr><th id="87">87</th><td>       GetNullMI.getOperand(<var>2</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>)) {</td></tr>
<tr><th id="88">88</th><td>    <i>// When zeroing capability registers codegen will often create NULL in a</i></td></tr>
<tr><th id="89">89</th><td><i>    // saved register (e.g. $c18 and then move it to other registers). This is</i></td></tr>
<tr><th id="90">90</th><td><i>    // stupid since it will often spill to the stack and add additional</i></td></tr>
<tr><th id="91">91</th><td><i>    // instructions when we can just use a CGetNull to the destination register</i></td></tr>
<tr><th id="92">92</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Trying to replace uses of CFromPtr $ddc, $zero: &quot;; GetNullMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to replace uses of CFromPtr $ddc, $zero: "</q>;</td></tr>
<tr><th id="93">93</th><td>               <a class="local col2 ref" href="#12GetNullMI" title='GetNullMI' data-ref="12GetNullMI">GetNullMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="94">94</th><td>    <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a> = <a class="local col2 ref" href="#12GetNullMI" title='GetNullMI' data-ref="12GetNullMI">GetNullMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="95">95</th><td>  }</td></tr>
<tr><th id="96">96</th><td>  <b>if</b> ((GetNullMI.getOpcode() == Mips::<span class='error' title="no member named &apos;CMove&apos; in namespace &apos;llvm::Mips&apos;">CMove</span> &amp;&amp;</td></tr>
<tr><th id="97">97</th><td>       GetNullMI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;CNULL&apos; in namespace &apos;llvm::Mips&apos;">CNULL</span>)) {</td></tr>
<tr><th id="98">98</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Trying to replace uses of CMove $cnull: &quot;; GetNullMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to replace uses of CMove $cnull: "</q>;</td></tr>
<tr><th id="99">99</th><td>               <a class="local col2 ref" href="#12GetNullMI" title='GetNullMI' data-ref="12GetNullMI">GetNullMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="100">100</th><td>    <a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a> = <a class="local col2 ref" href="#12GetNullMI" title='GetNullMI' data-ref="12GetNullMI">GetNullMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (!<a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a>)</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Cannot replace uses of physical registers (e.g. setting $c13 to null</i></td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a>))</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="14COPYUses" title='COPYUses' data-type='llvm::SmallVector&lt;MachineInstr *, 4&gt;' data-ref="14COPYUses">COPYUses</dfn>;</td></tr>
<tr><th id="111">111</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="15UseMI">UseMI</dfn> : <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="112">112</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Found use of NULL register:&quot;; UseMI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found use of NULL register:"</q>; <a class="local col5 ref" href="#15UseMI" title='UseMI' data-ref="15UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (<a class="local col5 ref" href="#15UseMI" title='UseMI' data-ref="15UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>) {</td></tr>
<tr><th id="114">114</th><td>      <a class="local col4 ref" href="#14COPYUses" title='COPYUses' data-ref="14COPYUses">COPYUses</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#15UseMI" title='UseMI' data-ref="15UseMI">UseMI</a>);</td></tr>
<tr><th id="115">115</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Found COPY use of NULL register:&quot;; UseMI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found COPY use of NULL register:"</q>; <a class="local col5 ref" href="#15UseMI" title='UseMI' data-ref="15UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="116">116</th><td>    }</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="16UseMI">UseMI</dfn> : <a class="local col4 ref" href="#14COPYUses" title='COPYUses' data-ref="14COPYUses">COPYUses</a>) {</td></tr>
<tr><th id="119">119</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Replacing COPY of synthesized NULL: &quot;; UseMI-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Replacing COPY of synthesized NULL: "</q>; <a class="local col6 ref" href="#16UseMI" title='UseMI' data-ref="16UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="120">120</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="17MBB">MBB</dfn> = <a class="local col6 ref" href="#16UseMI" title='UseMI' data-ref="16UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="121">121</th><td>    <em>auto</em> <dfn class="local col8 decl" id="18TargetReg" title='TargetReg' data-type='unsigned int' data-ref="18TargetReg">TargetReg</dfn> = <a class="local col6 ref" href="#16UseMI" title='UseMI' data-ref="16UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="122">122</th><td>    <i>// FIXME: this assert only works with virtregs so not for $c13</i></td></tr>
<tr><th id="123">123</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#18TargetReg" title='TargetReg' data-ref="18TargetReg">TargetReg</a>)) {</td></tr>
<tr><th id="124">124</th><td><u>#<span data-ppcond="124">if</span> 0</u></td></tr>
<tr><th id="125">125</th><td>      <b>if</b> (!MRI-&gt;getRegClass(TargetReg)-&gt;hasSuperClassEq(&amp;Mips::CheriGPROrCNullRegClass)) {</td></tr>
<tr><th id="126">126</th><td>        errs() &lt;&lt; <q>"Not a CHERI reg?!"</q>; UseMI-&gt;dump();</td></tr>
<tr><th id="127">127</th><td>        errs() &lt;&lt; <q>"Source instr ="</q>; GetNullMI.dump();</td></tr>
<tr><th id="128">128</th><td>        errs() &lt;&lt; <q>"reg class id: "</q> &lt;&lt; MRI-&gt;getRegClassOrNull(TargetReg)-&gt;getID();</td></tr>
<tr><th id="129">129</th><td>        errs() &lt;&lt; <q>" cheri reg class id ="</q> &lt;&lt; Mips::CheriGPROrCNullRegClass.getID();</td></tr>
<tr><th id="130">130</th><td>        errs() &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="131">131</th><td>      }</td></tr>
<tr><th id="132">132</th><td><u>#<span data-ppcond="124">endif</span></u></td></tr>
<tr><th id="133">133</th><td>      <i>// The target vreg register must be a CHERI general-purpose register:</i></td></tr>
<tr><th id="134">134</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;getRegClass(TargetReg)-&gt;hasSuperClassEq( &amp;Mips::CheriGPRRegClass)) ? void (0) : __assert_fail (&quot;MRI-&gt;getRegClass(TargetReg)-&gt;hasSuperClassEq( &amp;Mips::CheriGPRRegClass)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 135, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI-&gt;getRegClass(TargetReg)-&gt;hasSuperClassEq(</td></tr>
<tr><th id="135">135</th><td>          &amp;Mips::<span class='error' title="no member named &apos;CheriGPRRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPRRegClass</span>));</td></tr>
<tr><th id="136">136</th><td>    } <b>else</b> {</td></tr>
<tr><th id="137">137</th><td><u>#<span data-ppcond="137">if</span> 0</u></td></tr>
<tr><th id="138">138</th><td>      <b>if</b> (!Mips::CheriGPROrCNullRegClass.contains(TargetReg)) {</td></tr>
<tr><th id="139">139</th><td>        errs() &lt;&lt; <q>"REG "</q> &lt;&lt; (<em>int</em>)TargetReg &lt;&lt; <q>" not in CHERI GPRS?\n"</q>;</td></tr>
<tr><th id="140">140</th><td>        errs() &lt;&lt; <q>"Use: "</q>; UseMI-&gt;dump();</td></tr>
<tr><th id="141">141</th><td>        errs() &lt;&lt; <q>"GetNull: "</q>; UseMI-&gt;dump();</td></tr>
<tr><th id="142">142</th><td>        UseMI-&gt;getParent()-&gt;dump();</td></tr>
<tr><th id="143">143</th><td>        llvm_unreachable(<q>"Something went wrong"</q>);</td></tr>
<tr><th id="144">144</th><td>      }</td></tr>
<tr><th id="145">145</th><td><u>#<span data-ppcond="137">endif</span></u></td></tr>
<tr><th id="146">146</th><td>      <i>// Check that the physreg is a valid CHERI general-purpose register</i></td></tr>
<tr><th id="147">147</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mips::CheriGPROrCNullRegClass.contains(TargetReg)) ? void (0) : __assert_fail (&quot;Mips::CheriGPROrCNullRegClass.contains(TargetReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 147, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Mips::<span class='error' title="no member named &apos;CheriGPROrCNullRegClass&apos; in namespace &apos;llvm::Mips&apos;">CheriGPROrCNullRegClass</span>.contains(TargetReg));</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td>    <i>// Remove from parent and replace with the CMove $cnull</i></td></tr>
<tr><th id="150">150</th><td>    BuildMI(*MBB, *UseMI, UseMI-&gt;getDebugLoc(), TII-&gt;get(Mips::<span class='error' title="no member named &apos;CMove&apos; in namespace &apos;llvm::Mips&apos;">CMove</span>),</td></tr>
<tr><th id="151">151</th><td>            UseMI-&gt;getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="152">152</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;CNULL&apos; in namespace &apos;llvm::Mips&apos;">CNULL</span>);</td></tr>
<tr><th id="153">153</th><td>    <a class="local col6 ref" href="#16UseMI" title='UseMI' data-ref="16UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// Replace uses with NullReg.</i></td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <em>auto</em> <dfn class="local col9 decl" id="19NullReg" title='NullReg' data-type='const auto' data-ref="19NullReg">NullReg</dfn> = Mips::<span class='error' title="no member named &apos;CNULL&apos; in namespace &apos;llvm::Mips&apos;">CNULL</span>;</td></tr>
<tr><th id="158">158</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="20U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="20U">U</dfn> = <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a>), <dfn class="local col1 decl" id="21E" title='E' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="21E">E</dfn> = <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col0 ref" href="#20U" title='U' data-ref="20U">U</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#21E" title='E' data-ref="21E">E</a>;) {</td></tr>
<tr><th id="159">159</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="22MO">MO</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col0 ref" href="#20U" title='U' data-ref="20U">U</a>;</td></tr>
<tr><th id="160">160</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="23OpNo" title='OpNo' data-type='unsigned int' data-ref="23OpNo">OpNo</dfn> = <a class="local col0 ref" href="#20U" title='U' data-ref="20U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="161">161</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr *' data-ref="24MI">MI</dfn> = <a class="local col2 ref" href="#22MO" title='MO' data-ref="22MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="162">162</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Found use of NULL register, will try to replace:&quot;; MI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found use of NULL register, will try to replace:"</q>;</td></tr>
<tr><th id="163">163</th><td>               <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="164">164</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#20U" title='U' data-ref="20U">U</a>; <i>// increment U now before we potentially change the successors using MO.setReg()</i></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <i>// Do not replace if it is a phi's operand or is tied to def operand.</i></td></tr>
<tr><th id="167">167</th><td><i>    // Also, since we allow pseudos, unlike for $zero below, we could see an</i></td></tr>
<tr><th id="168">168</th><td><i>    // instruction which doesn't have full operand info, including inline asm.</i></td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col3 ref" href="#23OpNo" title='OpNo' data-ref="23OpNo">OpNo</a>) || <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() ||</td></tr>
<tr><th id="170">170</th><td>        <a class="local col3 ref" href="#23OpNo" title='OpNo' data-ref="23OpNo">OpNo</a> &gt;= <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>) {</td></tr>
<tr><th id="171">171</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Cannot replace use of NULL register for PHI or def:&quot;; MI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="172">172</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cannot replace use of NULL register for PHI or def:"</q>;</td></tr>
<tr><th id="173">173</th><td>          <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="174">174</th><td>      <b>continue</b>;</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <i>// Also, we have to check that the register class of the operand</i></td></tr>
<tr><th id="178">178</th><td><i>    // contains the null register.</i></td></tr>
<tr><th id="179">179</th><td><i>    // This can happen for instructions where register zero encodes $ddc.</i></td></tr>
<tr><th id="180">180</th><td>    <em>auto</em> <dfn class="local col5 decl" id="25OperandType" title='OperandType' data-type='unsigned char' data-ref="25OperandType">OperandType</dfn> = <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#23OpNo" title='OpNo' data-ref="23OpNo">OpNo</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>;</td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (<a class="local col5 ref" href="#25OperandType" title='OperandType' data-ref="25OperandType">OperandType</a> != <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::Mips::OperandType::OPERAND_CHERI_GPR_OR_NULL" title='llvm::Mips::OperandType::OPERAND_CHERI_GPR_OR_NULL' data-ref="llvm::Mips::OperandType::OPERAND_CHERI_GPR_OR_NULL">OPERAND_CHERI_GPR_OR_NULL</a>) {</td></tr>
<tr><th id="182">182</th><td>      <b>if</b> (<a class="local col5 ref" href="#25OperandType" title='OperandType' data-ref="25OperandType">OperandType</a> == <span class="namespace">Mips::</span><a class="enum" href="MCTargetDesc/MipsBaseInfo.h.html#llvm::Mips::OperandType::OPERAND_CHERI_GPR_OR_DDC" title='llvm::Mips::OperandType::OPERAND_CHERI_GPR_OR_DDC' data-ref="llvm::Mips::OperandType::OPERAND_CHERI_GPR_OR_DDC">OPERAND_CHERI_GPR_OR_DDC</a>) {</td></tr>
<tr><th id="183">183</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Cannot replace use of NULL register for operand &quot; &quot;where 0 encodes $ddc: &quot;; MO.dump(); dbgs() &lt;&lt; &quot; in &quot;; MI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cannot replace use of NULL register for operand "</q></td></tr>
<tr><th id="184">184</th><td>                             <q>"where 0 encodes $ddc: "</q>;</td></tr>
<tr><th id="185">185</th><td>                   <a class="local col2 ref" href="#22MO" title='MO' data-ref="22MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q>; <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="186">186</th><td>      } <b>else</b> {</td></tr>
<tr><th id="187">187</th><td><u>#<span data-ppcond="187">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="188">188</th><td>        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Found OPERAND of unknown type "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> (<em>int</em>)<a class="local col5 ref" href="#25OperandType" title='OperandType' data-ref="25OperandType">OperandType</a></td></tr>
<tr><th id="189">189</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" while attempting to replace uses of NULL\n"</q>;</td></tr>
<tr><th id="190">190</th><td>        <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="191">191</th><td><u>#<span data-ppcond="187">endif</span></u></td></tr>
<tr><th id="192">192</th><td>      }</td></tr>
<tr><th id="193">193</th><td>      <b>continue</b>;</td></tr>
<tr><th id="194">194</th><td>    }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    MO.setReg(NullReg);</td></tr>
<tr><th id="197">197</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Was able to replace use of NULL register:&quot;; MI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Was able to replace use of NULL register:"</q>;</td></tr>
<tr><th id="198">198</th><td>               <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <i>// If there are no more uses of the NULL vreg after this pass we can delete it</i></td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (<a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col3 ref" href="#13SrcReg" title='SrcReg' data-ref="13SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="203">203</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Was able to remove all uses of GetNull instruction: &quot;; GetNullMI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Was able to remove all uses of GetNull instruction: "</q>;</td></tr>
<tr><th id="204">204</th><td>               <a class="local col2 ref" href="#12GetNullMI" title='GetNullMI' data-ref="12GetNullMI">GetNullMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZN4llvm18MipsSEDAGToDAGISel22replaceUsesWithZeroRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::MipsSEDAGToDAGISel::replaceUsesWithZeroReg' data-ref="_ZN4llvm18MipsSEDAGToDAGISel22replaceUsesWithZeroRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE">replaceUsesWithZeroReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="26MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="26MRI">MRI</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp; <dfn class="local col7 decl" id="27MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="27MI">MI</dfn>) {</td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28DstReg" title='DstReg' data-type='unsigned int' data-ref="28DstReg">DstReg</dfn> = <var>0</var>, <dfn class="local col9 decl" id="29ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="29ZeroReg">ZeroReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i>// Check if MI is "addiu $dst, $zero, 0" or "daddiu $dst, $zero, 0".</i></td></tr>
<tr><th id="216">216</th><td>  <b>if</b> ((MI.getOpcode() == Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span>) &amp;&amp;</td></tr>
<tr><th id="217">217</th><td>      (MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>) &amp;&amp;</td></tr>
<tr><th id="218">218</th><td>      (MI.getOperand(<var>2</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="219">219</th><td>      (MI.getOperand(<var>2</var>).getImm() == <var>0</var>)) {</td></tr>
<tr><th id="220">220</th><td>    <a class="local col8 ref" href="#28DstReg" title='DstReg' data-ref="28DstReg">DstReg</a> = <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="221">221</th><td>    ZeroReg = Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="222">222</th><td>  } <b>else</b> <b>if</b> ((MI.getOpcode() == Mips::<span class='error' title="no member named &apos;DADDiu&apos; in namespace &apos;llvm::Mips&apos;">DADDiu</span>) &amp;&amp;</td></tr>
<tr><th id="223">223</th><td>             (MI.getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>) &amp;&amp;</td></tr>
<tr><th id="224">224</th><td>             (MI.getOperand(<var>2</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="225">225</th><td>             (MI.getOperand(<var>2</var>).getImm() == <var>0</var>)) {</td></tr>
<tr><th id="226">226</th><td>    <a class="local col8 ref" href="#28DstReg" title='DstReg' data-ref="28DstReg">DstReg</a> = <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="227">227</th><td>    ZeroReg = Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>;</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (!<a class="local col8 ref" href="#28DstReg" title='DstReg' data-ref="28DstReg">DstReg</a>) {</td></tr>
<tr><th id="231">231</th><td>    <i>// Not using MIPS zero reg, try to replace CHERI NULL reg as well</i></td></tr>
<tr><th id="232">232</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::MipsSEDAGToDAGISel::replaceUsesWithCheriNullReg' data-ref="_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE">replaceUsesWithCheriNullReg</a>(<a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>, <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>);</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i>// Replace uses with ZeroReg.</i></td></tr>
<tr><th id="236">236</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col0 decl" id="30U" title='U' data-type='MachineRegisterInfo::use_iterator' data-ref="30U">U</dfn> = <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col8 ref" href="#28DstReg" title='DstReg' data-ref="28DstReg">DstReg</a>),</td></tr>
<tr><th id="237">237</th><td>       <dfn class="local col1 decl" id="31E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="31E">E</dfn> = <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); <a class="local col0 ref" href="#30U" title='U' data-ref="30U">U</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#31E" title='E' data-ref="31E">E</a>;) {</td></tr>
<tr><th id="238">238</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="32MO">MO</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col0 ref" href="#30U" title='U' data-ref="30U">U</a>;</td></tr>
<tr><th id="239">239</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33OpNo" title='OpNo' data-type='unsigned int' data-ref="33OpNo">OpNo</dfn> = <a class="local col0 ref" href="#30U" title='U' data-ref="30U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="240">240</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="34MI" title='MI' data-type='llvm::MachineInstr *' data-ref="34MI">MI</dfn> = <a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="241">241</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#30U" title='U' data-ref="30U">U</a>;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>    <i>// CSetPCCOffset is not allowed to have a zero register operand</i></td></tr>
<tr><th id="244">244</th><td>    <b>if</b> (MI-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;CSetPCCOffset&apos; in namespace &apos;llvm::Mips&apos;">CSetPCCOffset</span>)</td></tr>
<tr><th id="245">245</th><td>      <b>continue</b>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <i>// Do not replace if it is a phi's operand or is tied to def operand.</i></td></tr>
<tr><th id="248">248</th><td>    <b>if</b> (<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col3 ref" href="#33OpNo" title='OpNo' data-ref="33OpNo">OpNo</a>) || <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>())</td></tr>
<tr><th id="249">249</th><td>      <b>continue</b>;</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>    <i>// Also, we have to check that the register class of the operand</i></td></tr>
<tr><th id="252">252</th><td><i>    // contains the zero register.</i></td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (!<a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col9 ref" href="#29ZeroReg" title='ZeroReg' data-ref="29ZeroReg">ZeroReg</a>))</td></tr>
<tr><th id="254">254</th><td>      <b>continue</b>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col9 ref" href="#29ZeroReg" title='ZeroReg' data-ref="29ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <b>if</b> (<a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col8 ref" href="#28DstReg" title='DstReg' data-ref="28DstReg">DstReg</a>)) {</td></tr>
<tr><th id="260">260</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;mips-isel&quot;)) { dbgs() &lt;&lt; &quot;Was able to remove all uses of get zero instruction: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="261">261</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Was able to remove all uses of get zero instruction: "</q>;</td></tr>
<tr><th id="262">262</th><td>        <a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <b>false</b>; <i>// TODO: return true and fix all the test cases;</i></td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="267">267</th><td>}</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><em>void</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZN4llvm18MipsSEDAGToDAGISel24processFunctionAfterISelERNS_15MachineFunctionE" title='llvm::MipsSEDAGToDAGISel::processFunctionAfterISel' data-ref="_ZN4llvm18MipsSEDAGToDAGISel24processFunctionAfterISelERNS_15MachineFunctionE">processFunctionAfterISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn>) {</td></tr>
<tr><th id="270">270</th><td>  <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;()-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZN4llvm16MipsFunctionInfo17initGlobalBaseRegEv" title='llvm::MipsFunctionInfo::initGlobalBaseReg' data-ref="_ZN4llvm16MipsFunctionInfo17initGlobalBaseRegEv">initGlobalBaseReg</a>();</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="36MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="36MRI">MRI</dfn> = &amp;<a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="37DeadNullInsts" title='DeadNullInsts' data-type='llvm::SmallVector&lt;MachineInstr *, 8&gt;' data-ref="37DeadNullInsts">DeadNullInsts</dfn>;</td></tr>
<tr><th id="275">275</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn>: <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>) {</td></tr>
<tr><th id="276">276</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>: <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>) {</td></tr>
<tr><th id="277">277</th><td>      <b>switch</b> (MI.getOpcode()) {</td></tr>
<tr><th id="278">278</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;RDDSP&apos; in namespace &apos;llvm::Mips&apos;">RDDSP</span>:</td></tr>
<tr><th id="279">279</th><td>        addDSPCtrlRegOperands(<b>false</b>, MI, MF);</td></tr>
<tr><th id="280">280</th><td>        <b>break</b>;</td></tr>
<tr><th id="281">281</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;WRDSP&apos; in namespace &apos;llvm::Mips&apos;">WRDSP</span>:</td></tr>
<tr><th id="282">282</th><td>        addDSPCtrlRegOperands(<b>true</b>, MI, MF);</td></tr>
<tr><th id="283">283</th><td>        <b>break</b>;</td></tr>
<tr><th id="284">284</th><td>      <b>case</b> <span class='error' title="no member named &apos;BuildPairF64_64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;MipsISD::BuildPairF64&apos;?">Mips</span>::BuildPairF64_64:</td></tr>
<tr><th id="285">285</th><td>      <b>case</b> <span class='error' title="no member named &apos;ExtractElementF64_64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;MipsISD::ExtractElementF64&apos;?">Mips</span>::ExtractElementF64_64:</td></tr>
<tr><th id="286">286</th><td>        <b>if</b> (!Subtarget-&gt;useOddSPReg()) {</td></tr>
<tr><th id="287">287</th><td>          MI.addOperand(MachineOperand::CreateReg(Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="288">288</th><td>          <b>break</b>;</td></tr>
<tr><th id="289">289</th><td>        }</td></tr>
<tr><th id="290">290</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="291">291</th><td>      <b>case</b> <span class='error' title="no member named &apos;BuildPairF64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;MipsISD::BuildPairF64&apos;?"><span class='error' title="duplicate case value &apos;BuildPairF64&apos;">Mips</span></span>::BuildPairF64:</td></tr>
<tr><th id="292">292</th><td>      <b>case</b> <span class='error' title="no member named &apos;ExtractElementF64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;MipsISD::ExtractElementF64&apos;?"><span class='error' title="duplicate case value &apos;ExtractElementF64&apos;">Mips</span></span>::ExtractElementF64:</td></tr>
<tr><th id="293">293</th><td>        <b>if</b> (Subtarget-&gt;isABI_FPXX() &amp;&amp; !Subtarget-&gt;hasMTHC1())</td></tr>
<tr><th id="294">294</th><td>          MI.addOperand(MachineOperand::CreateReg(Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="295">295</th><td>        <b>break</b>;</td></tr>
<tr><th id="296">296</th><td>      <b>default</b>:</td></tr>
<tr><th id="297">297</th><td>        <b>if</b> (replaceUsesWithZeroReg(MRI, MI))</td></tr>
<tr><th id="298">298</th><td>          DeadNullInsts.push_back(&amp;MI);</td></tr>
<tr><th id="299">299</th><td>      }</td></tr>
<tr><th id="300">300</th><td>    }</td></tr>
<tr><th id="301">301</th><td>  }</td></tr>
<tr><th id="302">302</th><td>  <i>// TODO: it seems to me like there should be a pass that removes dead instrs?</i></td></tr>
<tr><th id="303">303</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr *' data-ref="40MI">MI</dfn> : <a class="local col7 ref" href="#37DeadNullInsts" title='DeadNullInsts' data-ref="37DeadNullInsts">DeadNullInsts</a>)</td></tr>
<tr><th id="304">304</th><td>    <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><em>void</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel10selectAddEEPNS_6SDNodeERKNS_5SDLocE" title='llvm::MipsSEDAGToDAGISel::selectAddE' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel10selectAddEEPNS_6SDNodeERKNS_5SDLocE">selectAddE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="41Node" title='Node' data-type='llvm::SDNode *' data-ref="41Node">Node</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="42DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="42DL">DL</dfn>) <em>const</em> {</td></tr>
<tr><th id="308">308</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="43InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="43InFlag">InFlag</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#41Node" title='Node' data-ref="41Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="309">309</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44Opc" title='Opc' data-type='unsigned int' data-ref="44Opc">Opc</dfn> = <a class="local col3 ref" href="#43InFlag" title='InFlag' data-ref="43InFlag">InFlag</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="310">310</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="45LHS" title='LHS' data-type='llvm::SDValue' data-ref="45LHS">LHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#41Node" title='Node' data-ref="41Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <dfn class="local col6 decl" id="46RHS" title='RHS' data-type='llvm::SDValue' data-ref="46RHS">RHS</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#41Node" title='Node' data-ref="41Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="311">311</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="47VT" title='VT' data-type='llvm::EVT' data-ref="47VT">VT</dfn> = <a class="local col5 ref" href="#45LHS" title='LHS' data-ref="45LHS">LHS</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i>// In the base case, we can rely on the carry bit from the addsc</i></td></tr>
<tr><th id="314">314</th><td><i>  // instruction.</i></td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (<a class="local col4 ref" href="#44Opc" title='Opc' data-ref="44Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDC" title='llvm::ISD::NodeType::ADDC' data-ref="llvm::ISD::NodeType::ADDC">ADDC</a>) {</td></tr>
<tr><th id="316">316</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="48Ops" title='Ops' data-type='llvm::SDValue [3]' data-ref="48Ops">Ops</dfn>[<var>3</var>] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#45LHS" title='LHS' data-ref="45LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#46RHS" title='RHS' data-ref="46RHS">RHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#43InFlag" title='InFlag' data-ref="43InFlag">InFlag</a>};</td></tr>
<tr><th id="317">317</th><td>    CurDAG-&gt;SelectNodeTo(Node, Mips::<span class='error' title="no member named &apos;ADDWC&apos; in namespace &apos;llvm::Mips&apos;">ADDWC</span>, VT, MVT::Glue, Ops);</td></tr>
<tr><th id="318">318</th><td>    <b>return</b>;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Opc == ISD::ADDE &amp;&amp; &quot;ISD::ADDE not in a chain of ADDE nodes!&quot;) ? void (0) : __assert_fail (&quot;Opc == ISD::ADDE &amp;&amp; \&quot;ISD::ADDE not in a chain of ADDE nodes!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#44Opc" title='Opc' data-ref="44Opc">Opc</a> == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDE" title='llvm::ISD::NodeType::ADDE' data-ref="llvm::ISD::NodeType::ADDE">ADDE</a> &amp;&amp; <q>"ISD::ADDE not in a chain of ADDE nodes!"</q>);</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i>// The more complex case is when there is a chain of ISD::ADDE nodes like:</i></td></tr>
<tr><th id="324">324</th><td><i>  // (adde (adde (adde (addc a b) c) d) e).</i></td></tr>
<tr><th id="325">325</th><td><i>  //</i></td></tr>
<tr><th id="326">326</th><td><i>  // The addwc instruction does not write to the carry bit, instead it writes</i></td></tr>
<tr><th id="327">327</th><td><i>  // to bit 20 of the dsp control register. To match this series of nodes, each</i></td></tr>
<tr><th id="328">328</th><td><i>  // intermediate adde node must be expanded to write the carry bit before the</i></td></tr>
<tr><th id="329">329</th><td><i>  // addition.</i></td></tr>
<tr><th id="330">330</th><td><i></i></td></tr>
<tr><th id="331">331</th><td><i>  // Start by reading the overflow field for addsc and moving the value to the</i></td></tr>
<tr><th id="332">332</th><td><i>  // carry field. The usage of 1 here with MipsISD::RDDSP / Mips::WRDSP</i></td></tr>
<tr><th id="333">333</th><td><i>  // corresponds to reading/writing the entire control register to/from a GPR.</i></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="49CstOne" title='CstOne' data-type='llvm::SDValue' data-ref="49CstOne">CstOne</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>1</var>, <a class="local col2 ref" href="#42DL" title='DL' data-ref="42DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="50OuFlag" title='OuFlag' data-type='llvm::SDValue' data-ref="50OuFlag">OuFlag</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>20</var>, <a class="local col2 ref" href="#42DL" title='DL' data-ref="42DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="51DSPCtrlField" title='DSPCtrlField' data-type='llvm::SDNode *' data-ref="51DSPCtrlField">DSPCtrlField</dfn> =</td></tr>
<tr><th id="340">340</th><td>      CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;RDDSP&apos; in namespace &apos;llvm::Mips&apos;">RDDSP</span>, DL, MVT::i32, MVT::Glue, CstOne, InFlag);</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="52Carry" title='Carry' data-type='llvm::SDNode *' data-ref="52Carry">Carry</dfn> = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="343">343</th><td>      Mips::<span class='error' title="no member named &apos;EXT&apos; in namespace &apos;llvm::Mips&apos;">EXT</span>, DL, MVT::i32, SDValue(DSPCtrlField, <var>0</var>), OuFlag, CstOne);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="53Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="53Ops">Ops</dfn>[<var>4</var>] = {SDValue(DSPCtrlField, <var>0</var>),</td></tr>
<tr><th id="346">346</th><td>                    CurDAG-&gt;getTargetConstant(<var>6</var>, DL, MVT::i32), CstOne,</td></tr>
<tr><th id="347">347</th><td>                    SDValue(Carry, <var>0</var>)};</td></tr>
<tr><th id="348">348</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="54DSPCFWithCarry" title='DSPCFWithCarry' data-type='llvm::SDNode *' data-ref="54DSPCFWithCarry">DSPCFWithCarry</dfn> = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;INS&apos; in namespace &apos;llvm::Mips&apos;">INS</span>, DL, MVT::i32, Ops);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <i>// My reading of the MIPS DSP 3.01 specification isn't as clear as I</i></td></tr>
<tr><th id="351">351</th><td><i>  // would like about whether bit 20 always gets overwritten by addwc.</i></td></tr>
<tr><th id="352">352</th><td><i>  // Hence take an extremely conservative view and presume it's sticky. We</i></td></tr>
<tr><th id="353">353</th><td><i>  // therefore need to clear it.</i></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="55Zero" title='Zero' data-type='llvm::SDValue' data-ref="55Zero">Zero</dfn> = CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, MVT::i32);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="56InsOps" title='InsOps' data-type='llvm::SDValue [4]' data-ref="56InsOps">InsOps</dfn>[<var>4</var>] = {Zero, OuFlag, CstOne, SDValue(DSPCFWithCarry, <var>0</var>)};</td></tr>
<tr><th id="358">358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="57DSPCtrlFinal" title='DSPCtrlFinal' data-type='llvm::SDNode *' data-ref="57DSPCtrlFinal">DSPCtrlFinal</dfn> = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;INS&apos; in namespace &apos;llvm::Mips&apos;">INS</span>, DL, MVT::i32, InsOps);</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="58WrDSP" title='WrDSP' data-type='llvm::SDNode *' data-ref="58WrDSP">WrDSP</dfn> = CurDAG-&gt;getMachineNode(<span class='error' title="no member named &apos;WRDSP&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;WrDSP&apos;?">Mips</span>::WRDSP, DL, MVT::Glue,</td></tr>
<tr><th id="361">361</th><td>                                         SDValue(DSPCtrlFinal, <var>0</var>), CstOne);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="59Operands" title='Operands' data-type='llvm::SDValue [3]' data-ref="59Operands">Operands</dfn>[<var>3</var>] = {<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#45LHS" title='LHS' data-ref="45LHS">LHS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#46RHS" title='RHS' data-ref="46RHS">RHS</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#58WrDSP" title='WrDSP' data-ref="58WrDSP">WrDSP</a>, <var>0</var>)};</td></tr>
<tr><th id="364">364</th><td>  CurDAG-&gt;SelectNodeTo(Node, Mips::<span class='error' title="no member named &apos;ADDWC&apos; in namespace &apos;llvm::Mips&apos;">ADDWC</span>, VT, MVT::Glue, Operands);</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i class="doc">/// Match frameindex</i></td></tr>
<tr><th id="368">368</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="60Addr" title='Addr' data-type='llvm::SDValue' data-ref="60Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="61Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="61Base">Base</dfn>,</td></tr>
<tr><th id="369">369</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="62Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="62Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a> *<dfn class="local col3 decl" id="63FIN" title='FIN' data-type='llvm::FrameIndexSDNode *' data-ref="63FIN"><a class="local col3 ref" href="#63FIN" title='FIN' data-ref="63FIN">FIN</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#60Addr" title='Addr' data-ref="60Addr">Addr</a></span>)) {</td></tr>
<tr><th id="371">371</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="64ValTy" title='ValTy' data-type='llvm::EVT' data-ref="64ValTy">ValTy</dfn> = <a class="local col0 ref" href="#60Addr" title='Addr' data-ref="60Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>    <a class="local col1 ref" href="#61Base" title='Base' data-ref="61Base">Base</a>   <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col3 ref" href="#63FIN" title='FIN' data-ref="63FIN">FIN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#64ValTy" title='ValTy' data-ref="64ValTy">ValTy</a>);</td></tr>
<tr><th id="374">374</th><td>    <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb" title='llvm::SelectionDAG::getIntPtrConstant' data-ref="_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb">getIntPtrConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#60Addr" title='Addr' data-ref="60Addr">Addr</a>), <b>true</b>);</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>}</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel12selectAddrFIENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectAddrFI' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectAddrFIENS_7SDValueERS1_">selectAddrFI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="65Addr" title='Addr' data-type='llvm::SDValue' data-ref="65Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="66Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="66Base">Base</dfn>) <em>const</em> {</td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a> *<dfn class="local col7 decl" id="67FIN" title='FIN' data-type='llvm::FrameIndexSDNode *' data-ref="67FIN"><a class="local col7 ref" href="#67FIN" title='FIN' data-ref="67FIN">FIN</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<span class='refarg'><a class="local col5 ref" href="#65Addr" title='Addr' data-ref="65Addr">Addr</a></span>)) {</td></tr>
<tr><th id="382">382</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="68ValTy" title='ValTy' data-type='llvm::EVT' data-ref="68ValTy">ValTy</dfn> = <a class="local col5 ref" href="#65Addr" title='Addr' data-ref="65Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <a class="local col6 ref" href="#66Base" title='Base' data-ref="66Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col7 ref" href="#67FIN" title='FIN' data-ref="67FIN">FIN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#68ValTy" title='ValTy' data-ref="68ValTy">ValTy</a>);</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i class="doc">/// Match frameindex+offset and frameindex|offset</i></td></tr>
<tr><th id="391">391</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</dfn>(</td></tr>
<tr><th id="392">392</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="69Addr" title='Addr' data-type='llvm::SDValue' data-ref="69Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="70Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="70Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="71Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="71Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72OffsetBits" title='OffsetBits' data-type='unsigned int' data-ref="72OffsetBits">OffsetBits</dfn>,</td></tr>
<tr><th id="393">393</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="73ShiftAmount" title='ShiftAmount' data-type='unsigned int' data-ref="73ShiftAmount">ShiftAmount</dfn> = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE" title='llvm::SelectionDAG::isBaseWithConstantOffset' data-ref="_ZNK4llvm12SelectionDAG24isBaseWithConstantOffsetENS_7SDValueE">isBaseWithConstantOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#69Addr" title='Addr' data-ref="69Addr">Addr</a>)) {</td></tr>
<tr><th id="395">395</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="74CN" title='CN' data-type='llvm::ConstantSDNode *' data-ref="74CN">CN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#69Addr" title='Addr' data-ref="69Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="local col2 ref" href="#72OffsetBits" title='OffsetBits' data-ref="72OffsetBits">OffsetBits</a> + <a class="local col3 ref" href="#73ShiftAmount" title='ShiftAmount' data-ref="73ShiftAmount">ShiftAmount</a>, <a class="local col4 ref" href="#74CN" title='CN' data-ref="74CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>())) {</td></tr>
<tr><th id="397">397</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="75ValTy" title='ValTy' data-type='llvm::EVT' data-ref="75ValTy">ValTy</dfn> = <a class="local col9 ref" href="#69Addr" title='Addr' data-ref="69Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>      <i>// If the first operand is a FI, get the TargetFI Node</i></td></tr>
<tr><th id="400">400</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a> *<dfn class="local col6 decl" id="76FIN" title='FIN' data-type='llvm::FrameIndexSDNode *' data-ref="76FIN"><a class="local col6 ref" href="#76FIN" title='FIN' data-ref="76FIN">FIN</a></dfn> =</td></tr>
<tr><th id="401">401</th><td>              <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<a class="local col9 ref" href="#69Addr" title='Addr' data-ref="69Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>)))</td></tr>
<tr><th id="402">402</th><td>        <a class="local col0 ref" href="#70Base" title='Base' data-ref="70Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE" title='llvm::SelectionDAG::getTargetFrameIndex' data-ref="_ZN4llvm12SelectionDAG19getTargetFrameIndexEiNS_3EVTE">getTargetFrameIndex</a>(<a class="local col6 ref" href="#76FIN" title='FIN' data-ref="76FIN">FIN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16FrameIndexSDNode8getIndexEv" title='llvm::FrameIndexSDNode::getIndex' data-ref="_ZNK4llvm16FrameIndexSDNode8getIndexEv">getIndex</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#75ValTy" title='ValTy' data-ref="75ValTy">ValTy</a>);</td></tr>
<tr><th id="403">403</th><td>      <b>else</b> {</td></tr>
<tr><th id="404">404</th><td>        <a class="local col0 ref" href="#70Base" title='Base' data-ref="70Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col9 ref" href="#69Addr" title='Addr' data-ref="69Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="405">405</th><td>        <i>// If base is a FI, additional offset calculation is done in</i></td></tr>
<tr><th id="406">406</th><td><i>        // eliminateFrameIndex, otherwise we need to check the alignment</i></td></tr>
<tr><th id="407">407</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17OffsetToAlignmentEmm" title='llvm::OffsetToAlignment' data-ref="_ZN4llvm17OffsetToAlignmentEmm">OffsetToAlignment</a>(<a class="local col4 ref" href="#74CN" title='CN' data-ref="74CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>(), <var>1ull</var> &lt;&lt; <a class="local col3 ref" href="#73ShiftAmount" title='ShiftAmount' data-ref="73ShiftAmount">ShiftAmount</a>) != <var>0</var>)</td></tr>
<tr><th id="408">408</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="409">409</th><td>      }</td></tr>
<tr><th id="410">410</th><td>      <a class="local col1 ref" href="#71Offset" title='Offset' data-ref="71Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb" title='llvm::SelectionDAG::getIntPtrConstant' data-ref="_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb">getIntPtrConstant</a>(<a class="local col4 ref" href="#74CN" title='CN' data-ref="74CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>(), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#69Addr" title='Addr' data-ref="69Addr">Addr</a>), <b>true</b>);</td></tr>
<tr><th id="411">411</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="412">412</th><td>    }</td></tr>
<tr><th id="413">413</th><td>  }</td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i class="doc">/// ComplexPattern used on MipsInstrInfo</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">/// Used on Mips Load/Store instructions</i></td></tr>
<tr><th id="419">419</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_">selectAddrRegImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="77Addr" title='Addr' data-type='llvm::SDValue' data-ref="77Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="78Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="78Base">Base</dfn>,</td></tr>
<tr><th id="420">420</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="79Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="79Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="421">421</th><td>  <i>// if Address is FI, get the TargetFrameIndex.</i></td></tr>
<tr><th id="422">422</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>, <span class='refarg'><a class="local col8 ref" href="#78Base" title='Base' data-ref="78Base">Base</a></span>, <span class='refarg'><a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a></span>))</td></tr>
<tr><th id="423">423</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i>// on PIC code Load GA</i></td></tr>
<tr><th id="426">426</th><td>  <b>if</b> (<a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Wrapper" title='llvm::MipsISD::NodeType::Wrapper' data-ref="llvm::MipsISD::NodeType::Wrapper">Wrapper</a>) {</td></tr>
<tr><th id="427">427</th><td>    <a class="local col8 ref" href="#78Base" title='Base' data-ref="78Base">Base</a>   <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="428">428</th><td>    <a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TM" title='llvm::SelectionDAGISel::TM' data-ref="llvm::SelectionDAGISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="433">433</th><td>    <b>if</b> ((<a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetExternalSymbol" title='llvm::ISD::NodeType::TargetExternalSymbol' data-ref="llvm::ISD::NodeType::TargetExternalSymbol">TargetExternalSymbol</a> ||</td></tr>
<tr><th id="434">434</th><td>        <a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TargetGlobalAddress" title='llvm::ISD::NodeType::TargetGlobalAddress' data-ref="llvm::ISD::NodeType::TargetGlobalAddress">TargetGlobalAddress</a>))</td></tr>
<tr><th id="435">435</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i>// Addresses of the form FI+const or FI|const</i></td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>, <span class='refarg'><a class="local col8 ref" href="#78Base" title='Base' data-ref="78Base">Base</a></span>, <span class='refarg'><a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a></span>, <var>16</var>))</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i>// Operand is a result from an ADD.</i></td></tr>
<tr><th id="443">443</th><td>  <b>if</b> (<a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>) {</td></tr>
<tr><th id="444">444</th><td>    <i>// When loading from constant pools, load the lower address part in</i></td></tr>
<tr><th id="445">445</th><td><i>    // the instruction itself. Example, instead of:</i></td></tr>
<tr><th id="446">446</th><td><i>    //  lui $2, %hi($CPI1_0)</i></td></tr>
<tr><th id="447">447</th><td><i>    //  addiu $2, $2, %lo($CPI1_0)</i></td></tr>
<tr><th id="448">448</th><td><i>    //  lwc1 $f0, 0($2)</i></td></tr>
<tr><th id="449">449</th><td><i>    // Generate:</i></td></tr>
<tr><th id="450">450</th><td><i>    //  lui $2, %hi($CPI1_0)</i></td></tr>
<tr><th id="451">451</th><td><i>    //  lwc1 $f0, %lo($CPI1_0)($2)</i></td></tr>
<tr><th id="452">452</th><td>    <b>if</b> (<a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Lo" title='llvm::MipsISD::NodeType::Lo' data-ref="llvm::MipsISD::NodeType::Lo">Lo</a> ||</td></tr>
<tr><th id="453">453</th><td>        <a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::GPRel" title='llvm::MipsISD::NodeType::GPRel' data-ref="llvm::MipsISD::NodeType::GPRel">GPRel</a>) {</td></tr>
<tr><th id="454">454</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="80Opnd0" title='Opnd0' data-type='llvm::SDValue' data-ref="80Opnd0">Opnd0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="455">455</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantPoolSDNode" title='llvm::ConstantPoolSDNode' data-ref="llvm::ConstantPoolSDNode">ConstantPoolSDNode</a>&gt;(<a class="local col0 ref" href="#80Opnd0" title='Opnd0' data-ref="80Opnd0">Opnd0</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a>&gt;(<a class="local col0 ref" href="#80Opnd0" title='Opnd0' data-ref="80Opnd0">Opnd0</a>) ||</td></tr>
<tr><th id="456">456</th><td>          <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::JumpTableSDNode" title='llvm::JumpTableSDNode' data-ref="llvm::JumpTableSDNode">JumpTableSDNode</a>&gt;(<a class="local col0 ref" href="#80Opnd0" title='Opnd0' data-ref="80Opnd0">Opnd0</a>)) {</td></tr>
<tr><th id="457">457</th><td>        <a class="local col8 ref" href="#78Base" title='Base' data-ref="78Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#77Addr" title='Addr' data-ref="77Addr">Addr</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="458">458</th><td>        <a class="local col9 ref" href="#79Offset" title='Offset' data-ref="79Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#80Opnd0" title='Opnd0' data-ref="80Opnd0">Opnd0</a>;</td></tr>
<tr><th id="459">459</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="460">460</th><td>      }</td></tr>
<tr><th id="461">461</th><td>    }</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td>}</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i class="doc">/// ComplexPattern used on MipsInstrInfo</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">/// Used on Mips Load/Store instructions</i></td></tr>
<tr><th id="469">469</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="81Addr" title='Addr' data-type='llvm::SDValue' data-ref="81Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="82Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="82Base">Base</dfn>,</td></tr>
<tr><th id="470">470</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="83Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="83Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="471">471</th><td>  <a class="local col2 ref" href="#82Base" title='Base' data-ref="82Base">Base</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col1 ref" href="#81Addr" title='Addr' data-ref="81Addr">Addr</a>;</td></tr>
<tr><th id="472">472</th><td>  <a class="local col3 ref" href="#83Offset" title='Offset' data-ref="83Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb" title='llvm::SelectionDAG::getIntPtrConstant' data-ref="_ZN4llvm12SelectionDAG17getIntPtrConstantEmRKNS_5SDLocEb">getIntPtrConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#81Addr" title='Addr' data-ref="81Addr">Addr</a>), <b>true</b>);</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel13selectIntAddrENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel13selectIntAddrENS_7SDValueERS1_S2_">selectIntAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="84Addr" title='Addr' data-type='llvm::SDValue' data-ref="84Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="85Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="85Base">Base</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="86Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="86Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="478">478</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_">selectAddrRegImm</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#84Addr" title='Addr' data-ref="84Addr">Addr</a>, <span class='refarg'><a class="local col5 ref" href="#85Base" title='Base' data-ref="85Base">Base</a></span>, <span class='refarg'><a class="local col6 ref" href="#86Offset" title='Offset' data-ref="86Offset">Offset</a></span>) ||</td></tr>
<tr><th id="479">479</th><td>    <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#84Addr" title='Addr' data-ref="84Addr">Addr</a>, <span class='refarg'><a class="local col5 ref" href="#85Base" title='Base' data-ref="85Base">Base</a></span>, <span class='refarg'><a class="local col6 ref" href="#86Offset" title='Offset' data-ref="86Offset">Offset</a></span>);</td></tr>
<tr><th id="480">480</th><td>}</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm9' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_">selectAddrRegImm9</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="87Addr" title='Addr' data-type='llvm::SDValue' data-ref="87Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="88Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="88Base">Base</dfn>,</td></tr>
<tr><th id="483">483</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="89Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="89Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#87Addr" title='Addr' data-ref="87Addr">Addr</a>, <span class='refarg'><a class="local col8 ref" href="#88Base" title='Base' data-ref="88Base">Base</a></span>, <span class='refarg'><a class="local col9 ref" href="#89Offset" title='Offset' data-ref="89Offset">Offset</a></span>))</td></tr>
<tr><th id="485">485</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#87Addr" title='Addr' data-ref="87Addr">Addr</a>, <span class='refarg'><a class="local col8 ref" href="#88Base" title='Base' data-ref="88Base">Base</a></span>, <span class='refarg'><a class="local col9 ref" href="#89Offset" title='Offset' data-ref="89Offset">Offset</a></span>, <var>9</var>))</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i class="doc">/// Used on microMIPS LWC2, LDC2, SWC2 and SDC2 instructions (11-bit offset)</i></td></tr>
<tr><th id="494">494</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm11ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm11' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm11ENS_7SDValueERS1_S2_">selectAddrRegImm11</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="90Addr" title='Addr' data-type='llvm::SDValue' data-ref="90Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="91Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="91Base">Base</dfn>,</td></tr>
<tr><th id="495">495</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="92Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="92Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#90Addr" title='Addr' data-ref="90Addr">Addr</a>, <span class='refarg'><a class="local col1 ref" href="#91Base" title='Base' data-ref="91Base">Base</a></span>, <span class='refarg'><a class="local col2 ref" href="#92Offset" title='Offset' data-ref="92Offset">Offset</a></span>))</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#90Addr" title='Addr' data-ref="90Addr">Addr</a>, <span class='refarg'><a class="local col1 ref" href="#91Base" title='Base' data-ref="91Base">Base</a></span>, <span class='refarg'><a class="local col2 ref" href="#92Offset" title='Offset' data-ref="92Offset">Offset</a></span>, <var>11</var>))</td></tr>
<tr><th id="500">500</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i class="doc">/// Used on microMIPS Load/Store unaligned instructions (12-bit offset)</i></td></tr>
<tr><th id="506">506</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm12' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_">selectAddrRegImm12</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="93Addr" title='Addr' data-type='llvm::SDValue' data-ref="93Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="94Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="94Base">Base</dfn>,</td></tr>
<tr><th id="507">507</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="95Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="95Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="508">508</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#93Addr" title='Addr' data-ref="93Addr">Addr</a>, <span class='refarg'><a class="local col4 ref" href="#94Base" title='Base' data-ref="94Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#95Offset" title='Offset' data-ref="95Offset">Offset</a></span>))</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#93Addr" title='Addr' data-ref="93Addr">Addr</a>, <span class='refarg'><a class="local col4 ref" href="#94Base" title='Base' data-ref="94Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#95Offset" title='Offset' data-ref="95Offset">Offset</a></span>, <var>12</var>))</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>}</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm16' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_">selectAddrRegImm16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="96Addr" title='Addr' data-type='llvm::SDValue' data-ref="96Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="97Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="97Base">Base</dfn>,</td></tr>
<tr><th id="518">518</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="98Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="98Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#96Addr" title='Addr' data-ref="96Addr">Addr</a>, <span class='refarg'><a class="local col7 ref" href="#97Base" title='Base' data-ref="97Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#98Offset" title='Offset' data-ref="98Offset">Offset</a></span>))</td></tr>
<tr><th id="520">520</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#96Addr" title='Addr' data-ref="96Addr">Addr</a>, <span class='refarg'><a class="local col7 ref" href="#97Base" title='Base' data-ref="97Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#98Offset" title='Offset' data-ref="98Offset">Offset</a></span>, <var>16</var>))</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="526">526</th><td>}</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr11MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr11MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr11MMENS_7SDValueERS1_S2_">selectIntAddr11MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="99Addr" title='Addr' data-type='llvm::SDValue' data-ref="99Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="100Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="100Base">Base</dfn>,</td></tr>
<tr><th id="529">529</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="101Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="101Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="530">530</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm11ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm11' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm11ENS_7SDValueERS1_S2_">selectAddrRegImm11</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#99Addr" title='Addr' data-ref="99Addr">Addr</a>, <span class='refarg'><a class="local col0 ref" href="#100Base" title='Base' data-ref="100Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#101Offset" title='Offset' data-ref="101Offset">Offset</a></span>) ||</td></tr>
<tr><th id="531">531</th><td>    <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#99Addr" title='Addr' data-ref="99Addr">Addr</a>, <span class='refarg'><a class="local col0 ref" href="#100Base" title='Base' data-ref="100Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#101Offset" title='Offset' data-ref="101Offset">Offset</a></span>);</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr12MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr12MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr12MMENS_7SDValueERS1_S2_">selectIntAddr12MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="102Addr" title='Addr' data-type='llvm::SDValue' data-ref="102Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="103Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="103Base">Base</dfn>,</td></tr>
<tr><th id="535">535</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="104Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="104Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="536">536</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm12' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_">selectAddrRegImm12</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#102Addr" title='Addr' data-ref="102Addr">Addr</a>, <span class='refarg'><a class="local col3 ref" href="#103Base" title='Base' data-ref="103Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#104Offset" title='Offset' data-ref="104Offset">Offset</a></span>) ||</td></tr>
<tr><th id="537">537</th><td>    <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#102Addr" title='Addr' data-ref="102Addr">Addr</a>, <span class='refarg'><a class="local col3 ref" href="#103Base" title='Base' data-ref="103Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#104Offset" title='Offset' data-ref="104Offset">Offset</a></span>);</td></tr>
<tr><th id="538">538</th><td>}</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr16MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr16MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr16MMENS_7SDValueERS1_S2_">selectIntAddr16MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="105Addr" title='Addr' data-type='llvm::SDValue' data-ref="105Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="106Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="106Base">Base</dfn>,</td></tr>
<tr><th id="541">541</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="107Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="107Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="542">542</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm16' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_">selectAddrRegImm16</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#105Addr" title='Addr' data-ref="105Addr">Addr</a>, <span class='refarg'><a class="local col6 ref" href="#106Base" title='Base' data-ref="106Base">Base</a></span>, <span class='refarg'><a class="local col7 ref" href="#107Offset" title='Offset' data-ref="107Offset">Offset</a></span>) ||</td></tr>
<tr><th id="543">543</th><td>    <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#105Addr" title='Addr' data-ref="105Addr">Addr</a>, <span class='refarg'><a class="local col6 ref" href="#106Base" title='Base' data-ref="106Base">Base</a></span>, <span class='refarg'><a class="local col7 ref" href="#107Offset" title='Offset' data-ref="107Offset">Offset</a></span>);</td></tr>
<tr><th id="544">544</th><td>}</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrLSL2MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrLSL2MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrLSL2MMENS_7SDValueERS1_S2_">selectIntAddrLSL2MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="108Addr" title='Addr' data-type='llvm::SDValue' data-ref="108Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="109Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="109Base">Base</dfn>,</td></tr>
<tr><th id="547">547</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="110Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="110Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#108Addr" title='Addr' data-ref="108Addr">Addr</a>, <span class='refarg'><a class="local col9 ref" href="#109Base" title='Base' data-ref="109Base">Base</a></span>, <span class='refarg'><a class="local col0 ref" href="#110Offset" title='Offset' data-ref="110Offset">Offset</a></span>, <var>7</var>)) {</td></tr>
<tr><th id="549">549</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::FrameIndexSDNode" title='llvm::FrameIndexSDNode' data-ref="llvm::FrameIndexSDNode">FrameIndexSDNode</a>&gt;(<a class="local col9 ref" href="#109Base" title='Base' data-ref="109Base">Base</a>))</td></tr>
<tr><th id="550">550</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="111CN" title='CN' data-type='llvm::ConstantSDNode *' data-ref="111CN"><a class="local col1 ref" href="#111CN" title='CN' data-ref="111CN">CN</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#110Offset" title='Offset' data-ref="110Offset">Offset</a></span>)) {</td></tr>
<tr><th id="553">553</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="112CnstOff" title='CnstOff' data-type='unsigned int' data-ref="112CnstOff">CnstOff</dfn> = <a class="local col1 ref" href="#111CN" title='CN' data-ref="111CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="554">554</th><td>      <b>return</b> (<a class="local col2 ref" href="#112CnstOff" title='CnstOff' data-ref="112CnstOff">CnstOff</a> == (<a class="local col2 ref" href="#112CnstOff" title='CnstOff' data-ref="112CnstOff">CnstOff</a> &amp; <var>0x3c</var>));</td></tr>
<tr><th id="555">555</th><td>    }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="558">558</th><td>  }</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>  <i>// For all other cases where "lw" would be selected, don't select "lw16"</i></td></tr>
<tr><th id="561">561</th><td><i>  // because it would result in additional instructions to prepare operands.</i></td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_">selectAddrRegImm</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#108Addr" title='Addr' data-ref="108Addr">Addr</a>, <span class='refarg'><a class="local col9 ref" href="#109Base" title='Base' data-ref="109Base">Base</a></span>, <span class='refarg'><a class="local col0 ref" href="#110Offset" title='Offset' data-ref="110Offset">Offset</a></span>))</td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#108Addr" title='Addr' data-ref="108Addr">Addr</a>, <span class='refarg'><a class="local col9 ref" href="#109Base" title='Base' data-ref="109Base">Base</a></span>, <span class='refarg'><a class="local col0 ref" href="#110Offset" title='Offset' data-ref="110Offset">Offset</a></span>);</td></tr>
<tr><th id="566">566</th><td>}</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrSImm10ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrSImm10ENS_7SDValueERS1_S2_">selectIntAddrSImm10</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="113Addr" title='Addr' data-type='llvm::SDValue' data-ref="113Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="114Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="114Base">Base</dfn>,</td></tr>
<tr><th id="569">569</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="115Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="115Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Addr" title='Addr' data-ref="113Addr">Addr</a>, <span class='refarg'><a class="local col4 ref" href="#114Base" title='Base' data-ref="114Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#115Offset" title='Offset' data-ref="115Offset">Offset</a></span>))</td></tr>
<tr><th id="572">572</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Addr" title='Addr' data-ref="113Addr">Addr</a>, <span class='refarg'><a class="local col4 ref" href="#114Base" title='Base' data-ref="114Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#115Offset" title='Offset' data-ref="115Offset">Offset</a></span>, <var>10</var>))</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#113Addr" title='Addr' data-ref="113Addr">Addr</a>, <span class='refarg'><a class="local col4 ref" href="#114Base" title='Base' data-ref="114Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#115Offset" title='Offset' data-ref="115Offset">Offset</a></span>);</td></tr>
<tr><th id="578">578</th><td>}</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl1ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10Lsl1' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl1ENS_7SDValueERS1_S2_">selectIntAddrSImm10Lsl1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="116Addr" title='Addr' data-type='llvm::SDValue' data-ref="116Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="117Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="117Base">Base</dfn>,</td></tr>
<tr><th id="581">581</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="118Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="118Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="582">582</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#116Addr" title='Addr' data-ref="116Addr">Addr</a>, <span class='refarg'><a class="local col7 ref" href="#117Base" title='Base' data-ref="117Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#118Offset" title='Offset' data-ref="118Offset">Offset</a></span>))</td></tr>
<tr><th id="583">583</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#116Addr" title='Addr' data-ref="116Addr">Addr</a>, <span class='refarg'><a class="local col7 ref" href="#117Base" title='Base' data-ref="117Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#118Offset" title='Offset' data-ref="118Offset">Offset</a></span>, <var>10</var>, <var>1</var>))</td></tr>
<tr><th id="586">586</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#116Addr" title='Addr' data-ref="116Addr">Addr</a>, <span class='refarg'><a class="local col7 ref" href="#117Base" title='Base' data-ref="117Base">Base</a></span>, <span class='refarg'><a class="local col8 ref" href="#118Offset" title='Offset' data-ref="118Offset">Offset</a></span>);</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl2ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10Lsl2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl2ENS_7SDValueERS1_S2_">selectIntAddrSImm10Lsl2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="119Addr" title='Addr' data-type='llvm::SDValue' data-ref="119Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="120Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="120Base">Base</dfn>,</td></tr>
<tr><th id="592">592</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="121Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="121Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="593">593</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#119Addr" title='Addr' data-ref="119Addr">Addr</a>, <span class='refarg'><a class="local col0 ref" href="#120Base" title='Base' data-ref="120Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#121Offset" title='Offset' data-ref="121Offset">Offset</a></span>))</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#119Addr" title='Addr' data-ref="119Addr">Addr</a>, <span class='refarg'><a class="local col0 ref" href="#120Base" title='Base' data-ref="120Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#121Offset" title='Offset' data-ref="121Offset">Offset</a></span>, <var>10</var>, <var>2</var>))</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#119Addr" title='Addr' data-ref="119Addr">Addr</a>, <span class='refarg'><a class="local col0 ref" href="#120Base" title='Base' data-ref="120Base">Base</a></span>, <span class='refarg'><a class="local col1 ref" href="#121Offset" title='Offset' data-ref="121Offset">Offset</a></span>);</td></tr>
<tr><th id="600">600</th><td>}</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl3ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10Lsl3' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl3ENS_7SDValueERS1_S2_">selectIntAddrSImm10Lsl3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="122Addr" title='Addr' data-type='llvm::SDValue' data-ref="122Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="123Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="123Base">Base</dfn>,</td></tr>
<tr><th id="603">603</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="124Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="124Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="604">604</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#122Addr" title='Addr' data-ref="122Addr">Addr</a>, <span class='refarg'><a class="local col3 ref" href="#123Base" title='Base' data-ref="123Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#124Offset" title='Offset' data-ref="124Offset">Offset</a></span>))</td></tr>
<tr><th id="605">605</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#122Addr" title='Addr' data-ref="122Addr">Addr</a>, <span class='refarg'><a class="local col3 ref" href="#123Base" title='Base' data-ref="123Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#124Offset" title='Offset' data-ref="124Offset">Offset</a></span>, <var>10</var>, <var>3</var>))</td></tr>
<tr><th id="608">608</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <b>return</b> <a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#122Addr" title='Addr' data-ref="122Addr">Addr</a>, <span class='refarg'><a class="local col3 ref" href="#123Base" title='Base' data-ref="123Base">Base</a></span>, <span class='refarg'><a class="local col4 ref" href="#124Offset" title='Offset' data-ref="124Offset">Offset</a></span>);</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="614">614</th><td><i>//</i></td></tr>
<tr><th id="615">615</th><td><i>// Returns true and sets Imm if:</i></td></tr>
<tr><th id="616">616</th><td><i>// * MSA is enabled</i></td></tr>
<tr><th id="617">617</th><td><i>// * N is a ISD::BUILD_VECTOR representing a constant splat</i></td></tr>
<tr><th id="618">618</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj" title='llvm::MipsSEDAGToDAGISel::selectVSplat' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj">selectVSplat</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="125N" title='N' data-type='llvm::SDNode *' data-ref="125N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="126Imm" title='Imm' data-type='llvm::APInt &amp;' data-ref="126Imm">Imm</dfn>,</td></tr>
<tr><th id="619">619</th><td>                                      <em>unsigned</em> <dfn class="local col7 decl" id="127MinSizeInBits" title='MinSizeInBits' data-type='unsigned int' data-ref="127MinSizeInBits">MinSizeInBits</dfn>) <em>const</em> {</td></tr>
<tr><th id="620">620</th><td>  <b>if</b> (!<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>())</td></tr>
<tr><th id="621">621</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col8 decl" id="128Node" title='Node' data-type='llvm::BuildVectorSDNode *' data-ref="128Node">Node</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a>&gt;(<a class="local col5 ref" href="#125N" title='N' data-ref="125N">N</a>);</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128Node" title='Node' data-ref="128Node">Node</a>)</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col9 decl" id="129SplatValue" title='SplatValue' data-type='llvm::APInt' data-ref="129SplatValue">SplatValue</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col0 decl" id="130SplatUndef" title='SplatUndef' data-type='llvm::APInt' data-ref="130SplatUndef">SplatUndef</dfn>;</td></tr>
<tr><th id="629">629</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131SplatBitSize" title='SplatBitSize' data-type='unsigned int' data-ref="131SplatBitSize">SplatBitSize</dfn>;</td></tr>
<tr><th id="630">630</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132HasAnyUndefs" title='HasAnyUndefs' data-type='bool' data-ref="132HasAnyUndefs">HasAnyUndefs</dfn>;</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128Node" title='Node' data-ref="128Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb" title='llvm::BuildVectorSDNode::isConstantSplat' data-ref="_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb">isConstantSplat</a>(<span class='refarg'><a class="local col9 ref" href="#129SplatValue" title='SplatValue' data-ref="129SplatValue">SplatValue</a></span>, <span class='refarg'><a class="local col0 ref" href="#130SplatUndef" title='SplatUndef' data-ref="130SplatUndef">SplatUndef</a></span>, <span class='refarg'><a class="local col1 ref" href="#131SplatBitSize" title='SplatBitSize' data-ref="131SplatBitSize">SplatBitSize</a></span>, <span class='refarg'><a class="local col2 ref" href="#132HasAnyUndefs" title='HasAnyUndefs' data-ref="132HasAnyUndefs">HasAnyUndefs</a></span>,</td></tr>
<tr><th id="633">633</th><td>                             <a class="local col7 ref" href="#127MinSizeInBits" title='MinSizeInBits' data-ref="127MinSizeInBits">MinSizeInBits</a>, !<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>()))</td></tr>
<tr><th id="634">634</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <a class="local col6 ref" href="#126Imm" title='Imm' data-ref="126Imm">Imm</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSERKS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSERKS0_">=</a> <a class="local col9 ref" href="#129SplatValue" title='SplatValue' data-ref="129SplatValue">SplatValue</a>;</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="639">639</th><td>}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="642">642</th><td><i>//</i></td></tr>
<tr><th id="643">643</th><td><i>// In addition to the requirements of selectVSplat(), this function returns</i></td></tr>
<tr><th id="644">644</th><td><i>// true and sets Imm if:</i></td></tr>
<tr><th id="645">645</th><td><i>// * The splat value is the same width as the elements of the vector</i></td></tr>
<tr><th id="646">646</th><td><i>// * The splat value fits in an integer with the specified signed-ness and</i></td></tr>
<tr><th id="647">647</th><td><i>//   width.</i></td></tr>
<tr><th id="648">648</th><td><i>//</i></td></tr>
<tr><th id="649">649</th><td><i>// This function looks through ISD::BITCAST nodes.</i></td></tr>
<tr><th id="650">650</th><td><i>// TODO: This might not be appropriate for big-endian MSA since BITCAST is</i></td></tr>
<tr><th id="651">651</th><td><i>//       sometimes a shuffle in big-endian mode.</i></td></tr>
<tr><th id="652">652</th><td><i>//</i></td></tr>
<tr><th id="653">653</th><td><i>// It's worth noting that this function is not used as part of the selection</i></td></tr>
<tr><th id="654">654</th><td><i>// of ldi.[bhwd] since it does not permit using the wrong-typed ldi.[bhwd]</i></td></tr>
<tr><th id="655">655</th><td><i>// instruction to achieve the desired bit pattern. ldi.[bhwd] is selected in</i></td></tr>
<tr><th id="656">656</th><td><i>// MipsSEDAGToDAGISel::selectNode.</i></td></tr>
<tr><th id="657">657</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="658">658</th><td><dfn class="decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="133N" title='N' data-type='llvm::SDValue' data-ref="133N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="134Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="134Imm">Imm</dfn>, <em>bool</em> <dfn class="local col5 decl" id="135Signed" title='Signed' data-type='bool' data-ref="135Signed">Signed</dfn>,</td></tr>
<tr><th id="659">659</th><td>                   <em>unsigned</em> <dfn class="local col6 decl" id="136ImmBitSize" title='ImmBitSize' data-type='unsigned int' data-ref="136ImmBitSize">ImmBitSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="660">660</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col7 decl" id="137ImmValue" title='ImmValue' data-type='llvm::APInt' data-ref="137ImmValue">ImmValue</dfn>;</td></tr>
<tr><th id="661">661</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="138EltTy" title='EltTy' data-type='llvm::EVT' data-ref="138EltTy">EltTy</dfn> = <a class="local col3 ref" href="#133N" title='N' data-ref="133N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <b>if</b> (<a class="local col3 ref" href="#133N" title='N' data-ref="133N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>)</td></tr>
<tr><th id="664">664</th><td>    <a class="local col3 ref" href="#133N" title='N' data-ref="133N">N</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col3 ref" href="#133N" title='N' data-ref="133N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj" title='llvm::MipsSEDAGToDAGISel::selectVSplat' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj">selectVSplat</a>(<a class="local col3 ref" href="#133N" title='N' data-ref="133N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col7 ref" href="#137ImmValue" title='ImmValue' data-ref="137ImmValue">ImmValue</a></span>, <a class="local col8 ref" href="#138EltTy" title='EltTy' data-ref="138EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) &amp;&amp;</td></tr>
<tr><th id="667">667</th><td>      <a class="local col7 ref" href="#137ImmValue" title='ImmValue' data-ref="137ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col8 ref" href="#138EltTy" title='EltTy' data-ref="138EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>    <b>if</b> (( <a class="local col5 ref" href="#135Signed" title='Signed' data-ref="135Signed">Signed</a> &amp;&amp; <a class="local col7 ref" href="#137ImmValue" title='ImmValue' data-ref="137ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<a class="local col6 ref" href="#136ImmBitSize" title='ImmBitSize' data-ref="136ImmBitSize">ImmBitSize</a>)) ||</td></tr>
<tr><th id="670">670</th><td>        (!<a class="local col5 ref" href="#135Signed" title='Signed' data-ref="135Signed">Signed</a> &amp;&amp; <a class="local col7 ref" href="#137ImmValue" title='ImmValue' data-ref="137ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt6isIntNEj" title='llvm::APInt::isIntN' data-ref="_ZNK4llvm5APInt6isIntNEj">isIntN</a>(<a class="local col6 ref" href="#136ImmBitSize" title='ImmBitSize' data-ref="136ImmBitSize">ImmBitSize</a>))) {</td></tr>
<tr><th id="671">671</th><td>      <a class="local col4 ref" href="#134Imm" title='Imm' data-ref="134Imm">Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col7 ref" href="#137ImmValue" title='ImmValue' data-ref="137ImmValue">ImmValue</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#133N" title='N' data-ref="133N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#138EltTy" title='EltTy' data-ref="138EltTy">EltTy</a>);</td></tr>
<tr><th id="672">672</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="673">673</th><td>    }</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="680">680</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="681">681</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm1ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm1' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm1ENS_7SDValueERS1_">selectVSplatUimm1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="139N" title='N' data-type='llvm::SDValue' data-ref="139N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="140Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="140Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="682">682</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#139N" title='N' data-ref="139N">N</a>, <span class='refarg'><a class="local col0 ref" href="#140Imm" title='Imm' data-ref="140Imm">Imm</a></span>, <b>false</b>, <var>1</var>);</td></tr>
<tr><th id="683">683</th><td>}</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="686">686</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm2ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm2ENS_7SDValueERS1_">selectVSplatUimm2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="141N" title='N' data-type='llvm::SDValue' data-ref="141N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="142Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="142Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="687">687</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#141N" title='N' data-ref="141N">N</a>, <span class='refarg'><a class="local col2 ref" href="#142Imm" title='Imm' data-ref="142Imm">Imm</a></span>, <b>false</b>, <var>2</var>);</td></tr>
<tr><th id="688">688</th><td>}</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="691">691</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm3ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm3' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm3ENS_7SDValueERS1_">selectVSplatUimm3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="143N" title='N' data-type='llvm::SDValue' data-ref="143N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="144Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="144Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="692">692</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#143N" title='N' data-ref="143N">N</a>, <span class='refarg'><a class="local col4 ref" href="#144Imm" title='Imm' data-ref="144Imm">Imm</a></span>, <b>false</b>, <var>3</var>);</td></tr>
<tr><th id="693">693</th><td>}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="696">696</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="697">697</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm4ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm4' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm4ENS_7SDValueERS1_">selectVSplatUimm4</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="145N" title='N' data-type='llvm::SDValue' data-ref="145N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="146Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="146Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="698">698</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#145N" title='N' data-ref="145N">N</a>, <span class='refarg'><a class="local col6 ref" href="#146Imm" title='Imm' data-ref="146Imm">Imm</a></span>, <b>false</b>, <var>4</var>);</td></tr>
<tr><th id="699">699</th><td>}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="702">702</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="703">703</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm5ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm5' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm5ENS_7SDValueERS1_">selectVSplatUimm5</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="147N" title='N' data-type='llvm::SDValue' data-ref="147N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="148Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="148Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="704">704</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#147N" title='N' data-ref="147N">N</a>, <span class='refarg'><a class="local col8 ref" href="#148Imm" title='Imm' data-ref="148Imm">Imm</a></span>, <b>false</b>, <var>5</var>);</td></tr>
<tr><th id="705">705</th><td>}</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="708">708</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="709">709</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm6ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm6' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm6ENS_7SDValueERS1_">selectVSplatUimm6</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="149N" title='N' data-type='llvm::SDValue' data-ref="149N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="150Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="150Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="710">710</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#149N" title='N' data-ref="149N">N</a>, <span class='refarg'><a class="local col0 ref" href="#150Imm" title='Imm' data-ref="150Imm">Imm</a></span>, <b>false</b>, <var>6</var>);</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="714">714</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="715">715</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm8ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm8' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm8ENS_7SDValueERS1_">selectVSplatUimm8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="151N" title='N' data-type='llvm::SDValue' data-ref="151N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="152Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="152Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="716">716</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#151N" title='N' data-ref="151N">N</a>, <span class='refarg'><a class="local col2 ref" href="#152Imm" title='Imm' data-ref="152Imm">Imm</a></span>, <b>false</b>, <var>8</var>);</td></tr>
<tr><th id="717">717</th><td>}</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><i>// Select constant vector splats.</i></td></tr>
<tr><th id="720">720</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="721">721</th><td><dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatSimm5ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatSimm5' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatSimm5ENS_7SDValueERS1_">selectVSplatSimm5</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="153N" title='N' data-type='llvm::SDValue' data-ref="153N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="154Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="154Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="722">722</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#153N" title='N' data-ref="153N">N</a>, <span class='refarg'><a class="local col4 ref" href="#154Imm" title='Imm' data-ref="154Imm">Imm</a></span>, <b>true</b>, <var>5</var>);</td></tr>
<tr><th id="723">723</th><td>}</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><i>// Select constant vector splats whose value is a power of 2.</i></td></tr>
<tr><th id="726">726</th><td><i>//</i></td></tr>
<tr><th id="727">727</th><td><i>// In addition to the requirements of selectVSplat(), this function returns</i></td></tr>
<tr><th id="728">728</th><td><i>// true and sets Imm if:</i></td></tr>
<tr><th id="729">729</th><td><i>// * The splat value is the same width as the elements of the vector</i></td></tr>
<tr><th id="730">730</th><td><i>// * The splat value is a power of two.</i></td></tr>
<tr><th id="731">731</th><td><i>//</i></td></tr>
<tr><th id="732">732</th><td><i>// This function looks through ISD::BITCAST nodes.</i></td></tr>
<tr><th id="733">733</th><td><i>// TODO: This might not be appropriate for big-endian MSA since BITCAST is</i></td></tr>
<tr><th id="734">734</th><td><i>//       sometimes a shuffle in big-endian mode.</i></td></tr>
<tr><th id="735">735</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel20selectVSplatUimmPow2ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimmPow2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectVSplatUimmPow2ENS_7SDValueERS1_">selectVSplatUimmPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="155N" title='N' data-type='llvm::SDValue' data-ref="155N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="156Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="156Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col7 decl" id="157ImmValue" title='ImmValue' data-type='llvm::APInt' data-ref="157ImmValue">ImmValue</dfn>;</td></tr>
<tr><th id="737">737</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="158EltTy" title='EltTy' data-type='llvm::EVT' data-ref="158EltTy">EltTy</dfn> = <a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <b>if</b> (<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>)</td></tr>
<tr><th id="740">740</th><td>    <a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj" title='llvm::MipsSEDAGToDAGISel::selectVSplat' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj">selectVSplat</a>(<a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col7 ref" href="#157ImmValue" title='ImmValue' data-ref="157ImmValue">ImmValue</a></span>, <a class="local col8 ref" href="#158EltTy" title='EltTy' data-ref="158EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) &amp;&amp;</td></tr>
<tr><th id="743">743</th><td>      <a class="local col7 ref" href="#157ImmValue" title='ImmValue' data-ref="157ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col8 ref" href="#158EltTy" title='EltTy' data-ref="158EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="744">744</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col9 decl" id="159Log2" title='Log2' data-type='int32_t' data-ref="159Log2">Log2</dfn> = <a class="local col7 ref" href="#157ImmValue" title='ImmValue' data-ref="157ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt13exactLogBase2Ev" title='llvm::APInt::exactLogBase2' data-ref="_ZNK4llvm5APInt13exactLogBase2Ev">exactLogBase2</a>();</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>    <b>if</b> (<a class="local col9 ref" href="#159Log2" title='Log2' data-ref="159Log2">Log2</a> != -<var>1</var>) {</td></tr>
<tr><th id="747">747</th><td>      <a class="local col6 ref" href="#156Imm" title='Imm' data-ref="156Imm">Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col9 ref" href="#159Log2" title='Log2' data-ref="159Log2">Log2</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#155N" title='N' data-ref="155N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col8 ref" href="#158EltTy" title='EltTy' data-ref="158EltTy">EltTy</a>);</td></tr>
<tr><th id="748">748</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="749">749</th><td>    }</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="753">753</th><td>}</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><i>// Select constant vector splats whose value only has a consecutive sequence</i></td></tr>
<tr><th id="756">756</th><td><i>// of left-most bits set (e.g. 0b11...1100...00).</i></td></tr>
<tr><th id="757">757</th><td><i>//</i></td></tr>
<tr><th id="758">758</th><td><i>// In addition to the requirements of selectVSplat(), this function returns</i></td></tr>
<tr><th id="759">759</th><td><i>// true and sets Imm if:</i></td></tr>
<tr><th id="760">760</th><td><i>// * The splat value is the same width as the elements of the vector</i></td></tr>
<tr><th id="761">761</th><td><i>// * The splat value is a consecutive sequence of left-most bits.</i></td></tr>
<tr><th id="762">762</th><td><i>//</i></td></tr>
<tr><th id="763">763</th><td><i>// This function looks through ISD::BITCAST nodes.</i></td></tr>
<tr><th id="764">764</th><td><i>// TODO: This might not be appropriate for big-endian MSA since BITCAST is</i></td></tr>
<tr><th id="765">765</th><td><i>//       sometimes a shuffle in big-endian mode.</i></td></tr>
<tr><th id="766">766</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskLENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatMaskL' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskLENS_7SDValueERS1_">selectVSplatMaskL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="160N" title='N' data-type='llvm::SDValue' data-ref="160N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="161Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="161Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="767">767</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col2 decl" id="162ImmValue" title='ImmValue' data-type='llvm::APInt' data-ref="162ImmValue">ImmValue</dfn>;</td></tr>
<tr><th id="768">768</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="163EltTy" title='EltTy' data-type='llvm::EVT' data-ref="163EltTy">EltTy</dfn> = <a class="local col0 ref" href="#160N" title='N' data-ref="160N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <b>if</b> (<a class="local col0 ref" href="#160N" title='N' data-ref="160N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>)</td></tr>
<tr><th id="771">771</th><td>    <a class="local col0 ref" href="#160N" title='N' data-ref="160N">N</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col0 ref" href="#160N" title='N' data-ref="160N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj" title='llvm::MipsSEDAGToDAGISel::selectVSplat' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj">selectVSplat</a>(<a class="local col0 ref" href="#160N" title='N' data-ref="160N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col2 ref" href="#162ImmValue" title='ImmValue' data-ref="162ImmValue">ImmValue</a></span>, <a class="local col3 ref" href="#163EltTy" title='EltTy' data-ref="163EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) &amp;&amp;</td></tr>
<tr><th id="774">774</th><td>      <a class="local col2 ref" href="#162ImmValue" title='ImmValue' data-ref="162ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col3 ref" href="#163EltTy" title='EltTy' data-ref="163EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="775">775</th><td>    <i>// Extract the run of set bits starting with bit zero from the bitwise</i></td></tr>
<tr><th id="776">776</th><td><i>    // inverse of ImmValue, and test that the inverse of this is the same</i></td></tr>
<tr><th id="777">777</th><td><i>    // as the original value.</i></td></tr>
<tr><th id="778">778</th><td>    <b>if</b> (<a class="local col2 ref" href="#162ImmValue" title='ImmValue' data-ref="162ImmValue">ImmValue</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a>(<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#162ImmValue" title='ImmValue' data-ref="162ImmValue">ImmValue</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanERKNS_5APIntEOS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanERKNS_5APIntEOS0_">&amp;</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a>(<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col2 ref" href="#162ImmValue" title='ImmValue' data-ref="162ImmValue">ImmValue</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm">+</a> <var>1</var>))) {</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>      <a class="local col1 ref" href="#161Imm" title='Imm' data-ref="161Imm">Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#162ImmValue" title='ImmValue' data-ref="162ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15countPopulationEv" title='llvm::APInt::countPopulation' data-ref="_ZNK4llvm5APInt15countPopulationEv">countPopulation</a>() - <var>1</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col0 ref" href="#160N" title='N' data-ref="160N">N</a>),</td></tr>
<tr><th id="781">781</th><td>                                      <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col3 ref" href="#163EltTy" title='EltTy' data-ref="163EltTy">EltTy</a>);</td></tr>
<tr><th id="782">782</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="783">783</th><td>    }</td></tr>
<tr><th id="784">784</th><td>  }</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="787">787</th><td>}</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><i>// Select constant vector splats whose value only has a consecutive sequence</i></td></tr>
<tr><th id="790">790</th><td><i>// of right-most bits set (e.g. 0b00...0011...11).</i></td></tr>
<tr><th id="791">791</th><td><i>//</i></td></tr>
<tr><th id="792">792</th><td><i>// In addition to the requirements of selectVSplat(), this function returns</i></td></tr>
<tr><th id="793">793</th><td><i>// true and sets Imm if:</i></td></tr>
<tr><th id="794">794</th><td><i>// * The splat value is the same width as the elements of the vector</i></td></tr>
<tr><th id="795">795</th><td><i>// * The splat value is a consecutive sequence of right-most bits.</i></td></tr>
<tr><th id="796">796</th><td><i>//</i></td></tr>
<tr><th id="797">797</th><td><i>// This function looks through ISD::BITCAST nodes.</i></td></tr>
<tr><th id="798">798</th><td><i>// TODO: This might not be appropriate for big-endian MSA since BITCAST is</i></td></tr>
<tr><th id="799">799</th><td><i>//       sometimes a shuffle in big-endian mode.</i></td></tr>
<tr><th id="800">800</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskRENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatMaskR' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskRENS_7SDValueERS1_">selectVSplatMaskR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="164N" title='N' data-type='llvm::SDValue' data-ref="164N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="165Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="165Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col6 decl" id="166ImmValue" title='ImmValue' data-type='llvm::APInt' data-ref="166ImmValue">ImmValue</dfn>;</td></tr>
<tr><th id="802">802</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="167EltTy" title='EltTy' data-type='llvm::EVT' data-ref="167EltTy">EltTy</dfn> = <a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td>  <b>if</b> (<a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>)</td></tr>
<tr><th id="805">805</th><td>    <a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj" title='llvm::MipsSEDAGToDAGISel::selectVSplat' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj">selectVSplat</a>(<a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col6 ref" href="#166ImmValue" title='ImmValue' data-ref="166ImmValue">ImmValue</a></span>, <a class="local col7 ref" href="#167EltTy" title='EltTy' data-ref="167EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) &amp;&amp;</td></tr>
<tr><th id="808">808</th><td>      <a class="local col6 ref" href="#166ImmValue" title='ImmValue' data-ref="166ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col7 ref" href="#167EltTy" title='EltTy' data-ref="167EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="809">809</th><td>    <i>// Extract the run of set bits starting with bit zero, and test that the</i></td></tr>
<tr><th id="810">810</th><td><i>    // result is the same as the original value</i></td></tr>
<tr><th id="811">811</th><td>    <b>if</b> (<a class="local col6 ref" href="#166ImmValue" title='ImmValue' data-ref="166ImmValue">ImmValue</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqERKS0_" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqERKS0_">==</a> (<a class="local col6 ref" href="#166ImmValue" title='ImmValue' data-ref="166ImmValue">ImmValue</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanERKNS_5APIntEOS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanERKNS_5APIntEOS0_">&amp;</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a>(<a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col6 ref" href="#166ImmValue" title='ImmValue' data-ref="166ImmValue">ImmValue</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmplENS_5APIntEm" title='llvm::operator+' data-ref="_ZN4llvmplENS_5APIntEm">+</a> <var>1</var>))) {</td></tr>
<tr><th id="812">812</th><td>      <a class="local col5 ref" href="#165Imm" title='Imm' data-ref="165Imm">Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col6 ref" href="#166ImmValue" title='ImmValue' data-ref="166ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15countPopulationEv" title='llvm::APInt::countPopulation' data-ref="_ZNK4llvm5APInt15countPopulationEv">countPopulation</a>() - <var>1</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col4 ref" href="#164N" title='N' data-ref="164N">N</a>),</td></tr>
<tr><th id="813">813</th><td>                                      <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col7 ref" href="#167EltTy" title='EltTy' data-ref="167EltTy">EltTy</a>);</td></tr>
<tr><th id="814">814</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="815">815</th><td>    }</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="819">819</th><td>}</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectVSplatUimmInvPow2ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimmInvPow2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectVSplatUimmInvPow2ENS_7SDValueERS1_">selectVSplatUimmInvPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="168N" title='N' data-type='llvm::SDValue' data-ref="168N">N</dfn>,</td></tr>
<tr><th id="822">822</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="169Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="169Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="823">823</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col0 decl" id="170ImmValue" title='ImmValue' data-type='llvm::APInt' data-ref="170ImmValue">ImmValue</dfn>;</td></tr>
<tr><th id="824">824</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="171EltTy" title='EltTy' data-type='llvm::EVT' data-ref="171EltTy">EltTy</dfn> = <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>();</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (<a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>)</td></tr>
<tr><th id="827">827</th><td>    <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj" title='llvm::MipsSEDAGToDAGISel::selectVSplat' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj">selectVSplat</a>(<a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <span class='refarg'><a class="local col0 ref" href="#170ImmValue" title='ImmValue' data-ref="170ImmValue">ImmValue</a></span>, <a class="local col1 ref" href="#171EltTy" title='EltTy' data-ref="171EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) &amp;&amp;</td></tr>
<tr><th id="830">830</th><td>      <a class="local col0 ref" href="#170ImmValue" title='ImmValue' data-ref="170ImmValue">ImmValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11getBitWidthEv" title='llvm::APInt::getBitWidth' data-ref="_ZNK4llvm5APInt11getBitWidthEv">getBitWidth</a>() == <a class="local col1 ref" href="#171EltTy" title='EltTy' data-ref="171EltTy">EltTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="831">831</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="172Log2" title='Log2' data-type='int32_t' data-ref="172Log2">Log2</dfn> = (<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmcoENS_5APIntE" title='llvm::operator~' data-ref="_ZN4llvmcoENS_5APIntE">~</a><a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col0 ref" href="#170ImmValue" title='ImmValue' data-ref="170ImmValue">ImmValue</a>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt13exactLogBase2Ev" title='llvm::APInt::exactLogBase2' data-ref="_ZNK4llvm5APInt13exactLogBase2Ev">exactLogBase2</a>();</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td>    <b>if</b> (<a class="local col2 ref" href="#172Log2" title='Log2' data-ref="172Log2">Log2</a> != -<var>1</var>) {</td></tr>
<tr><th id="834">834</th><td>      <a class="local col9 ref" href="#169Imm" title='Imm' data-ref="169Imm">Imm</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#172Log2" title='Log2' data-ref="172Log2">Log2</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#168N" title='N' data-ref="168N">N</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col1 ref" href="#171EltTy" title='EltTy' data-ref="171EltTy">EltTy</a>);</td></tr>
<tr><th id="835">835</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="836">836</th><td>    }</td></tr>
<tr><th id="837">837</th><td>  }</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="840">840</th><td>}</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::<dfn class="virtual decl def" id="_ZN4llvm18MipsSEDAGToDAGISel9trySelectEPNS_6SDNodeE" title='llvm::MipsSEDAGToDAGISel::trySelect' data-ref="_ZN4llvm18MipsSEDAGToDAGISel9trySelectEPNS_6SDNodeE">trySelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="173Node" title='Node' data-type='llvm::SDNode *' data-ref="173Node">Node</dfn>) {</td></tr>
<tr><th id="843">843</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174Opcode" title='Opcode' data-type='unsigned int' data-ref="174Opcode">Opcode</dfn> = <a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="844">844</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col5 decl" id="175DL" title='DL' data-type='llvm::SDLoc' data-ref="175DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>);</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <i class="doc">///</i></td></tr>
<tr><th id="847">847</th><td><i class="doc">  // Instruction Selection not handled by the auto-generated</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">  // tablegen selection should be handled here.</i></td></tr>
<tr><th id="849">849</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="850">850</th><td>  <b>switch</b>(<a class="local col4 ref" href="#174Opcode" title='Opcode' data-ref="174Opcode">Opcode</a>) {</td></tr>
<tr><th id="851">851</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoD_SELECT_I&apos; in namespace &apos;llvm::Mips&apos;">PseudoD_SELECT_I</span>:</td></tr>
<tr><th id="854">854</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;PseudoD_SELECT_I64&apos; in namespace &apos;llvm::Mips&apos;">PseudoD_SELECT_I64</span>: {</td></tr>
<tr><th id="855">855</th><td>    MVT VT = Subtarget-&gt;isGP64bit() ? MVT::i64 : MVT::i32;</td></tr>
<tr><th id="856">856</th><td>    SDValue cond = Node-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="857">857</th><td>    SDValue Hi1 = Node-&gt;getOperand(<var>1</var>);</td></tr>
<tr><th id="858">858</th><td>    SDValue Lo1 = Node-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="859">859</th><td>    SDValue Hi2 = Node-&gt;getOperand(<var>3</var>);</td></tr>
<tr><th id="860">860</th><td>    SDValue Lo2 = Node-&gt;getOperand(<var>4</var>);</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>    SDValue ops[] = {cond, Hi1, Lo1, Hi2, Lo2};</td></tr>
<tr><th id="863">863</th><td>    EVT NodeTys[] = {VT, VT};</td></tr>
<tr><th id="864">864</th><td>    ReplaceNode(Node, CurDAG-&gt;getMachineNode(Subtarget-&gt;isGP64bit()</td></tr>
<tr><th id="865">865</th><td>                                                 ? Mips::<span class='error' title="no member named &apos;PseudoD_SELECT_I64&apos; in namespace &apos;llvm::Mips&apos;">PseudoD_SELECT_I64</span></td></tr>
<tr><th id="866">866</th><td>                                                 : Mips::<span class='error' title="no member named &apos;PseudoD_SELECT_I&apos; in namespace &apos;llvm::Mips&apos;">PseudoD_SELECT_I</span>,</td></tr>
<tr><th id="867">867</th><td>                                             DL, NodeTys, ops));</td></tr>
<tr><th id="868">868</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="869">869</th><td>  }</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADDE" title='llvm::ISD::NodeType::ADDE' data-ref="llvm::ISD::NodeType::ADDE">ADDE</a>: {</td></tr>
<tr><th id="872">872</th><td>    <a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel10selectAddEEPNS_6SDNodeERKNS_5SDLocE" title='llvm::MipsSEDAGToDAGISel::selectAddE' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel10selectAddEEPNS_6SDNodeERKNS_5SDLocE">selectAddE</a>(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>);</td></tr>
<tr><th id="873">873</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="874">874</th><td>  }</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ConstantFP" title='llvm::ISD::NodeType::ConstantFP' data-ref="llvm::ISD::NodeType::ConstantFP">ConstantFP</a>: {</td></tr>
<tr><th id="877">877</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a> *<dfn class="local col6 decl" id="176CN" title='CN' data-type='llvm::ConstantFPSDNode *' data-ref="176CN">CN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantFPSDNode" title='llvm::ConstantFPSDNode' data-ref="llvm::ConstantFPSDNode">ConstantFPSDNode</a>&gt;(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>);</td></tr>
<tr><th id="878">878</th><td>    <b>if</b> (<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> &amp;&amp; <a class="local col6 ref" href="#176CN" title='CN' data-ref="176CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd" title='llvm::ConstantFPSDNode::isExactlyValue' data-ref="_ZNK4llvm16ConstantFPSDNode14isExactlyValueEd">isExactlyValue</a>(+<var>0.0</var>)) {</td></tr>
<tr><th id="879">879</th><td>      <b>if</b> (<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>()) {</td></tr>
<tr><th id="880">880</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="177Zero" title='Zero' data-type='llvm::SDValue' data-ref="177Zero">Zero</dfn> = CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(), DL,</td></tr>
<tr><th id="881">881</th><td>                                              Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>, MVT::i64);</td></tr>
<tr><th id="882">882</th><td>        ReplaceNode(Node,</td></tr>
<tr><th id="883">883</th><td>                    CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;DMTC1&apos; in namespace &apos;llvm::Mips&apos;">DMTC1</span>, DL, MVT::f64, Zero));</td></tr>
<tr><th id="884">884</th><td>      } <b>else</b> <b>if</b> (<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>()) {</td></tr>
<tr><th id="885">885</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="178Zero" title='Zero' data-type='llvm::SDValue' data-ref="178Zero">Zero</dfn> = CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(), DL,</td></tr>
<tr><th id="886">886</th><td>                                              Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, MVT::i32);</td></tr>
<tr><th id="887">887</th><td>        ReplaceNode(Node, CurDAG-&gt;getMachineNode(<span class='error' title="no member named &apos;BuildPairF64_64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;MipsISD::BuildPairF64&apos;?">Mips</span>::BuildPairF64_64, DL,</td></tr>
<tr><th id="888">888</th><td>                                                 MVT::f64, Zero, Zero));</td></tr>
<tr><th id="889">889</th><td>      } <b>else</b> {</td></tr>
<tr><th id="890">890</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="179Zero" title='Zero' data-type='llvm::SDValue' data-ref="179Zero">Zero</dfn> = CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(), DL,</td></tr>
<tr><th id="891">891</th><td>                                              Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, MVT::i32);</td></tr>
<tr><th id="892">892</th><td>        ReplaceNode(Node, CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;BuildPairF64&apos; in namespace &apos;llvm::Mips&apos;">BuildPairF64</span>, DL,</td></tr>
<tr><th id="893">893</th><td>                                                 MVT::f64, Zero, Zero));</td></tr>
<tr><th id="894">894</th><td>      }</td></tr>
<tr><th id="895">895</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="896">896</th><td>    }</td></tr>
<tr><th id="897">897</th><td>    <b>break</b>;</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>: {</td></tr>
<tr><th id="901">901</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a> *<dfn class="local col0 decl" id="180CN" title='CN' data-type='const llvm::ConstantSDNode *' data-ref="180CN">CN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>);</td></tr>
<tr><th id="902">902</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="181Imm" title='Imm' data-type='int64_t' data-ref="181Imm">Imm</dfn> = <a class="local col0 ref" href="#180CN" title='CN' data-ref="180CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="903">903</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="182Size" title='Size' data-type='unsigned int' data-ref="182Size">Size</dfn> = <a class="local col0 ref" href="#180CN" title='CN' data-ref="180CN">CN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getValueSizeInBitsEj" title='llvm::SDNode::getValueSizeInBits' data-ref="_ZNK4llvm6SDNode18getValueSizeInBitsEj">getValueSizeInBits</a>(<var>0</var>);</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>    <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col1 ref" href="#181Imm" title='Imm' data-ref="181Imm">Imm</a>))</td></tr>
<tr><th id="906">906</th><td>      <b>break</b>;</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>    <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate">MipsAnalyzeImmediate</a> <a class="ref fake" href="MipsAnalyzeImmediate.h.html#17" title='llvm::MipsAnalyzeImmediate::MipsAnalyzeImmediate' data-ref="_ZN4llvm20MipsAnalyzeImmediateC1Ev"></a><dfn class="local col3 decl" id="183AnalyzeImm" title='AnalyzeImm' data-type='llvm::MipsAnalyzeImmediate' data-ref="183AnalyzeImm">AnalyzeImm</dfn>;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>    <em>const</em> <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate">MipsAnalyzeImmediate</a>::<a class="typedef" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::InstSeq" title='llvm::MipsAnalyzeImmediate::InstSeq' data-type='SmallVector&lt;llvm::MipsAnalyzeImmediate::Inst, 7&gt;' data-ref="llvm::MipsAnalyzeImmediate::InstSeq">InstSeq</a> &amp;<dfn class="local col4 decl" id="184Seq" title='Seq' data-type='const MipsAnalyzeImmediate::InstSeq &amp;' data-ref="184Seq">Seq</dfn> =</td></tr>
<tr><th id="911">911</th><td>      <a class="local col3 ref" href="#183AnalyzeImm" title='AnalyzeImm' data-ref="183AnalyzeImm">AnalyzeImm</a>.<a class="ref" href="MipsAnalyzeImmediate.h.html#_ZN4llvm20MipsAnalyzeImmediate7AnalyzeEmjb" title='llvm::MipsAnalyzeImmediate::Analyze' data-ref="_ZN4llvm20MipsAnalyzeImmediate7AnalyzeEmjb">Analyze</a>(<a class="local col1 ref" href="#181Imm" title='Imm' data-ref="181Imm">Imm</a>, <a class="local col2 ref" href="#182Size" title='Size' data-ref="182Size">Size</a>, <b>false</b>);</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>    <a class="type" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate" title='llvm::MipsAnalyzeImmediate' data-ref="llvm::MipsAnalyzeImmediate">MipsAnalyzeImmediate</a>::<a class="typedef" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::InstSeq" title='llvm::MipsAnalyzeImmediate::InstSeq' data-type='SmallVector&lt;llvm::MipsAnalyzeImmediate::Inst, 7&gt;' data-ref="llvm::MipsAnalyzeImmediate::InstSeq">InstSeq</a>::<a class="typedef" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::MipsAnalyzeImmediate::Inst}::const_iterator" title='llvm::SmallVectorImpl&lt;llvm::MipsAnalyzeImmediate::Inst&gt;::const_iterator' data-type='typename SuperClass::const_iterator' data-ref="llvm::SmallVectorImpl{llvm::MipsAnalyzeImmediate::Inst}::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="185Inst" title='Inst' data-type='MipsAnalyzeImmediate::InstSeq::const_iterator' data-ref="185Inst">Inst</dfn> = <a class="local col4 ref" href="#184Seq" title='Seq' data-ref="184Seq">Seq</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="914">914</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> <dfn class="local col6 decl" id="186DL" title='DL' data-type='llvm::SDLoc' data-ref="186DL">DL</dfn><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col0 ref" href="#180CN" title='CN' data-ref="180CN">CN</a>);</td></tr>
<tr><th id="915">915</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="187RegOpnd" title='RegOpnd' data-type='llvm::SDNode *' data-ref="187RegOpnd">RegOpnd</dfn>;</td></tr>
<tr><th id="916">916</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="188ImmOpnd" title='ImmOpnd' data-type='llvm::SDValue' data-ref="188ImmOpnd">ImmOpnd</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#185Inst" title='Inst' data-ref="185Inst">Inst</a>-&gt;<a class="ref" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" title='llvm::MipsAnalyzeImmediate::Inst::ImmOpnd' data-ref="llvm::MipsAnalyzeImmediate::Inst::ImmOpnd">ImmOpnd</a>),</td></tr>
<tr><th id="917">917</th><td>                                                <a class="local col6 ref" href="#186DL" title='DL' data-ref="186DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>    <i>// The first instruction can be a LUi which is different from other</i></td></tr>
<tr><th id="920">920</th><td><i>    // instructions (ADDiu, ORI and SLL) in that it does not have a register</i></td></tr>
<tr><th id="921">921</th><td><i>    // operand.</i></td></tr>
<tr><th id="922">922</th><td>    <b>if</b> (Inst-&gt;Opc == Mips::<span class='error' title="no member named &apos;LUi64&apos; in namespace &apos;llvm::Mips&apos;">LUi64</span>)</td></tr>
<tr><th id="923">923</th><td>      <a class="local col7 ref" href="#187RegOpnd" title='RegOpnd' data-ref="187RegOpnd">RegOpnd</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE">getMachineNode</a>(<a class="local col5 ref" href="#185Inst" title='Inst' data-ref="185Inst">Inst</a>-&gt;<a class="ref" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::Opc" title='llvm::MipsAnalyzeImmediate::Inst::Opc' data-ref="llvm::MipsAnalyzeImmediate::Inst::Opc">Opc</a>, <a class="local col6 ref" href="#186DL" title='DL' data-ref="186DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#188ImmOpnd" title='ImmOpnd' data-ref="188ImmOpnd">ImmOpnd</a>);</td></tr>
<tr><th id="924">924</th><td>    <b>else</b></td></tr>
<tr><th id="925">925</th><td>      RegOpnd =</td></tr>
<tr><th id="926">926</th><td>        CurDAG-&gt;getMachineNode(Inst-&gt;Opc, DL, MVT::i64,</td></tr>
<tr><th id="927">927</th><td>                               CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>, MVT::i64),</td></tr>
<tr><th id="928">928</th><td>                               ImmOpnd);</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>    <i>// The remaining instructions in the sequence are handled here.</i></td></tr>
<tr><th id="931">931</th><td>    <b>for</b> (++<a class="local col5 ref" href="#185Inst" title='Inst' data-ref="185Inst">Inst</a>; <a class="local col5 ref" href="#185Inst" title='Inst' data-ref="185Inst">Inst</a> != <a class="local col4 ref" href="#184Seq" title='Seq' data-ref="184Seq">Seq</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZNK4llvm25SmallVectorTemplateCommon3endEv">end</a>(); ++<a class="local col5 ref" href="#185Inst" title='Inst' data-ref="185Inst">Inst</a>) {</td></tr>
<tr><th id="932">932</th><td>      <a class="local col8 ref" href="#188ImmOpnd" title='ImmOpnd' data-ref="188ImmOpnd">ImmOpnd</a> <a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSEOS0_">=</a> <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#185Inst" title='Inst' data-ref="185Inst">Inst</a>-&gt;<a class="ref" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::ImmOpnd" title='llvm::MipsAnalyzeImmediate::Inst::ImmOpnd' data-ref="llvm::MipsAnalyzeImmediate::Inst::ImmOpnd">ImmOpnd</a>), <a class="local col6 ref" href="#186DL" title='DL' data-ref="186DL">DL</a>,</td></tr>
<tr><th id="933">933</th><td>                                          <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>);</td></tr>
<tr><th id="934">934</th><td>      <a class="local col7 ref" href="#187RegOpnd" title='RegOpnd' data-ref="187RegOpnd">RegOpnd</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_">getMachineNode</a>(<a class="local col5 ref" href="#185Inst" title='Inst' data-ref="185Inst">Inst</a>-&gt;<a class="ref" href="MipsAnalyzeImmediate.h.html#llvm::MipsAnalyzeImmediate::Inst::Opc" title='llvm::MipsAnalyzeImmediate::Inst::Opc' data-ref="llvm::MipsAnalyzeImmediate::Inst::Opc">Opc</a>, <a class="local col6 ref" href="#186DL" title='DL' data-ref="186DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>,</td></tr>
<tr><th id="935">935</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#187RegOpnd" title='RegOpnd' data-ref="187RegOpnd">RegOpnd</a>, <var>0</var>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#188ImmOpnd" title='ImmOpnd' data-ref="188ImmOpnd">ImmOpnd</a>);</td></tr>
<tr><th id="936">936</th><td>    }</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>, <a class="local col7 ref" href="#187RegOpnd" title='RegOpnd' data-ref="187RegOpnd">RegOpnd</a>);</td></tr>
<tr><th id="939">939</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="940">940</th><td>  }</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_W_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_W_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_W_CHAIN">INTRINSIC_W_CHAIN</a>: {</td></tr>
<tr><th id="943">943</th><td>    <b>switch</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) {</td></tr>
<tr><th id="944">944</th><td>    <b>default</b>:</td></tr>
<tr><th id="945">945</th><td>      <b>break</b>;</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_cfcmsa&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_cfcmsa</span>: {</td></tr>
<tr><th id="948">948</th><td>      SDValue ChainIn = Node-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="949">949</th><td>      SDValue RegIdx = Node-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="950">950</th><td>      SDValue Reg = CurDAG-&gt;getCopyFromReg(ChainIn, DL,</td></tr>
<tr><th id="951">951</th><td>                                           getMSACtrlReg(RegIdx), MVT::i32);</td></tr>
<tr><th id="952">952</th><td>      ReplaceNode(Node, Reg.getNode());</td></tr>
<tr><th id="953">953</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="954">954</th><td>    }</td></tr>
<tr><th id="955">955</th><td>    }</td></tr>
<tr><th id="956">956</th><td>    <b>break</b>;</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_WO_CHAIN" title='llvm::ISD::NodeType::INTRINSIC_WO_CHAIN' data-ref="llvm::ISD::NodeType::INTRINSIC_WO_CHAIN">INTRINSIC_WO_CHAIN</a>: {</td></tr>
<tr><th id="960">960</th><td>    <b>switch</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) {</td></tr>
<tr><th id="961">961</th><td>    <b>default</b>:</td></tr>
<tr><th id="962">962</th><td>      <b>break</b>;</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_move_v&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_move_v</span>:</td></tr>
<tr><th id="965">965</th><td>      <i>// Like an assignment but will always produce a move.v even if</i></td></tr>
<tr><th id="966">966</th><td><i>      // unnecessary.</i></td></tr>
<tr><th id="967">967</th><td>      ReplaceNode(Node, CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;MOVE_V&apos; in namespace &apos;llvm::Mips&apos;">MOVE_V</span>, DL,</td></tr>
<tr><th id="968">968</th><td>                                               Node-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="969">969</th><td>                                               Node-&gt;getOperand(<var>1</var>)));</td></tr>
<tr><th id="970">970</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="971">971</th><td>    }</td></tr>
<tr><th id="972">972</th><td>    <b>break</b>;</td></tr>
<tr><th id="973">973</th><td>  }</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INTRINSIC_VOID" title='llvm::ISD::NodeType::INTRINSIC_VOID' data-ref="llvm::ISD::NodeType::INTRINSIC_VOID">INTRINSIC_VOID</a>: {</td></tr>
<tr><th id="976">976</th><td>    <b>switch</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) {</td></tr>
<tr><th id="977">977</th><td>    <b>default</b>:</td></tr>
<tr><th id="978">978</th><td>      <b>break</b>;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;mips_ctcmsa&apos; in namespace &apos;llvm::Intrinsic&apos;">mips_ctcmsa</span>: {</td></tr>
<tr><th id="981">981</th><td>      SDValue ChainIn = Node-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="982">982</th><td>      SDValue RegIdx  = Node-&gt;getOperand(<var>2</var>);</td></tr>
<tr><th id="983">983</th><td>      SDValue Value   = Node-&gt;getOperand(<var>3</var>);</td></tr>
<tr><th id="984">984</th><td>      SDValue ChainOut = CurDAG-&gt;getCopyToReg(ChainIn, DL,</td></tr>
<tr><th id="985">985</th><td>                                              getMSACtrlReg(RegIdx), Value);</td></tr>
<tr><th id="986">986</th><td>      ReplaceNode(Node, ChainOut.getNode());</td></tr>
<tr><th id="987">987</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="988">988</th><td>    }</td></tr>
<tr><th id="989">989</th><td>    }</td></tr>
<tr><th id="990">990</th><td>    <b>break</b>;</td></tr>
<tr><th id="991">991</th><td>  }</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>  <i>// Manually match MipsISD::Ins nodes to get the correct instruction. It has</i></td></tr>
<tr><th id="994">994</th><td><i>  // to be done in this fashion so that we respect the differences between</i></td></tr>
<tr><th id="995">995</th><td><i>  // dins and dinsm, as the difference is that the size operand has the range</i></td></tr>
<tr><th id="996">996</th><td><i>  // 0 &lt; size &lt;= 32 for dins while dinsm has the range 2 &lt;= size &lt;= 64 which</i></td></tr>
<tr><th id="997">997</th><td><i>  // means SelectionDAGISel would have to test all the operands at once to</i></td></tr>
<tr><th id="998">998</th><td><i>  // match the instruction.</i></td></tr>
<tr><th id="999">999</th><td>  <b>case</b> <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::Ins" title='llvm::MipsISD::NodeType::Ins' data-ref="llvm::MipsISD::NodeType::Ins">Ins</a>: {</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>    <i>// Sanity checking for the node operands.</i></td></tr>
<tr><th id="1002">1002</th><td>    <b>if</b> (<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1003">1003</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>    <b>if</b> (<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>() != <var>4</var>)</td></tr>
<tr><th id="1006">1006</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>    <b>if</b> (<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a> ||</td></tr>
<tr><th id="1009">1009</th><td>        <a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>2</var>)<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueptEv" title='llvm::SDValue::operator-&gt;' data-ref="_ZNK4llvm7SDValueptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>)</td></tr>
<tr><th id="1010">1010</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="189ResTy" title='ResTy' data-type='llvm::MVT' data-ref="189ResTy">ResTy</dfn> = <a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1013">1013</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="190Pos" title='Pos' data-type='uint64_t' data-ref="190Pos">Pos</dfn> = <a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<var>1</var>);</td></tr>
<tr><th id="1014">1014</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="191Size" title='Size' data-type='uint64_t' data-ref="191Size">Size</dfn> = <a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode21getConstantOperandValEj" title='llvm::SDNode::getConstantOperandVal' data-ref="_ZNK4llvm6SDNode21getConstantOperandValEj">getConstantOperandVal</a>(<var>2</var>);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <i>// Size has to be &gt;0 for 'ins', 'dins' and 'dinsu'.</i></td></tr>
<tr><th id="1017">1017</th><td>    <b>if</b> (!<a class="local col1 ref" href="#191Size" title='Size' data-ref="191Size">Size</a>)</td></tr>
<tr><th id="1018">1018</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td>    <b>if</b> (<a class="local col0 ref" href="#190Pos" title='Pos' data-ref="190Pos">Pos</a> + <a class="local col1 ref" href="#191Size" title='Size' data-ref="191Size">Size</a> &gt; <var>64</var>)</td></tr>
<tr><th id="1021">1021</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>    <b>if</b> (<a class="local col9 ref" href="#189ResTy" title='ResTy' data-ref="189ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col9 ref" href="#189ResTy" title='ResTy' data-ref="189ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1024">1024</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="192Opcode" title='Opcode' data-type='unsigned int' data-ref="192Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="1027">1027</th><td>    <b>if</b> (<a class="local col9 ref" href="#189ResTy" title='ResTy' data-ref="189ResTy">ResTy</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1028">1028</th><td>      <b>if</b> (Pos + Size &lt;= <var>32</var>)</td></tr>
<tr><th id="1029">1029</th><td>        Opcode = Mips::<span class='error' title="no member named &apos;INS&apos; in namespace &apos;llvm::Mips&apos;">INS</span>;</td></tr>
<tr><th id="1030">1030</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1031">1031</th><td>      <b>if</b> (Pos + Size &lt;= <var>32</var>)</td></tr>
<tr><th id="1032">1032</th><td>        Opcode = Mips::<span class='error' title="no member named &apos;DINS&apos; in namespace &apos;llvm::Mips&apos;">DINS</span>;</td></tr>
<tr><th id="1033">1033</th><td>      <b>else</b> <b>if</b> (Pos &lt; <var>32</var> &amp;&amp; <var>1</var> &lt; Size)</td></tr>
<tr><th id="1034">1034</th><td>        Opcode = Mips::<span class='error' title="no member named &apos;DINSM&apos; in namespace &apos;llvm::Mips&apos;">DINSM</span>;</td></tr>
<tr><th id="1035">1035</th><td>      <b>else</b></td></tr>
<tr><th id="1036">1036</th><td>        Opcode = Mips::<span class='error' title="no member named &apos;DINSU&apos; in namespace &apos;llvm::Mips&apos;">DINSU</span>;</td></tr>
<tr><th id="1037">1037</th><td>    }</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>    <b>if</b> (<a class="local col2 ref" href="#192Opcode" title='Opcode' data-ref="192Opcode">Opcode</a>) {</td></tr>
<tr><th id="1040">1040</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="193Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="193Ops">Ops</dfn>[<var>4</var>] = {</td></tr>
<tr><th id="1041">1041</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>), <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#190Pos" title='Pos' data-ref="190Pos">Pos</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="1042">1042</th><td>          <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#191Size" title='Size' data-ref="191Size">Size</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>3</var>)};</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>      <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>, <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col2 ref" href="#192Opcode" title='Opcode' data-ref="192Opcode">Opcode</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#189ResTy" title='ResTy' data-ref="189ResTy">ResTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERAT__KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERAT__KT_"></a><a class="local col3 ref" href="#193Ops" title='Ops' data-ref="193Ops">Ops</a>));</td></tr>
<tr><th id="1045">1045</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1046">1046</th><td>    }</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1049">1049</th><td>  }</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <b>case</b> <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::ThreadPointer" title='llvm::MipsISD::NodeType::ThreadPointer' data-ref="llvm::MipsISD::NodeType::ThreadPointer">ThreadPointer</a>: {</td></tr>
<tr><th id="1052">1052</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Subtarget-&gt;getABI().UsesCapabilityTls()) ? void (0) : __assert_fail (&quot;!Subtarget-&gt;getABI().UsesCapabilityTls()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 1052, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo17UsesCapabilityTlsEv" title='llvm::MipsABIInfo::UsesCapabilityTls' data-ref="_ZNK4llvm11MipsABIInfo17UsesCapabilityTlsEv">UsesCapabilityTls</a>());</td></tr>
<tr><th id="1053">1053</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="194PtrVT" title='PtrVT' data-type='llvm::EVT' data-ref="194PtrVT">PtrVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv" title='llvm::SelectionDAGISel::getTargetLowering' data-ref="_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv">getTargetLowering</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG13getDataLayoutEv" title='llvm::SelectionDAG::getDataLayout' data-ref="_ZNK4llvm12SelectionDAG13getDataLayoutEv">getDataLayout</a>(), <var>0</var>);</td></tr>
<tr><th id="1054">1054</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195RdhwrOpc" title='RdhwrOpc' data-type='unsigned int' data-ref="195RdhwrOpc">RdhwrOpc</dfn>, <dfn class="local col6 decl" id="196DestReg" title='DestReg' data-type='unsigned int' data-ref="196DestReg">DestReg</dfn>;</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>    <b>if</b> (<a class="local col4 ref" href="#194PtrVT" title='PtrVT' data-ref="194PtrVT">PtrVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="1057">1057</th><td>      RdhwrOpc = Mips::<span class='error' title="no member named &apos;RDHWR&apos; in namespace &apos;llvm::Mips&apos;">RDHWR</span>;</td></tr>
<tr><th id="1058">1058</th><td>      DestReg = Mips::<span class='error' title="no member named &apos;V1&apos; in namespace &apos;llvm::Mips&apos;">V1</span>;</td></tr>
<tr><th id="1059">1059</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1060">1060</th><td>      RdhwrOpc = Mips::<span class='error' title="no member named &apos;RDHWR64&apos; in namespace &apos;llvm::Mips&apos;">RDHWR64</span>;</td></tr>
<tr><th id="1061">1061</th><td>      DestReg = Mips::<span class='error' title="no member named &apos;V1_64&apos; in namespace &apos;llvm::Mips&apos;">V1_64</span>;</td></tr>
<tr><th id="1062">1062</th><td>    }</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="197Rdhwr" title='Rdhwr' data-type='llvm::SDNode *' data-ref="197Rdhwr">Rdhwr</dfn> =</td></tr>
<tr><th id="1065">1065</th><td>        CurDAG-&gt;getMachineNode(RdhwrOpc, DL, Node-&gt;getValueType(<var>0</var>),</td></tr>
<tr><th id="1066">1066</th><td>                               CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;HWR29&apos; in namespace &apos;llvm::Mips&apos;">HWR29</span>, MVT::i32),</td></tr>
<tr><th id="1067">1067</th><td>                               CurDAG-&gt;getTargetConstant(<var>0</var>, DL, MVT::i32));</td></tr>
<tr><th id="1068">1068</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="198Chain" title='Chain' data-type='llvm::SDValue' data-ref="198Chain">Chain</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_" title='llvm::SelectionDAG::getCopyToReg' data-ref="_ZN4llvm12SelectionDAG12getCopyToRegENS_7SDValueERKNS_5SDLocEjS1_">getCopyToReg</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>(), <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="local col6 ref" href="#196DestReg" title='DestReg' data-ref="196DestReg">DestReg</a>,</td></tr>
<tr><th id="1069">1069</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#197Rdhwr" title='Rdhwr' data-ref="197Rdhwr">Rdhwr</a>, <var>0</var>));</td></tr>
<tr><th id="1070">1070</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="199ResNode" title='ResNode' data-type='llvm::SDValue' data-ref="199ResNode">ResNode</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE" title='llvm::SelectionDAG::getCopyFromReg' data-ref="_ZN4llvm12SelectionDAG14getCopyFromRegENS_7SDValueERKNS_5SDLocEjNS_3EVTE">getCopyFromReg</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col8 ref" href="#198Chain" title='Chain' data-ref="198Chain">Chain</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="local col6 ref" href="#196DestReg" title='DestReg' data-ref="196DestReg">DestReg</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col4 ref" href="#194PtrVT" title='PtrVT' data-ref="194PtrVT">PtrVT</a>);</td></tr>
<tr><th id="1071">1071</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>, <a class="local col9 ref" href="#199ResNode" title='ResNode' data-ref="199ResNode">ResNode</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1072">1072</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1073">1073</th><td>  }</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <b>case</b> <span class="namespace">MipsISD::</span><a class="enum" href="MipsISelLowering.h.html#llvm::MipsISD::NodeType::CapThreadPointer" title='llvm::MipsISD::NodeType::CapThreadPointer' data-ref="llvm::MipsISD::NodeType::CapThreadPointer">CapThreadPointer</a>: {</td></tr>
<tr><th id="1076">1076</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="200CapVT" title='CapVT' data-type='llvm::EVT' data-ref="200CapVT">CapVT</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget19typeForCapabilitiesEv" title='llvm::MipsSubtarget::typeForCapabilities' data-ref="_ZNK4llvm13MipsSubtarget19typeForCapabilitiesEv">typeForCapabilities</a>();</td></tr>
<tr><th id="1077">1077</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="201CReadHwr" title='CReadHwr' data-type='llvm::SDNode *' data-ref="201CReadHwr">CReadHwr</dfn> =</td></tr>
<tr><th id="1078">1078</th><td>        CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;CReadHwr&apos; in namespace &apos;llvm::Mips&apos;">CReadHwr</span>, DL, CapVT,</td></tr>
<tr><th id="1079">1079</th><td>                               CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;CAPHWR1&apos; in namespace &apos;llvm::Mips&apos;">CAPHWR1</span>, CapVT));</td></tr>
<tr><th id="1080">1080</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>, <a class="local col1 ref" href="#201CReadHwr" title='CReadHwr' data-ref="201CReadHwr">CReadHwr</a>);</td></tr>
<tr><th id="1081">1081</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1082">1082</th><td>  }</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILD_VECTOR" title='llvm::ISD::NodeType::BUILD_VECTOR' data-ref="llvm::ISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</a>: {</td></tr>
<tr><th id="1085">1085</th><td>    <i>// Select appropriate ldi.[bhwd] instructions for constant splats of</i></td></tr>
<tr><th id="1086">1086</th><td><i>    // 128-bit when MSA is enabled. Fixup any register class mismatches that</i></td></tr>
<tr><th id="1087">1087</th><td><i>    // occur as a result.</i></td></tr>
<tr><th id="1088">1088</th><td><i>    //</i></td></tr>
<tr><th id="1089">1089</th><td><i>    // This allows the compiler to use a wider range of immediates than would</i></td></tr>
<tr><th id="1090">1090</th><td><i>    // otherwise be allowed. If, for example, v4i32 could only use ldi.h then</i></td></tr>
<tr><th id="1091">1091</th><td><i>    // it would not be possible to load { 0x01010101, 0x01010101, 0x01010101,</i></td></tr>
<tr><th id="1092">1092</th><td><i>    // 0x01010101 } without using a constant pool. This would be sub-optimal</i></td></tr>
<tr><th id="1093">1093</th><td><i>    // when // 'ldi.b wd, 1' is capable of producing that bit-pattern in the</i></td></tr>
<tr><th id="1094">1094</th><td><i>    // same set/ of registers. Similarly, ldi.h isn't capable of producing {</i></td></tr>
<tr><th id="1095">1095</th><td><i>    // 0x00000000, 0x00000001, 0x00000000, 0x00000001 } but 'ldi.d wd, 1' can.</i></td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td>    <em>const</em> <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> &amp;<dfn class="local col2 decl" id="202ABI" title='ABI' data-type='const llvm::MipsABIInfo &amp;' data-ref="202ABI">ABI</dfn> =</td></tr>
<tr><th id="1098">1098</th><td>        <b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;&gt;(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TM" title='llvm::SelectionDAGISel::TM' data-ref="llvm::SelectionDAGISel::TM">TM</a>).<a class="ref" href="MipsTargetMachine.h.html#_ZNK4llvm17MipsTargetMachine6getABIEv" title='llvm::MipsTargetMachine::getABI' data-ref="_ZNK4llvm17MipsTargetMachine6getABIEv">getABI</a>();</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a> *<dfn class="local col3 decl" id="203BVN" title='BVN' data-type='llvm::BuildVectorSDNode *' data-ref="203BVN">BVN</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::BuildVectorSDNode" title='llvm::BuildVectorSDNode' data-ref="llvm::BuildVectorSDNode">BuildVectorSDNode</a>&gt;(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>);</td></tr>
<tr><th id="1101">1101</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col4 decl" id="204SplatValue" title='SplatValue' data-type='llvm::APInt' data-ref="204SplatValue">SplatValue</dfn>, <a class="ref fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ev" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ev"></a><dfn class="local col5 decl" id="205SplatUndef" title='SplatUndef' data-type='llvm::APInt' data-ref="205SplatUndef">SplatUndef</dfn>;</td></tr>
<tr><th id="1102">1102</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="206SplatBitSize" title='SplatBitSize' data-type='unsigned int' data-ref="206SplatBitSize">SplatBitSize</dfn>;</td></tr>
<tr><th id="1103">1103</th><td>    <em>bool</em> <dfn class="local col7 decl" id="207HasAnyUndefs" title='HasAnyUndefs' data-type='bool' data-ref="207HasAnyUndefs">HasAnyUndefs</dfn>;</td></tr>
<tr><th id="1104">1104</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="208LdiOp" title='LdiOp' data-type='unsigned int' data-ref="208LdiOp">LdiOp</dfn>;</td></tr>
<tr><th id="1105">1105</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="209ResVecTy" title='ResVecTy' data-type='llvm::EVT' data-ref="209ResVecTy">ResVecTy</dfn> = <a class="local col3 ref" href="#203BVN" title='BVN' data-ref="203BVN">BVN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="1106">1106</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col0 decl" id="210ViaVecTy" title='ViaVecTy' data-type='llvm::EVT' data-ref="210ViaVecTy">ViaVecTy</dfn>;</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>    <b>if</b> (!<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() || !<a class="local col3 ref" href="#203BVN" title='BVN' data-ref="203BVN">BVN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT14is128BitVectorEv" title='llvm::EVT::is128BitVector' data-ref="_ZNK4llvm3EVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="1109">1109</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>    <b>if</b> (!<a class="local col3 ref" href="#203BVN" title='BVN' data-ref="203BVN">BVN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb" title='llvm::BuildVectorSDNode::isConstantSplat' data-ref="_ZNK4llvm17BuildVectorSDNode15isConstantSplatERNS_5APIntES2_RjRbjb">isConstantSplat</a>(<span class='refarg'><a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a></span>, <span class='refarg'><a class="local col5 ref" href="#205SplatUndef" title='SplatUndef' data-ref="205SplatUndef">SplatUndef</a></span>, <span class='refarg'><a class="local col6 ref" href="#206SplatBitSize" title='SplatBitSize' data-ref="206SplatBitSize">SplatBitSize</a></span>,</td></tr>
<tr><th id="1112">1112</th><td>                              <span class='refarg'><a class="local col7 ref" href="#207HasAnyUndefs" title='HasAnyUndefs' data-ref="207HasAnyUndefs">HasAnyUndefs</a></span>, <var>8</var>,</td></tr>
<tr><th id="1113">1113</th><td>                              !<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>()))</td></tr>
<tr><th id="1114">1114</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>    <b>switch</b> (<a class="local col6 ref" href="#206SplatBitSize" title='SplatBitSize' data-ref="206SplatBitSize">SplatBitSize</a>) {</td></tr>
<tr><th id="1117">1117</th><td>    <b>default</b>:</td></tr>
<tr><th id="1118">1118</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1119">1119</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1120">1120</th><td>      LdiOp = Mips::<span class='error' title="no member named &apos;LDI_B&apos; in namespace &apos;llvm::Mips&apos;">LDI_B</span>;</td></tr>
<tr><th id="1121">1121</th><td>      <a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v16i8" title='llvm::MVT::SimpleValueType::v16i8' data-ref="llvm::MVT::SimpleValueType::v16i8">v16i8</a>;</td></tr>
<tr><th id="1122">1122</th><td>      <b>break</b>;</td></tr>
<tr><th id="1123">1123</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1124">1124</th><td>      LdiOp = Mips::<span class='error' title="no member named &apos;LDI_H&apos; in namespace &apos;llvm::Mips&apos;">LDI_H</span>;</td></tr>
<tr><th id="1125">1125</th><td>      <a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v8i16" title='llvm::MVT::SimpleValueType::v8i16' data-ref="llvm::MVT::SimpleValueType::v8i16">v8i16</a>;</td></tr>
<tr><th id="1126">1126</th><td>      <b>break</b>;</td></tr>
<tr><th id="1127">1127</th><td>    <b>case</b> <var>32</var>:</td></tr>
<tr><th id="1128">1128</th><td>      LdiOp = Mips::<span class='error' title="no member named &apos;LDI_W&apos; in namespace &apos;llvm::Mips&apos;">LDI_W</span>;</td></tr>
<tr><th id="1129">1129</th><td>      <a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v4i32" title='llvm::MVT::SimpleValueType::v4i32' data-ref="llvm::MVT::SimpleValueType::v4i32">v4i32</a>;</td></tr>
<tr><th id="1130">1130</th><td>      <b>break</b>;</td></tr>
<tr><th id="1131">1131</th><td>    <b>case</b> <var>64</var>:</td></tr>
<tr><th id="1132">1132</th><td>      LdiOp = Mips::<span class='error' title="no member named &apos;LDI_D&apos; in namespace &apos;llvm::Mips&apos;">LDI_D</span>;</td></tr>
<tr><th id="1133">1133</th><td>      <a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::v2i64" title='llvm::MVT::SimpleValueType::v2i64' data-ref="llvm::MVT::SimpleValueType::v2i64">v2i64</a>;</td></tr>
<tr><th id="1134">1134</th><td>      <b>break</b>;</td></tr>
<tr><th id="1135">1135</th><td>    }</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="211Res" title='Res' data-type='llvm::SDNode *' data-ref="211Res">Res</dfn>;</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>    <i>// If we have a signed 10 bit integer, we can splat it directly.</i></td></tr>
<tr><th id="1140">1140</th><td><i>    //</i></td></tr>
<tr><th id="1141">1141</th><td><i>    // If we have something bigger we can synthesize the value into a GPR and</i></td></tr>
<tr><th id="1142">1142</th><td><i>    // splat from there.</i></td></tr>
<tr><th id="1143">1143</th><td>    <b>if</b> (<a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<var>10</var>)) {</td></tr>
<tr><th id="1144">1144</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="212Imm" title='Imm' data-type='llvm::SDValue' data-ref="212Imm">Imm</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>,</td></tr>
<tr><th id="1145">1145</th><td>                                              <a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorElementTypeEv" title='llvm::EVT::getVectorElementType' data-ref="_ZNK4llvm3EVT20getVectorElementTypeEv">getVectorElementType</a>());</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td>      <a class="local col1 ref" href="#211Res" title='Res' data-ref="211Res">Res</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE">getMachineNode</a>(<a class="local col8 ref" href="#208LdiOp" title='LdiOp' data-ref="208LdiOp">LdiOp</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#212Imm" title='Imm' data-ref="212Imm">Imm</a>);</td></tr>
<tr><th id="1148">1148</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<var>16</var>) &amp;&amp;</td></tr>
<tr><th id="1149">1149</th><td>               ((<a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsO32Ev" title='llvm::MipsABIInfo::IsO32' data-ref="_ZNK4llvm11MipsABIInfo5IsO32Ev">IsO32</a>() &amp;&amp; <a class="local col6 ref" href="#206SplatBitSize" title='SplatBitSize' data-ref="206SplatBitSize">SplatBitSize</a> &lt; <var>64</var>) ||</td></tr>
<tr><th id="1150">1150</th><td>                (<a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsN32Ev" title='llvm::MipsABIInfo::IsN32' data-ref="_ZNK4llvm11MipsABIInfo5IsN32Ev">IsN32</a>() || <a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsN64Ev" title='llvm::MipsABIInfo::IsN64' data-ref="_ZNK4llvm11MipsABIInfo5IsN64Ev">IsN64</a>()))) {</td></tr>
<tr><th id="1151">1151</th><td>      <i>// Only handle signed 16 bit values when the element size is GPR width.</i></td></tr>
<tr><th id="1152">1152</th><td><i>      // MIPS64 can handle all the cases but MIPS32 would need to handle</i></td></tr>
<tr><th id="1153">1153</th><td><i>      // negative cases specifically here. Instead, handle those cases as</i></td></tr>
<tr><th id="1154">1154</th><td><i>      // 64bit values.</i></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>      <em>bool</em> <dfn class="local col3 decl" id="213Is32BitSplat" title='Is32BitSplat' data-type='bool' data-ref="213Is32BitSplat">Is32BitSplat</dfn> = <a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsO32Ev" title='llvm::MipsABIInfo::IsO32' data-ref="_ZNK4llvm11MipsABIInfo5IsO32Ev">IsO32</a>() || <a class="local col6 ref" href="#206SplatBitSize" title='SplatBitSize' data-ref="206SplatBitSize">SplatBitSize</a> &lt; <var>64</var>;</td></tr>
<tr><th id="1157">1157</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="214ADDiuOp" title='ADDiuOp' data-type='const unsigned int' data-ref="214ADDiuOp">ADDiuOp</dfn> = Is32BitSplat ? Mips::<span class='error' title="no member named &apos;ADDiu&apos; in namespace &apos;llvm::Mips&apos;">ADDiu</span> : Mips::<span class='error' title="no member named &apos;DADDiu&apos; in namespace &apos;llvm::Mips&apos;">DADDiu</span>;</td></tr>
<tr><th id="1158">1158</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="215SplatMVT" title='SplatMVT' data-type='const llvm::MVT' data-ref="215SplatMVT">SplatMVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col3 ref" href="#213Is32BitSplat" title='Is32BitSplat' data-ref="213Is32BitSplat">Is32BitSplat</a> ? <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> : <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="1159">1159</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="216ZeroVal" title='ZeroVal' data-type='llvm::SDValue' data-ref="216ZeroVal">ZeroVal</dfn> = CurDAG-&gt;getRegister(</td></tr>
<tr><th id="1160">1160</th><td>          Is32BitSplat ? Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span> : Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>, SplatMVT);</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="217FILLOp" title='FILLOp' data-type='const unsigned int' data-ref="217FILLOp">FILLOp</dfn> =</td></tr>
<tr><th id="1163">1163</th><td>          SplatBitSize == <var>16</var></td></tr>
<tr><th id="1164">1164</th><td>              ? Mips::<span class='error' title="no member named &apos;FILL_H&apos; in namespace &apos;llvm::Mips&apos;">FILL_H</span></td></tr>
<tr><th id="1165">1165</th><td>              : (SplatBitSize == <var>32</var> ? Mips::<span class='error' title="no member named &apos;FILL_W&apos; in namespace &apos;llvm::Mips&apos;">FILL_W</span></td></tr>
<tr><th id="1166">1166</th><td>                                    : (SplatBitSize == <var>64</var> ? Mips::<span class='error' title="no member named &apos;FILL_D&apos; in namespace &apos;llvm::Mips&apos;">FILL_D</span> : <var>0</var>));</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FILLOp != 0 &amp;&amp; &quot;Unknown FILL Op for splat synthesis!&quot;) ? void (0) : __assert_fail (&quot;FILLOp != 0 &amp;&amp; \&quot;Unknown FILL Op for splat synthesis!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 1168, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#217FILLOp" title='FILLOp' data-ref="217FILLOp">FILLOp</a> != <var>0</var> &amp;&amp; <q>"Unknown FILL Op for splat synthesis!"</q>);</td></tr>
<tr><th id="1169">1169</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!ABI.IsO32() || (FILLOp != Mips::FILL_D)) &amp;&amp; &quot;Attempting to use fill.d on MIPS32!&quot;) ? void (0) : __assert_fail (&quot;(!ABI.IsO32() || (FILLOp != Mips::FILL_D)) &amp;&amp; \&quot;Attempting to use fill.d on MIPS32!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 1170, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!ABI.IsO32() || (FILLOp != Mips::<span class='error' title="no member named &apos;FILL_D&apos; in namespace &apos;llvm::Mips&apos;">FILL_D</span>)) &amp;&amp;</td></tr>
<tr><th id="1170">1170</th><td>             <q>"Attempting to use fill.d on MIPS32!"</q>);</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="218Lo" title='Lo' data-type='const unsigned int' data-ref="218Lo">Lo</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1173">1173</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="219LoVal" title='LoVal' data-type='llvm::SDValue' data-ref="219LoVal">LoVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col8 ref" href="#218Lo" title='Lo' data-ref="218Lo">Lo</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#215SplatMVT" title='SplatMVT' data-ref="215SplatMVT">SplatMVT</a>);</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>      <a class="local col1 ref" href="#211Res" title='Res' data-ref="211Res">Res</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_">getMachineNode</a>(<a class="local col4 ref" href="#214ADDiuOp" title='ADDiuOp' data-ref="214ADDiuOp">ADDiuOp</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#215SplatMVT" title='SplatMVT' data-ref="215SplatMVT">SplatMVT</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col6 ref" href="#216ZeroVal" title='ZeroVal' data-ref="216ZeroVal">ZeroVal</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col9 ref" href="#219LoVal" title='LoVal' data-ref="219LoVal">LoVal</a>);</td></tr>
<tr><th id="1176">1176</th><td>      <a class="local col1 ref" href="#211Res" title='Res' data-ref="211Res">Res</a> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueE">getMachineNode</a>(<a class="local col7 ref" href="#217FILLOp" title='FILLOp' data-ref="217FILLOp">FILLOp</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#211Res" title='Res' data-ref="211Res">Res</a>, <var>0</var>));</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<var>32</var>) &amp;&amp; <a class="local col6 ref" href="#206SplatBitSize" title='SplatBitSize' data-ref="206SplatBitSize">SplatBitSize</a> == <var>32</var>) {</td></tr>
<tr><th id="1179">1179</th><td>      <i>// Only handle the cases where the splat size agrees with the size</i></td></tr>
<tr><th id="1180">1180</th><td><i>      // of the SplatValue here.</i></td></tr>
<tr><th id="1181">1181</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="220Lo" title='Lo' data-type='const unsigned int' data-ref="220Lo">Lo</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1182">1182</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="221Hi" title='Hi' data-type='const unsigned int' data-ref="221Hi">Hi</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1183">1183</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="222ZeroVal" title='ZeroVal' data-type='llvm::SDValue' data-ref="222ZeroVal">ZeroVal</dfn> = CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, MVT::i32);</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="223LoVal" title='LoVal' data-type='llvm::SDValue' data-ref="223LoVal">LoVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#220Lo" title='Lo' data-ref="220Lo">Lo</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1186">1186</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="224HiVal" title='HiVal' data-type='llvm::SDValue' data-ref="224HiVal">HiVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#221Hi" title='Hi' data-ref="221Hi">Hi</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>      <b>if</b> (Hi)</td></tr>
<tr><th id="1189">1189</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;">LUi</span>, DL, MVT::i32, HiVal);</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>      <b>if</b> (Lo)</td></tr>
<tr><th id="1192">1192</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;ORi&apos; in namespace &apos;llvm::Mips&apos;">ORi</span>, DL, MVT::i32,</td></tr>
<tr><th id="1193">1193</th><td>                                     Hi ? SDValue(Res, <var>0</var>) : ZeroVal, LoVal);</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Hi || Lo) &amp;&amp; &quot;Zero case reached 32 bit case splat synthesis!&quot;) ? void (0) : __assert_fail (&quot;(Hi || Lo) &amp;&amp; \&quot;Zero case reached 32 bit case splat synthesis!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 1195, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#221Hi" title='Hi' data-ref="221Hi">Hi</a> || <a class="local col0 ref" href="#220Lo" title='Lo' data-ref="220Lo">Lo</a>) &amp;&amp; <q>"Zero case reached 32 bit case splat synthesis!"</q>);</td></tr>
<tr><th id="1196">1196</th><td>      Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;FILL_W&apos; in namespace &apos;llvm::Mips&apos;">FILL_W</span>, DL, MVT::v4i32, SDValue(Res, <var>0</var>));</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<var>32</var>) &amp;&amp; <a class="local col6 ref" href="#206SplatBitSize" title='SplatBitSize' data-ref="206SplatBitSize">SplatBitSize</a> == <var>64</var> &amp;&amp;</td></tr>
<tr><th id="1199">1199</th><td>               (<a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsN32Ev" title='llvm::MipsABIInfo::IsN32' data-ref="_ZNK4llvm11MipsABIInfo5IsN32Ev">IsN32</a>() || <a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsN64Ev" title='llvm::MipsABIInfo::IsN64' data-ref="_ZNK4llvm11MipsABIInfo5IsN64Ev">IsN64</a>())) {</td></tr>
<tr><th id="1200">1200</th><td>      <i>// N32 and N64 can perform some tricks that O32 can't for signed 32 bit</i></td></tr>
<tr><th id="1201">1201</th><td><i>      // integers due to having 64bit registers. lui will cause the necessary</i></td></tr>
<tr><th id="1202">1202</th><td><i>      // zero/sign extension.</i></td></tr>
<tr><th id="1203">1203</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="225Lo" title='Lo' data-type='const unsigned int' data-ref="225Lo">Lo</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1204">1204</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="226Hi" title='Hi' data-type='const unsigned int' data-ref="226Hi">Hi</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1205">1205</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="227ZeroVal" title='ZeroVal' data-type='llvm::SDValue' data-ref="227ZeroVal">ZeroVal</dfn> = CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, MVT::i32);</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="228LoVal" title='LoVal' data-type='llvm::SDValue' data-ref="228LoVal">LoVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col5 ref" href="#225Lo" title='Lo' data-ref="225Lo">Lo</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1208">1208</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="229HiVal" title='HiVal' data-type='llvm::SDValue' data-ref="229HiVal">HiVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col6 ref" href="#226Hi" title='Hi' data-ref="226Hi">Hi</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>      <b>if</b> (Hi)</td></tr>
<tr><th id="1211">1211</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;">LUi</span>, DL, MVT::i32, HiVal);</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td>      <b>if</b> (Lo)</td></tr>
<tr><th id="1214">1214</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;ORi&apos; in namespace &apos;llvm::Mips&apos;">ORi</span>, DL, MVT::i32,</td></tr>
<tr><th id="1215">1215</th><td>                                     Hi ? SDValue(Res, <var>0</var>) : ZeroVal, LoVal);</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>      Res = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1218">1218</th><td>              Mips::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::Mips&apos;">SUBREG_TO_REG</span>, DL, MVT::i64,</td></tr>
<tr><th id="1219">1219</th><td>              CurDAG-&gt;getTargetConstant(((Hi &gt;&gt; <var>15</var>) &amp; <var>0x1</var>), DL, MVT::i64),</td></tr>
<tr><th id="1220">1220</th><td>              SDValue(Res, <var>0</var>),</td></tr>
<tr><th id="1221">1221</th><td>              CurDAG-&gt;getTargetConstant(Mips::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::Mips&apos;">sub_32</span>, DL, MVT::i64));</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>      Res =</td></tr>
<tr><th id="1224">1224</th><td>          CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;FILL_D&apos; in namespace &apos;llvm::Mips&apos;">FILL_D</span>, DL, MVT::v2i64, SDValue(Res, <var>0</var>));</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<var>64</var>)) {</td></tr>
<tr><th id="1227">1227</th><td>      <i>// If we have a 64 bit Splat value, we perform a similar sequence to the</i></td></tr>
<tr><th id="1228">1228</th><td><i>      // above:</i></td></tr>
<tr><th id="1229">1229</th><td><i>      //</i></td></tr>
<tr><th id="1230">1230</th><td><i>      // MIPS32:                            MIPS64:</i></td></tr>
<tr><th id="1231">1231</th><td><i>      //   lui $res, %highest(val)            lui $res, %highest(val)</i></td></tr>
<tr><th id="1232">1232</th><td><i>      //   ori $res, $res, %higher(val)       ori $res, $res, %higher(val)</i></td></tr>
<tr><th id="1233">1233</th><td><i>      //   lui $res2, %hi(val)                lui $res2, %hi(val)</i></td></tr>
<tr><th id="1234">1234</th><td><i>      //   ori $res2, %res2, %lo(val)         ori $res2, %res2, %lo(val)</i></td></tr>
<tr><th id="1235">1235</th><td><i>      //   $res3 = fill $res2                 dinsu $res, $res2, 0, 32</i></td></tr>
<tr><th id="1236">1236</th><td><i>      //   $res4 = insert.w $res3[1], $res    fill.d $res</i></td></tr>
<tr><th id="1237">1237</th><td><i>      //   splat.d $res4, 0</i></td></tr>
<tr><th id="1238">1238</th><td><i>      //</i></td></tr>
<tr><th id="1239">1239</th><td><i>      // The ability to use dinsu is guaranteed as MSA requires MIPSR5. This saves</i></td></tr>
<tr><th id="1240">1240</th><td><i>      // having to materialize the value by shifts and ors.</i></td></tr>
<tr><th id="1241">1241</th><td><i>      //</i></td></tr>
<tr><th id="1242">1242</th><td><i>      // FIXME: Implement the preferred sequence for MIPS64R6:</i></td></tr>
<tr><th id="1243">1243</th><td><i>      //</i></td></tr>
<tr><th id="1244">1244</th><td><i>      // MIPS64R6:</i></td></tr>
<tr><th id="1245">1245</th><td><i>      //   ori $res, $zero, %lo(val)</i></td></tr>
<tr><th id="1246">1246</th><td><i>      //   daui $res, $res, %hi(val)</i></td></tr>
<tr><th id="1247">1247</th><td><i>      //   dahi $res, $res, %higher(val)</i></td></tr>
<tr><th id="1248">1248</th><td><i>      //   dati $res, $res, %highest(cal)</i></td></tr>
<tr><th id="1249">1249</th><td><i>      //   fill.d $res</i></td></tr>
<tr><th id="1250">1250</th><td><i>      //</i></td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="230Lo" title='Lo' data-type='const unsigned int' data-ref="230Lo">Lo</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1253">1253</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="231Hi" title='Hi' data-type='const unsigned int' data-ref="231Hi">Hi</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1254">1254</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="232Higher" title='Higher' data-type='const unsigned int' data-ref="232Higher">Higher</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>32</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1255">1255</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="233Highest" title='Highest' data-type='const unsigned int' data-ref="233Highest">Highest</dfn> = <a class="local col4 ref" href="#204SplatValue" title='SplatValue' data-ref="204SplatValue">SplatValue</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>48</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>16</var>).<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="234LoVal" title='LoVal' data-type='llvm::SDValue' data-ref="234LoVal">LoVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col0 ref" href="#230Lo" title='Lo' data-ref="230Lo">Lo</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1258">1258</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="235HiVal" title='HiVal' data-type='llvm::SDValue' data-ref="235HiVal">HiVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col1 ref" href="#231Hi" title='Hi' data-ref="231Hi">Hi</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1259">1259</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="236HigherVal" title='HigherVal' data-type='llvm::SDValue' data-ref="236HigherVal">HigherVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col2 ref" href="#232Higher" title='Higher' data-ref="232Higher">Higher</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1260">1260</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="237HighestVal" title='HighestVal' data-type='llvm::SDValue' data-ref="237HighestVal">HighestVal</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="local col3 ref" href="#233Highest" title='Highest' data-ref="233Highest">Highest</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="1261">1261</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="238ZeroVal" title='ZeroVal' data-type='llvm::SDValue' data-ref="238ZeroVal">ZeroVal</dfn> = CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>, MVT::i32);</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>      <i>// Independent of whether we're targeting MIPS64 or not, the basic</i></td></tr>
<tr><th id="1264">1264</th><td><i>      // operations are the same. Also, directly use the $zero register if</i></td></tr>
<tr><th id="1265">1265</th><td><i>      // the 16 bit chunk is zero.</i></td></tr>
<tr><th id="1266">1266</th><td><i>      //</i></td></tr>
<tr><th id="1267">1267</th><td><i>      // For optimization purposes we always synthesize the splat value as</i></td></tr>
<tr><th id="1268">1268</th><td><i>      // an i32 value, then if we're targetting MIPS64, use SUBREG_TO_REG</i></td></tr>
<tr><th id="1269">1269</th><td><i>      // just before combining the values with dinsu to produce an i64. This</i></td></tr>
<tr><th id="1270">1270</th><td><i>      // enables SelectionDAG to aggressively share components of splat values</i></td></tr>
<tr><th id="1271">1271</th><td><i>      // where possible.</i></td></tr>
<tr><th id="1272">1272</th><td><i>      //</i></td></tr>
<tr><th id="1273">1273</th><td><i>      // FIXME: This is the general constant synthesis problem. This code</i></td></tr>
<tr><th id="1274">1274</th><td><i>      //        should be factored out into a class shared between all the</i></td></tr>
<tr><th id="1275">1275</th><td><i>      //        classes that need it. Specifically, for a splat size of 64</i></td></tr>
<tr><th id="1276">1276</th><td><i>      //        bits that's a negative number we can do better than LUi/ORi</i></td></tr>
<tr><th id="1277">1277</th><td><i>      //        for the upper 32bits.</i></td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>      <b>if</b> (Hi)</td></tr>
<tr><th id="1280">1280</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;">LUi</span>, DL, MVT::i32, HiVal);</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>      <b>if</b> (Lo)</td></tr>
<tr><th id="1283">1283</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;ORi&apos; in namespace &apos;llvm::Mips&apos;">ORi</span>, DL, MVT::i32,</td></tr>
<tr><th id="1284">1284</th><td>                                     Hi ? SDValue(Res, <var>0</var>) : ZeroVal, LoVal);</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="239HiRes" title='HiRes' data-type='llvm::SDNode *' data-ref="239HiRes">HiRes</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>      <b>if</b> (Highest)</td></tr>
<tr><th id="1288">1288</th><td>        HiRes = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;LUi&apos; in namespace &apos;llvm::Mips&apos;">LUi</span>, DL, MVT::i32, HighestVal);</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>      <b>if</b> (Higher)</td></tr>
<tr><th id="1291">1291</th><td>        HiRes = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;ORi&apos; in namespace &apos;llvm::Mips&apos;">ORi</span>, DL, MVT::i32,</td></tr>
<tr><th id="1292">1292</th><td>                                       Highest ? SDValue(HiRes, <var>0</var>) : ZeroVal,</td></tr>
<tr><th id="1293">1293</th><td>                                       HigherVal);</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>      <b>if</b> (<a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsO32Ev" title='llvm::MipsABIInfo::IsO32' data-ref="_ZNK4llvm11MipsABIInfo5IsO32Ev">IsO32</a>()) {</td></tr>
<tr><th id="1297">1297</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;FILL_W&apos; in namespace &apos;llvm::Mips&apos;">FILL_W</span>, DL, MVT::v4i32,</td></tr>
<tr><th id="1298">1298</th><td>                                     (Hi || Lo) ? SDValue(Res, <var>0</var>) : ZeroVal);</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>        Res = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1301">1301</th><td>            Mips::<span class='error' title="no member named &apos;INSERT_W&apos; in namespace &apos;llvm::Mips&apos;">INSERT_W</span>, DL, MVT::v4i32, SDValue(Res, <var>0</var>),</td></tr>
<tr><th id="1302">1302</th><td>            (Highest || Higher) ? SDValue(HiRes, <var>0</var>) : ZeroVal,</td></tr>
<tr><th id="1303">1303</th><td>            CurDAG-&gt;getTargetConstant(<var>1</var>, DL, MVT::i32));</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col0 decl" id="240TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="240TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv" title='llvm::SelectionDAGISel::getTargetLowering' data-ref="_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="1306">1306</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="241RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="241RC">RC</dfn> =</td></tr>
<tr><th id="1307">1307</th><td>            <a class="local col0 ref" href="#240TLI" title='TLI' data-ref="240TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>());</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>        Res = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1310">1310</th><td>            Mips::<span class='error' title="no member named &apos;COPY_TO_REGCLASS&apos; in namespace &apos;llvm::Mips&apos;">COPY_TO_REGCLASS</span>, DL, ViaVecTy, SDValue(Res, <var>0</var>),</td></tr>
<tr><th id="1311">1311</th><td>            CurDAG-&gt;getTargetConstant(RC-&gt;getID(), DL, MVT::i32));</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>        Res = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1314">1314</th><td>            Mips::<span class='error' title="no member named &apos;SPLATI_D&apos; in namespace &apos;llvm::Mips&apos;">SPLATI_D</span>, DL, MVT::v2i64, SDValue(Res, <var>0</var>),</td></tr>
<tr><th id="1315">1315</th><td>            CurDAG-&gt;getTargetConstant(<var>0</var>, DL, MVT::i32));</td></tr>
<tr><th id="1316">1316</th><td>      } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsN64Ev" title='llvm::MipsABIInfo::IsN64' data-ref="_ZNK4llvm11MipsABIInfo5IsN64Ev">IsN64</a>() || <a class="local col2 ref" href="#202ABI" title='ABI' data-ref="202ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo5IsN32Ev" title='llvm::MipsABIInfo::IsN32' data-ref="_ZNK4llvm11MipsABIInfo5IsN32Ev">IsN32</a>()) {</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="242Zero64Val" title='Zero64Val' data-type='llvm::SDValue' data-ref="242Zero64Val">Zero64Val</dfn> = CurDAG-&gt;getRegister(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>, MVT::i64);</td></tr>
<tr><th id="1319">1319</th><td>        <em>const</em> <em>bool</em> <dfn class="local col3 decl" id="243HiResNonZero" title='HiResNonZero' data-type='const bool' data-ref="243HiResNonZero">HiResNonZero</dfn> = <a class="local col3 ref" href="#233Highest" title='Highest' data-ref="233Highest">Highest</a> || <a class="local col2 ref" href="#232Higher" title='Higher' data-ref="232Higher">Higher</a>;</td></tr>
<tr><th id="1320">1320</th><td>        <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="244ResNonZero" title='ResNonZero' data-type='const bool' data-ref="244ResNonZero">ResNonZero</dfn> = <a class="local col1 ref" href="#231Hi" title='Hi' data-ref="231Hi">Hi</a> || <a class="local col0 ref" href="#230Lo" title='Lo' data-ref="230Lo">Lo</a>;</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>        <b>if</b> (HiResNonZero)</td></tr>
<tr><th id="1323">1323</th><td>          HiRes = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1324">1324</th><td>              Mips::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::Mips&apos;">SUBREG_TO_REG</span>, DL, MVT::i64,</td></tr>
<tr><th id="1325">1325</th><td>              CurDAG-&gt;getTargetConstant(((Highest &gt;&gt; <var>15</var>) &amp; <var>0x1</var>), DL, MVT::i64),</td></tr>
<tr><th id="1326">1326</th><td>              SDValue(HiRes, <var>0</var>),</td></tr>
<tr><th id="1327">1327</th><td>              CurDAG-&gt;getTargetConstant(Mips::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::Mips&apos;">sub_32</span>, DL, MVT::i64));</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>        <b>if</b> (ResNonZero)</td></tr>
<tr><th id="1330">1330</th><td>          Res = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1331">1331</th><td>              Mips::<span class='error' title="no member named &apos;SUBREG_TO_REG&apos; in namespace &apos;llvm::Mips&apos;">SUBREG_TO_REG</span>, DL, MVT::i64,</td></tr>
<tr><th id="1332">1332</th><td>              CurDAG-&gt;getTargetConstant(((Hi &gt;&gt; <var>15</var>) &amp; <var>0x1</var>), DL, MVT::i64),</td></tr>
<tr><th id="1333">1333</th><td>              SDValue(Res, <var>0</var>),</td></tr>
<tr><th id="1334">1334</th><td>              CurDAG-&gt;getTargetConstant(Mips::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::Mips&apos;">sub_32</span>, DL, MVT::i64));</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td>        <i>// We have 3 cases:</i></td></tr>
<tr><th id="1337">1337</th><td><i>        //   The HiRes is nonzero but Res is $zero  =&gt; dsll32 HiRes, 0</i></td></tr>
<tr><th id="1338">1338</th><td><i>        //   The Res is nonzero but HiRes is $zero  =&gt; dinsu Res, $zero, 32, 32</i></td></tr>
<tr><th id="1339">1339</th><td><i>        //   Both are non zero                      =&gt; dinsu Res, HiRes, 32, 32</i></td></tr>
<tr><th id="1340">1340</th><td><i>        //</i></td></tr>
<tr><th id="1341">1341</th><td><i>        // The obvious "missing" case is when both are zero, but that case is</i></td></tr>
<tr><th id="1342">1342</th><td><i>        // handled by the ldi case.</i></td></tr>
<tr><th id="1343">1343</th><td>        <b>if</b> (<a class="local col4 ref" href="#244ResNonZero" title='ResNonZero' data-ref="244ResNonZero">ResNonZero</a>) {</td></tr>
<tr><th id="1344">1344</th><td>          <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::IntegerType" title='llvm::IntegerType' data-ref="llvm::IntegerType">IntegerType</a> *<dfn class="local col5 decl" id="245Int32Ty" title='Int32Ty' data-type='llvm::IntegerType *' data-ref="245Int32Ty">Int32Ty</dfn> =</td></tr>
<tr><th id="1345">1345</th><td>              <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::IntegerType" title='llvm::IntegerType' data-ref="llvm::IntegerType">IntegerType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm11IntegerType3getERNS_11LLVMContextEj" title='llvm::IntegerType::get' data-ref="_ZN4llvm11IntegerType3getERNS_11LLVMContextEj">get</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <var>32</var>);</td></tr>
<tr><th id="1346">1346</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col6 decl" id="246Const32" title='Const32' data-type='const llvm::ConstantInt *' data-ref="246Const32">Const32</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="local col5 ref" href="#245Int32Ty" title='Int32Ty' data-ref="245Int32Ty">Int32Ty</a>, <var>32</var>);</td></tr>
<tr><th id="1347">1347</th><td>          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="247Ops" title='Ops' data-type='llvm::SDValue [4]' data-ref="247Ops">Ops</dfn>[<var>4</var>] = {<a class="local col3 ref" href="#243HiResNonZero" title='HiResNonZero' data-ref="243HiResNonZero">HiResNonZero</a> ? <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col9 ref" href="#239HiRes" title='HiRes' data-ref="239HiRes">HiRes</a>, <var>0</var>) : <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col2 ref" href="#242Zero64Val" title='Zero64Val' data-ref="242Zero64Val">Zero64Val</a>,</td></tr>
<tr><th id="1348">1348</th><td>                            <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_11ConstantIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_11ConstantIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(*<a class="local col6 ref" href="#246Const32" title='Const32' data-ref="246Const32">Const32</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="1349">1349</th><td>                            <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG11getConstantERKNS_11ConstantIntERKNS_5SDLocENS_3EVTEbb" title='llvm::SelectionDAG::getConstant' data-ref="_ZN4llvm12SelectionDAG11getConstantERKNS_11ConstantIntERKNS_5SDLocENS_3EVTEbb">getConstant</a>(*<a class="local col6 ref" href="#246Const32" title='Const32' data-ref="246Const32">Const32</a>, <a class="local col5 ref" href="#175DL" title='DL' data-ref="175DL">DL</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>),</td></tr>
<tr><th id="1350">1350</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col1 ref" href="#211Res" title='Res' data-ref="211Res">Res</a>, <var>0</var>)};</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>          Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;DINSU&apos; in namespace &apos;llvm::Mips&apos;">DINSU</span>, DL, MVT::i64, Ops);</td></tr>
<tr><th id="1353">1353</th><td>        } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#243HiResNonZero" title='HiResNonZero' data-ref="243HiResNonZero">HiResNonZero</a>) {</td></tr>
<tr><th id="1354">1354</th><td>          Res = CurDAG-&gt;getMachineNode(</td></tr>
<tr><th id="1355">1355</th><td>              Mips::<span class='error' title="no member named &apos;DSLL32&apos; in namespace &apos;llvm::Mips&apos;">DSLL32</span>, DL, MVT::i64, SDValue(HiRes, <var>0</var>),</td></tr>
<tr><th id="1356">1356</th><td>              CurDAG-&gt;getTargetConstant(<var>0</var>, DL, MVT::i32));</td></tr>
<tr><th id="1357">1357</th><td>        } <b>else</b></td></tr>
<tr><th id="1358">1358</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Zero splat value handled by non-zero 64bit splat synthesis!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 1359)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="1359">1359</th><td>              <q>"Zero splat value handled by non-zero 64bit splat synthesis!"</q>);</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>        Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;FILL_D&apos; in namespace &apos;llvm::Mips&apos;">FILL_D</span>, DL, MVT::v2i64, SDValue(Res, <var>0</var>));</td></tr>
<tr><th id="1362">1362</th><td>      } <b>else</b></td></tr>
<tr><th id="1363">1363</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown ABI in MipsISelDAGToDAG!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 1363)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown ABI in MipsISelDAGToDAG!"</q>);</td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td>    } <b>else</b></td></tr>
<tr><th id="1366">1366</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>    <b>if</b> (<a class="local col9 ref" href="#209ResVecTy" title='ResVecTy' data-ref="209ResVecTy">ResVecTy</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col0 ref" href="#210ViaVecTy" title='ViaVecTy' data-ref="210ViaVecTy">ViaVecTy</a>) {</td></tr>
<tr><th id="1369">1369</th><td>      <i>// If LdiOp is writing to a different register class to ResVecTy, then</i></td></tr>
<tr><th id="1370">1370</th><td><i>      // fix it up here. This COPY_TO_REGCLASS should never cause a move.v</i></td></tr>
<tr><th id="1371">1371</th><td><i>      // since the source and destination register sets contain the same</i></td></tr>
<tr><th id="1372">1372</th><td><i>      // registers.</i></td></tr>
<tr><th id="1373">1373</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col8 decl" id="248TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="248TLI">TLI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv" title='llvm::SelectionDAGISel::getTargetLowering' data-ref="_ZNK4llvm16SelectionDAGISel17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="1374">1374</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="249ResVecTySimple" title='ResVecTySimple' data-type='llvm::MVT' data-ref="249ResVecTySimple">ResVecTySimple</dfn> = <a class="local col9 ref" href="#209ResVecTy" title='ResVecTy' data-ref="209ResVecTy">ResVecTy</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1375">1375</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="250RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="250RC">RC</dfn> = <a class="local col8 ref" href="#248TLI" title='TLI' data-ref="248TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#249ResVecTySimple" title='ResVecTySimple' data-ref="249ResVecTySimple">ResVecTySimple</a>);</td></tr>
<tr><th id="1376">1376</th><td>      Res = CurDAG-&gt;getMachineNode(Mips::<span class='error' title="no member named &apos;COPY_TO_REGCLASS&apos; in namespace &apos;llvm::Mips&apos;">COPY_TO_REGCLASS</span>, DL,</td></tr>
<tr><th id="1377">1377</th><td>                                   ResVecTy, SDValue(Res, <var>0</var>),</td></tr>
<tr><th id="1378">1378</th><td>                                   CurDAG-&gt;getTargetConstant(RC-&gt;getID(), DL,</td></tr>
<tr><th id="1379">1379</th><td>                                                             MVT::i32));</td></tr>
<tr><th id="1380">1380</th><td>    }</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td>    <a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_" title='llvm::SelectionDAGISel::ReplaceNode' data-ref="_ZN4llvm16SelectionDAGISel11ReplaceNodeEPNS_6SDNodeES2_">ReplaceNode</a>(<a class="local col3 ref" href="#173Node" title='Node' data-ref="173Node">Node</a>, <a class="local col1 ref" href="#211Res" title='Res' data-ref="211Res">Res</a>);</td></tr>
<tr><th id="1383">1383</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1384">1384</th><td>  }</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>  }</td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1389">1389</th><td>}</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td><em>bool</em> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a>::</td></tr>
<tr><th id="1392">1392</th><td><dfn class="virtual decl def" id="_ZN4llvm18MipsSEDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE" title='llvm::MipsSEDAGToDAGISel::SelectInlineAsmMemoryOperand' data-ref="_ZN4llvm18MipsSEDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE">SelectInlineAsmMemoryOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="251Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="251Op">Op</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="252ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="252ConstraintID">ConstraintID</dfn>,</td></tr>
<tr><th id="1393">1393</th><td>                             <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col3 decl" id="253OutOps" title='OutOps' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="253OutOps">OutOps</dfn>) {</td></tr>
<tr><th id="1394">1394</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col4 decl" id="254Base" title='Base' data-type='llvm::SDValue' data-ref="254Base">Base</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1Ev" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1Ev"></a><dfn class="local col5 decl" id="255Offset" title='Offset' data-type='llvm::SDValue' data-ref="255Offset">Offset</dfn>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>  <b>switch</b>(<a class="local col2 ref" href="#252ConstraintID" title='ConstraintID' data-ref="252ConstraintID">ConstraintID</a>) {</td></tr>
<tr><th id="1397">1397</th><td>  <b>default</b>:</td></tr>
<tr><th id="1398">1398</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected asm memory constraint&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp&quot;, 1398)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected asm memory constraint"</q>);</td></tr>
<tr><th id="1399">1399</th><td>  <i>// All memory constraints can at least accept raw pointers.</i></td></tr>
<tr><th id="1400">1400</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_i" title='llvm::InlineAsm::Constraint_i' data-ref="llvm::InlineAsm::Constraint_i">Constraint_i</a>:</td></tr>
<tr><th id="1401">1401</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>);</td></tr>
<tr><th id="1402">1402</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1403">1403</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1404">1404</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_m" title='llvm::InlineAsm::Constraint_m' data-ref="llvm::InlineAsm::Constraint_m">Constraint_m</a>:</td></tr>
<tr><th id="1405">1405</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm16' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_">selectAddrRegImm16</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a></span>)) {</td></tr>
<tr><th id="1406">1406</th><td>      <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>);</td></tr>
<tr><th id="1407">1407</th><td>      <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a>);</td></tr>
<tr><th id="1408">1408</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1409">1409</th><td>    }</td></tr>
<tr><th id="1410">1410</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>);</td></tr>
<tr><th id="1411">1411</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1412">1412</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1413">1413</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_R" title='llvm::InlineAsm::Constraint_R' data-ref="llvm::InlineAsm::Constraint_R">Constraint_R</a>:</td></tr>
<tr><th id="1414">1414</th><td>    <i>// The 'R' constraint is supposed to be much more complicated than this.</i></td></tr>
<tr><th id="1415">1415</th><td><i>    // However, it's becoming less useful due to architectural changes and</i></td></tr>
<tr><th id="1416">1416</th><td><i>    // ought to be replaced by other constraints such as 'ZC'.</i></td></tr>
<tr><th id="1417">1417</th><td><i>    // For now, support 9-bit signed offsets which is supportable by all</i></td></tr>
<tr><th id="1418">1418</th><td><i>    // subtargets for all instructions.</i></td></tr>
<tr><th id="1419">1419</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm9' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_">selectAddrRegImm9</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a></span>)) {</td></tr>
<tr><th id="1420">1420</th><td>      <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>);</td></tr>
<tr><th id="1421">1421</th><td>      <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a>);</td></tr>
<tr><th id="1422">1422</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1423">1423</th><td>    }</td></tr>
<tr><th id="1424">1424</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>);</td></tr>
<tr><th id="1425">1425</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1426">1426</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1427">1427</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_ZC" title='llvm::InlineAsm::Constraint_ZC' data-ref="llvm::InlineAsm::Constraint_ZC">Constraint_ZC</a>:</td></tr>
<tr><th id="1428">1428</th><td>    <i>// ZC matches whatever the pref, ll, and sc instructions can handle for the</i></td></tr>
<tr><th id="1429">1429</th><td><i>    // given subtarget.</i></td></tr>
<tr><th id="1430">1430</th><td>    <b>if</b> (<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv" title='llvm::MipsSubtarget::inMicroMipsMode' data-ref="_ZNK4llvm13MipsSubtarget15inMicroMipsModeEv">inMicroMipsMode</a>()) {</td></tr>
<tr><th id="1431">1431</th><td>      <i>// On microMIPS, they can handle 12-bit offsets.</i></td></tr>
<tr><th id="1432">1432</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm12' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_">selectAddrRegImm12</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a></span>)) {</td></tr>
<tr><th id="1433">1433</th><td>        <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>);</td></tr>
<tr><th id="1434">1434</th><td>        <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a>);</td></tr>
<tr><th id="1435">1435</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1436">1436</th><td>      }</td></tr>
<tr><th id="1437">1437</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel::Subtarget" title='llvm::MipsDAGToDAGISel::Subtarget' data-ref="llvm::MipsDAGToDAGISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r6Ev" title='llvm::MipsSubtarget::hasMips32r6' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r6Ev">hasMips32r6</a>()) {</td></tr>
<tr><th id="1438">1438</th><td>      <i>// On MIPS32r6/MIPS64r6, they can only handle 9-bit offsets.</i></td></tr>
<tr><th id="1439">1439</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm9' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_">selectAddrRegImm9</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a></span>)) {</td></tr>
<tr><th id="1440">1440</th><td>        <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>);</td></tr>
<tr><th id="1441">1441</th><td>        <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a>);</td></tr>
<tr><th id="1442">1442</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1443">1443</th><td>      }</td></tr>
<tr><th id="1444">1444</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="#_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm16' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_">selectAddrRegImm16</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>, <span class='refarg'><a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a></span>, <span class='refarg'><a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a></span>)) {</td></tr>
<tr><th id="1445">1445</th><td>      <i>// Prior to MIPS32r6/MIPS64r6, they can handle 16-bit offsets.</i></td></tr>
<tr><th id="1446">1446</th><td>      <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col4 ref" href="#254Base" title='Base' data-ref="254Base">Base</a>);</td></tr>
<tr><th id="1447">1447</th><td>      <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#255Offset" title='Offset' data-ref="255Offset">Offset</a>);</td></tr>
<tr><th id="1448">1448</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1449">1449</th><td>    }</td></tr>
<tr><th id="1450">1450</th><td>    <i>// In all cases, 0-bit offsets are acceptable.</i></td></tr>
<tr><th id="1451">1451</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>);</td></tr>
<tr><th id="1452">1452</th><td>    <a class="local col3 ref" href="#253OutOps" title='OutOps' data-ref="253OutOps">OutOps</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="member" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG">CurDAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<var>0</var>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="ref fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#123" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col1 ref" href="#251Op" title='Op' data-ref="251Op">Op</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1453">1453</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1454">1454</th><td>  }</td></tr>
<tr><th id="1455">1455</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1456">1456</th><td>}</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm19createMipsSEISelDagERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createMipsSEISelDag' data-ref="_ZN4llvm19createMipsSEISelDagERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE">createMipsSEISelDag</dfn>(<a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col6 decl" id="256TM" title='TM' data-type='llvm::MipsTargetMachine &amp;' data-ref="256TM">TM</dfn>,</td></tr>
<tr><th id="1459">1459</th><td>                                        <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col7 decl" id="257OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="257OptLevel">OptLevel</dfn>) {</td></tr>
<tr><th id="1460">1460</th><td>  <b>return</b> <b>new</b> <a class="type" href="MipsSEISelDAGToDAG.h.html#llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</a><a class="ref" href="MipsSEISelDAGToDAG.h.html#_ZN4llvm18MipsSEDAGToDAGISelC1ERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE" title='llvm::MipsSEDAGToDAGISel::MipsSEDAGToDAGISel' data-ref="_ZN4llvm18MipsSEDAGToDAGISelC1ERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE">(</a><a class="local col6 ref" href="#256TM" title='TM' data-ref="256TM">TM</a>, <a class="local col7 ref" href="#257OptLevel" title='OptLevel' data-ref="257OptLevel">OptLevel</a>);</td></tr>
<tr><th id="1461">1461</th><td>}</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
