Archive member included to satisfy reference by file (symbol)

/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-errno.o)
                              syscalls.o (__errno)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o (exit)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o) (_global_impure_ptr)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-init.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o (__libc_init_array)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memcpy.o)
                              syscalls.o (memcpy)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memset.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o (memset)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o) (__call_exitprocs)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-fini.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o) (__libc_fini_array)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-atexit.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o) (atexit)
/var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__atexit.o)
                              /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-atexit.o) (__register_exitproc)

Memory Configuration

Name             Origin             Length             Attributes
rom              0x0000000000000000 0x000000000000fc00 xr
ram              0x0000000002000000 0x0000000000000800 xrw
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o
LOAD main_HCSR04.o
LOAD syscalls.o
LOAD start.o
LOAD utils.o
LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/libgcc.a
START GROUP
LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/libgcc.a
LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a
LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libc.a
END GROUP
LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/libgcc.a
LOAD /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtend.o

.rom            0x0000000000000000      0x2bf
 _pvstart*(.text)
 start*(.text)
 .text          0x0000000000000000       0x58 start.o
                0x0000000000000000                _pvstart
                0x0000000000000058                . = ALIGN (0x4)
 *(.text)
 .text          0x0000000000000058       0x4c /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
                0x0000000000000058                _start
 .text          0x00000000000000a4        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o
 .text          0x00000000000000a4       0x38 main_HCSR04.o
                0x00000000000000a4                Read_HCSR04
                0x00000000000000ac                main
 .text          0x00000000000000dc       0xd4 syscalls.o
                0x00000000000000dc                _getpid
                0x00000000000000dc                _utime
                0x00000000000000dc                _sysconf
                0x00000000000000dc                _ftime
                0x00000000000000dc                _isatty
                0x00000000000000dc                _open
                0x00000000000000dc                _times
                0x00000000000000dc                _stat
                0x00000000000000dc                _chdir
                0x00000000000000dc                _wait
                0x00000000000000dc                _lseek
                0x00000000000000dc                _fstatat
                0x00000000000000dc                _link
                0x00000000000000dc                _chown
                0x00000000000000dc                _access
                0x00000000000000dc                _openat
                0x00000000000000dc                _execve
                0x00000000000000dc                _chmod
                0x00000000000000dc                _lstat
                0x00000000000000dc                _unlink
                0x00000000000000dc                _fork
                0x00000000000000dc                _getcwd
                0x00000000000000dc                _kill
                0x00000000000000dc                _gettimeofday
                0x00000000000000dc                _faccessat
                0x00000000000000e0                unimplemented_syscall
                0x0000000000000100                _read
                0x0000000000000108                _write
                0x000000000000012c                _close
                0x0000000000000134                _fstat
                0x0000000000000158                _sbrk
                0x000000000000017c                _exit
                0x0000000000000180                init_data_section
 .text          0x00000000000001b0       0x10 utils.o
                0x00000000000001b0                delay_
 .text          0x00000000000001c0        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-errno.o)
 .text          0x00000000000001c0        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o)
 .text          0x00000000000001c0        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
 .text          0x00000000000001c0        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-init.o)
 .text          0x00000000000001c0        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memcpy.o)
 .text          0x00000000000001c0       0xdc /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memset.o)
                0x00000000000001c0                memset
 .text          0x000000000000029c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)
 .text          0x000000000000029c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-fini.o)
 .text          0x000000000000029c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-atexit.o)
 .text          0x000000000000029c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__atexit.o)
 .text          0x000000000000029c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtend.o
 *(.rodata*)
 .rodata.str1.4
                0x000000000000029c       0x23 syscalls.o

.text.__do_global_dtors_aux
                0x00000000000002c0       0x48
 .text.__do_global_dtors_aux
                0x00000000000002c0       0x48 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o

.text.frame_dummy
                0x0000000000000308       0x20
 .text.frame_dummy
                0x0000000000000308       0x20 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o

.text.trap      0x0000000000000328       0xc8
 .text.trap     0x0000000000000328       0xc8 start.o
                0x0000000000000328                trap_entry

.text.irq       0x00000000000003f0       0xa8
 .text.irq      0x00000000000003f0       0xa8 start.o
                0x00000000000003f0                irq_entry

.init           0x0000000000000498       0x84
 .init          0x0000000000000498       0x84 start.o

.text.__errno   0x000000000000051c        0x8
 .text.__errno  0x000000000000051c        0x8 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-errno.o)
                0x000000000000051c                __errno

.text.exit      0x0000000000000524       0x34
 .text.exit     0x0000000000000524       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o)
                0x0000000000000524                exit

.text.__libc_init_array
                0x0000000000000558       0x84
 .text.__libc_init_array
                0x0000000000000558       0x84 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-init.o)
                0x0000000000000558                __libc_init_array

.text.memcpy    0x00000000000005dc      0x128
 .text.memcpy   0x00000000000005dc      0x128 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memcpy.o)
                0x00000000000005dc                memcpy

.text.startup.register_fini
                0x0000000000000704       0x18
 .text.startup.register_fini
                0x0000000000000704       0x18 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)

.text.__call_exitprocs
                0x000000000000071c      0x124
 .text.__call_exitprocs
                0x000000000000071c      0x124 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)
                0x000000000000071c                __call_exitprocs

.text.__libc_fini_array
                0x0000000000000840       0x54
 .text.__libc_fini_array
                0x0000000000000840       0x54 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-fini.o)
                0x0000000000000840                __libc_fini_array

.text.atexit    0x0000000000000894       0x14
 .text.atexit   0x0000000000000894       0x14 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-atexit.o)
                0x0000000000000894                atexit

.text.__register_exitproc
                0x00000000000008a8       0x9c
 .text.__register_exitproc
                0x00000000000008a8       0x9c /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__atexit.o)
                0x00000000000008a8                __register_exitproc

.eh_frame       0x0000000000000944        0x4
 .eh_frame      0x0000000000000944        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o
 .eh_frame      0x0000000000000944        0x4 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtend.o

.srodata._global_impure_ptr
                0x0000000000000948        0x4
 .srodata._global_impure_ptr
                0x0000000000000948        0x4 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
                0x0000000000000948                _global_impure_ptr

.rela.dyn       0x000000000000094c        0x0
 .rela.text     0x000000000000094c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .rela.text.__do_global_dtors_aux
                0x000000000000094c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .rela.text.frame_dummy
                0x000000000000094c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .rela.init     0x000000000000094c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .rela.text.__libc_init_array
                0x000000000000094c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .rela.text.startup.register_fini
                0x000000000000094c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .rela.text.__libc_fini_array
                0x000000000000094c        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o

.data           0x0000000002000000      0x42c load address 0x000000000000094c
                0x000000000000094c                _data_lma = LOADADDR (.data)
                0x0000000002000000                _data = .
                0x0000000002000000                __global_pointer$ = .
 *(.data .data.*)
 .data          0x0000000002000000        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .data          0x0000000002000000        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o
 .data          0x0000000002000000        0x0 main_HCSR04.o
 .data          0x0000000002000000        0x0 syscalls.o
 .data          0x0000000002000000        0x0 start.o
 .data          0x0000000002000000        0x0 utils.o
 .data          0x0000000002000000        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-errno.o)
 .data          0x0000000002000000        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o)
 .data          0x0000000002000000        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
 .data.impure_data
                0x0000000002000000      0x428 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-init.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memcpy.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memset.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-fini.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-atexit.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__atexit.o)
 .data          0x0000000002000428        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtend.o
 *(.sdata .sdata.*)
 .sdata._impure_ptr
                0x0000000002000428        0x4 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
                0x0000000002000428                _impure_ptr
                0x000000000200042c                . = ALIGN (0x4)
                0x000000000200042c                _edata = .

.fini_array     0x000000000200042c        0x4 load address 0x0000000000000d78
 .fini_array    0x000000000200042c        0x4 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o

.init_array     0x0000000002000430        0x4 load address 0x0000000000000d7c
 .init_array    0x0000000002000430        0x4 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o

.init_array.00000
                0x0000000002000434        0x4 load address 0x0000000000000d80
 .init_array.00000
                0x0000000002000434        0x4 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)

.bss            0x0000000002000438       0x18 load address 0x0000000000000d84
                0x0000000002000438                __bss_start = .
 *(.bss .bss.*)
 .bss           0x0000000002000438        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/crt0.o
 .bss           0x0000000002000438        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o
 .bss.object.0  0x0000000002000438       0x18 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o
 .bss           0x0000000002000450        0x0 main_HCSR04.o
 .bss           0x0000000002000450        0x0 syscalls.o
 .bss           0x0000000002000450        0x0 start.o
 .bss           0x0000000002000450        0x0 utils.o
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-errno.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-init.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memcpy.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memset.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-fini.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-atexit.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__atexit.o)
 .bss           0x0000000002000450        0x0 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtend.o
                0x0000000002000450                . = ALIGN (0x4)
                0x0000000002000450                _bss_end = .
                0x0000000002000450                _end = .
OUTPUT(main_HCSR04.elf elf32-littleriscv)

.sbss.completed.1
                0x0000000002000450        0x1 load address 0x0000000000000d84
 .sbss.completed.1
                0x0000000002000450        0x1 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o

.sbss           0x0000000002000454        0xc load address 0x0000000000000d84
 .sbss          0x0000000002000454        0x8 main_HCSR04.o
                0x0000000002000454                SEGMENTS
                0x0000000002000458                INBUS
 .sbss          0x000000000200045c        0x4 syscalls.o

.comment        0x0000000000000000       0x33
 .comment       0x0000000000000000       0x33 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtbegin.o
                                         0x34 (size before relaxing)
 .comment       0x0000000000000033       0x34 main_HCSR04.o
 .comment       0x0000000000000033       0x34 syscalls.o
 .comment       0x0000000000000033       0x34 utils.o
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-errno.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-exit.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-impure.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-init.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-memcpy.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__call_atexit.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-fini.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-atexit.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/../../../../riscv-none-embed/lib/rv32im/ilp32/libg.a(lib_a-__atexit.o)
 .comment       0x0000000000000033       0x34 /var/data/aluno/lira/riscv-multicycle-master/compiler/gcc/bin/../lib/gcc/riscv-none-embed/10.2.0/rv32im/ilp32/crtend.o
