// Seed: 481578090
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  input id_9;
  output id_8;
  inout id_7;
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_10[~(1)] = 1;
  logic id_13;
  logic id_14;
  assign id_7 = id_3 ? 1 : id_6 == 1 ? 1'b0 : id_9(1, 1 - 1'b0);
  type_17(
      1, id_3, id_13
  );
endmodule
