#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 28 19:02:15 2018
# Process ID: 216
# Current directory: E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1
# Command line: vivado.exe -log backward_elim_inner_loop_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source backward_elim_inner_loop_controller.tcl
# Log file: E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1/backward_elim_inner_loop_controller.vds
# Journal file: E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source backward_elim_inner_loop_controller.tcl -notrace
Command: synth_design -top backward_elim_inner_loop_controller -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 388.145 ; gain = 97.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'backward_elim_inner_loop_controller' [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_inner_loop_controller.vhd:16]
INFO: [Synth 8-638] synthesizing module 'backward_elim_gauss' [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'backward_elim_gauss' (1#1) [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'backward_elim_inner_loop_controller' (2#1) [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_inner_loop_controller.vhd:16]
WARNING: [Synth 8-3331] design backward_elim_gauss has unconnected port reset
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][31]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][30]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][29]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][28]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][27]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][26]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][25]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][24]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][23]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][22]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][21]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][20]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][19]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][18]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][17]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][16]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][15]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][14]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][13]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][12]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][11]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][10]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][9]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][8]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][7]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][6]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][5]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][4]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][3]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][2]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][1]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,0][0]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][31]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][30]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][29]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][28]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][27]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][26]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][25]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][24]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][23]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][22]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][21]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][20]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][19]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][18]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][17]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][16]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][15]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][14]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][13]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][12]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][11]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][10]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][9]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][8]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][7]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][6]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][5]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][4]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][3]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][2]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][1]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,1][0]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][31]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][30]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][29]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][28]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][27]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][26]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][25]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][24]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][23]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][22]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][21]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][20]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][19]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][18]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][17]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][16]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][15]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][14]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][13]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][12]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][11]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][10]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][9]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][8]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][7]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][6]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][5]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][4]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][3]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][2]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][1]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_j][0,2][0]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_i][0,0][31]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_i][0,0][30]
WARNING: [Synth 8-3331] design backward_elim_inner_loop_controller has unconnected port M[row_reg][row_i][0,0][29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 441.371 ; gain = 151.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 441.371 ; gain = 151.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/lab1/new/timing.xdc]
Finished Parsing XDC File [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/lab1/new/timing.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 804.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 804.012 ; gain = 513.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 804.012 ; gain = 513.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 804.012 ; gain = 513.820
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:39]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.srcs/sources_1/new/backward_elim_gauss.vhd:43]
INFO: [Synth 8-5545] ROM "v[state_reg][drive]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 804.012 ; gain = 513.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |backward_elim_gauss__GB0                 |           1|     27267|
|2     |backward_elim_gauss__GB1                 |           1|      8611|
|3     |backward_elim_gauss__GB2                 |           1|     12692|
|4     |backward_elim_gauss__GB3                 |           1|     17674|
|5     |backward_elim_gauss__GB4                 |           1|      6024|
|6     |backward_elim_gauss__GB5                 |           1|     10104|
|7     |backward_elim_inner_loop_controller__GC0 |           1|     13990|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 24    
	   2 Input     32 Bit       Adders := 19    
	   2 Input     31 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 50    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                18x18  Multipliers := 6     
	                15x18  Multipliers := 12    
	                15x15  Multipliers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 104   
	   3 Input     32 Bit        Muxes := 13    
	   2 Input     31 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module backward_elim_inner_loop_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 98    
	   3 Input     32 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 1     
Module backward_elim_gauss 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 24    
	   2 Input     32 Bit       Adders := 18    
	   2 Input     31 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Multipliers : 
	                18x18  Multipliers := 6     
	                15x18  Multipliers := 12    
	                15x15  Multipliers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     31 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP v[inv_row_j][0,0]5, operation Mode is: A*B.
DSP Report: operator v[inv_row_j][0,0]5 is absorbed into DSP v[inv_row_j][0,0]5.
DSP Report: operator v[inv_row_j][0,0]5 is absorbed into DSP v[inv_row_j][0,0]5.
DSP Report: Generating DSP v[inv_row_j][0,0]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[inv_row_j][0,0]5 is absorbed into DSP v[inv_row_j][0,0]5.
DSP Report: operator v[inv_row_j][0,0]5 is absorbed into DSP v[inv_row_j][0,0]5.
DSP Report: Generating DSP v[inv_row_j][0,0]5, operation Mode is: A*B.
DSP Report: operator v[inv_row_j][0,0]5 is absorbed into DSP v[inv_row_j][0,0]5.
DSP Report: operator v[inv_row_j][0,0]5 is absorbed into DSP v[inv_row_j][0,0]5.
DSP Report: Generating DSP v[row_j][0,1]5, operation Mode is: A*B.
DSP Report: operator v[row_j][0,1]5 is absorbed into DSP v[row_j][0,1]5.
DSP Report: operator v[row_j][0,1]5 is absorbed into DSP v[row_j][0,1]5.
DSP Report: Generating DSP v[row_j][0,1]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[row_j][0,1]5 is absorbed into DSP v[row_j][0,1]5.
DSP Report: operator v[row_j][0,1]5 is absorbed into DSP v[row_j][0,1]5.
DSP Report: Generating DSP v[row_j][0,0]5, operation Mode is: A*B.
DSP Report: operator v[row_j][0,0]5 is absorbed into DSP v[row_j][0,0]5.
DSP Report: operator v[row_j][0,0]5 is absorbed into DSP v[row_j][0,0]5.
DSP Report: Generating DSP v[row_j][0,0]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[row_j][0,0]5 is absorbed into DSP v[row_j][0,0]5.
DSP Report: operator v[row_j][0,0]5 is absorbed into DSP v[row_j][0,0]5.
DSP Report: Generating DSP v[inv_row_j][0,2]5, operation Mode is: A*B.
DSP Report: operator v[inv_row_j][0,2]5 is absorbed into DSP v[inv_row_j][0,2]5.
DSP Report: operator v[inv_row_j][0,2]5 is absorbed into DSP v[inv_row_j][0,2]5.
DSP Report: Generating DSP v[inv_row_j][0,2]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[inv_row_j][0,2]5 is absorbed into DSP v[inv_row_j][0,2]5.
DSP Report: operator v[inv_row_j][0,2]5 is absorbed into DSP v[inv_row_j][0,2]5.
DSP Report: Generating DSP v[inv_row_j][0,2]5, operation Mode is: A*B.
DSP Report: operator v[inv_row_j][0,2]5 is absorbed into DSP v[inv_row_j][0,2]5.
DSP Report: operator v[inv_row_j][0,2]5 is absorbed into DSP v[inv_row_j][0,2]5.
DSP Report: Generating DSP v[inv_row_j][0,1]5, operation Mode is: A*B.
DSP Report: operator v[inv_row_j][0,1]5 is absorbed into DSP v[inv_row_j][0,1]5.
DSP Report: operator v[inv_row_j][0,1]5 is absorbed into DSP v[inv_row_j][0,1]5.
DSP Report: Generating DSP v[inv_row_j][0,1]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[inv_row_j][0,1]5 is absorbed into DSP v[inv_row_j][0,1]5.
DSP Report: operator v[inv_row_j][0,1]5 is absorbed into DSP v[inv_row_j][0,1]5.
DSP Report: Generating DSP v[row_j][0,1]5, operation Mode is: A*B.
DSP Report: operator v[row_j][0,1]5 is absorbed into DSP v[row_j][0,1]5.
DSP Report: operator v[row_j][0,1]5 is absorbed into DSP v[row_j][0,1]5.
DSP Report: Generating DSP v[inv_row_j][0,1]5, operation Mode is: A*B.
DSP Report: operator v[inv_row_j][0,1]5 is absorbed into DSP v[inv_row_j][0,1]5.
DSP Report: operator v[inv_row_j][0,1]5 is absorbed into DSP v[inv_row_j][0,1]5.
DSP Report: Generating DSP v[row_j][0,2]5, operation Mode is: A*B.
DSP Report: operator v[row_j][0,2]5 is absorbed into DSP v[row_j][0,2]5.
DSP Report: operator v[row_j][0,2]5 is absorbed into DSP v[row_j][0,2]5.
DSP Report: Generating DSP v[row_j][0,2]5, operation Mode is: A*B.
DSP Report: operator v[row_j][0,2]5 is absorbed into DSP v[row_j][0,2]5.
DSP Report: operator v[row_j][0,2]5 is absorbed into DSP v[row_j][0,2]5.
DSP Report: Generating DSP v[row_j][0,2]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v[row_j][0,2]5 is absorbed into DSP v[row_j][0,2]5.
DSP Report: operator v[row_j][0,2]5 is absorbed into DSP v[row_j][0,2]5.
DSP Report: Generating DSP v[row_j][0,0]5, operation Mode is: A*B.
DSP Report: operator v[row_j][0,0]5 is absorbed into DSP v[row_j][0,0]5.
DSP Report: operator v[row_j][0,0]5 is absorbed into DSP v[row_j][0,0]5.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_reg[valid_data] )
INFO: [Synth 8-5545] ROM "v[state_reg][drive]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\r_reg[row_reg][valid_data] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:28 . Memory (MB): peak = 804.012 ; gain = 513.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|backward_elim_inner_loop_controller | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_inner_loop_controller | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_inner_loop_controller | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_inner_loop_controller | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_inner_loop_controller | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB0            | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB2            | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB2            | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB2            | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|backward_elim_gauss__GB2            | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |backward_elim_gauss__GB0                 |           1|      1017|
|2     |backward_elim_gauss__GB1                 |           1|         3|
|3     |backward_elim_gauss__GB2                 |           1|        87|
|4     |backward_elim_gauss__GB3                 |           1|      9941|
|5     |backward_elim_gauss__GB4                 |           1|       412|
|6     |backward_elim_gauss__GB5                 |           1|      5378|
|7     |backward_elim_inner_loop_controller__GC0 |           1|      7325|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:52 . Memory (MB): peak = 874.164 ; gain = 583.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:52 . Memory (MB): peak = 877.098 ; gain = 586.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |backward_elim_gauss__GB0                 |           1|       857|
|2     |backward_elim_gauss__GB1                 |           1|         3|
|3     |backward_elim_gauss__GB2                 |           1|        23|
|4     |backward_elim_gauss__GB3                 |           1|      9941|
|5     |backward_elim_gauss__GB4                 |           1|       412|
|6     |backward_elim_gauss__GB5                 |           1|      5349|
|7     |backward_elim_inner_loop_controller__GC0 |           1|      7325|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:58 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:02:01 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:02:01 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:02:01 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:02:01 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1930|
|3     |DSP48E1 |    18|
|4     |LUT1    |   477|
|5     |LUT2    |   770|
|6     |LUT3    |   578|
|7     |LUT4    |   210|
|8     |LUT5    |  5545|
|9     |LUT6    |  1242|
|10    |FDRE    |  1316|
|11    |FDSE    |     3|
|12    |IBUF    |   650|
|13    |OBUF    |  1096|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    | 13836|
|2     |  backward_elim_gauss_1 |backward_elim_gauss | 10788|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 941.379 ; gain = 651.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 449 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:52 . Memory (MB): peak = 941.379 ; gain = 288.547
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:02:03 . Memory (MB): peak = 941.379 ; gain = 651.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2598 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:11 . Memory (MB): peak = 941.379 ; gain = 663.520
INFO: [Common 17-1381] The checkpoint 'E:/Documents/Master_FPGA/FPGA_implementation/Anomaly_detection/Anomaly_detection.runs/synth_1/backward_elim_inner_loop_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file backward_elim_inner_loop_controller_utilization_synth.rpt -pb backward_elim_inner_loop_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 941.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 19:04:40 2018...
