Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Mar 25 15:36:31 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.433        0.000                      0                  522        0.116        0.000                      0                  522        4.500        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.433        0.000                      0                  522        0.116        0.000                      0                  522        4.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.856ns (16.832%)  route 4.230ns (83.168%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.861    10.295    generator/pn_gen/E[0]
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.912    generator/pn_gen/CLK
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[10]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.407    14.728    generator/pn_gen/D_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.856ns (16.832%)  route 4.230ns (83.168%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.861    10.295    generator/pn_gen/E[0]
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.912    generator/pn_gen/CLK
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[18]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.407    14.728    generator/pn_gen/D_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.856ns (16.832%)  route 4.230ns (83.168%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.861    10.295    generator/pn_gen/E[0]
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.912    generator/pn_gen/CLK
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[26]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.407    14.728    generator/pn_gen/D_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 0.856ns (16.832%)  route 4.230ns (83.168%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.861    10.295    generator/pn_gen/E[0]
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.912    generator/pn_gen/CLK
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[2]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y91         FDRE (Setup_fdre_C_CE)      -0.407    14.728    generator/pn_gen/D_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.856ns (17.140%)  route 4.138ns (82.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.770    10.203    generator/pn_gen/E[0]
    SLICE_X63Y92         FDRE                                         r  generator/pn_gen/D_w_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.912    generator/pn_gen/CLK
    SLICE_X63Y92         FDRE                                         r  generator/pn_gen/D_w_q_reg[17]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y92         FDRE (Setup_fdre_C_CE)      -0.407    14.728    generator/pn_gen/D_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.856ns (17.140%)  route 4.138ns (82.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.770    10.203    generator/pn_gen/E[0]
    SLICE_X63Y92         FDRE                                         r  generator/pn_gen/D_w_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.912    generator/pn_gen/CLK
    SLICE_X63Y92         FDRE                                         r  generator/pn_gen/D_w_q_reg[25]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y92         FDRE (Setup_fdre_C_CE)      -0.407    14.728    generator/pn_gen/D_w_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.856ns (17.140%)  route 4.138ns (82.860%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.770    10.203    generator/pn_gen/E[0]
    SLICE_X63Y92         FDRE                                         r  generator/pn_gen/D_w_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.508    14.912    generator/pn_gen/CLK
    SLICE_X63Y92         FDRE                                         r  generator/pn_gen/D_w_q_reg[28]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y92         FDRE (Setup_fdre_C_CE)      -0.407    14.728    generator/pn_gen/D_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.856ns (17.326%)  route 4.084ns (82.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.716    10.149    generator/pn_gen/E[0]
    SLICE_X59Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.909    generator/pn_gen/CLK
    SLICE_X59Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[0]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y88         FDRE (Setup_fdre_C_CE)      -0.407    14.739    generator/pn_gen/D_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.856ns (17.391%)  route 4.066ns (82.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.698    10.131    generator/pn_gen/E[0]
    SLICE_X63Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.507    14.911    generator/pn_gen/CLK
    SLICE_X63Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[3]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.407    14.727    generator/pn_gen/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 io_button_0/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.856ns (17.391%)  route 4.066ns (82.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.625     5.209    io_button_0/CLK
    SLICE_X59Y93         FDRE                                         r  io_button_0/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  io_button_0/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.664    io_button_0/D_ctr_q_reg[9]
    SLICE_X58Y93         LUT4 (Prop_lut4_I1_O)        0.124     6.788 f  io_button_0/D_last_q_i_2/O
                         net (fo=3, routed)           0.689     7.477    io_button_0/D_last_q_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  io_button_0/D_z_q[31]_i_1/O
                         net (fo=129, routed)         1.681     9.281    io_button_0/M_button_0_edge_out
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.152     9.433 r  io_button_0/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.698    10.131    generator/pn_gen/E[0]
    SLICE_X63Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.507    14.911    generator/pn_gen/CLK
    SLICE_X63Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[6]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X63Y89         FDRE (Setup_fdre_C_CE)      -0.407    14.727    generator/pn_gen/D_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_x_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.590     1.534    generator/pn_gen/CLK
    SLICE_X61Y89         FDRE                                         r  generator/pn_gen/D_x_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  generator/pn_gen/D_x_q_reg[23]/Q
                         net (fo=2, routed)           0.064     1.739    generator/pn_gen/D_x_q[23]
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  generator/pn_gen/D_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.784    generator/pn_gen/D_w_d[23]
    SLICE_X60Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.049    generator/pn_gen/CLK
    SLICE_X60Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[23]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.121     1.668    generator/pn_gen/D_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 generator/D_seed_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.592     1.536    generator/CLK
    SLICE_X62Y90         FDRE                                         r  generator/D_seed_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  generator/D_seed_q_reg[13]/Q
                         net (fo=2, routed)           0.128     1.805    generator/pn_gen/D_seed_q_reg[13]
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  generator/pn_gen/D_w_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.850    generator/pn_gen/D_w_d[13]
    SLICE_X60Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.049    generator/pn_gen/CLK
    SLICE_X60Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[13]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.120     1.690    generator/pn_gen/D_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_x_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.460%)  route 0.138ns (42.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.592     1.536    generator/pn_gen/CLK
    SLICE_X65Y90         FDRE                                         r  generator/pn_gen/D_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  generator/pn_gen/D_x_q_reg[5]/Q
                         net (fo=3, routed)           0.138     1.814    generator/pn_gen/D_x_q[5]
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  generator/pn_gen/D_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.859    generator/pn_gen/D_w_d[16]
    SLICE_X60Y90         FDRE                                         r  generator/pn_gen/D_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.050    generator/pn_gen/CLK
    SLICE_X60Y90         FDRE                                         r  generator/pn_gen/D_w_q_reg[16]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.120     1.691    generator/pn_gen/D_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_y_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_x_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.904%)  route 0.111ns (44.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.590     1.534    generator/pn_gen/CLK
    SLICE_X63Y87         FDSE                                         r  generator/pn_gen/D_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  generator/pn_gen/D_y_q_reg[1]/Q
                         net (fo=1, routed)           0.111     1.786    generator/pn_gen/D_y_q[1]
    SLICE_X61Y88         FDRE                                         r  generator/pn_gen/D_x_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.049    generator/pn_gen/CLK
    SLICE_X61Y88         FDRE                                         r  generator/pn_gen/D_x_q_reg[1]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.047     1.617    generator/pn_gen/D_x_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 seg_clk/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.156%)  route 0.146ns (50.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.530    seg_clk/CLK
    SLICE_X61Y82         FDRE                                         r  seg_clk/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  seg_clk/D_ctr_q_reg[10]/Q
                         net (fo=4, routed)           0.146     1.817    seg_clk_edge/Q[0]
    SLICE_X62Y83         FDRE                                         r  seg_clk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.856     2.046    seg_clk_edge/CLK
    SLICE_X62Y83         FDRE                                         r  seg_clk_edge/D_last_q_reg/C
                         clock pessimism             -0.480     1.567    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.070     1.637    seg_clk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_z_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_y_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.535    generator/pn_gen/CLK
    SLICE_X60Y91         FDRE                                         r  generator/pn_gen/D_z_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  generator/pn_gen/D_z_q_reg[24]/Q
                         net (fo=1, routed)           0.055     1.738    generator/pn_gen/D_z_q[24]
    SLICE_X60Y91         FDRE                                         r  generator/pn_gen/D_y_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.050    generator/pn_gen/CLK
    SLICE_X60Y91         FDRE                                         r  generator/pn_gen/D_y_q_reg[24]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.023     1.558    generator/pn_gen/D_y_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_y_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_x_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.535    generator/pn_gen/CLK
    SLICE_X59Y90         FDRE                                         r  generator/pn_gen/D_y_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  generator/pn_gen/D_y_q_reg[16]/Q
                         net (fo=1, routed)           0.113     1.789    generator/pn_gen/D_y_q[16]
    SLICE_X59Y90         FDRE                                         r  generator/pn_gen/D_x_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.050    generator/pn_gen/CLK
    SLICE_X59Y90         FDRE                                         r  generator/pn_gen/D_x_q_reg[16]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.070     1.605    generator/pn_gen/D_x_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_y_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_x_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.535    generator/pn_gen/CLK
    SLICE_X61Y90         FDRE                                         r  generator/pn_gen/D_y_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  generator/pn_gen/D_y_q_reg[21]/Q
                         net (fo=1, routed)           0.113     1.789    generator/pn_gen/D_y_q[21]
    SLICE_X61Y90         FDRE                                         r  generator/pn_gen/D_x_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.050    generator/pn_gen/CLK
    SLICE_X61Y90         FDRE                                         r  generator/pn_gen/D_x_q_reg[21]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.070     1.605    generator/pn_gen/D_x_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_y_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_x_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.590     1.534    generator/pn_gen/CLK
    SLICE_X61Y88         FDRE                                         r  generator/pn_gen/D_y_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  generator/pn_gen/D_y_q_reg[13]/Q
                         net (fo=1, routed)           0.053     1.715    generator/pn_gen/D_y_q[13]
    SLICE_X61Y88         FDRE                                         r  generator/pn_gen/D_x_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.049    generator/pn_gen/CLK
    SLICE_X61Y88         FDRE                                         r  generator/pn_gen/D_x_q_reg[13]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)        -0.007     1.527    generator/pn_gen/D_x_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 generator/pn_gen/D_w_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator/pn_gen/D_z_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.535    generator/pn_gen/CLK
    SLICE_X61Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  generator/pn_gen/D_w_q_reg[21]/Q
                         net (fo=3, routed)           0.135     1.811    generator/pn_gen/D_w_q_reg_n_0_[21]
    SLICE_X61Y90         FDRE                                         r  generator/pn_gen/D_z_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.860     2.050    generator/pn_gen/CLK
    SLICE_X61Y90         FDRE                                         r  generator/pn_gen/D_z_q_reg[21]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.071     1.622    generator/pn_gen/D_z_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y83   D_seg_multiplex_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y83   D_seg_multiplex_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   button_0_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   generator/D_seed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   generator/D_seed_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   generator/D_seed_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   generator/D_seed_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   generator/D_seed_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   generator/D_seed_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   button_0_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   button_0_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   generator/D_seed_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   generator/D_seed_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   generator/D_seed_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   generator/D_seed_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y83   D_seg_multiplex_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   button_0_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   button_0_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   generator/D_seed_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   generator/D_seed_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   generator/D_seed_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   generator/D_seed_q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.574ns  (logic 7.330ns (31.092%)  route 16.244ns (68.908%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.622     5.206    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          1.346     7.070    generator/pn_gen/Q[5]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  generator/pn_gen/L_1480dac4_remainder0_carry_i_2/O
                         net (fo=1, routed)           0.190     7.383    bin_to_dec/DI[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.993 f  bin_to_dec/L_1480dac4_remainder0_carry/O[3]
                         net (fo=3, routed)           1.108     9.101    generator/pn_gen/L_1480dac4_remainder0[3]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.335     9.436 f  generator/pn_gen/i__carry__0_i_11/O
                         net (fo=13, routed)          1.021    10.457    generator/pn_gen/p_1_in__0[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.360    10.817 r  generator/pn_gen/i__carry_i_14/O
                         net (fo=8, routed)           1.082    11.899    generator/pn_gen/i__carry_i_14_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.326    12.225 r  generator/pn_gen/i__carry_i_30/O
                         net (fo=1, routed)           0.665    12.891    generator/pn_gen/i__carry_i_30_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  generator/pn_gen/i__carry_i_16/O
                         net (fo=3, routed)           0.947    13.962    generator/pn_gen/i__carry_i_16_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.124    14.086 r  generator/pn_gen/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.549    bin_to_dec/io_segment_OBUF[6]_inst_i_15[0]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.105 f  bin_to_dec/L_1480dac4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.803    15.907    generator/pn_gen/io_segment_OBUF[4]_inst_i_3_0[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.302    16.209 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.667    16.876    generator/pn_gen/L_1480dac4_remainder[7]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.000 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.988    17.988    generator/pn_gen/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I5_O)        0.124    18.112 f  generator/pn_gen/io_segment_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           1.007    19.119    generator/pn_gen/M_encoder_segs[3]__0[4]
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.124    19.243 r  generator/pn_gen/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.958    25.201    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    28.780 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.780    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.339ns  (logic 7.330ns (31.406%)  route 16.009ns (68.594%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.622     5.206    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          1.346     7.070    generator/pn_gen/Q[5]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  generator/pn_gen/L_1480dac4_remainder0_carry_i_2/O
                         net (fo=1, routed)           0.190     7.383    bin_to_dec/DI[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.993 f  bin_to_dec/L_1480dac4_remainder0_carry/O[3]
                         net (fo=3, routed)           1.108     9.101    generator/pn_gen/L_1480dac4_remainder0[3]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.335     9.436 f  generator/pn_gen/i__carry__0_i_11/O
                         net (fo=13, routed)          1.021    10.457    generator/pn_gen/p_1_in__0[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.360    10.817 r  generator/pn_gen/i__carry_i_14/O
                         net (fo=8, routed)           1.082    11.899    generator/pn_gen/i__carry_i_14_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.326    12.225 r  generator/pn_gen/i__carry_i_30/O
                         net (fo=1, routed)           0.665    12.891    generator/pn_gen/i__carry_i_30_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  generator/pn_gen/i__carry_i_16/O
                         net (fo=3, routed)           0.947    13.962    generator/pn_gen/i__carry_i_16_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.124    14.086 r  generator/pn_gen/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.549    bin_to_dec/io_segment_OBUF[6]_inst_i_15[0]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.105 f  bin_to_dec/L_1480dac4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.803    15.907    generator/pn_gen/io_segment_OBUF[4]_inst_i_3_0[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.302    16.209 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.667    16.876    generator/pn_gen/L_1480dac4_remainder[7]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.000 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.158    18.158    generator/pn_gen/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.282 f  generator/pn_gen/io_segment_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.643    18.924    generator/pn_gen/M_encoder_segs[3]__0[3]
    SLICE_X58Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.048 r  generator/pn_gen/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.917    24.966    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    28.545 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.545    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.082ns  (logic 7.322ns (31.721%)  route 15.760ns (68.279%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.622     5.206    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          1.346     7.070    generator/pn_gen/Q[5]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  generator/pn_gen/L_1480dac4_remainder0_carry_i_2/O
                         net (fo=1, routed)           0.190     7.383    bin_to_dec/DI[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.993 f  bin_to_dec/L_1480dac4_remainder0_carry/O[3]
                         net (fo=3, routed)           1.108     9.101    generator/pn_gen/L_1480dac4_remainder0[3]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.335     9.436 f  generator/pn_gen/i__carry__0_i_11/O
                         net (fo=13, routed)          1.021    10.457    generator/pn_gen/p_1_in__0[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.360    10.817 r  generator/pn_gen/i__carry_i_14/O
                         net (fo=8, routed)           1.082    11.899    generator/pn_gen/i__carry_i_14_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.326    12.225 r  generator/pn_gen/i__carry_i_30/O
                         net (fo=1, routed)           0.665    12.891    generator/pn_gen/i__carry_i_30_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  generator/pn_gen/i__carry_i_16/O
                         net (fo=3, routed)           0.947    13.962    generator/pn_gen/i__carry_i_16_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.124    14.086 r  generator/pn_gen/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.549    bin_to_dec/io_segment_OBUF[6]_inst_i_15[0]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.105 f  bin_to_dec/L_1480dac4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.803    15.907    generator/pn_gen/io_segment_OBUF[4]_inst_i_3_0[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.302    16.209 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.667    16.876    generator/pn_gen/L_1480dac4_remainder[7]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.000 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.990    17.990    generator/pn_gen/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I5_O)        0.124    18.114 f  generator/pn_gen/io_segment_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.636    18.751    generator/pn_gen/M_encoder_segs[3]__0[5]
    SLICE_X59Y83         LUT5 (Prop_lut5_I1_O)        0.124    18.875 r  generator/pn_gen/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.842    24.717    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    28.288 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.288    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.710ns  (logic 7.320ns (32.231%)  route 15.390ns (67.769%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.622     5.206    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          1.346     7.070    generator/pn_gen/Q[5]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  generator/pn_gen/L_1480dac4_remainder0_carry_i_2/O
                         net (fo=1, routed)           0.190     7.383    bin_to_dec/DI[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.993 f  bin_to_dec/L_1480dac4_remainder0_carry/O[3]
                         net (fo=3, routed)           1.108     9.101    generator/pn_gen/L_1480dac4_remainder0[3]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.335     9.436 f  generator/pn_gen/i__carry__0_i_11/O
                         net (fo=13, routed)          1.021    10.457    generator/pn_gen/p_1_in__0[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.360    10.817 r  generator/pn_gen/i__carry_i_14/O
                         net (fo=8, routed)           1.082    11.899    generator/pn_gen/i__carry_i_14_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.326    12.225 r  generator/pn_gen/i__carry_i_30/O
                         net (fo=1, routed)           0.665    12.891    generator/pn_gen/i__carry_i_30_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  generator/pn_gen/i__carry_i_16/O
                         net (fo=3, routed)           0.947    13.962    generator/pn_gen/i__carry_i_16_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.124    14.086 r  generator/pn_gen/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.549    bin_to_dec/io_segment_OBUF[6]_inst_i_15[0]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.105 f  bin_to_dec/L_1480dac4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.803    15.907    generator/pn_gen/io_segment_OBUF[4]_inst_i_3_0[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.302    16.209 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.667    16.876    generator/pn_gen/L_1480dac4_remainder[7]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.000 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.765    17.765    generator/pn_gen/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.124    17.889 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.799    18.689    generator/pn_gen/M_encoder_segs[3]__0[6]
    SLICE_X59Y83         LUT6 (Prop_lut6_I1_O)        0.124    18.813 r  generator/pn_gen/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.535    24.347    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    27.916 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.916    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.489ns  (logic 7.319ns (32.545%)  route 15.170ns (67.455%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.622     5.206    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          1.346     7.070    generator/pn_gen/Q[5]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  generator/pn_gen/L_1480dac4_remainder0_carry_i_2/O
                         net (fo=1, routed)           0.190     7.383    bin_to_dec/DI[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.993 f  bin_to_dec/L_1480dac4_remainder0_carry/O[3]
                         net (fo=3, routed)           1.108     9.101    generator/pn_gen/L_1480dac4_remainder0[3]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.335     9.436 f  generator/pn_gen/i__carry__0_i_11/O
                         net (fo=13, routed)          1.021    10.457    generator/pn_gen/p_1_in__0[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.360    10.817 r  generator/pn_gen/i__carry_i_14/O
                         net (fo=8, routed)           1.082    11.899    generator/pn_gen/i__carry_i_14_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.326    12.225 r  generator/pn_gen/i__carry_i_30/O
                         net (fo=1, routed)           0.665    12.891    generator/pn_gen/i__carry_i_30_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  generator/pn_gen/i__carry_i_16/O
                         net (fo=3, routed)           0.947    13.962    generator/pn_gen/i__carry_i_16_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.124    14.086 r  generator/pn_gen/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.549    bin_to_dec/io_segment_OBUF[6]_inst_i_15[0]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.105 f  bin_to_dec/L_1480dac4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.803    15.907    generator/pn_gen/io_segment_OBUF[4]_inst_i_3_0[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.302    16.209 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.667    16.876    generator/pn_gen/L_1480dac4_remainder[7]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.000 f  generator/pn_gen/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.163    18.163    generator/pn_gen/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    18.287 f  generator/pn_gen/io_segment_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.159    18.446    generator/pn_gen/M_encoder_segs[3]__0[2]
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.570 r  generator/pn_gen/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.557    24.127    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    27.695 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.695    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.949ns  (logic 7.319ns (33.344%)  route 14.630ns (66.656%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.622     5.206    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          1.346     7.070    generator/pn_gen/Q[5]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  generator/pn_gen/L_1480dac4_remainder0_carry_i_2/O
                         net (fo=1, routed)           0.190     7.383    bin_to_dec/DI[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.993 f  bin_to_dec/L_1480dac4_remainder0_carry/O[3]
                         net (fo=3, routed)           1.108     9.101    generator/pn_gen/L_1480dac4_remainder0[3]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.335     9.436 f  generator/pn_gen/i__carry__0_i_11/O
                         net (fo=13, routed)          1.021    10.457    generator/pn_gen/p_1_in__0[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.360    10.817 r  generator/pn_gen/i__carry_i_14/O
                         net (fo=8, routed)           1.082    11.899    generator/pn_gen/i__carry_i_14_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.326    12.225 r  generator/pn_gen/i__carry_i_30/O
                         net (fo=1, routed)           0.665    12.891    generator/pn_gen/i__carry_i_30_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  generator/pn_gen/i__carry_i_16/O
                         net (fo=3, routed)           0.947    13.962    generator/pn_gen/i__carry_i_16_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.124    14.086 r  generator/pn_gen/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.549    bin_to_dec/io_segment_OBUF[6]_inst_i_15[0]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.105 r  bin_to_dec/L_1480dac4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.803    15.907    generator/pn_gen/io_segment_OBUF[4]_inst_i_3_0[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.302    16.209 r  generator/pn_gen/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.667    16.876    generator/pn_gen/L_1480dac4_remainder[7]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.000 r  generator/pn_gen/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.651    17.651    generator/pn_gen/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.775 f  generator/pn_gen/io_segment_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.433    18.208    generator/pn_gen/M_encoder_segs[3]__0[0]
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.332 r  generator/pn_gen/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.256    23.587    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    27.155 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.155    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.651ns  (logic 7.315ns (33.786%)  route 14.336ns (66.214%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.622     5.206    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          1.346     7.070    generator/pn_gen/Q[5]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.194 r  generator/pn_gen/L_1480dac4_remainder0_carry_i_2/O
                         net (fo=1, routed)           0.190     7.383    bin_to_dec/DI[0]
    SLICE_X64Y86         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     7.993 f  bin_to_dec/L_1480dac4_remainder0_carry/O[3]
                         net (fo=3, routed)           1.108     9.101    generator/pn_gen/L_1480dac4_remainder0[3]
    SLICE_X63Y88         LUT3 (Prop_lut3_I1_O)        0.335     9.436 f  generator/pn_gen/i__carry__0_i_11/O
                         net (fo=13, routed)          1.021    10.457    generator/pn_gen/p_1_in__0[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I4_O)        0.360    10.817 r  generator/pn_gen/i__carry_i_14/O
                         net (fo=8, routed)           1.082    11.899    generator/pn_gen/i__carry_i_14_n_0
    SLICE_X63Y84         LUT4 (Prop_lut4_I0_O)        0.326    12.225 r  generator/pn_gen/i__carry_i_30/O
                         net (fo=1, routed)           0.665    12.891    generator/pn_gen/i__carry_i_30_n_0
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.015 f  generator/pn_gen/i__carry_i_16/O
                         net (fo=3, routed)           0.947    13.962    generator/pn_gen/i__carry_i_16_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.124    14.086 r  generator/pn_gen/i__carry__0_i_4/O
                         net (fo=1, routed)           0.463    14.549    bin_to_dec/io_segment_OBUF[6]_inst_i_15[0]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.105 r  bin_to_dec/L_1480dac4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.803    15.907    generator/pn_gen/io_segment_OBUF[4]_inst_i_3_0[2]
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.302    16.209 r  generator/pn_gen/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.667    16.876    generator/pn_gen/L_1480dac4_remainder[7]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.124    17.000 r  generator/pn_gen/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.606    17.606    generator/pn_gen/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.730 f  generator/pn_gen/io_segment_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.632    18.362    generator/pn_gen/M_encoder_segs[3]__0[1]
    SLICE_X58Y83         LUT4 (Prop_lut4_I1_O)        0.124    18.486 r  generator/pn_gen/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.807    23.293    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    26.857 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.857    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_seg_multiplex_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.887ns  (logic 4.376ns (40.195%)  route 6.511ns (59.805%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.201    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  D_seg_multiplex_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  D_seg_multiplex_q_reg[0]/Q
                         net (fo=13, routed)          0.993     6.650    D_seg_multiplex_q[0]
    SLICE_X58Y81         LUT2 (Prop_lut2_I0_O)        0.152     6.802 r  io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.518    12.320    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.768    16.088 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.088    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_seg_multiplex_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 4.398ns (41.696%)  route 6.149ns (58.304%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.201    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  D_seg_multiplex_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  D_seg_multiplex_q_reg[0]/Q
                         net (fo=13, routed)          0.985     6.642    D_seg_multiplex_q[0]
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.152     6.794 r  io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.164    11.958    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.790    15.748 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.748    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_seg_multiplex_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.446ns  (logic 4.146ns (39.686%)  route 6.300ns (60.314%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.617     5.201    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  D_seg_multiplex_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  D_seg_multiplex_q_reg[0]/Q
                         net (fo=13, routed)          0.985     6.642    D_seg_multiplex_q[0]
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.766 r  io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.315    12.081    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.566    15.647 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.647    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.391ns (77.543%)  route 0.403ns (22.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.535    generator/pn_gen/CLK
    SLICE_X63Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  generator/pn_gen/D_w_q_reg[3]/Q
                         net (fo=15, routed)          0.403     2.079    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.329 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.329    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.415ns (78.234%)  route 0.394ns (21.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.590     1.534    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  generator/pn_gen/D_w_q_reg[4]/Q
                         net (fo=18, routed)          0.394     2.091    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.342 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     3.342    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.413ns (77.226%)  route 0.417ns (22.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.535    generator/pn_gen/CLK
    SLICE_X60Y90         FDRE                                         r  generator/pn_gen/D_w_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  generator/pn_gen/D_w_q_reg[5]/Q
                         net (fo=14, routed)          0.417     2.115    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.364 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.364    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.392ns (73.944%)  route 0.491ns (26.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.592     1.536    generator/pn_gen/CLK
    SLICE_X63Y91         FDRE                                         r  generator/pn_gen/D_w_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  generator/pn_gen/D_w_q_reg[2]/Q
                         net (fo=12, routed)          0.491     2.167    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.419 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.419    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.383ns (61.662%)  route 0.860ns (38.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.591     1.535    generator/pn_gen/CLK
    SLICE_X63Y89         FDRE                                         r  generator/pn_gen/D_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  generator/pn_gen/D_w_q_reg[6]/Q
                         net (fo=19, routed)          0.860     2.536    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.777 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.777    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.406ns (62.678%)  route 0.837ns (37.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.590     1.534    generator/pn_gen/CLK
    SLICE_X60Y88         FDRE                                         r  generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=21, routed)          0.837     2.535    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.778 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.778    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_seg_multiplex_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.373ns  (logic 1.451ns (43.008%)  route 1.922ns (56.992%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.587     1.531    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  D_seg_multiplex_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  D_seg_multiplex_q_reg[1]/Q
                         net (fo=12, routed)          0.242     1.914    generator/pn_gen/D_seg_multiplex_q[1]
    SLICE_X58Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.959 r  generator/pn_gen/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.680     3.639    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     4.904 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.904    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_seg_multiplex_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.729ns  (logic 1.463ns (39.217%)  route 2.267ns (60.783%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.587     1.531    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  D_seg_multiplex_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  D_seg_multiplex_q_reg[1]/Q
                         net (fo=12, routed)          0.276     1.947    D_seg_multiplex_q[1]
    SLICE_X58Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.992 r  io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.991     3.984    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     5.260 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.260    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_seg_multiplex_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 1.454ns (38.209%)  route 2.352ns (61.791%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.587     1.531    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  D_seg_multiplex_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  D_seg_multiplex_q_reg[1]/Q
                         net (fo=12, routed)          0.333     2.005    generator/pn_gen/D_seg_multiplex_q[1]
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.045     2.050 r  generator/pn_gen/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.019     4.069    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.268     5.337 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.337    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_seg_multiplex_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.811ns  (logic 1.535ns (40.276%)  route 2.276ns (59.724%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.587     1.531    clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  D_seg_multiplex_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  D_seg_multiplex_q_reg[1]/Q
                         net (fo=12, routed)          0.266     1.938    D_seg_multiplex_q[1]
    SLICE_X58Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.983 r  io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.010     3.993    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.349     5.342 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.342    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.497ns  (logic 1.634ns (21.793%)  route 5.863ns (78.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.270     6.780    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.904 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.593     7.497    reset_cond/M_reset_cond_in
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.497ns  (logic 1.634ns (21.793%)  route 5.863ns (78.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.270     6.780    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.904 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.593     7.497    reset_cond/M_reset_cond_in
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.497ns  (logic 1.634ns (21.793%)  route 5.863ns (78.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.270     6.780    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.904 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.593     7.497    reset_cond/M_reset_cond_in
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.498     4.902    reset_cond/CLK
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 1.634ns (22.093%)  route 5.762ns (77.907%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.270     6.780    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.904 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.492     7.396    reset_cond/M_reset_cond_in
    SLICE_X59Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.501     4.905    reset_cond/CLK
    SLICE_X59Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            io_button_0/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.431ns  (logic 1.492ns (61.385%)  route 0.939ns (38.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.939     2.431    io_button_0/sync/D[0]
    SLICE_X62Y93         FDRE                                         r  io_button_0/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.509     4.913    io_button_0/sync/CLK
    SLICE_X62Y93         FDRE                                         r  io_button_0/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            io_button_0/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.260ns (41.544%)  route 0.366ns (58.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.366     0.625    io_button_0/sync/D[0]
    SLICE_X62Y93         FDRE                                         r  io_button_0/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.863     2.053    io_button_0/sync/CLK
    SLICE_X62Y93         FDRE                                         r  io_button_0/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.955ns  (logic 0.322ns (10.910%)  route 2.633ns (89.090%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.450     2.727    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.772 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.183     2.955    reset_cond/M_reset_cond_in
    SLICE_X59Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.855     2.044    reset_cond/CLK
    SLICE_X59Y83         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.969ns  (logic 0.322ns (10.860%)  route 2.646ns (89.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.450     2.727    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.772 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.969    reset_cond/M_reset_cond_in
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     2.042    reset_cond/CLK
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.969ns  (logic 0.322ns (10.860%)  route 2.646ns (89.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.450     2.727    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.772 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.969    reset_cond/M_reset_cond_in
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     2.042    reset_cond/CLK
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.969ns  (logic 0.322ns (10.860%)  route 2.646ns (89.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.450     2.727    reset_cond/rst_n_IBUF
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.772 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.969    reset_cond/M_reset_cond_in
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.853     2.042    reset_cond/CLK
    SLICE_X58Y81         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C





