C:/dev/full_adder/rtl/full_adder.sv {1 {vlog -work work -sv -stats=none C:/dev/full_adder/rtl/full_adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module half_adder
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}}
