vendor_name = ModelSim
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/SinalLO.vhd
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/Waveform.vwf
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/Waveform1.vwf
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/Waveform2.vwf
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/Waveform3.vwf
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/Waveform4.vwf
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/Waveform5.vwf
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/db/SinalLO.cbx.xml
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/portaand2pinos.vhd
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/portaand4pinos.vhd
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/portaand3pinos.vhd
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/portaor6pinos.vhd
source_file = 1, C:/Users/Positivo/Downloads/github/CD-lab/Projeto sinal/main/portaor4pinos.vhd
design_name = SinalLO
instance = comp, \b~I , b, SinalLO, 1
instance = comp, \a~I , a, SinalLO, 1
instance = comp, \c~I , c, SinalLO, 1
instance = comp, \d~I , d, SinalLO, 1
instance = comp, \usaida1|sOr~0 , usaida1|sOr~0, SinalLO, 1
instance = comp, \usaida2|sOr~0 , usaida2|sOr~0, SinalLO, 1
instance = comp, \S_LO~I , S_LO, SinalLO, 1
instance = comp, \S_NS~I , S_NS, SinalLO, 1
